<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64InstrInfo.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="AccessKind,FMAInstKind,MachineOutlinerClass,MachineOutlinerMBBFlags "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64InstrInfo.cpp.html'>AArch64InstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64InstrInfo.cpp - AArch64 Instruction Information -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the AArch64 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64MachineFunctionInfo.h.html">"AArch64MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="Utils/AArch64BaseInfo.h.html">"Utils/AArch64BaseInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/StackMaps.h.html">"llvm/CodeGen/StackMaps.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/IR/DebugInfoMetadata.h.html">"llvm/IR/DebugInfoMetadata.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="48">48</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="49">49</th><td><u>#include &lt;iterator&gt;</u></td></tr>
<tr><th id="50">50</th><td><u>#include &lt;utility&gt;</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html">"AArch64GenInstrInfo.inc"</a></u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="TBZDisplacementBits" title='TBZDisplacementBits' data-type='cl::opt&lt;unsigned int&gt;' data-ref="TBZDisplacementBits" data-ref-filename="TBZDisplacementBits">TBZDisplacementBits</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="58">58</th><td>    <q>"aarch64-tbz-offset-bits"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>14</var>),</td></tr>
<tr><th id="59">59</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Restrict range of TB[N]Z instructions (DEBUG)"</q>));</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="CBZDisplacementBits" title='CBZDisplacementBits' data-type='cl::opt&lt;unsigned int&gt;' data-ref="CBZDisplacementBits" data-ref-filename="CBZDisplacementBits">CBZDisplacementBits</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="62">62</th><td>    <q>"aarch64-cbz-offset-bits"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>19</var>),</td></tr>
<tr><th id="63">63</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Restrict range of CB[N]Z instructions (DEBUG)"</q>));</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="66">66</th><td>    <dfn class="tu decl def" id="BCCDisplacementBits" title='BCCDisplacementBits' data-type='cl::opt&lt;unsigned int&gt;' data-ref="BCCDisplacementBits" data-ref-filename="BCCDisplacementBits">BCCDisplacementBits</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"aarch64-bcc-offset-bits"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>19</var>),</td></tr>
<tr><th id="67">67</th><td>                        <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Restrict range of Bcc instructions (DEBUG)"</q>));</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfoC1ERKNS_16AArch64SubtargetE" title='llvm::AArch64InstrInfo::AArch64InstrInfo' data-ref="_ZN4llvm16AArch64InstrInfoC1ERKNS_16AArch64SubtargetE" data-ref-filename="_ZN4llvm16AArch64InstrInfoC1ERKNS_16AArch64SubtargetE">AArch64InstrInfo</dfn>(<em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::AArch64Subtarget &amp;' data-ref="1STI" data-ref-filename="1STI">STI</dfn>)</td></tr>
<tr><th id="70">70</th><td>    : <a class="type" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64GenInstrInfo" title='llvm::AArch64GenInstrInfo' data-ref="llvm::AArch64GenInstrInfo" data-ref-filename="llvm..AArch64GenInstrInfo">AArch64GenInstrInfo</a><a class="ref fn" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#_ZN4llvm19AArch64GenInstrInfoC1Eiiii" title='llvm::AArch64GenInstrInfo::AArch64GenInstrInfo' data-ref="_ZN4llvm19AArch64GenInstrInfoC1Eiiii" data-ref-filename="_ZN4llvm19AArch64GenInstrInfoC1Eiiii">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADJCALLSTACKDOWN" title='llvm::AArch64::ADJCALLSTACKDOWN' data-ref="llvm::AArch64::ADJCALLSTACKDOWN" data-ref-filename="llvm..AArch64..ADJCALLSTACKDOWN">ADJCALLSTACKDOWN</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADJCALLSTACKUP" title='llvm::AArch64::ADJCALLSTACKUP' data-ref="llvm::AArch64::ADJCALLSTACKUP" data-ref-filename="llvm..AArch64..ADJCALLSTACKUP">ADJCALLSTACKUP</a>,</td></tr>
<tr><th id="71">71</th><td>                          <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CATCHRET" title='llvm::AArch64::CATCHRET' data-ref="llvm::AArch64::CATCHRET" data-ref-filename="llvm..AArch64..CATCHRET">CATCHRET</a>),</td></tr>
<tr><th id="72">72</th><td>      <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a><a class="ref fn" href="AArch64RegisterInfo.h.html#_ZN4llvm19AArch64RegisterInfoC1ERKNS_6TripleE" title='llvm::AArch64RegisterInfo::AArch64RegisterInfo' data-ref="_ZN4llvm19AArch64RegisterInfoC1ERKNS_6TripleE" data-ref-filename="_ZN4llvm19AArch64RegisterInfoC1ERKNS_6TripleE">(</a><a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15getTargetTripleEv" title='llvm::AArch64Subtarget::getTargetTriple' data-ref="_ZNK4llvm16AArch64Subtarget15getTargetTripleEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15getTargetTripleEv">getTargetTriple</a>()), <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>(<a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>) {}</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i class="doc">/// GetInstSize - Return the number of bytes of code the specified</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">/// instruction may be.  This returns the maximum number of bytes.</i></td></tr>
<tr><th id="76">76</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="2MI" data-ref-filename="2MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="77">77</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="3MBB" data-ref-filename="3MBB">MBB</dfn> = *<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="78">78</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="4MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="4MF" data-ref-filename="4MF">MF</dfn> = <a class="local col3 ref" href="#3MBB" title='MBB' data-ref="3MBB" data-ref-filename="3MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="79">79</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo" data-ref-filename="llvm..MCAsmInfo">MCAsmInfo</a> *<dfn class="local col5 decl" id="5MAI" title='MAI' data-type='const llvm::MCAsmInfo *' data-ref="5MAI" data-ref-filename="5MAI">MAI</dfn> = <a class="local col4 ref" href="#4MF" title='MF' data-ref="4MF" data-ref-filename="4MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv" data-ref-filename="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>();</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  {</td></tr>
<tr><th id="82">82</th><td>    <em>auto</em> <dfn class="local col6 decl" id="6Op" title='Op' data-type='unsigned int' data-ref="6Op" data-ref-filename="6Op">Op</dfn> = <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="83">83</th><td>    <b>if</b> (<a class="local col6 ref" href="#6Op" title='Op' data-ref="6Op" data-ref-filename="6Op">Op</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::INLINEASM" title='llvm::AArch64::INLINEASM' data-ref="llvm::AArch64::INLINEASM" data-ref-filename="llvm..AArch64..INLINEASM">INLINEASM</a> || <a class="local col6 ref" href="#6Op" title='Op' data-ref="6Op" data-ref-filename="6Op">Op</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::INLINEASM_BR" title='llvm::AArch64::INLINEASM_BR' data-ref="llvm::AArch64::INLINEASM_BR" data-ref-filename="llvm..AArch64..INLINEASM_BR">INLINEASM_BR</a>)</td></tr>
<tr><th id="84">84</th><td>      <b>return</b> <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" title='llvm::TargetInstrInfo::getInlineAsmLength' data-ref="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" data-ref-filename="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE">getInlineAsmLength</a>(<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv" data-ref-filename="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>(), *<a class="local col5 ref" href="#5MAI" title='MAI' data-ref="5MAI" data-ref-filename="5MAI">MAI</a>);</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <i>// Meta-instructions emit no code.</i></td></tr>
<tr><th id="88">88</th><td>  <b>if</b> (<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isMetaInstructionEv" title='llvm::MachineInstr::isMetaInstruction' data-ref="_ZNK4llvm12MachineInstr17isMetaInstructionEv" data-ref-filename="_ZNK4llvm12MachineInstr17isMetaInstructionEv">isMetaInstruction</a>())</td></tr>
<tr><th id="89">89</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i>// FIXME: We currently only handle pseudoinstructions that don't get expanded</i></td></tr>
<tr><th id="92">92</th><td><i>  //        before the assembly printer.</i></td></tr>
<tr><th id="93">93</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="7NumBytes" title='NumBytes' data-type='unsigned int' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</dfn> = <var>0</var>;</td></tr>
<tr><th id="94">94</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="8Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="8Desc" data-ref-filename="8Desc">Desc</dfn> = <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="95">95</th><td>  <b>switch</b> (<a class="local col8 ref" href="#8Desc" title='Desc' data-ref="8Desc" data-ref-filename="8Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="96">96</th><td>  <b>default</b>:</td></tr>
<tr><th id="97">97</th><td>    <i>// Anything not explicitly designated otherwise is a normal 4-byte insn.</i></td></tr>
<tr><th id="98">98</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</a> = <var>4</var>;</td></tr>
<tr><th id="99">99</th><td>    <b>break</b>;</td></tr>
<tr><th id="100">100</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#119" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP" data-ref-filename="llvm..TargetOpcode..STACKMAP">STACKMAP</a>:</td></tr>
<tr><th id="101">101</th><td>    <i>// The upper bound for a stackmap intrinsic is the full length of its shadow</i></td></tr>
<tr><th id="102">102</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</a> = <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMapOpers" title='llvm::StackMapOpers' data-ref="llvm::StackMapOpers" data-ref-filename="llvm..StackMapOpers">StackMapOpers</a><a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE" title='llvm::StackMapOpers::StackMapOpers' data-ref="_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm13StackMapOpers16getNumPatchBytesEv" title='llvm::StackMapOpers::getNumPatchBytes' data-ref="_ZNK4llvm13StackMapOpers16getNumPatchBytesEv" data-ref-filename="_ZNK4llvm13StackMapOpers16getNumPatchBytesEv">getNumPatchBytes</a>();</td></tr>
<tr><th id="103">103</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NumBytes % <var>4</var> == <var>0</var> &amp;&amp; <q>"Invalid number of NOP bytes requested!"</q>);</td></tr>
<tr><th id="104">104</th><td>    <b>break</b>;</td></tr>
<tr><th id="105">105</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#129" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT" data-ref-filename="llvm..TargetOpcode..PATCHPOINT">PATCHPOINT</a>:</td></tr>
<tr><th id="106">106</th><td>    <i>// The size of the patchpoint intrinsic is the number of bytes requested</i></td></tr>
<tr><th id="107">107</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</a> = <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::PatchPointOpers" title='llvm::PatchPointOpers' data-ref="llvm::PatchPointOpers" data-ref-filename="llvm..PatchPointOpers">PatchPointOpers</a><a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE" title='llvm::PatchPointOpers::PatchPointOpers' data-ref="_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv" title='llvm::PatchPointOpers::getNumPatchBytes' data-ref="_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv" data-ref-filename="_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv">getNumPatchBytes</a>();</td></tr>
<tr><th id="108">108</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NumBytes % <var>4</var> == <var>0</var> &amp;&amp; <q>"Invalid number of NOP bytes requested!"</q>);</td></tr>
<tr><th id="109">109</th><td>    <b>break</b>;</td></tr>
<tr><th id="110">110</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#147" title='llvm::TargetOpcode::STATEPOINT' data-ref="llvm::TargetOpcode::STATEPOINT" data-ref-filename="llvm..TargetOpcode..STATEPOINT">STATEPOINT</a>:</td></tr>
<tr><th id="111">111</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</a> = <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers" title='llvm::StatepointOpers' data-ref="llvm::StatepointOpers" data-ref-filename="llvm..StatepointOpers">StatepointOpers</a><a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm15StatepointOpersC1EPKNS_12MachineInstrE" title='llvm::StatepointOpers::StatepointOpers' data-ref="_ZN4llvm15StatepointOpersC1EPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm15StatepointOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15StatepointOpers16getNumPatchBytesEv" title='llvm::StatepointOpers::getNumPatchBytes' data-ref="_ZNK4llvm15StatepointOpers16getNumPatchBytesEv" data-ref-filename="_ZNK4llvm15StatepointOpers16getNumPatchBytesEv">getNumPatchBytes</a>();</td></tr>
<tr><th id="112">112</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NumBytes % <var>4</var> == <var>0</var> &amp;&amp; <q>"Invalid number of NOP bytes requested!"</q>);</td></tr>
<tr><th id="113">113</th><td>    <i>// No patch bytes means a normal call inst is emitted</i></td></tr>
<tr><th id="114">114</th><td>    <b>if</b> (<a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</a> == <var>0</var>)</td></tr>
<tr><th id="115">115</th><td>      <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</a> = <var>4</var>;</td></tr>
<tr><th id="116">116</th><td>    <b>break</b>;</td></tr>
<tr><th id="117">117</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TLSDESC_CALLSEQ" title='llvm::AArch64::TLSDESC_CALLSEQ' data-ref="llvm::AArch64::TLSDESC_CALLSEQ" data-ref-filename="llvm..AArch64..TLSDESC_CALLSEQ">TLSDESC_CALLSEQ</a>:</td></tr>
<tr><th id="118">118</th><td>    <i>// This gets lowered to an instruction sequence which takes 16 bytes</i></td></tr>
<tr><th id="119">119</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</a> = <var>16</var>;</td></tr>
<tr><th id="120">120</th><td>    <b>break</b>;</td></tr>
<tr><th id="121">121</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SpeculationBarrierISBDSBEndBB" title='llvm::AArch64::SpeculationBarrierISBDSBEndBB' data-ref="llvm::AArch64::SpeculationBarrierISBDSBEndBB" data-ref-filename="llvm..AArch64..SpeculationBarrierISBDSBEndBB">SpeculationBarrierISBDSBEndBB</a>:</td></tr>
<tr><th id="122">122</th><td>    <i>// This gets lowered to 2 4-byte instructions.</i></td></tr>
<tr><th id="123">123</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</a> = <var>8</var>;</td></tr>
<tr><th id="124">124</th><td>    <b>break</b>;</td></tr>
<tr><th id="125">125</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SpeculationBarrierSBEndBB" title='llvm::AArch64::SpeculationBarrierSBEndBB' data-ref="llvm::AArch64::SpeculationBarrierSBEndBB" data-ref-filename="llvm..AArch64..SpeculationBarrierSBEndBB">SpeculationBarrierSBEndBB</a>:</td></tr>
<tr><th id="126">126</th><td>    <i>// This gets lowered to 1 4-byte instructions.</i></td></tr>
<tr><th id="127">127</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</a> = <var>4</var>;</td></tr>
<tr><th id="128">128</th><td>    <b>break</b>;</td></tr>
<tr><th id="129">129</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::JumpTableDest32" title='llvm::AArch64::JumpTableDest32' data-ref="llvm::AArch64::JumpTableDest32" data-ref-filename="llvm..AArch64..JumpTableDest32">JumpTableDest32</a>:</td></tr>
<tr><th id="130">130</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::JumpTableDest16" title='llvm::AArch64::JumpTableDest16' data-ref="llvm::AArch64::JumpTableDest16" data-ref-filename="llvm..AArch64..JumpTableDest16">JumpTableDest16</a>:</td></tr>
<tr><th id="131">131</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::JumpTableDest8" title='llvm::AArch64::JumpTableDest8' data-ref="llvm::AArch64::JumpTableDest8" data-ref-filename="llvm..AArch64..JumpTableDest8">JumpTableDest8</a>:</td></tr>
<tr><th id="132">132</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</a> = <var>12</var>;</td></tr>
<tr><th id="133">133</th><td>    <b>break</b>;</td></tr>
<tr><th id="134">134</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SPACE" title='llvm::AArch64::SPACE' data-ref="llvm::AArch64::SPACE" data-ref-filename="llvm..AArch64..SPACE">SPACE</a>:</td></tr>
<tr><th id="135">135</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</a> = <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="136">136</th><td>    <b>break</b>;</td></tr>
<tr><th id="137">137</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#107" title='llvm::TargetOpcode::BUNDLE' data-ref="llvm::TargetOpcode::BUNDLE" data-ref-filename="llvm..TargetOpcode..BUNDLE">BUNDLE</a>:</td></tr>
<tr><th id="138">138</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</a> = <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo19getInstBundleLengthERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getInstBundleLength' data-ref="_ZNK4llvm16AArch64InstrInfo19getInstBundleLengthERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19getInstBundleLengthERKNS_12MachineInstrE">getInstBundleLength</a>(<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>);</td></tr>
<tr><th id="139">139</th><td>    <b>break</b>;</td></tr>
<tr><th id="140">140</th><td>  }</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <b>return</b> <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes" data-ref-filename="7NumBytes">NumBytes</a>;</td></tr>
<tr><th id="143">143</th><td>}</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo19getInstBundleLengthERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getInstBundleLength' data-ref="_ZNK4llvm16AArch64InstrInfo19getInstBundleLengthERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19getInstBundleLengthERKNS_12MachineInstrE">getInstBundleLength</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="9MI" data-ref-filename="9MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="146">146</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="10Size" title='Size' data-type='unsigned int' data-ref="10Size" data-ref-filename="10Size">Size</dfn> = <var>0</var>;</td></tr>
<tr><th id="147">147</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col1 decl" id="11I" title='I' data-type='MachineBasicBlock::const_instr_iterator' data-ref="11I" data-ref-filename="11I">I</dfn> = <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="148">148</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col2 decl" id="12E" title='E' data-type='MachineBasicBlock::const_instr_iterator' data-ref="12E" data-ref-filename="12E">E</dfn> = <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="149">149</th><td>  <b>while</b> (<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col1 ref" href="#11I" title='I' data-ref="11I" data-ref-filename="11I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col2 ref" href="#12E" title='E' data-ref="12E" data-ref-filename="12E">E</a> &amp;&amp; <a class="local col1 ref" href="#11I" title='I' data-ref="11I" data-ref-filename="11I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="150">150</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!I-&gt;isBundle() &amp;&amp; <q>"No nested bundle!"</q>);</td></tr>
<tr><th id="151">151</th><td>    <a class="local col0 ref" href="#10Size" title='Size' data-ref="10Size" data-ref-filename="10Size">Size</a> += <a class="virtual member fn" href="#_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#11I" title='I' data-ref="11I" data-ref-filename="11I">I</a>);</td></tr>
<tr><th id="152">152</th><td>  }</td></tr>
<tr><th id="153">153</th><td>  <b>return</b> <a class="local col0 ref" href="#10Size" title='Size' data-ref="10Size" data-ref-filename="10Size">Size</a>;</td></tr>
<tr><th id="154">154</th><td>}</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='parseCondBranch' data-type='void parseCondBranch(llvm::MachineInstr * LastInst, llvm::MachineBasicBlock *&amp; Target, SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp; Cond)' data-ref="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">parseCondBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="13LastInst" title='LastInst' data-type='llvm::MachineInstr *' data-ref="13LastInst" data-ref-filename="13LastInst">LastInst</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col4 decl" id="14Target" title='Target' data-type='llvm::MachineBasicBlock *&amp;' data-ref="14Target" data-ref-filename="14Target">Target</dfn>,</td></tr>
<tr><th id="157">157</th><td>                            <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="15Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="15Cond" data-ref-filename="15Cond">Cond</dfn>) {</td></tr>
<tr><th id="158">158</th><td>  <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="159">159</th><td>  <b>switch</b> (<a class="local col3 ref" href="#13LastInst" title='LastInst' data-ref="13LastInst" data-ref-filename="13LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="160">160</th><td>  <b>default</b>:</td></tr>
<tr><th id="161">161</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown branch instruction?"</q>);</td></tr>
<tr><th id="162">162</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>:</td></tr>
<tr><th id="163">163</th><td>    <a class="local col4 ref" href="#14Target" title='Target' data-ref="14Target" data-ref-filename="14Target">Target</a> = <a class="local col3 ref" href="#13LastInst" title='LastInst' data-ref="13LastInst" data-ref-filename="13LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="164">164</th><td>    <a class="local col5 ref" href="#15Cond" title='Cond' data-ref="15Cond" data-ref-filename="15Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col3 ref" href="#13LastInst" title='LastInst' data-ref="13LastInst" data-ref-filename="13LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="165">165</th><td>    <b>break</b>;</td></tr>
<tr><th id="166">166</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>:</td></tr>
<tr><th id="167">167</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a>:</td></tr>
<tr><th id="168">168</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>:</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>:</td></tr>
<tr><th id="170">170</th><td>    <a class="local col4 ref" href="#14Target" title='Target' data-ref="14Target" data-ref-filename="14Target">Target</a> = <a class="local col3 ref" href="#13LastInst" title='LastInst' data-ref="13LastInst" data-ref-filename="13LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="171">171</th><td>    <a class="local col5 ref" href="#15Cond" title='Cond' data-ref="15Cond" data-ref-filename="15Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(-<var>1</var>));</td></tr>
<tr><th id="172">172</th><td>    <a class="local col5 ref" href="#15Cond" title='Cond' data-ref="15Cond" data-ref-filename="15Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col3 ref" href="#13LastInst" title='LastInst' data-ref="13LastInst" data-ref-filename="13LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="173">173</th><td>    <a class="local col5 ref" href="#15Cond" title='Cond' data-ref="15Cond" data-ref-filename="15Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col3 ref" href="#13LastInst" title='LastInst' data-ref="13LastInst" data-ref-filename="13LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="174">174</th><td>    <b>break</b>;</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>:</td></tr>
<tr><th id="176">176</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a>:</td></tr>
<tr><th id="177">177</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>:</td></tr>
<tr><th id="178">178</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>:</td></tr>
<tr><th id="179">179</th><td>    <a class="local col4 ref" href="#14Target" title='Target' data-ref="14Target" data-ref-filename="14Target">Target</a> = <a class="local col3 ref" href="#13LastInst" title='LastInst' data-ref="13LastInst" data-ref-filename="13LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="180">180</th><td>    <a class="local col5 ref" href="#15Cond" title='Cond' data-ref="15Cond" data-ref-filename="15Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(-<var>1</var>));</td></tr>
<tr><th id="181">181</th><td>    <a class="local col5 ref" href="#15Cond" title='Cond' data-ref="15Cond" data-ref-filename="15Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col3 ref" href="#13LastInst" title='LastInst' data-ref="13LastInst" data-ref-filename="13LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="182">182</th><td>    <a class="local col5 ref" href="#15Cond" title='Cond' data-ref="15Cond" data-ref-filename="15Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col3 ref" href="#13LastInst" title='LastInst' data-ref="13LastInst" data-ref-filename="13LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="183">183</th><td>    <a class="local col5 ref" href="#15Cond" title='Cond' data-ref="15Cond" data-ref-filename="15Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col3 ref" href="#13LastInst" title='LastInst' data-ref="13LastInst" data-ref-filename="13LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="184">184</th><td>  }</td></tr>
<tr><th id="185">185</th><td>}</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL25getBranchDisplacementBitsj" title='getBranchDisplacementBits' data-type='unsigned int getBranchDisplacementBits(unsigned int Opc)' data-ref="_ZL25getBranchDisplacementBitsj" data-ref-filename="_ZL25getBranchDisplacementBitsj">getBranchDisplacementBits</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="16Opc" title='Opc' data-type='unsigned int' data-ref="16Opc" data-ref-filename="16Opc">Opc</dfn>) {</td></tr>
<tr><th id="188">188</th><td>  <b>switch</b> (<a class="local col6 ref" href="#16Opc" title='Opc' data-ref="16Opc" data-ref-filename="16Opc">Opc</a>) {</td></tr>
<tr><th id="189">189</th><td>  <b>default</b>:</td></tr>
<tr><th id="190">190</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected opcode!"</q>);</td></tr>
<tr><th id="191">191</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::B" title='llvm::AArch64::B' data-ref="llvm::AArch64::B" data-ref-filename="llvm..AArch64..B">B</a>:</td></tr>
<tr><th id="192">192</th><td>    <b>return</b> <var>64</var>;</td></tr>
<tr><th id="193">193</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>:</td></tr>
<tr><th id="194">194</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>:</td></tr>
<tr><th id="195">195</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>:</td></tr>
<tr><th id="196">196</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a>:</td></tr>
<tr><th id="197">197</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#TBZDisplacementBits" title='TBZDisplacementBits' data-use='m' data-ref="TBZDisplacementBits" data-ref-filename="TBZDisplacementBits">TBZDisplacementBits</a>;</td></tr>
<tr><th id="198">198</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>:</td></tr>
<tr><th id="199">199</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>:</td></tr>
<tr><th id="200">200</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>:</td></tr>
<tr><th id="201">201</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a>:</td></tr>
<tr><th id="202">202</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#CBZDisplacementBits" title='CBZDisplacementBits' data-use='m' data-ref="CBZDisplacementBits" data-ref-filename="CBZDisplacementBits">CBZDisplacementBits</a>;</td></tr>
<tr><th id="203">203</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>:</td></tr>
<tr><th id="204">204</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#BCCDisplacementBits" title='BCCDisplacementBits' data-use='m' data-ref="BCCDisplacementBits" data-ref-filename="BCCDisplacementBits">BCCDisplacementBits</a>;</td></tr>
<tr><th id="205">205</th><td>  }</td></tr>
<tr><th id="206">206</th><td>}</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo21isBranchOffsetInRangeEjl" title='llvm::AArch64InstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm16AArch64InstrInfo21isBranchOffsetInRangeEjl" data-ref-filename="_ZNK4llvm16AArch64InstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="17BranchOp" title='BranchOp' data-type='unsigned int' data-ref="17BranchOp" data-ref-filename="17BranchOp">BranchOp</dfn>,</td></tr>
<tr><th id="209">209</th><td>                                             <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="18BrOffset" title='BrOffset' data-type='int64_t' data-ref="18BrOffset" data-ref-filename="18BrOffset">BrOffset</dfn>) <em>const</em> {</td></tr>
<tr><th id="210">210</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="19Bits" title='Bits' data-type='unsigned int' data-ref="19Bits" data-ref-filename="19Bits">Bits</dfn> = <a class="tu ref fn" href="#_ZL25getBranchDisplacementBitsj" title='getBranchDisplacementBits' data-use='c' data-ref="_ZL25getBranchDisplacementBitsj" data-ref-filename="_ZL25getBranchDisplacementBitsj">getBranchDisplacementBits</a>(<a class="local col7 ref" href="#17BranchOp" title='BranchOp' data-ref="17BranchOp" data-ref-filename="17BranchOp">BranchOp</a>);</td></tr>
<tr><th id="211">211</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Bits &gt;= <var>3</var> &amp;&amp; <q>"max branch displacement must be enough to jump"</q></td></tr>
<tr><th id="212">212</th><td>                      <q>"over conditional branch expansion"</q>);</td></tr>
<tr><th id="213">213</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isIntNEjl" title='llvm::isIntN' data-ref="_ZN4llvm6isIntNEjl" data-ref-filename="_ZN4llvm6isIntNEjl">isIntN</a>(<a class="local col9 ref" href="#19Bits" title='Bits' data-ref="19Bits" data-ref-filename="19Bits">Bits</a>, <a class="local col8 ref" href="#18BrOffset" title='BrOffset' data-ref="18BrOffset" data-ref-filename="18BrOffset">BrOffset</a> / <var>4</var>);</td></tr>
<tr><th id="214">214</th><td>}</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="217">217</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="20MI" data-ref-filename="20MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="218">218</th><td>  <b>switch</b> (<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="219">219</th><td>  <b>default</b>:</td></tr>
<tr><th id="220">220</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected opcode!"</q>);</td></tr>
<tr><th id="221">221</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::B" title='llvm::AArch64::B' data-ref="llvm::AArch64::B" data-ref-filename="llvm..AArch64..B">B</a>:</td></tr>
<tr><th id="222">222</th><td>    <b>return</b> <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="223">223</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>:</td></tr>
<tr><th id="224">224</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>:</td></tr>
<tr><th id="225">225</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a>:</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>:</td></tr>
<tr><th id="227">227</th><td>    <b>return</b> <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>:</td></tr>
<tr><th id="229">229</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>:</td></tr>
<tr><th id="230">230</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a>:</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>:</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>:</td></tr>
<tr><th id="233">233</th><td>    <b>return</b> <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="234">234</th><td>  }</td></tr>
<tr><th id="235">235</th><td>}</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><i>// Branch analysis.</i></td></tr>
<tr><th id="238">238</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::AArch64InstrInfo::analyzeBranch' data-ref="_ZNK4llvm16AArch64InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm16AArch64InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="21MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="21MBB" data-ref-filename="21MBB">MBB</dfn>,</td></tr>
<tr><th id="239">239</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col2 decl" id="22TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="22TBB" data-ref-filename="22TBB">TBB</dfn>,</td></tr>
<tr><th id="240">240</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col3 decl" id="23FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="23FBB" data-ref-filename="23FBB">FBB</dfn>,</td></tr>
<tr><th id="241">241</th><td>                                     <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col4 decl" id="24Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="24Cond" data-ref-filename="24Cond">Cond</dfn>,</td></tr>
<tr><th id="242">242</th><td>                                     <em>bool</em> <dfn class="local col5 decl" id="25AllowModify" title='AllowModify' data-type='bool' data-ref="25AllowModify" data-ref-filename="25AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="243">243</th><td>  <i>// If the block has no terminators, it just falls into the block after it.</i></td></tr>
<tr><th id="244">244</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="26I" title='I' data-type='MachineBasicBlock::iterator' data-ref="26I" data-ref-filename="26I">I</dfn> = <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB" data-ref-filename="21MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" data-ref-filename="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="245">245</th><td>  <b>if</b> (<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB" data-ref-filename="21MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="246">246</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i>// Skip over SpeculationBarrierEndBB terminators</i></td></tr>
<tr><th id="249">249</th><td>  <b>if</b> (<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SpeculationBarrierISBDSBEndBB" title='llvm::AArch64::SpeculationBarrierISBDSBEndBB' data-ref="llvm::AArch64::SpeculationBarrierISBDSBEndBB" data-ref-filename="llvm..AArch64..SpeculationBarrierISBDSBEndBB">SpeculationBarrierISBDSBEndBB</a> ||</td></tr>
<tr><th id="250">250</th><td>      <a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SpeculationBarrierSBEndBB" title='llvm::AArch64::SpeculationBarrierSBEndBB' data-ref="llvm::AArch64::SpeculationBarrierSBEndBB" data-ref-filename="llvm..AArch64..SpeculationBarrierSBEndBB">SpeculationBarrierSBEndBB</a>) {</td></tr>
<tr><th id="251">251</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>;</td></tr>
<tr><th id="252">252</th><td>  }</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>))</td></tr>
<tr><th id="255">255</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i>// Get the last instruction in the block.</i></td></tr>
<tr><th id="258">258</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="27LastInst" title='LastInst' data-type='llvm::MachineInstr *' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>;</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <i>// If there is only one terminator instruction, process it.</i></td></tr>
<tr><th id="261">261</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28LastOpc" title='LastOpc' data-type='unsigned int' data-ref="28LastOpc" data-ref-filename="28LastOpc">LastOpc</dfn> = <a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="262">262</th><td>  <b>if</b> (<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB" data-ref-filename="21MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() || !<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>)) {</td></tr>
<tr><th id="263">263</th><td>    <b>if</b> (<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col8 ref" href="#28LastOpc" title='LastOpc' data-ref="28LastOpc" data-ref-filename="28LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="264">264</th><td>      <a class="local col2 ref" href="#22TBB" title='TBB' data-ref="22TBB" data-ref-filename="22TBB">TBB</a> = <a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="265">265</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="266">266</th><td>    }</td></tr>
<tr><th id="267">267</th><td>    <b>if</b> (<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi" data-ref-filename="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col8 ref" href="#28LastOpc" title='LastOpc' data-ref="28LastOpc" data-ref-filename="28LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="268">268</th><td>      <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="269">269</th><td>      <a class="tu ref fn" href="#_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='parseCondBranch' data-use='c' data-ref="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">parseCondBranch</a>(<a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a>, <span class='refarg'><a class="local col2 ref" href="#22TBB" title='TBB' data-ref="22TBB" data-ref-filename="22TBB">TBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#24Cond" title='Cond' data-ref="24Cond" data-ref-filename="24Cond">Cond</a></span>);</td></tr>
<tr><th id="270">270</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="271">271</th><td>    }</td></tr>
<tr><th id="272">272</th><td>    <b>return</b> <b>true</b>; <i>// Can't handle indirect branch.</i></td></tr>
<tr><th id="273">273</th><td>  }</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i>// Get the instruction before it if it is a terminator.</i></td></tr>
<tr><th id="276">276</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="29SecondLastInst" title='SecondLastInst' data-type='llvm::MachineInstr *' data-ref="29SecondLastInst" data-ref-filename="29SecondLastInst">SecondLastInst</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>;</td></tr>
<tr><th id="277">277</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30SecondLastOpc" title='SecondLastOpc' data-type='unsigned int' data-ref="30SecondLastOpc" data-ref-filename="30SecondLastOpc">SecondLastOpc</dfn> = <a class="local col9 ref" href="#29SecondLastInst" title='SecondLastInst' data-ref="29SecondLastInst" data-ref-filename="29SecondLastInst">SecondLastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i>// If AllowModify is true and the block ends with two or more unconditional</i></td></tr>
<tr><th id="280">280</th><td><i>  // branches, delete all but the first unconditional branch.</i></td></tr>
<tr><th id="281">281</th><td>  <b>if</b> (<a class="local col5 ref" href="#25AllowModify" title='AllowModify' data-ref="25AllowModify" data-ref-filename="25AllowModify">AllowModify</a> &amp;&amp; <a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col8 ref" href="#28LastOpc" title='LastOpc' data-ref="28LastOpc" data-ref-filename="28LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="282">282</th><td>    <b>while</b> (<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col0 ref" href="#30SecondLastOpc" title='SecondLastOpc' data-ref="30SecondLastOpc" data-ref-filename="30SecondLastOpc">SecondLastOpc</a>)) {</td></tr>
<tr><th id="283">283</th><td>      <a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="284">284</th><td>      <a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a> = <a class="local col9 ref" href="#29SecondLastInst" title='SecondLastInst' data-ref="29SecondLastInst" data-ref-filename="29SecondLastInst">SecondLastInst</a>;</td></tr>
<tr><th id="285">285</th><td>      <a class="local col8 ref" href="#28LastOpc" title='LastOpc' data-ref="28LastOpc" data-ref-filename="28LastOpc">LastOpc</a> = <a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="286">286</th><td>      <b>if</b> (<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB" data-ref-filename="21MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() || !<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>)) {</td></tr>
<tr><th id="287">287</th><td>        <i>// Return now the only terminator is an unconditional branch.</i></td></tr>
<tr><th id="288">288</th><td>        <a class="local col2 ref" href="#22TBB" title='TBB' data-ref="22TBB" data-ref-filename="22TBB">TBB</a> = <a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="289">289</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="290">290</th><td>      } <b>else</b> {</td></tr>
<tr><th id="291">291</th><td>        <a class="local col9 ref" href="#29SecondLastInst" title='SecondLastInst' data-ref="29SecondLastInst" data-ref-filename="29SecondLastInst">SecondLastInst</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>;</td></tr>
<tr><th id="292">292</th><td>        <a class="local col0 ref" href="#30SecondLastOpc" title='SecondLastOpc' data-ref="30SecondLastOpc" data-ref-filename="30SecondLastOpc">SecondLastOpc</a> = <a class="local col9 ref" href="#29SecondLastInst" title='SecondLastInst' data-ref="29SecondLastInst" data-ref-filename="29SecondLastInst">SecondLastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="293">293</th><td>      }</td></tr>
<tr><th id="294">294</th><td>    }</td></tr>
<tr><th id="295">295</th><td>  }</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <i>// If we're allowed to modify and the block ends in a unconditional branch</i></td></tr>
<tr><th id="298">298</th><td><i>  // which could simply fallthrough, remove the branch.  (Note: This case only</i></td></tr>
<tr><th id="299">299</th><td><i>  // matters when we can't understand the whole sequence, otherwise it's also</i></td></tr>
<tr><th id="300">300</th><td><i>  // handled by BranchFolding.cpp.)</i></td></tr>
<tr><th id="301">301</th><td>  <b>if</b> (<a class="local col5 ref" href="#25AllowModify" title='AllowModify' data-ref="25AllowModify" data-ref-filename="25AllowModify">AllowModify</a> &amp;&amp; <a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col8 ref" href="#28LastOpc" title='LastOpc' data-ref="28LastOpc" data-ref-filename="28LastOpc">LastOpc</a>) &amp;&amp;</td></tr>
<tr><th id="302">302</th><td>      <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB" data-ref-filename="21MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="virtual member fn" href="#_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</a>(*<a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a>))) {</td></tr>
<tr><th id="303">303</th><td>    <a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="304">304</th><td>    <a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a> = <a class="local col9 ref" href="#29SecondLastInst" title='SecondLastInst' data-ref="29SecondLastInst" data-ref-filename="29SecondLastInst">SecondLastInst</a>;</td></tr>
<tr><th id="305">305</th><td>    <a class="local col8 ref" href="#28LastOpc" title='LastOpc' data-ref="28LastOpc" data-ref-filename="28LastOpc">LastOpc</a> = <a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="306">306</th><td>    <b>if</b> (<a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB" data-ref-filename="21MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() || !<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>)) {</td></tr>
<tr><th id="307">307</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!isUncondBranchOpcode(LastOpc) &amp;&amp;</td></tr>
<tr><th id="308">308</th><td>             <q>"unreachable unconditional branches removed above"</q>);</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>      <b>if</b> (<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi" data-ref-filename="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col8 ref" href="#28LastOpc" title='LastOpc' data-ref="28LastOpc" data-ref-filename="28LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="311">311</th><td>        <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="312">312</th><td>        <a class="tu ref fn" href="#_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='parseCondBranch' data-use='c' data-ref="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">parseCondBranch</a>(<a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a>, <span class='refarg'><a class="local col2 ref" href="#22TBB" title='TBB' data-ref="22TBB" data-ref-filename="22TBB">TBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#24Cond" title='Cond' data-ref="24Cond" data-ref-filename="24Cond">Cond</a></span>);</td></tr>
<tr><th id="313">313</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="314">314</th><td>      }</td></tr>
<tr><th id="315">315</th><td>      <b>return</b> <b>true</b>; <i>// Can't handle indirect branch.</i></td></tr>
<tr><th id="316">316</th><td>    } <b>else</b> {</td></tr>
<tr><th id="317">317</th><td>      <a class="local col9 ref" href="#29SecondLastInst" title='SecondLastInst' data-ref="29SecondLastInst" data-ref-filename="29SecondLastInst">SecondLastInst</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>;</td></tr>
<tr><th id="318">318</th><td>      <a class="local col0 ref" href="#30SecondLastOpc" title='SecondLastOpc' data-ref="30SecondLastOpc" data-ref-filename="30SecondLastOpc">SecondLastOpc</a> = <a class="local col9 ref" href="#29SecondLastInst" title='SecondLastInst' data-ref="29SecondLastInst" data-ref-filename="29SecondLastInst">SecondLastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="319">319</th><td>    }</td></tr>
<tr><th id="320">320</th><td>  }</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <i>// If there are three terminators, we don't know what sort of block this is.</i></td></tr>
<tr><th id="323">323</th><td>  <b>if</b> (<a class="local col9 ref" href="#29SecondLastInst" title='SecondLastInst' data-ref="29SecondLastInst" data-ref-filename="29SecondLastInst">SecondLastInst</a> &amp;&amp; <a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB" data-ref-filename="21MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() &amp;&amp; <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>))</td></tr>
<tr><th id="324">324</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <i>// If the block ends with a B and a Bcc, handle it.</i></td></tr>
<tr><th id="327">327</th><td>  <b>if</b> (<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi" data-ref-filename="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col0 ref" href="#30SecondLastOpc" title='SecondLastOpc' data-ref="30SecondLastOpc" data-ref-filename="30SecondLastOpc">SecondLastOpc</a>) &amp;&amp; <a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col8 ref" href="#28LastOpc" title='LastOpc' data-ref="28LastOpc" data-ref-filename="28LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="328">328</th><td>    <a class="tu ref fn" href="#_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='parseCondBranch' data-use='c' data-ref="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">parseCondBranch</a>(<a class="local col9 ref" href="#29SecondLastInst" title='SecondLastInst' data-ref="29SecondLastInst" data-ref-filename="29SecondLastInst">SecondLastInst</a>, <span class='refarg'><a class="local col2 ref" href="#22TBB" title='TBB' data-ref="22TBB" data-ref-filename="22TBB">TBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#24Cond" title='Cond' data-ref="24Cond" data-ref-filename="24Cond">Cond</a></span>);</td></tr>
<tr><th id="329">329</th><td>    <a class="local col3 ref" href="#23FBB" title='FBB' data-ref="23FBB" data-ref-filename="23FBB">FBB</a> = <a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <i>// If the block ends with two unconditional branches, handle it.  The second</i></td></tr>
<tr><th id="334">334</th><td><i>  // one is not executed, so remove it.</i></td></tr>
<tr><th id="335">335</th><td>  <b>if</b> (<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col0 ref" href="#30SecondLastOpc" title='SecondLastOpc' data-ref="30SecondLastOpc" data-ref-filename="30SecondLastOpc">SecondLastOpc</a>) &amp;&amp; <a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col8 ref" href="#28LastOpc" title='LastOpc' data-ref="28LastOpc" data-ref-filename="28LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="336">336</th><td>    <a class="local col2 ref" href="#22TBB" title='TBB' data-ref="22TBB" data-ref-filename="22TBB">TBB</a> = <a class="local col9 ref" href="#29SecondLastInst" title='SecondLastInst' data-ref="29SecondLastInst" data-ref-filename="29SecondLastInst">SecondLastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="337">337</th><td>    <a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a>;</td></tr>
<tr><th id="338">338</th><td>    <b>if</b> (<a class="local col5 ref" href="#25AllowModify" title='AllowModify' data-ref="25AllowModify" data-ref-filename="25AllowModify">AllowModify</a>)</td></tr>
<tr><th id="339">339</th><td>      <a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="340">340</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="341">341</th><td>  }</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <i>// ...likewise if it ends with an indirect branch followed by an unconditional</i></td></tr>
<tr><th id="344">344</th><td><i>  // branch.</i></td></tr>
<tr><th id="345">345</th><td>  <b>if</b> (<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL22isIndirectBranchOpcodeEi" title='llvm::isIndirectBranchOpcode' data-ref="_ZN4llvmL22isIndirectBranchOpcodeEi" data-ref-filename="_ZN4llvmL22isIndirectBranchOpcodeEi">isIndirectBranchOpcode</a>(<a class="local col0 ref" href="#30SecondLastOpc" title='SecondLastOpc' data-ref="30SecondLastOpc" data-ref-filename="30SecondLastOpc">SecondLastOpc</a>) &amp;&amp; <a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col8 ref" href="#28LastOpc" title='LastOpc' data-ref="28LastOpc" data-ref-filename="28LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="346">346</th><td>    <a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col7 ref" href="#27LastInst" title='LastInst' data-ref="27LastInst" data-ref-filename="27LastInst">LastInst</a>;</td></tr>
<tr><th id="347">347</th><td>    <b>if</b> (<a class="local col5 ref" href="#25AllowModify" title='AllowModify' data-ref="25AllowModify" data-ref-filename="25AllowModify">AllowModify</a>)</td></tr>
<tr><th id="348">348</th><td>      <a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="349">349</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="350">350</th><td>  }</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <i>// Otherwise, can't handle this.</i></td></tr>
<tr><th id="353">353</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="354">354</th><td>}</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb" title='llvm::AArch64InstrInfo::analyzeBranchPredicate' data-ref="_ZNK4llvm16AArch64InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb" data-ref-filename="_ZNK4llvm16AArch64InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb">analyzeBranchPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="31MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="31MBB" data-ref-filename="31MBB">MBB</dfn>,</td></tr>
<tr><th id="357">357</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate">MachineBranchPredicate</a> &amp;<dfn class="local col2 decl" id="32MBP" title='MBP' data-type='llvm::TargetInstrInfo::MachineBranchPredicate &amp;' data-ref="32MBP" data-ref-filename="32MBP">MBP</dfn>,</td></tr>
<tr><th id="358">358</th><td>                                              <em>bool</em> <dfn class="local col3 decl" id="33AllowModify" title='AllowModify' data-type='bool' data-ref="33AllowModify" data-ref-filename="33AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="359">359</th><td>  <i>// For the moment, handle only a block which ends with a cb(n)zx followed by</i></td></tr>
<tr><th id="360">360</th><td><i>  // a fallthrough.  Why this?  Because it is a common form.</i></td></tr>
<tr><th id="361">361</th><td><i>  // TODO: Should we handle b.cc?</i></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="34I" title='I' data-type='MachineBasicBlock::iterator' data-ref="34I" data-ref-filename="34I">I</dfn> = <a class="local col1 ref" href="#31MBB" title='MBB' data-ref="31MBB" data-ref-filename="31MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" data-ref-filename="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="364">364</th><td>  <b>if</b> (<a class="local col4 ref" href="#34I" title='I' data-ref="34I" data-ref-filename="34I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#31MBB" title='MBB' data-ref="31MBB" data-ref-filename="31MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="365">365</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <i>// Skip over SpeculationBarrierEndBB terminators</i></td></tr>
<tr><th id="368">368</th><td>  <b>if</b> (<a class="local col4 ref" href="#34I" title='I' data-ref="34I" data-ref-filename="34I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SpeculationBarrierISBDSBEndBB" title='llvm::AArch64::SpeculationBarrierISBDSBEndBB' data-ref="llvm::AArch64::SpeculationBarrierISBDSBEndBB" data-ref-filename="llvm..AArch64..SpeculationBarrierISBDSBEndBB">SpeculationBarrierISBDSBEndBB</a> ||</td></tr>
<tr><th id="369">369</th><td>      <a class="local col4 ref" href="#34I" title='I' data-ref="34I" data-ref-filename="34I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SpeculationBarrierSBEndBB" title='llvm::AArch64::SpeculationBarrierSBEndBB' data-ref="llvm::AArch64::SpeculationBarrierSBEndBB" data-ref-filename="llvm..AArch64..SpeculationBarrierSBEndBB">SpeculationBarrierSBEndBB</a>) {</td></tr>
<tr><th id="370">370</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#34I" title='I' data-ref="34I" data-ref-filename="34I">I</a>;</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#34I" title='I' data-ref="34I" data-ref-filename="34I">I</a>))</td></tr>
<tr><th id="374">374</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <i>// Get the last instruction in the block.</i></td></tr>
<tr><th id="377">377</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="35LastInst" title='LastInst' data-type='llvm::MachineInstr *' data-ref="35LastInst" data-ref-filename="35LastInst">LastInst</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#34I" title='I' data-ref="34I" data-ref-filename="34I">I</a>;</td></tr>
<tr><th id="378">378</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36LastOpc" title='LastOpc' data-type='unsigned int' data-ref="36LastOpc" data-ref-filename="36LastOpc">LastOpc</dfn> = <a class="local col5 ref" href="#35LastInst" title='LastInst' data-ref="35LastInst" data-ref-filename="35LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="379">379</th><td>  <b>if</b> (!<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi" data-ref-filename="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col6 ref" href="#36LastOpc" title='LastOpc' data-ref="36LastOpc" data-ref-filename="36LastOpc">LastOpc</a>))</td></tr>
<tr><th id="380">380</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <b>switch</b> (<a class="local col6 ref" href="#36LastOpc" title='LastOpc' data-ref="36LastOpc" data-ref-filename="36LastOpc">LastOpc</a>) {</td></tr>
<tr><th id="383">383</th><td>  <b>default</b>:</td></tr>
<tr><th id="384">384</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="385">385</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>:</td></tr>
<tr><th id="386">386</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a>:</td></tr>
<tr><th id="387">387</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>:</td></tr>
<tr><th id="388">388</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>:</td></tr>
<tr><th id="389">389</th><td>    <b>break</b>;</td></tr>
<tr><th id="390">390</th><td>  };</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <a class="local col2 ref" href="#32MBP" title='MBP' data-ref="32MBP" data-ref-filename="32MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::TrueDest" title='llvm::TargetInstrInfo::MachineBranchPredicate::TrueDest' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::TrueDest" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..TrueDest">TrueDest</a> = <a class="local col5 ref" href="#35LastInst" title='LastInst' data-ref="35LastInst" data-ref-filename="35LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="393">393</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBP.TrueDest &amp;&amp; <q>"expected!"</q>);</td></tr>
<tr><th id="394">394</th><td>  <a class="local col2 ref" href="#32MBP" title='MBP' data-ref="32MBP" data-ref-filename="32MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest" title='llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..FalseDest">FalseDest</a> = <a class="local col1 ref" href="#31MBB" title='MBB' data-ref="31MBB" data-ref-filename="31MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm22ilist_node_with_parent11getNextNodeEv" title='llvm::ilist_node_with_parent::getNextNode' data-ref="_ZN4llvm22ilist_node_with_parent11getNextNodeEv" data-ref-filename="_ZN4llvm22ilist_node_with_parent11getNextNodeEv">getNextNode</a>();</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <a class="local col2 ref" href="#32MBP" title='MBP' data-ref="32MBP" data-ref-filename="32MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::ConditionDef" title='llvm::TargetInstrInfo::MachineBranchPredicate::ConditionDef' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::ConditionDef" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..ConditionDef">ConditionDef</a> = <b>nullptr</b>;</td></tr>
<tr><th id="397">397</th><td>  <a class="local col2 ref" href="#32MBP" title='MBP' data-ref="32MBP" data-ref-filename="32MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::SingleUseCondition" title='llvm::TargetInstrInfo::MachineBranchPredicate::SingleUseCondition' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::SingleUseCondition" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..SingleUseCondition">SingleUseCondition</a> = <b>false</b>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <a class="local col2 ref" href="#32MBP" title='MBP' data-ref="32MBP" data-ref-filename="32MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::LHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::LHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::LHS" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..LHS">LHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::operator=' data-ref="_ZN4llvm14MachineOperandaSERKS0_" data-ref-filename="_ZN4llvm14MachineOperandaSERKS0_">=</a> <a class="local col5 ref" href="#35LastInst" title='LastInst' data-ref="35LastInst" data-ref-filename="35LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="400">400</th><td>  <a class="local col2 ref" href="#32MBP" title='MBP' data-ref="32MBP" data-ref-filename="32MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::RHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::RHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::RHS" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..RHS">RHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::operator=' data-ref="_ZN4llvm14MachineOperandaSEOS0_" data-ref-filename="_ZN4llvm14MachineOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>);</td></tr>
<tr><th id="401">401</th><td>  <a class="local col2 ref" href="#32MBP" title='MBP' data-ref="32MBP" data-ref-filename="32MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::Predicate" title='llvm::TargetInstrInfo::MachineBranchPredicate::Predicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::Predicate" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..Predicate">Predicate</a> = <a class="local col6 ref" href="#36LastOpc" title='LastOpc' data-ref="36LastOpc" data-ref-filename="36LastOpc">LastOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a> ? <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate">MachineBranchPredicate</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::PRED_NE" title='llvm::TargetInstrInfo::MachineBranchPredicate::PRED_NE' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::PRED_NE" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..PRED_NE">PRED_NE</a></td></tr>
<tr><th id="402">402</th><td>                                            : <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate">MachineBranchPredicate</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::PRED_EQ" title='llvm::TargetInstrInfo::MachineBranchPredicate::PRED_EQ' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::PRED_EQ" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..PRED_EQ">PRED_EQ</a>;</td></tr>
<tr><th id="403">403</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="404">404</th><td>}</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::AArch64InstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm16AArch64InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="407">407</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="37Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="37Cond" data-ref-filename="37Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="408">408</th><td>  <b>if</b> (<a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != -<var>1</var>) {</td></tr>
<tr><th id="409">409</th><td>    <i>// Regular Bcc</i></td></tr>
<tr><th id="410">410</th><td>    <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col8 decl" id="38CC" title='CC' data-type='AArch64CC::CondCode' data-ref="38CC" data-ref-filename="38CC">CC</dfn> = (<span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a>)(<em>int</em>)<a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="411">411</th><td>    <a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">AArch64CC::</span><a class="ref fn" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" data-ref-filename="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col8 ref" href="#38CC" title='CC' data-ref="38CC" data-ref-filename="38CC">CC</a>));</td></tr>
<tr><th id="412">412</th><td>  } <b>else</b> {</td></tr>
<tr><th id="413">413</th><td>    <i>// Folded compare-and-branch</i></td></tr>
<tr><th id="414">414</th><td>    <b>switch</b> (<a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="415">415</th><td>    <b>default</b>:</td></tr>
<tr><th id="416">416</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown conditional branch!"</q>);</td></tr>
<tr><th id="417">417</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>:</td></tr>
<tr><th id="418">418</th><td>      <a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>);</td></tr>
<tr><th id="419">419</th><td>      <b>break</b>;</td></tr>
<tr><th id="420">420</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>:</td></tr>
<tr><th id="421">421</th><td>      <a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>);</td></tr>
<tr><th id="422">422</th><td>      <b>break</b>;</td></tr>
<tr><th id="423">423</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a>:</td></tr>
<tr><th id="424">424</th><td>      <a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>);</td></tr>
<tr><th id="425">425</th><td>      <b>break</b>;</td></tr>
<tr><th id="426">426</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>:</td></tr>
<tr><th id="427">427</th><td>      <a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a>);</td></tr>
<tr><th id="428">428</th><td>      <b>break</b>;</td></tr>
<tr><th id="429">429</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>:</td></tr>
<tr><th id="430">430</th><td>      <a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>);</td></tr>
<tr><th id="431">431</th><td>      <b>break</b>;</td></tr>
<tr><th id="432">432</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>:</td></tr>
<tr><th id="433">433</th><td>      <a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>);</td></tr>
<tr><th id="434">434</th><td>      <b>break</b>;</td></tr>
<tr><th id="435">435</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a>:</td></tr>
<tr><th id="436">436</th><td>      <a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>);</td></tr>
<tr><th id="437">437</th><td>      <b>break</b>;</td></tr>
<tr><th id="438">438</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>:</td></tr>
<tr><th id="439">439</th><td>      <a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a>);</td></tr>
<tr><th id="440">440</th><td>      <b>break</b>;</td></tr>
<tr><th id="441">441</th><td>    }</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="445">445</th><td>}</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::AArch64InstrInfo::removeBranch' data-ref="_ZNK4llvm16AArch64InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm16AArch64InstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="39MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="39MBB" data-ref-filename="39MBB">MBB</dfn>,</td></tr>
<tr><th id="448">448</th><td>                                        <em>int</em> *<dfn class="local col0 decl" id="40BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="40BytesRemoved" data-ref-filename="40BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="449">449</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="41I" title='I' data-type='MachineBasicBlock::iterator' data-ref="41I" data-ref-filename="41I">I</dfn> = <a class="local col9 ref" href="#39MBB" title='MBB' data-ref="39MBB" data-ref-filename="39MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" data-ref-filename="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="450">450</th><td>  <b>if</b> (<a class="local col1 ref" href="#41I" title='I' data-ref="41I" data-ref-filename="41I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#39MBB" title='MBB' data-ref="39MBB" data-ref-filename="39MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="451">451</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>  <b>if</b> (!<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col1 ref" href="#41I" title='I' data-ref="41I" data-ref-filename="41I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp;</td></tr>
<tr><th id="454">454</th><td>      !<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi" data-ref-filename="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col1 ref" href="#41I" title='I' data-ref="41I" data-ref-filename="41I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="455">455</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="458">458</th><td>  <a class="local col1 ref" href="#41I" title='I' data-ref="41I" data-ref-filename="41I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <a class="local col1 ref" href="#41I" title='I' data-ref="41I" data-ref-filename="41I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col9 ref" href="#39MBB" title='MBB' data-ref="39MBB" data-ref-filename="39MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>  <b>if</b> (<a class="local col1 ref" href="#41I" title='I' data-ref="41I" data-ref-filename="41I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#39MBB" title='MBB' data-ref="39MBB" data-ref-filename="39MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="463">463</th><td>    <b>if</b> (<a class="local col0 ref" href="#40BytesRemoved" title='BytesRemoved' data-ref="40BytesRemoved" data-ref-filename="40BytesRemoved">BytesRemoved</a>)</td></tr>
<tr><th id="464">464</th><td>      *<a class="local col0 ref" href="#40BytesRemoved" title='BytesRemoved' data-ref="40BytesRemoved" data-ref-filename="40BytesRemoved">BytesRemoved</a> = <var>4</var>;</td></tr>
<tr><th id="465">465</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="466">466</th><td>  }</td></tr>
<tr><th id="467">467</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#41I" title='I' data-ref="41I" data-ref-filename="41I">I</a>;</td></tr>
<tr><th id="468">468</th><td>  <b>if</b> (!<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi" data-ref-filename="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col1 ref" href="#41I" title='I' data-ref="41I" data-ref-filename="41I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="469">469</th><td>    <b>if</b> (<a class="local col0 ref" href="#40BytesRemoved" title='BytesRemoved' data-ref="40BytesRemoved" data-ref-filename="40BytesRemoved">BytesRemoved</a>)</td></tr>
<tr><th id="470">470</th><td>      *<a class="local col0 ref" href="#40BytesRemoved" title='BytesRemoved' data-ref="40BytesRemoved" data-ref-filename="40BytesRemoved">BytesRemoved</a> = <var>4</var>;</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="472">472</th><td>  }</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="475">475</th><td>  <a class="local col1 ref" href="#41I" title='I' data-ref="41I" data-ref-filename="41I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="476">476</th><td>  <b>if</b> (<a class="local col0 ref" href="#40BytesRemoved" title='BytesRemoved' data-ref="40BytesRemoved" data-ref-filename="40BytesRemoved">BytesRemoved</a>)</td></tr>
<tr><th id="477">477</th><td>    *<a class="local col0 ref" href="#40BytesRemoved" title='BytesRemoved' data-ref="40BytesRemoved" data-ref-filename="40BytesRemoved">BytesRemoved</a> = <var>8</var>;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="480">480</th><td>}</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE" title='llvm::AArch64InstrInfo::instantiateCondBranch' data-ref="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE">instantiateCondBranch</dfn>(</td></tr>
<tr><th id="483">483</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="42MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="42MBB" data-ref-filename="42MBB">MBB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="43DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="43DL" data-ref-filename="43DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="44TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="44TBB" data-ref-filename="44TBB">TBB</dfn>,</td></tr>
<tr><th id="484">484</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="45Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="45Cond" data-ref-filename="45Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="485">485</th><td>  <b>if</b> (<a class="local col5 ref" href="#45Cond" title='Cond' data-ref="45Cond" data-ref-filename="45Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != -<var>1</var>) {</td></tr>
<tr><th id="486">486</th><td>    <i>// Regular Bcc</i></td></tr>
<tr><th id="487">487</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB" data-ref-filename="42MBB">MBB</a>, <a class="local col3 ref" href="#43DL" title='DL' data-ref="43DL" data-ref-filename="43DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#45Cond" title='Cond' data-ref="45Cond" data-ref-filename="45Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col4 ref" href="#44TBB" title='TBB' data-ref="44TBB" data-ref-filename="44TBB">TBB</a>);</td></tr>
<tr><th id="488">488</th><td>  } <b>else</b> {</td></tr>
<tr><th id="489">489</th><td>    <i>// Folded compare-and-branch</i></td></tr>
<tr><th id="490">490</th><td><i>    // Note that we use addOperand instead of addReg to keep the flags.</i></td></tr>
<tr><th id="491">491</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="46MIB" title='MIB' data-type='const llvm::MachineInstrBuilder' data-ref="46MIB" data-ref-filename="46MIB">MIB</dfn> =</td></tr>
<tr><th id="492">492</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB" data-ref-filename="42MBB">MBB</a>, <a class="local col3 ref" href="#43DL" title='DL' data-ref="43DL" data-ref-filename="43DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#45Cond" title='Cond' data-ref="45Cond" data-ref-filename="45Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#45Cond" title='Cond' data-ref="45Cond" data-ref-filename="45Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>);</td></tr>
<tr><th id="493">493</th><td>    <b>if</b> (<a class="local col5 ref" href="#45Cond" title='Cond' data-ref="45Cond" data-ref-filename="45Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &gt; <var>3</var>)</td></tr>
<tr><th id="494">494</th><td>      <a class="local col6 ref" href="#46MIB" title='MIB' data-ref="46MIB" data-ref-filename="46MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#45Cond" title='Cond' data-ref="45Cond" data-ref-filename="45Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>3</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="495">495</th><td>    <a class="local col6 ref" href="#46MIB" title='MIB' data-ref="46MIB" data-ref-filename="46MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col4 ref" href="#44TBB" title='TBB' data-ref="44TBB" data-ref-filename="44TBB">TBB</a>);</td></tr>
<tr><th id="496">496</th><td>  }</td></tr>
<tr><th id="497">497</th><td>}</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::AArch64InstrInfo::insertBranch' data-ref="_ZNK4llvm16AArch64InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm16AArch64InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(</td></tr>
<tr><th id="500">500</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="47MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="47MBB" data-ref-filename="47MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="48TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="48TBB" data-ref-filename="48TBB">TBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="49FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="49FBB" data-ref-filename="49FBB">FBB</dfn>,</td></tr>
<tr><th id="501">501</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="50Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="50Cond" data-ref-filename="50Cond">Cond</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="51DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="51DL" data-ref-filename="51DL">DL</dfn>, <em>int</em> *<dfn class="local col2 decl" id="52BytesAdded" title='BytesAdded' data-type='int *' data-ref="52BytesAdded" data-ref-filename="52BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="502">502</th><td>  <i>// Shouldn't be a fall through.</i></td></tr>
<tr><th id="503">503</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TBB &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <b>if</b> (!<a class="local col9 ref" href="#49FBB" title='FBB' data-ref="49FBB" data-ref-filename="49FBB">FBB</a>) {</td></tr>
<tr><th id="506">506</th><td>    <b>if</b> (<a class="local col0 ref" href="#50Cond" title='Cond' data-ref="50Cond" data-ref-filename="50Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) <i>// Unconditional branch?</i></td></tr>
<tr><th id="507">507</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a>, <a class="local col1 ref" href="#51DL" title='DL' data-ref="51DL" data-ref-filename="51DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::B" title='llvm::AArch64::B' data-ref="llvm::AArch64::B" data-ref-filename="llvm..AArch64..B">B</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col8 ref" href="#48TBB" title='TBB' data-ref="48TBB" data-ref-filename="48TBB">TBB</a>);</td></tr>
<tr><th id="508">508</th><td>    <b>else</b></td></tr>
<tr><th id="509">509</th><td>      <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE" title='llvm::AArch64InstrInfo::instantiateCondBranch' data-ref="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE">instantiateCondBranch</a>(<span class='refarg'><a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a></span>, <a class="local col1 ref" href="#51DL" title='DL' data-ref="51DL" data-ref-filename="51DL">DL</a>, <a class="local col8 ref" href="#48TBB" title='TBB' data-ref="48TBB" data-ref-filename="48TBB">TBB</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col0 ref" href="#50Cond" title='Cond' data-ref="50Cond" data-ref-filename="50Cond">Cond</a>);</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>    <b>if</b> (<a class="local col2 ref" href="#52BytesAdded" title='BytesAdded' data-ref="52BytesAdded" data-ref-filename="52BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="512">512</th><td>      *<a class="local col2 ref" href="#52BytesAdded" title='BytesAdded' data-ref="52BytesAdded" data-ref-filename="52BytesAdded">BytesAdded</a> = <var>4</var>;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="515">515</th><td>  }</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <i>// Two-way conditional branch.</i></td></tr>
<tr><th id="518">518</th><td>  <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE" title='llvm::AArch64InstrInfo::instantiateCondBranch' data-ref="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE">instantiateCondBranch</a>(<span class='refarg'><a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a></span>, <a class="local col1 ref" href="#51DL" title='DL' data-ref="51DL" data-ref-filename="51DL">DL</a>, <a class="local col8 ref" href="#48TBB" title='TBB' data-ref="48TBB" data-ref-filename="48TBB">TBB</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col0 ref" href="#50Cond" title='Cond' data-ref="50Cond" data-ref-filename="50Cond">Cond</a>);</td></tr>
<tr><th id="519">519</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a>, <a class="local col1 ref" href="#51DL" title='DL' data-ref="51DL" data-ref-filename="51DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::B" title='llvm::AArch64::B' data-ref="llvm::AArch64::B" data-ref-filename="llvm..AArch64..B">B</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col9 ref" href="#49FBB" title='FBB' data-ref="49FBB" data-ref-filename="49FBB">FBB</a>);</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <b>if</b> (<a class="local col2 ref" href="#52BytesAdded" title='BytesAdded' data-ref="52BytesAdded" data-ref-filename="52BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="522">522</th><td>    *<a class="local col2 ref" href="#52BytesAdded" title='BytesAdded' data-ref="52BytesAdded" data-ref-filename="52BytesAdded">BytesAdded</a> = <var>8</var>;</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="525">525</th><td>}</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><i  data-doc="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj">// Find the original register that VReg is copied from.</i></td></tr>
<tr><th id="528">528</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj" title='removeCopies' data-type='unsigned int removeCopies(const llvm::MachineRegisterInfo &amp; MRI, unsigned int VReg)' data-ref="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj" data-ref-filename="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj">removeCopies</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="53MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="53MRI" data-ref-filename="53MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="54VReg" title='VReg' data-type='unsigned int' data-ref="54VReg" data-ref-filename="54VReg">VReg</dfn>) {</td></tr>
<tr><th id="529">529</th><td>  <b>while</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#54VReg" title='VReg' data-ref="54VReg" data-ref-filename="54VReg">VReg</a>)) {</td></tr>
<tr><th id="530">530</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="55DefMI" title='DefMI' data-type='const llvm::MachineInstr *' data-ref="55DefMI" data-ref-filename="55DefMI">DefMI</dfn> = <a class="local col3 ref" href="#53MRI" title='MRI' data-ref="53MRI" data-ref-filename="53MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#54VReg" title='VReg' data-ref="54VReg" data-ref-filename="54VReg">VReg</a>);</td></tr>
<tr><th id="531">531</th><td>    <b>if</b> (!<a class="local col5 ref" href="#55DefMI" title='DefMI' data-ref="55DefMI" data-ref-filename="55DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>())</td></tr>
<tr><th id="532">532</th><td>      <b>return</b> <a class="local col4 ref" href="#54VReg" title='VReg' data-ref="54VReg" data-ref-filename="54VReg">VReg</a>;</td></tr>
<tr><th id="533">533</th><td>    <a class="local col4 ref" href="#54VReg" title='VReg' data-ref="54VReg" data-ref-filename="54VReg">VReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#55DefMI" title='DefMI' data-ref="55DefMI" data-ref-filename="55DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="534">534</th><td>  }</td></tr>
<tr><th id="535">535</th><td>  <b>return</b> <a class="local col4 ref" href="#54VReg" title='VReg' data-ref="54VReg" data-ref-filename="54VReg">VReg</a>;</td></tr>
<tr><th id="536">536</th><td>}</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><i  data-doc="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">// Determine if VReg is defined by an instruction that can be folded into a</i></td></tr>
<tr><th id="539">539</th><td><i  data-doc="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">// csel instruction. If so, return the folded opcode, and the replacement</i></td></tr>
<tr><th id="540">540</th><td><i  data-doc="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">// register.</i></td></tr>
<tr><th id="541">541</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" title='canFoldIntoCSel' data-type='unsigned int canFoldIntoCSel(const llvm::MachineRegisterInfo &amp; MRI, unsigned int VReg, unsigned int * NewVReg = nullptr)' data-ref="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" data-ref-filename="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">canFoldIntoCSel</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="56MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="56MRI" data-ref-filename="56MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="57VReg" title='VReg' data-type='unsigned int' data-ref="57VReg" data-ref-filename="57VReg">VReg</dfn>,</td></tr>
<tr><th id="542">542</th><td>                                <em>unsigned</em> *<dfn class="local col8 decl" id="58NewVReg" title='NewVReg' data-type='unsigned int *' data-ref="58NewVReg" data-ref-filename="58NewVReg">NewVReg</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="543">543</th><td>  <a class="local col7 ref" href="#57VReg" title='VReg' data-ref="57VReg" data-ref-filename="57VReg">VReg</a> = <a class="tu ref fn" href="#_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj" title='removeCopies' data-use='c' data-ref="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj" data-ref-filename="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj">removeCopies</a>(<a class="local col6 ref" href="#56MRI" title='MRI' data-ref="56MRI" data-ref-filename="56MRI">MRI</a>, <a class="local col7 ref" href="#57VReg" title='VReg' data-ref="57VReg" data-ref-filename="57VReg">VReg</a>);</td></tr>
<tr><th id="544">544</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#57VReg" title='VReg' data-ref="57VReg" data-ref-filename="57VReg">VReg</a>))</td></tr>
<tr><th id="545">545</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <em>bool</em> <dfn class="local col9 decl" id="59Is64Bit" title='Is64Bit' data-type='bool' data-ref="59Is64Bit" data-ref-filename="59Is64Bit">Is64Bit</dfn> = <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64allRegClass" title='llvm::AArch64::GPR64allRegClass' data-ref="llvm::AArch64::GPR64allRegClass" data-ref-filename="llvm..AArch64..GPR64allRegClass">GPR64allRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col6 ref" href="#56MRI" title='MRI' data-ref="56MRI" data-ref-filename="56MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#57VReg" title='VReg' data-ref="57VReg" data-ref-filename="57VReg">VReg</a>));</td></tr>
<tr><th id="548">548</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="60DefMI" title='DefMI' data-type='const llvm::MachineInstr *' data-ref="60DefMI" data-ref-filename="60DefMI">DefMI</dfn> = <a class="local col6 ref" href="#56MRI" title='MRI' data-ref="56MRI" data-ref-filename="56MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#57VReg" title='VReg' data-ref="57VReg" data-ref-filename="57VReg">VReg</a>);</td></tr>
<tr><th id="549">549</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="61Opc" title='Opc' data-type='unsigned int' data-ref="61Opc" data-ref-filename="61Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="550">550</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62SrcOpNum" title='SrcOpNum' data-type='unsigned int' data-ref="62SrcOpNum" data-ref-filename="62SrcOpNum">SrcOpNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="551">551</th><td>  <b>switch</b> (<a class="local col0 ref" href="#60DefMI" title='DefMI' data-ref="60DefMI" data-ref-filename="60DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="552">552</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>:</td></tr>
<tr><th id="553">553</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>:</td></tr>
<tr><th id="554">554</th><td>    <i>// if NZCV is used, do not fold.</i></td></tr>
<tr><th id="555">555</th><td>    <b>if</b> (<a class="local col0 ref" href="#60DefMI" title='DefMI' data-ref="60DefMI" data-ref-filename="60DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <b>true</b>) == -<var>1</var>)</td></tr>
<tr><th id="556">556</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="557">557</th><td>    <i>// fall-through to ADDXri and ADDWri.</i></td></tr>
<tr><th id="558">558</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="559">559</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>:</td></tr>
<tr><th id="560">560</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>:</td></tr>
<tr><th id="561">561</th><td>    <i>// add x, 1 -&gt; csinc.</i></td></tr>
<tr><th id="562">562</th><td>    <b>if</b> (!<a class="local col0 ref" href="#60DefMI" title='DefMI' data-ref="60DefMI" data-ref-filename="60DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col0 ref" href="#60DefMI" title='DefMI' data-ref="60DefMI" data-ref-filename="60DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>1</var> ||</td></tr>
<tr><th id="563">563</th><td>        <a class="local col0 ref" href="#60DefMI" title='DefMI' data-ref="60DefMI" data-ref-filename="60DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="564">564</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="565">565</th><td>    <a class="local col2 ref" href="#62SrcOpNum" title='SrcOpNum' data-ref="62SrcOpNum" data-ref-filename="62SrcOpNum">SrcOpNum</a> = <var>1</var>;</td></tr>
<tr><th id="566">566</th><td>    <a class="local col1 ref" href="#61Opc" title='Opc' data-ref="61Opc" data-ref-filename="61Opc">Opc</a> = <a class="local col9 ref" href="#59Is64Bit" title='Is64Bit' data-ref="59Is64Bit" data-ref-filename="59Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCXr" title='llvm::AArch64::CSINCXr' data-ref="llvm::AArch64::CSINCXr" data-ref-filename="llvm..AArch64..CSINCXr">CSINCXr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a>;</td></tr>
<tr><th id="567">567</th><td>    <b>break</b>;</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORNXrr" title='llvm::AArch64::ORNXrr' data-ref="llvm::AArch64::ORNXrr" data-ref-filename="llvm..AArch64..ORNXrr">ORNXrr</a>:</td></tr>
<tr><th id="570">570</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORNWrr" title='llvm::AArch64::ORNWrr' data-ref="llvm::AArch64::ORNWrr" data-ref-filename="llvm..AArch64..ORNWrr">ORNWrr</a>: {</td></tr>
<tr><th id="571">571</th><td>    <i>// not x -&gt; csinv, represented as orn dst, xzr, src.</i></td></tr>
<tr><th id="572">572</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="63ZReg" title='ZReg' data-type='unsigned int' data-ref="63ZReg" data-ref-filename="63ZReg">ZReg</dfn> = <a class="tu ref fn" href="#_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj" title='removeCopies' data-use='c' data-ref="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj" data-ref-filename="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj">removeCopies</a>(<a class="local col6 ref" href="#56MRI" title='MRI' data-ref="56MRI" data-ref-filename="56MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#60DefMI" title='DefMI' data-ref="60DefMI" data-ref-filename="60DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="573">573</th><td>    <b>if</b> (<a class="local col3 ref" href="#63ZReg" title='ZReg' data-ref="63ZReg" data-ref-filename="63ZReg">ZReg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> &amp;&amp; <a class="local col3 ref" href="#63ZReg" title='ZReg' data-ref="63ZReg" data-ref-filename="63ZReg">ZReg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>)</td></tr>
<tr><th id="574">574</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="575">575</th><td>    <a class="local col2 ref" href="#62SrcOpNum" title='SrcOpNum' data-ref="62SrcOpNum" data-ref-filename="62SrcOpNum">SrcOpNum</a> = <var>2</var>;</td></tr>
<tr><th id="576">576</th><td>    <a class="local col1 ref" href="#61Opc" title='Opc' data-ref="61Opc" data-ref-filename="61Opc">Opc</a> = <a class="local col9 ref" href="#59Is64Bit" title='Is64Bit' data-ref="59Is64Bit" data-ref-filename="59Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINVXr" title='llvm::AArch64::CSINVXr' data-ref="llvm::AArch64::CSINVXr" data-ref-filename="llvm..AArch64..CSINVXr">CSINVXr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINVWr" title='llvm::AArch64::CSINVWr' data-ref="llvm::AArch64::CSINVWr" data-ref-filename="llvm..AArch64..CSINVWr">CSINVWr</a>;</td></tr>
<tr><th id="577">577</th><td>    <b>break</b>;</td></tr>
<tr><th id="578">578</th><td>  }</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>:</td></tr>
<tr><th id="581">581</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>:</td></tr>
<tr><th id="582">582</th><td>    <i>// if NZCV is used, do not fold.</i></td></tr>
<tr><th id="583">583</th><td>    <b>if</b> (<a class="local col0 ref" href="#60DefMI" title='DefMI' data-ref="60DefMI" data-ref-filename="60DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <b>true</b>) == -<var>1</var>)</td></tr>
<tr><th id="584">584</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="585">585</th><td>    <i>// fall-through to SUBXrr and SUBWrr.</i></td></tr>
<tr><th id="586">586</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="587">587</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrr" title='llvm::AArch64::SUBXrr' data-ref="llvm::AArch64::SUBXrr" data-ref-filename="llvm..AArch64..SUBXrr">SUBXrr</a>:</td></tr>
<tr><th id="588">588</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrr" title='llvm::AArch64::SUBWrr' data-ref="llvm::AArch64::SUBWrr" data-ref-filename="llvm..AArch64..SUBWrr">SUBWrr</a>: {</td></tr>
<tr><th id="589">589</th><td>    <i>// neg x -&gt; csneg, represented as sub dst, xzr, src.</i></td></tr>
<tr><th id="590">590</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="64ZReg" title='ZReg' data-type='unsigned int' data-ref="64ZReg" data-ref-filename="64ZReg">ZReg</dfn> = <a class="tu ref fn" href="#_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj" title='removeCopies' data-use='c' data-ref="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj" data-ref-filename="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj">removeCopies</a>(<a class="local col6 ref" href="#56MRI" title='MRI' data-ref="56MRI" data-ref-filename="56MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#60DefMI" title='DefMI' data-ref="60DefMI" data-ref-filename="60DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="591">591</th><td>    <b>if</b> (<a class="local col4 ref" href="#64ZReg" title='ZReg' data-ref="64ZReg" data-ref-filename="64ZReg">ZReg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> &amp;&amp; <a class="local col4 ref" href="#64ZReg" title='ZReg' data-ref="64ZReg" data-ref-filename="64ZReg">ZReg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>)</td></tr>
<tr><th id="592">592</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="593">593</th><td>    <a class="local col2 ref" href="#62SrcOpNum" title='SrcOpNum' data-ref="62SrcOpNum" data-ref-filename="62SrcOpNum">SrcOpNum</a> = <var>2</var>;</td></tr>
<tr><th id="594">594</th><td>    <a class="local col1 ref" href="#61Opc" title='Opc' data-ref="61Opc" data-ref-filename="61Opc">Opc</a> = <a class="local col9 ref" href="#59Is64Bit" title='Is64Bit' data-ref="59Is64Bit" data-ref-filename="59Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSNEGXr" title='llvm::AArch64::CSNEGXr' data-ref="llvm::AArch64::CSNEGXr" data-ref-filename="llvm..AArch64..CSNEGXr">CSNEGXr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSNEGWr" title='llvm::AArch64::CSNEGWr' data-ref="llvm::AArch64::CSNEGWr" data-ref-filename="llvm..AArch64..CSNEGWr">CSNEGWr</a>;</td></tr>
<tr><th id="595">595</th><td>    <b>break</b>;</td></tr>
<tr><th id="596">596</th><td>  }</td></tr>
<tr><th id="597">597</th><td>  <b>default</b>:</td></tr>
<tr><th id="598">598</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="599">599</th><td>  }</td></tr>
<tr><th id="600">600</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc &amp;&amp; SrcOpNum &amp;&amp; <q>"Missing parameters"</q>);</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>  <b>if</b> (<a class="local col8 ref" href="#58NewVReg" title='NewVReg' data-ref="58NewVReg" data-ref-filename="58NewVReg">NewVReg</a>)</td></tr>
<tr><th id="603">603</th><td>    *<a class="local col8 ref" href="#58NewVReg" title='NewVReg' data-ref="58NewVReg" data-ref-filename="58NewVReg">NewVReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#60DefMI" title='DefMI' data-ref="60DefMI" data-ref-filename="60DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#62SrcOpNum" title='SrcOpNum' data-ref="62SrcOpNum" data-ref-filename="62SrcOpNum">SrcOpNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="604">604</th><td>  <b>return</b> <a class="local col1 ref" href="#61Opc" title='Opc' data-ref="61Opc" data-ref-filename="61Opc">Opc</a>;</td></tr>
<tr><th id="605">605</th><td>}</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" title='llvm::AArch64InstrInfo::canInsertSelect' data-ref="_ZNK4llvm16AArch64InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="65MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="65MBB" data-ref-filename="65MBB">MBB</dfn>,</td></tr>
<tr><th id="608">608</th><td>                                       <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col6 decl" id="66Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="66Cond" data-ref-filename="66Cond">Cond</dfn>,</td></tr>
<tr><th id="609">609</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="67DstReg" title='DstReg' data-type='llvm::Register' data-ref="67DstReg" data-ref-filename="67DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="68TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="68TrueReg" data-ref-filename="68TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="610">610</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="69FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="69FalseReg" data-ref-filename="69FalseReg">FalseReg</dfn>, <em>int</em> &amp;<dfn class="local col0 decl" id="70CondCycles" title='CondCycles' data-type='int &amp;' data-ref="70CondCycles" data-ref-filename="70CondCycles">CondCycles</dfn>,</td></tr>
<tr><th id="611">611</th><td>                                       <em>int</em> &amp;<dfn class="local col1 decl" id="71TrueCycles" title='TrueCycles' data-type='int &amp;' data-ref="71TrueCycles" data-ref-filename="71TrueCycles">TrueCycles</dfn>,</td></tr>
<tr><th id="612">612</th><td>                                       <em>int</em> &amp;<dfn class="local col2 decl" id="72FalseCycles" title='FalseCycles' data-type='int &amp;' data-ref="72FalseCycles" data-ref-filename="72FalseCycles">FalseCycles</dfn>) <em>const</em> {</td></tr>
<tr><th id="613">613</th><td>  <i>// Check register classes.</i></td></tr>
<tr><th id="614">614</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="73MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="73MRI" data-ref-filename="73MRI">MRI</dfn> = <a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB" data-ref-filename="65MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="615">615</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="74RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="74RC" data-ref-filename="74RC">RC</dfn> =</td></tr>
<tr><th id="616">616</th><td>      <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_">getCommonSubClass</a>(<a class="local col3 ref" href="#73MRI" title='MRI' data-ref="73MRI" data-ref-filename="73MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#68TrueReg" title='TrueReg' data-ref="68TrueReg" data-ref-filename="68TrueReg">TrueReg</a>), <a class="local col3 ref" href="#73MRI" title='MRI' data-ref="73MRI" data-ref-filename="73MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69FalseReg" title='FalseReg' data-ref="69FalseReg" data-ref-filename="69FalseReg">FalseReg</a>));</td></tr>
<tr><th id="617">617</th><td>  <b>if</b> (!<a class="local col4 ref" href="#74RC" title='RC' data-ref="74RC" data-ref-filename="74RC">RC</a>)</td></tr>
<tr><th id="618">618</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>  <i>// Also need to check the dest regclass, in case we're trying to optimize</i></td></tr>
<tr><th id="621">621</th><td><i>  // something like:</i></td></tr>
<tr><th id="622">622</th><td><i>  // %1(gpr) = PHI %2(fpr), bb1, %(fpr), bb2</i></td></tr>
<tr><th id="623">623</th><td>  <b>if</b> (!<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_">getCommonSubClass</a>(<a class="local col4 ref" href="#74RC" title='RC' data-ref="74RC" data-ref-filename="74RC">RC</a>, <a class="local col3 ref" href="#73MRI" title='MRI' data-ref="73MRI" data-ref-filename="73MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#67DstReg" title='DstReg' data-ref="67DstReg" data-ref-filename="67DstReg">DstReg</a>)))</td></tr>
<tr><th id="624">624</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <i>// Expanding cbz/tbz requires an extra cycle of latency on the condition.</i></td></tr>
<tr><th id="627">627</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="75ExtraCondLat" title='ExtraCondLat' data-type='unsigned int' data-ref="75ExtraCondLat" data-ref-filename="75ExtraCondLat">ExtraCondLat</dfn> = <a class="local col6 ref" href="#66Cond" title='Cond' data-ref="66Cond" data-ref-filename="66Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <var>1</var>;</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>  <i>// GPRs are handled by csel.</i></td></tr>
<tr><th id="630">630</th><td><i>  // FIXME: Fold in x+1, -x, and ~x when applicable.</i></td></tr>
<tr><th id="631">631</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64allRegClass" title='llvm::AArch64::GPR64allRegClass' data-ref="llvm::AArch64::GPR64allRegClass" data-ref-filename="llvm..AArch64..GPR64allRegClass">GPR64allRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#74RC" title='RC' data-ref="74RC" data-ref-filename="74RC">RC</a>) ||</td></tr>
<tr><th id="632">632</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32allRegClass" title='llvm::AArch64::GPR32allRegClass' data-ref="llvm::AArch64::GPR32allRegClass" data-ref-filename="llvm..AArch64..GPR32allRegClass">GPR32allRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#74RC" title='RC' data-ref="74RC" data-ref-filename="74RC">RC</a>)) {</td></tr>
<tr><th id="633">633</th><td>    <i>// Single-cycle csel, csinc, csinv, and csneg.</i></td></tr>
<tr><th id="634">634</th><td>    <a class="local col0 ref" href="#70CondCycles" title='CondCycles' data-ref="70CondCycles" data-ref-filename="70CondCycles">CondCycles</a> = <var>1</var> + <a class="local col5 ref" href="#75ExtraCondLat" title='ExtraCondLat' data-ref="75ExtraCondLat" data-ref-filename="75ExtraCondLat">ExtraCondLat</a>;</td></tr>
<tr><th id="635">635</th><td>    <a class="local col1 ref" href="#71TrueCycles" title='TrueCycles' data-ref="71TrueCycles" data-ref-filename="71TrueCycles">TrueCycles</a> = <a class="local col2 ref" href="#72FalseCycles" title='FalseCycles' data-ref="72FalseCycles" data-ref-filename="72FalseCycles">FalseCycles</a> = <var>1</var>;</td></tr>
<tr><th id="636">636</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" title='canFoldIntoCSel' data-use='c' data-ref="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" data-ref-filename="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">canFoldIntoCSel</a>(<a class="local col3 ref" href="#73MRI" title='MRI' data-ref="73MRI" data-ref-filename="73MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#68TrueReg" title='TrueReg' data-ref="68TrueReg" data-ref-filename="68TrueReg">TrueReg</a>))</td></tr>
<tr><th id="637">637</th><td>      <a class="local col1 ref" href="#71TrueCycles" title='TrueCycles' data-ref="71TrueCycles" data-ref-filename="71TrueCycles">TrueCycles</a> = <var>0</var>;</td></tr>
<tr><th id="638">638</th><td>    <b>else</b> <b>if</b> (<a class="tu ref fn" href="#_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" title='canFoldIntoCSel' data-use='c' data-ref="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" data-ref-filename="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">canFoldIntoCSel</a>(<a class="local col3 ref" href="#73MRI" title='MRI' data-ref="73MRI" data-ref-filename="73MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#69FalseReg" title='FalseReg' data-ref="69FalseReg" data-ref-filename="69FalseReg">FalseReg</a>))</td></tr>
<tr><th id="639">639</th><td>      <a class="local col2 ref" href="#72FalseCycles" title='FalseCycles' data-ref="72FalseCycles" data-ref-filename="72FalseCycles">FalseCycles</a> = <var>0</var>;</td></tr>
<tr><th id="640">640</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="641">641</th><td>  }</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <i>// Scalar floating point is handled by fcsel.</i></td></tr>
<tr><th id="644">644</th><td><i>  // FIXME: Form fabs, fmin, and fmax when applicable.</i></td></tr>
<tr><th id="645">645</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#74RC" title='RC' data-ref="74RC" data-ref-filename="74RC">RC</a>) ||</td></tr>
<tr><th id="646">646</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#74RC" title='RC' data-ref="74RC" data-ref-filename="74RC">RC</a>)) {</td></tr>
<tr><th id="647">647</th><td>    <a class="local col0 ref" href="#70CondCycles" title='CondCycles' data-ref="70CondCycles" data-ref-filename="70CondCycles">CondCycles</a> = <var>5</var> + <a class="local col5 ref" href="#75ExtraCondLat" title='ExtraCondLat' data-ref="75ExtraCondLat" data-ref-filename="75ExtraCondLat">ExtraCondLat</a>;</td></tr>
<tr><th id="648">648</th><td>    <a class="local col1 ref" href="#71TrueCycles" title='TrueCycles' data-ref="71TrueCycles" data-ref-filename="71TrueCycles">TrueCycles</a> = <a class="local col2 ref" href="#72FalseCycles" title='FalseCycles' data-ref="72FalseCycles" data-ref-filename="72FalseCycles">FalseCycles</a> = <var>2</var>;</td></tr>
<tr><th id="649">649</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="650">650</th><td>  }</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>  <i>// Can't do vectors.</i></td></tr>
<tr><th id="653">653</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="654">654</th><td>}</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE7312218" title='llvm::AArch64InstrInfo::insertSelect' data-ref="_ZNK4llvm16AArch64InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE7312218" data-ref-filename="_ZNK4llvm16AArch64InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE7312218">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="76MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="76MBB" data-ref-filename="76MBB">MBB</dfn>,</td></tr>
<tr><th id="657">657</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="77I" title='I' data-type='MachineBasicBlock::iterator' data-ref="77I" data-ref-filename="77I">I</dfn>,</td></tr>
<tr><th id="658">658</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="78DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="78DL" data-ref-filename="78DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="79DstReg" title='DstReg' data-type='llvm::Register' data-ref="79DstReg" data-ref-filename="79DstReg">DstReg</dfn>,</td></tr>
<tr><th id="659">659</th><td>                                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="80Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="80Cond" data-ref-filename="80Cond">Cond</dfn>,</td></tr>
<tr><th id="660">660</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="81TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="81TrueReg" data-ref-filename="81TrueReg">TrueReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="82FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="82FalseReg" data-ref-filename="82FalseReg">FalseReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="661">661</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="83MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="83MRI" data-ref-filename="83MRI">MRI</dfn> = <a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB" data-ref-filename="76MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <i>// Parse the condition code, see parseCondBranch() above.</i></td></tr>
<tr><th id="664">664</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col4 decl" id="84CC" title='CC' data-type='AArch64CC::CondCode' data-ref="84CC" data-ref-filename="84CC">CC</dfn>;</td></tr>
<tr><th id="665">665</th><td>  <b>switch</b> (<a class="local col0 ref" href="#80Cond" title='Cond' data-ref="80Cond" data-ref-filename="80Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>()) {</td></tr>
<tr><th id="666">666</th><td>  <b>default</b>:</td></tr>
<tr><th id="667">667</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown condition opcode in Cond"</q>);</td></tr>
<tr><th id="668">668</th><td>  <b>case</b> <var>1</var>: <i>// b.cc</i></td></tr>
<tr><th id="669">669</th><td>    <a class="local col4 ref" href="#84CC" title='CC' data-ref="84CC" data-ref-filename="84CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a>(<a class="local col0 ref" href="#80Cond" title='Cond' data-ref="80Cond" data-ref-filename="80Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="670">670</th><td>    <b>break</b>;</td></tr>
<tr><th id="671">671</th><td>  <b>case</b> <var>3</var>: { <i>// cbz/cbnz</i></td></tr>
<tr><th id="672">672</th><td>    <i>// We must insert a compare against 0.</i></td></tr>
<tr><th id="673">673</th><td>    <em>bool</em> <dfn class="local col5 decl" id="85Is64Bit" title='Is64Bit' data-type='bool' data-ref="85Is64Bit" data-ref-filename="85Is64Bit">Is64Bit</dfn>;</td></tr>
<tr><th id="674">674</th><td>    <b>switch</b> (<a class="local col0 ref" href="#80Cond" title='Cond' data-ref="80Cond" data-ref-filename="80Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="675">675</th><td>    <b>default</b>:</td></tr>
<tr><th id="676">676</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown branch opcode in Cond"</q>);</td></tr>
<tr><th id="677">677</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>:</td></tr>
<tr><th id="678">678</th><td>      <a class="local col5 ref" href="#85Is64Bit" title='Is64Bit' data-ref="85Is64Bit" data-ref-filename="85Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="679">679</th><td>      <a class="local col4 ref" href="#84CC" title='CC' data-ref="84CC" data-ref-filename="84CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::EQ" title='llvm::AArch64CC::EQ' data-ref="llvm::AArch64CC::EQ" data-ref-filename="llvm..AArch64CC..EQ">EQ</a>;</td></tr>
<tr><th id="680">680</th><td>      <b>break</b>;</td></tr>
<tr><th id="681">681</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a>:</td></tr>
<tr><th id="682">682</th><td>      <a class="local col5 ref" href="#85Is64Bit" title='Is64Bit' data-ref="85Is64Bit" data-ref-filename="85Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="683">683</th><td>      <a class="local col4 ref" href="#84CC" title='CC' data-ref="84CC" data-ref-filename="84CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::EQ" title='llvm::AArch64CC::EQ' data-ref="llvm::AArch64CC::EQ" data-ref-filename="llvm..AArch64CC..EQ">EQ</a>;</td></tr>
<tr><th id="684">684</th><td>      <b>break</b>;</td></tr>
<tr><th id="685">685</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>:</td></tr>
<tr><th id="686">686</th><td>      <a class="local col5 ref" href="#85Is64Bit" title='Is64Bit' data-ref="85Is64Bit" data-ref-filename="85Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="687">687</th><td>      <a class="local col4 ref" href="#84CC" title='CC' data-ref="84CC" data-ref-filename="84CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>;</td></tr>
<tr><th id="688">688</th><td>      <b>break</b>;</td></tr>
<tr><th id="689">689</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>:</td></tr>
<tr><th id="690">690</th><td>      <a class="local col5 ref" href="#85Is64Bit" title='Is64Bit' data-ref="85Is64Bit" data-ref-filename="85Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="691">691</th><td>      <a class="local col4 ref" href="#84CC" title='CC' data-ref="84CC" data-ref-filename="84CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>;</td></tr>
<tr><th id="692">692</th><td>      <b>break</b>;</td></tr>
<tr><th id="693">693</th><td>    }</td></tr>
<tr><th id="694">694</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="86SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="86SrcReg" data-ref-filename="86SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#80Cond" title='Cond' data-ref="80Cond" data-ref-filename="80Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="695">695</th><td>    <b>if</b> (<a class="local col5 ref" href="#85Is64Bit" title='Is64Bit' data-ref="85Is64Bit" data-ref-filename="85Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="696">696</th><td>      <i>// cmp reg, #0 is actually subs xzr, reg, #0.</i></td></tr>
<tr><th id="697">697</th><td>      <a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#86SrcReg" title='SrcReg' data-ref="86SrcReg" data-ref-filename="86SrcReg">SrcReg</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>);</td></tr>
<tr><th id="698">698</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB" data-ref-filename="76MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a>, <a class="local col8 ref" href="#78DL" title='DL' data-ref="78DL" data-ref-filename="78DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>)</td></tr>
<tr><th id="699">699</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#86SrcReg" title='SrcReg' data-ref="86SrcReg" data-ref-filename="86SrcReg">SrcReg</a>)</td></tr>
<tr><th id="700">700</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="701">701</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="702">702</th><td>    } <b>else</b> {</td></tr>
<tr><th id="703">703</th><td>      <a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#86SrcReg" title='SrcReg' data-ref="86SrcReg" data-ref-filename="86SrcReg">SrcReg</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32spRegClass" title='llvm::AArch64::GPR32spRegClass' data-ref="llvm::AArch64::GPR32spRegClass" data-ref-filename="llvm..AArch64..GPR32spRegClass">GPR32spRegClass</a>);</td></tr>
<tr><th id="704">704</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB" data-ref-filename="76MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a>, <a class="local col8 ref" href="#78DL" title='DL' data-ref="78DL" data-ref-filename="78DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>)</td></tr>
<tr><th id="705">705</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#86SrcReg" title='SrcReg' data-ref="86SrcReg" data-ref-filename="86SrcReg">SrcReg</a>)</td></tr>
<tr><th id="706">706</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="707">707</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="708">708</th><td>    }</td></tr>
<tr><th id="709">709</th><td>    <b>break</b>;</td></tr>
<tr><th id="710">710</th><td>  }</td></tr>
<tr><th id="711">711</th><td>  <b>case</b> <var>4</var>: { <i>// tbz/tbnz</i></td></tr>
<tr><th id="712">712</th><td>    <i>// We must insert a tst instruction.</i></td></tr>
<tr><th id="713">713</th><td>    <b>switch</b> (<a class="local col0 ref" href="#80Cond" title='Cond' data-ref="80Cond" data-ref-filename="80Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="714">714</th><td>    <b>default</b>:</td></tr>
<tr><th id="715">715</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown branch opcode in Cond"</q>);</td></tr>
<tr><th id="716">716</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>:</td></tr>
<tr><th id="717">717</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a>:</td></tr>
<tr><th id="718">718</th><td>      <a class="local col4 ref" href="#84CC" title='CC' data-ref="84CC" data-ref-filename="84CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::EQ" title='llvm::AArch64CC::EQ' data-ref="llvm::AArch64CC::EQ" data-ref-filename="llvm..AArch64CC..EQ">EQ</a>;</td></tr>
<tr><th id="719">719</th><td>      <b>break</b>;</td></tr>
<tr><th id="720">720</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>:</td></tr>
<tr><th id="721">721</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>:</td></tr>
<tr><th id="722">722</th><td>      <a class="local col4 ref" href="#84CC" title='CC' data-ref="84CC" data-ref-filename="84CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>;</td></tr>
<tr><th id="723">723</th><td>      <b>break</b>;</td></tr>
<tr><th id="724">724</th><td>    }</td></tr>
<tr><th id="725">725</th><td>    <i>// cmp reg, #foo is actually ands xzr, reg, #1&lt;&lt;foo.</i></td></tr>
<tr><th id="726">726</th><td>    <b>if</b> (<a class="local col0 ref" href="#80Cond" title='Cond' data-ref="80Cond" data-ref-filename="80Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a> || <a class="local col0 ref" href="#80Cond" title='Cond' data-ref="80Cond" data-ref-filename="80Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>)</td></tr>
<tr><th id="727">727</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB" data-ref-filename="76MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a>, <a class="local col8 ref" href="#78DL" title='DL' data-ref="78DL" data-ref-filename="78DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWri" title='llvm::AArch64::ANDSWri' data-ref="llvm::AArch64::ANDSWri" data-ref-filename="llvm..AArch64..ANDSWri">ANDSWri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>)</td></tr>
<tr><th id="728">728</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col0 ref" href="#80Cond" title='Cond' data-ref="80Cond" data-ref-filename="80Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="729">729</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(</td></tr>
<tr><th id="730">730</th><td>              <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" title='llvm::AArch64_AM::encodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj">encodeLogicalImmediate</a>(<var>1ull</var> &lt;&lt; <a class="local col0 ref" href="#80Cond" title='Cond' data-ref="80Cond" data-ref-filename="80Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>3</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(), <var>32</var>));</td></tr>
<tr><th id="731">731</th><td>    <b>else</b></td></tr>
<tr><th id="732">732</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB" data-ref-filename="76MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a>, <a class="local col8 ref" href="#78DL" title='DL' data-ref="78DL" data-ref-filename="78DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXri" title='llvm::AArch64::ANDSXri' data-ref="llvm::AArch64::ANDSXri" data-ref-filename="llvm..AArch64..ANDSXri">ANDSXri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>)</td></tr>
<tr><th id="733">733</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col0 ref" href="#80Cond" title='Cond' data-ref="80Cond" data-ref-filename="80Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="734">734</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(</td></tr>
<tr><th id="735">735</th><td>              <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" title='llvm::AArch64_AM::encodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj">encodeLogicalImmediate</a>(<var>1ull</var> &lt;&lt; <a class="local col0 ref" href="#80Cond" title='Cond' data-ref="80Cond" data-ref-filename="80Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>3</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(), <var>64</var>));</td></tr>
<tr><th id="736">736</th><td>    <b>break</b>;</td></tr>
<tr><th id="737">737</th><td>  }</td></tr>
<tr><th id="738">738</th><td>  }</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="87Opc" title='Opc' data-type='unsigned int' data-ref="87Opc" data-ref-filename="87Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="741">741</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="88RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="88RC" data-ref-filename="88RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="742">742</th><td>  <em>bool</em> <dfn class="local col9 decl" id="89TryFold" title='TryFold' data-type='bool' data-ref="89TryFold" data-ref-filename="89TryFold">TryFold</dfn> = <b>false</b>;</td></tr>
<tr><th id="743">743</th><td>  <b>if</b> (<a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#79DstReg" title='DstReg' data-ref="79DstReg" data-ref-filename="79DstReg">DstReg</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>)) {</td></tr>
<tr><th id="744">744</th><td>    <a class="local col8 ref" href="#88RC" title='RC' data-ref="88RC" data-ref-filename="88RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="745">745</th><td>    <a class="local col7 ref" href="#87Opc" title='Opc' data-ref="87Opc" data-ref-filename="87Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSELXr" title='llvm::AArch64::CSELXr' data-ref="llvm::AArch64::CSELXr" data-ref-filename="llvm..AArch64..CSELXr">CSELXr</a>;</td></tr>
<tr><th id="746">746</th><td>    <a class="local col9 ref" href="#89TryFold" title='TryFold' data-ref="89TryFold" data-ref-filename="89TryFold">TryFold</a> = <b>true</b>;</td></tr>
<tr><th id="747">747</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#79DstReg" title='DstReg' data-ref="79DstReg" data-ref-filename="79DstReg">DstReg</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>)) {</td></tr>
<tr><th id="748">748</th><td>    <a class="local col8 ref" href="#88RC" title='RC' data-ref="88RC" data-ref-filename="88RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="749">749</th><td>    <a class="local col7 ref" href="#87Opc" title='Opc' data-ref="87Opc" data-ref-filename="87Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSELWr" title='llvm::AArch64::CSELWr' data-ref="llvm::AArch64::CSELWr" data-ref-filename="llvm..AArch64..CSELWr">CSELWr</a>;</td></tr>
<tr><th id="750">750</th><td>    <a class="local col9 ref" href="#89TryFold" title='TryFold' data-ref="89TryFold" data-ref-filename="89TryFold">TryFold</a> = <b>true</b>;</td></tr>
<tr><th id="751">751</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#79DstReg" title='DstReg' data-ref="79DstReg" data-ref-filename="79DstReg">DstReg</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>)) {</td></tr>
<tr><th id="752">752</th><td>    <a class="local col8 ref" href="#88RC" title='RC' data-ref="88RC" data-ref-filename="88RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="753">753</th><td>    <a class="local col7 ref" href="#87Opc" title='Opc' data-ref="87Opc" data-ref-filename="87Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCSELDrrr" title='llvm::AArch64::FCSELDrrr' data-ref="llvm::AArch64::FCSELDrrr" data-ref-filename="llvm..AArch64..FCSELDrrr">FCSELDrrr</a>;</td></tr>
<tr><th id="754">754</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#79DstReg" title='DstReg' data-ref="79DstReg" data-ref-filename="79DstReg">DstReg</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>)) {</td></tr>
<tr><th id="755">755</th><td>    <a class="local col8 ref" href="#88RC" title='RC' data-ref="88RC" data-ref-filename="88RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="756">756</th><td>    <a class="local col7 ref" href="#87Opc" title='Opc' data-ref="87Opc" data-ref-filename="87Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCSELSrrr" title='llvm::AArch64::FCSELSrrr' data-ref="llvm::AArch64::FCSELSrrr" data-ref-filename="llvm..AArch64..FCSELSrrr">FCSELSrrr</a>;</td></tr>
<tr><th id="757">757</th><td>  }</td></tr>
<tr><th id="758">758</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RC &amp;&amp; <q>"Unsupported regclass"</q>);</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <i>// Try folding simple instructions into the csel.</i></td></tr>
<tr><th id="761">761</th><td>  <b>if</b> (<a class="local col9 ref" href="#89TryFold" title='TryFold' data-ref="89TryFold" data-ref-filename="89TryFold">TryFold</a>) {</td></tr>
<tr><th id="762">762</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="90NewVReg" title='NewVReg' data-type='unsigned int' data-ref="90NewVReg" data-ref-filename="90NewVReg">NewVReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="763">763</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="91FoldedOpc" title='FoldedOpc' data-type='unsigned int' data-ref="91FoldedOpc" data-ref-filename="91FoldedOpc">FoldedOpc</dfn> = <a class="tu ref fn" href="#_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" title='canFoldIntoCSel' data-use='c' data-ref="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" data-ref-filename="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">canFoldIntoCSel</a>(<a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#81TrueReg" title='TrueReg' data-ref="81TrueReg" data-ref-filename="81TrueReg">TrueReg</a>, &amp;<a class="local col0 ref" href="#90NewVReg" title='NewVReg' data-ref="90NewVReg" data-ref-filename="90NewVReg">NewVReg</a>);</td></tr>
<tr><th id="764">764</th><td>    <b>if</b> (<a class="local col1 ref" href="#91FoldedOpc" title='FoldedOpc' data-ref="91FoldedOpc" data-ref-filename="91FoldedOpc">FoldedOpc</a>) {</td></tr>
<tr><th id="765">765</th><td>      <i>// The folded opcodes csinc, csinc and csneg apply the operation to</i></td></tr>
<tr><th id="766">766</th><td><i>      // FalseReg, so we need to invert the condition.</i></td></tr>
<tr><th id="767">767</th><td>      <a class="local col4 ref" href="#84CC" title='CC' data-ref="84CC" data-ref-filename="84CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="ref fn" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" data-ref-filename="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col4 ref" href="#84CC" title='CC' data-ref="84CC" data-ref-filename="84CC">CC</a>);</td></tr>
<tr><th id="768">768</th><td>      <a class="local col1 ref" href="#81TrueReg" title='TrueReg' data-ref="81TrueReg" data-ref-filename="81TrueReg">TrueReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col2 ref" href="#82FalseReg" title='FalseReg' data-ref="82FalseReg" data-ref-filename="82FalseReg">FalseReg</a>;</td></tr>
<tr><th id="769">769</th><td>    } <b>else</b></td></tr>
<tr><th id="770">770</th><td>      <a class="local col1 ref" href="#91FoldedOpc" title='FoldedOpc' data-ref="91FoldedOpc" data-ref-filename="91FoldedOpc">FoldedOpc</a> = <a class="tu ref fn" href="#_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" title='canFoldIntoCSel' data-use='c' data-ref="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" data-ref-filename="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">canFoldIntoCSel</a>(<a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#82FalseReg" title='FalseReg' data-ref="82FalseReg" data-ref-filename="82FalseReg">FalseReg</a>, &amp;<a class="local col0 ref" href="#90NewVReg" title='NewVReg' data-ref="90NewVReg" data-ref-filename="90NewVReg">NewVReg</a>);</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>    <i>// Fold the operation. Leave any dead instructions for DCE to clean up.</i></td></tr>
<tr><th id="773">773</th><td>    <b>if</b> (<a class="local col1 ref" href="#91FoldedOpc" title='FoldedOpc' data-ref="91FoldedOpc" data-ref-filename="91FoldedOpc">FoldedOpc</a>) {</td></tr>
<tr><th id="774">774</th><td>      <a class="local col2 ref" href="#82FalseReg" title='FalseReg' data-ref="82FalseReg" data-ref-filename="82FalseReg">FalseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#90NewVReg" title='NewVReg' data-ref="90NewVReg" data-ref-filename="90NewVReg">NewVReg</a>;</td></tr>
<tr><th id="775">775</th><td>      <a class="local col7 ref" href="#87Opc" title='Opc' data-ref="87Opc" data-ref-filename="87Opc">Opc</a> = <a class="local col1 ref" href="#91FoldedOpc" title='FoldedOpc' data-ref="91FoldedOpc" data-ref-filename="91FoldedOpc">FoldedOpc</a>;</td></tr>
<tr><th id="776">776</th><td>      <i>// The extends the live range of NewVReg.</i></td></tr>
<tr><th id="777">777</th><td>      <a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE">clearKillFlags</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#90NewVReg" title='NewVReg' data-ref="90NewVReg" data-ref-filename="90NewVReg">NewVReg</a>);</td></tr>
<tr><th id="778">778</th><td>    }</td></tr>
<tr><th id="779">779</th><td>  }</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <i>// Pull all virtual register into the appropriate class.</i></td></tr>
<tr><th id="782">782</th><td>  <a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#81TrueReg" title='TrueReg' data-ref="81TrueReg" data-ref-filename="81TrueReg">TrueReg</a>, <a class="local col8 ref" href="#88RC" title='RC' data-ref="88RC" data-ref-filename="88RC">RC</a>);</td></tr>
<tr><th id="783">783</th><td>  <a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#82FalseReg" title='FalseReg' data-ref="82FalseReg" data-ref-filename="82FalseReg">FalseReg</a>, <a class="local col8 ref" href="#88RC" title='RC' data-ref="88RC" data-ref-filename="88RC">RC</a>);</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>  <i>// Insert the csel.</i></td></tr>
<tr><th id="786">786</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB" data-ref-filename="76MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a>, <a class="local col8 ref" href="#78DL" title='DL' data-ref="78DL" data-ref-filename="78DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#87Opc" title='Opc' data-ref="87Opc" data-ref-filename="87Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#79DstReg" title='DstReg' data-ref="79DstReg" data-ref-filename="79DstReg">DstReg</a>)</td></tr>
<tr><th id="787">787</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#81TrueReg" title='TrueReg' data-ref="81TrueReg" data-ref-filename="81TrueReg">TrueReg</a>)</td></tr>
<tr><th id="788">788</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#82FalseReg" title='FalseReg' data-ref="82FalseReg" data-ref-filename="82FalseReg">FalseReg</a>)</td></tr>
<tr><th id="789">789</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#84CC" title='CC' data-ref="84CC" data-ref-filename="84CC">CC</a>);</td></tr>
<tr><th id="790">790</th><td>}</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><i class="doc" data-doc="_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj">/// Returns true if a MOVi32imm or MOVi64imm can be expanded to an  ORRxx.</i></td></tr>
<tr><th id="793">793</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj" title='canBeExpandedToORR' data-type='bool canBeExpandedToORR(const llvm::MachineInstr &amp; MI, unsigned int BitSize)' data-ref="_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj" data-ref-filename="_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj">canBeExpandedToORR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="92MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="92MI" data-ref-filename="92MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="93BitSize" title='BitSize' data-type='unsigned int' data-ref="93BitSize" data-ref-filename="93BitSize">BitSize</dfn>) {</td></tr>
<tr><th id="794">794</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="94Imm" title='Imm' data-type='uint64_t' data-ref="94Imm" data-ref-filename="94Imm">Imm</dfn> = <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="795">795</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="95UImm" title='UImm' data-type='uint64_t' data-ref="95UImm" data-ref-filename="95UImm">UImm</dfn> = <a class="local col4 ref" href="#94Imm" title='Imm' data-ref="94Imm" data-ref-filename="94Imm">Imm</a> &lt;&lt; (<var>64</var> - <a class="local col3 ref" href="#93BitSize" title='BitSize' data-ref="93BitSize" data-ref-filename="93BitSize">BitSize</a>) &gt;&gt; (<var>64</var> - <a class="local col3 ref" href="#93BitSize" title='BitSize' data-ref="93BitSize" data-ref-filename="93BitSize">BitSize</a>);</td></tr>
<tr><th id="796">796</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="96Encoding" title='Encoding' data-type='uint64_t' data-ref="96Encoding" data-ref-filename="96Encoding">Encoding</dfn>;</td></tr>
<tr><th id="797">797</th><td>  <b>return</b> <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" title='llvm::AArch64_AM::processLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" data-ref-filename="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm">processLogicalImmediate</a>(<a class="local col5 ref" href="#95UImm" title='UImm' data-ref="95UImm" data-ref-filename="95UImm">UImm</a>, <a class="local col3 ref" href="#93BitSize" title='BitSize' data-ref="93BitSize" data-ref-filename="93BitSize">BitSize</a>, <span class='refarg'><a class="local col6 ref" href="#96Encoding" title='Encoding' data-ref="96Encoding" data-ref-filename="96Encoding">Encoding</a></span>);</td></tr>
<tr><th id="798">798</th><td>}</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td><i>// FIXME: this implementation should be micro-architecture dependent, so a</i></td></tr>
<tr><th id="801">801</th><td><i>// micro-architecture target hook should be introduced here in future.</i></td></tr>
<tr><th id="802">802</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isAsCheapAsAMove' data-ref="_ZNK4llvm16AArch64InstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE">isAsCheapAsAMove</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="97MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="97MI" data-ref-filename="97MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="803">803</th><td>  <b>if</b> (!<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget28hasCustomCheapAsMoveHandlingEv" title='llvm::AArch64Subtarget::hasCustomCheapAsMoveHandling' data-ref="_ZNK4llvm16AArch64Subtarget28hasCustomCheapAsMoveHandlingEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget28hasCustomCheapAsMoveHandlingEv">hasCustomCheapAsMoveHandling</a>())</td></tr>
<tr><th id="804">804</th><td>    <b>return</b> <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE" title='llvm::MachineInstr::isAsCheapAsAMove' data-ref="_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE">isAsCheapAsAMove</a>();</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="98Opcode" title='Opcode' data-type='const unsigned int' data-ref="98Opcode" data-ref-filename="98Opcode">Opcode</dfn> = <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <i>// Firstly, check cases gated by features.</i></td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <b>if</b> (<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingFPEv" title='llvm::AArch64Subtarget::hasZeroCycleZeroingFP' data-ref="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingFPEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingFPEv">hasZeroCycleZeroingFP</a>()) {</td></tr>
<tr><th id="811">811</th><td>    <b>if</b> (<a class="local col8 ref" href="#98Opcode" title='Opcode' data-ref="98Opcode" data-ref-filename="98Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVH0" title='llvm::AArch64::FMOVH0' data-ref="llvm::AArch64::FMOVH0" data-ref-filename="llvm..AArch64..FMOVH0">FMOVH0</a> ||</td></tr>
<tr><th id="812">812</th><td>        <a class="local col8 ref" href="#98Opcode" title='Opcode' data-ref="98Opcode" data-ref-filename="98Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVS0" title='llvm::AArch64::FMOVS0' data-ref="llvm::AArch64::FMOVS0" data-ref-filename="llvm..AArch64..FMOVS0">FMOVS0</a> ||</td></tr>
<tr><th id="813">813</th><td>        <a class="local col8 ref" href="#98Opcode" title='Opcode' data-ref="98Opcode" data-ref-filename="98Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVD0" title='llvm::AArch64::FMOVD0' data-ref="llvm::AArch64::FMOVD0" data-ref-filename="llvm..AArch64..FMOVD0">FMOVD0</a>)</td></tr>
<tr><th id="814">814</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="815">815</th><td>  }</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <b>if</b> (<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingGPEv" title='llvm::AArch64Subtarget::hasZeroCycleZeroingGP' data-ref="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingGPEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingGPEv">hasZeroCycleZeroingGP</a>()) {</td></tr>
<tr><th id="818">818</th><td>    <b>if</b> (<a class="local col8 ref" href="#98Opcode" title='Opcode' data-ref="98Opcode" data-ref-filename="98Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a> &amp;&amp;</td></tr>
<tr><th id="819">819</th><td>        (<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a> ||</td></tr>
<tr><th id="820">820</th><td>         <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>))</td></tr>
<tr><th id="821">821</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="822">822</th><td>  }</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>  <i>// Secondly, check cases specific to sub-targets.</i></td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>  <b>if</b> (<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget28hasExynosCheapAsMoveHandlingEv" title='llvm::AArch64Subtarget::hasExynosCheapAsMoveHandling' data-ref="_ZNK4llvm16AArch64Subtarget28hasExynosCheapAsMoveHandlingEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget28hasExynosCheapAsMoveHandlingEv">hasExynosCheapAsMoveHandling</a>()) {</td></tr>
<tr><th id="827">827</th><td>    <b>if</b> (<a class="member fn" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#_ZN4llvm16AArch64InstrInfo19isExynosCheapAsMoveERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isExynosCheapAsMove' data-ref="_ZN4llvm16AArch64InstrInfo19isExynosCheapAsMoveERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo19isExynosCheapAsMoveERKNS_12MachineInstrE">isExynosCheapAsMove</a>(<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>))</td></tr>
<tr><th id="828">828</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>    <b>return</b> <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE" title='llvm::MachineInstr::isAsCheapAsAMove' data-ref="_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE">isAsCheapAsAMove</a>();</td></tr>
<tr><th id="831">831</th><td>  }</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>  <i>// Finally, check generic cases.</i></td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <b>switch</b> (<a class="local col8 ref" href="#98Opcode" title='Opcode' data-ref="98Opcode" data-ref-filename="98Opcode">Opcode</a>) {</td></tr>
<tr><th id="836">836</th><td>  <b>default</b>:</td></tr>
<tr><th id="837">837</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>  <i>// add/sub on register without shift</i></td></tr>
<tr><th id="840">840</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>:</td></tr>
<tr><th id="841">841</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>:</td></tr>
<tr><th id="842">842</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWri" title='llvm::AArch64::SUBWri' data-ref="llvm::AArch64::SUBWri" data-ref-filename="llvm..AArch64..SUBWri">SUBWri</a>:</td></tr>
<tr><th id="843">843</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>:</td></tr>
<tr><th id="844">844</th><td>    <b>return</b> (<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>);</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>  <i>// logical ops on immediate</i></td></tr>
<tr><th id="847">847</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWri" title='llvm::AArch64::ANDWri' data-ref="llvm::AArch64::ANDWri" data-ref-filename="llvm..AArch64..ANDWri">ANDWri</a>:</td></tr>
<tr><th id="848">848</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXri" title='llvm::AArch64::ANDXri' data-ref="llvm::AArch64::ANDXri" data-ref-filename="llvm..AArch64..ANDXri">ANDXri</a>:</td></tr>
<tr><th id="849">849</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORWri" title='llvm::AArch64::EORWri' data-ref="llvm::AArch64::EORWri" data-ref-filename="llvm..AArch64..EORWri">EORWri</a>:</td></tr>
<tr><th id="850">850</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORXri" title='llvm::AArch64::EORXri' data-ref="llvm::AArch64::EORXri" data-ref-filename="llvm..AArch64..EORXri">EORXri</a>:</td></tr>
<tr><th id="851">851</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWri" title='llvm::AArch64::ORRWri' data-ref="llvm::AArch64::ORRWri" data-ref-filename="llvm..AArch64..ORRWri">ORRWri</a>:</td></tr>
<tr><th id="852">852</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXri" title='llvm::AArch64::ORRXri' data-ref="llvm::AArch64::ORRXri" data-ref-filename="llvm..AArch64..ORRXri">ORRXri</a>:</td></tr>
<tr><th id="853">853</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>  <i>// logical ops on register without shift</i></td></tr>
<tr><th id="856">856</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWrr" title='llvm::AArch64::ANDWrr' data-ref="llvm::AArch64::ANDWrr" data-ref-filename="llvm..AArch64..ANDWrr">ANDWrr</a>:</td></tr>
<tr><th id="857">857</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXrr" title='llvm::AArch64::ANDXrr' data-ref="llvm::AArch64::ANDXrr" data-ref-filename="llvm..AArch64..ANDXrr">ANDXrr</a>:</td></tr>
<tr><th id="858">858</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICWrr" title='llvm::AArch64::BICWrr' data-ref="llvm::AArch64::BICWrr" data-ref-filename="llvm..AArch64..BICWrr">BICWrr</a>:</td></tr>
<tr><th id="859">859</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICXrr" title='llvm::AArch64::BICXrr' data-ref="llvm::AArch64::BICXrr" data-ref-filename="llvm..AArch64..BICXrr">BICXrr</a>:</td></tr>
<tr><th id="860">860</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EONWrr" title='llvm::AArch64::EONWrr' data-ref="llvm::AArch64::EONWrr" data-ref-filename="llvm..AArch64..EONWrr">EONWrr</a>:</td></tr>
<tr><th id="861">861</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EONXrr" title='llvm::AArch64::EONXrr' data-ref="llvm::AArch64::EONXrr" data-ref-filename="llvm..AArch64..EONXrr">EONXrr</a>:</td></tr>
<tr><th id="862">862</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORWrr" title='llvm::AArch64::EORWrr' data-ref="llvm::AArch64::EORWrr" data-ref-filename="llvm..AArch64..EORWrr">EORWrr</a>:</td></tr>
<tr><th id="863">863</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORXrr" title='llvm::AArch64::EORXrr' data-ref="llvm::AArch64::EORXrr" data-ref-filename="llvm..AArch64..EORXrr">EORXrr</a>:</td></tr>
<tr><th id="864">864</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORNWrr" title='llvm::AArch64::ORNWrr' data-ref="llvm::AArch64::ORNWrr" data-ref-filename="llvm..AArch64..ORNWrr">ORNWrr</a>:</td></tr>
<tr><th id="865">865</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORNXrr" title='llvm::AArch64::ORNXrr' data-ref="llvm::AArch64::ORNXrr" data-ref-filename="llvm..AArch64..ORNXrr">ORNXrr</a>:</td></tr>
<tr><th id="866">866</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrr" title='llvm::AArch64::ORRWrr' data-ref="llvm::AArch64::ORRWrr" data-ref-filename="llvm..AArch64..ORRWrr">ORRWrr</a>:</td></tr>
<tr><th id="867">867</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrr" title='llvm::AArch64::ORRXrr' data-ref="llvm::AArch64::ORRXrr" data-ref-filename="llvm..AArch64..ORRXrr">ORRXrr</a>:</td></tr>
<tr><th id="868">868</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <i>// If MOVi32imm or MOVi64imm can be expanded into ORRWri or</i></td></tr>
<tr><th id="871">871</th><td><i>  // ORRXri, it is as cheap as MOV</i></td></tr>
<tr><th id="872">872</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVi32imm" title='llvm::AArch64::MOVi32imm' data-ref="llvm::AArch64::MOVi32imm" data-ref-filename="llvm..AArch64..MOVi32imm">MOVi32imm</a>:</td></tr>
<tr><th id="873">873</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj" title='canBeExpandedToORR' data-use='c' data-ref="_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj" data-ref-filename="_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj">canBeExpandedToORR</a>(<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>, <var>32</var>);</td></tr>
<tr><th id="874">874</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVi64imm" title='llvm::AArch64::MOVi64imm' data-ref="llvm::AArch64::MOVi64imm" data-ref-filename="llvm..AArch64..MOVi64imm">MOVi64imm</a>:</td></tr>
<tr><th id="875">875</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj" title='canBeExpandedToORR' data-use='c' data-ref="_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj" data-ref-filename="_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj">canBeExpandedToORR</a>(<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>, <var>64</var>);</td></tr>
<tr><th id="876">876</th><td>  }</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode to check as cheap as a move!"</q>);</td></tr>
<tr><th id="879">879</th><td>}</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo20isFalkorShiftExtFastERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isFalkorShiftExtFast' data-ref="_ZN4llvm16AArch64InstrInfo20isFalkorShiftExtFastERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo20isFalkorShiftExtFastERKNS_12MachineInstrE">isFalkorShiftExtFast</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="99MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="99MI" data-ref-filename="99MI">MI</dfn>) {</td></tr>
<tr><th id="882">882</th><td>  <b>switch</b> (<a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI" data-ref-filename="99MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="883">883</th><td>  <b>default</b>:</td></tr>
<tr><th id="884">884</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrs" title='llvm::AArch64::ADDWrs' data-ref="llvm::AArch64::ADDWrs" data-ref-filename="llvm..AArch64..ADDWrs">ADDWrs</a>:</td></tr>
<tr><th id="887">887</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrs" title='llvm::AArch64::ADDXrs' data-ref="llvm::AArch64::ADDXrs" data-ref-filename="llvm..AArch64..ADDXrs">ADDXrs</a>:</td></tr>
<tr><th id="888">888</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrs" title='llvm::AArch64::ADDSWrs' data-ref="llvm::AArch64::ADDSWrs" data-ref-filename="llvm..AArch64..ADDSWrs">ADDSWrs</a>:</td></tr>
<tr><th id="889">889</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrs" title='llvm::AArch64::ADDSXrs' data-ref="llvm::AArch64::ADDSXrs" data-ref-filename="llvm..AArch64..ADDSXrs">ADDSXrs</a>: {</td></tr>
<tr><th id="890">890</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="100Imm" title='Imm' data-type='unsigned int' data-ref="100Imm" data-ref-filename="100Imm">Imm</dfn> = <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI" data-ref-filename="99MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="891">891</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="101ShiftVal" title='ShiftVal' data-type='unsigned int' data-ref="101ShiftVal" data-ref-filename="101ShiftVal">ShiftVal</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShiftValueEj" title='llvm::AArch64_AM::getShiftValue' data-ref="_ZN4llvm10AArch64_AML13getShiftValueEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShiftValueEj">getShiftValue</a>(<a class="local col0 ref" href="#100Imm" title='Imm' data-ref="100Imm" data-ref-filename="100Imm">Imm</a>);</td></tr>
<tr><th id="892">892</th><td>    <b>if</b> (<a class="local col1 ref" href="#101ShiftVal" title='ShiftVal' data-ref="101ShiftVal" data-ref-filename="101ShiftVal">ShiftVal</a> == <var>0</var>)</td></tr>
<tr><th id="893">893</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="894">894</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML12getShiftTypeEj" title='llvm::AArch64_AM::getShiftType' data-ref="_ZN4llvm10AArch64_AML12getShiftTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML12getShiftTypeEj">getShiftType</a>(<a class="local col0 ref" href="#100Imm" title='Imm' data-ref="100Imm" data-ref-filename="100Imm">Imm</a>) == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a> &amp;&amp; <a class="local col1 ref" href="#101ShiftVal" title='ShiftVal' data-ref="101ShiftVal" data-ref-filename="101ShiftVal">ShiftVal</a> &lt;= <var>5</var>;</td></tr>
<tr><th id="895">895</th><td>  }</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrx" title='llvm::AArch64::ADDWrx' data-ref="llvm::AArch64::ADDWrx" data-ref-filename="llvm..AArch64..ADDWrx">ADDWrx</a>:</td></tr>
<tr><th id="898">898</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrx" title='llvm::AArch64::ADDXrx' data-ref="llvm::AArch64::ADDXrx" data-ref-filename="llvm..AArch64..ADDXrx">ADDXrx</a>:</td></tr>
<tr><th id="899">899</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrx64" title='llvm::AArch64::ADDXrx64' data-ref="llvm::AArch64::ADDXrx64" data-ref-filename="llvm..AArch64..ADDXrx64">ADDXrx64</a>:</td></tr>
<tr><th id="900">900</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrx" title='llvm::AArch64::ADDSWrx' data-ref="llvm::AArch64::ADDSWrx" data-ref-filename="llvm..AArch64..ADDSWrx">ADDSWrx</a>:</td></tr>
<tr><th id="901">901</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrx" title='llvm::AArch64::ADDSXrx' data-ref="llvm::AArch64::ADDSXrx" data-ref-filename="llvm..AArch64..ADDSXrx">ADDSXrx</a>:</td></tr>
<tr><th id="902">902</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrx64" title='llvm::AArch64::ADDSXrx64' data-ref="llvm::AArch64::ADDSXrx64" data-ref-filename="llvm..AArch64..ADDSXrx64">ADDSXrx64</a>: {</td></tr>
<tr><th id="903">903</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="102Imm" title='Imm' data-type='unsigned int' data-ref="102Imm" data-ref-filename="102Imm">Imm</dfn> = <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI" data-ref-filename="99MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="904">904</th><td>    <b>switch</b> (<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML18getArithExtendTypeEj" title='llvm::AArch64_AM::getArithExtendType' data-ref="_ZN4llvm10AArch64_AML18getArithExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML18getArithExtendTypeEj">getArithExtendType</a>(<a class="local col2 ref" href="#102Imm" title='Imm' data-ref="102Imm" data-ref-filename="102Imm">Imm</a>)) {</td></tr>
<tr><th id="905">905</th><td>    <b>default</b>:</td></tr>
<tr><th id="906">906</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="907">907</th><td>    <b>case</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTB" title='llvm::AArch64_AM::UXTB' data-ref="llvm::AArch64_AM::UXTB" data-ref-filename="llvm..AArch64_AM..UXTB">UXTB</a>:</td></tr>
<tr><th id="908">908</th><td>    <b>case</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTH" title='llvm::AArch64_AM::UXTH' data-ref="llvm::AArch64_AM::UXTH" data-ref-filename="llvm..AArch64_AM..UXTH">UXTH</a>:</td></tr>
<tr><th id="909">909</th><td>    <b>case</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a>:</td></tr>
<tr><th id="910">910</th><td>    <b>case</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTX" title='llvm::AArch64_AM::UXTX' data-ref="llvm::AArch64_AM::UXTX" data-ref-filename="llvm..AArch64_AM..UXTX">UXTX</a>:</td></tr>
<tr><th id="911">911</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML18getArithShiftValueEj" title='llvm::AArch64_AM::getArithShiftValue' data-ref="_ZN4llvm10AArch64_AML18getArithShiftValueEj" data-ref-filename="_ZN4llvm10AArch64_AML18getArithShiftValueEj">getArithShiftValue</a>(<a class="local col2 ref" href="#102Imm" title='Imm' data-ref="102Imm" data-ref-filename="102Imm">Imm</a>) &lt;= <var>4</var>;</td></tr>
<tr><th id="912">912</th><td>    }</td></tr>
<tr><th id="913">913</th><td>  }</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrs" title='llvm::AArch64::SUBWrs' data-ref="llvm::AArch64::SUBWrs" data-ref-filename="llvm..AArch64..SUBWrs">SUBWrs</a>:</td></tr>
<tr><th id="916">916</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a>: {</td></tr>
<tr><th id="917">917</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="103Imm" title='Imm' data-type='unsigned int' data-ref="103Imm" data-ref-filename="103Imm">Imm</dfn> = <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI" data-ref-filename="99MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="918">918</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="104ShiftVal" title='ShiftVal' data-type='unsigned int' data-ref="104ShiftVal" data-ref-filename="104ShiftVal">ShiftVal</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShiftValueEj" title='llvm::AArch64_AM::getShiftValue' data-ref="_ZN4llvm10AArch64_AML13getShiftValueEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShiftValueEj">getShiftValue</a>(<a class="local col3 ref" href="#103Imm" title='Imm' data-ref="103Imm" data-ref-filename="103Imm">Imm</a>);</td></tr>
<tr><th id="919">919</th><td>    <b>return</b> <a class="local col4 ref" href="#104ShiftVal" title='ShiftVal' data-ref="104ShiftVal" data-ref-filename="104ShiftVal">ShiftVal</a> == <var>0</var> ||</td></tr>
<tr><th id="920">920</th><td>           (<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML12getShiftTypeEj" title='llvm::AArch64_AM::getShiftType' data-ref="_ZN4llvm10AArch64_AML12getShiftTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML12getShiftTypeEj">getShiftType</a>(<a class="local col3 ref" href="#103Imm" title='Imm' data-ref="103Imm" data-ref-filename="103Imm">Imm</a>) == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ASR" title='llvm::AArch64_AM::ASR' data-ref="llvm::AArch64_AM::ASR" data-ref-filename="llvm..AArch64_AM..ASR">ASR</a> &amp;&amp; <a class="local col4 ref" href="#104ShiftVal" title='ShiftVal' data-ref="104ShiftVal" data-ref-filename="104ShiftVal">ShiftVal</a> == <var>31</var>);</td></tr>
<tr><th id="921">921</th><td>  }</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrs" title='llvm::AArch64::SUBXrs' data-ref="llvm::AArch64::SUBXrs" data-ref-filename="llvm..AArch64..SUBXrs">SUBXrs</a>:</td></tr>
<tr><th id="924">924</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a>: {</td></tr>
<tr><th id="925">925</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="105Imm" title='Imm' data-type='unsigned int' data-ref="105Imm" data-ref-filename="105Imm">Imm</dfn> = <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI" data-ref-filename="99MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="926">926</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="106ShiftVal" title='ShiftVal' data-type='unsigned int' data-ref="106ShiftVal" data-ref-filename="106ShiftVal">ShiftVal</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShiftValueEj" title='llvm::AArch64_AM::getShiftValue' data-ref="_ZN4llvm10AArch64_AML13getShiftValueEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShiftValueEj">getShiftValue</a>(<a class="local col5 ref" href="#105Imm" title='Imm' data-ref="105Imm" data-ref-filename="105Imm">Imm</a>);</td></tr>
<tr><th id="927">927</th><td>    <b>return</b> <a class="local col6 ref" href="#106ShiftVal" title='ShiftVal' data-ref="106ShiftVal" data-ref-filename="106ShiftVal">ShiftVal</a> == <var>0</var> ||</td></tr>
<tr><th id="928">928</th><td>           (<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML12getShiftTypeEj" title='llvm::AArch64_AM::getShiftType' data-ref="_ZN4llvm10AArch64_AML12getShiftTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML12getShiftTypeEj">getShiftType</a>(<a class="local col5 ref" href="#105Imm" title='Imm' data-ref="105Imm" data-ref-filename="105Imm">Imm</a>) == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ASR" title='llvm::AArch64_AM::ASR' data-ref="llvm::AArch64_AM::ASR" data-ref-filename="llvm..AArch64_AM..ASR">ASR</a> &amp;&amp; <a class="local col6 ref" href="#106ShiftVal" title='ShiftVal' data-ref="106ShiftVal" data-ref-filename="106ShiftVal">ShiftVal</a> == <var>63</var>);</td></tr>
<tr><th id="929">929</th><td>  }</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrx" title='llvm::AArch64::SUBWrx' data-ref="llvm::AArch64::SUBWrx" data-ref-filename="llvm..AArch64..SUBWrx">SUBWrx</a>:</td></tr>
<tr><th id="932">932</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrx" title='llvm::AArch64::SUBXrx' data-ref="llvm::AArch64::SUBXrx" data-ref-filename="llvm..AArch64..SUBXrx">SUBXrx</a>:</td></tr>
<tr><th id="933">933</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrx64" title='llvm::AArch64::SUBXrx64' data-ref="llvm::AArch64::SUBXrx64" data-ref-filename="llvm..AArch64..SUBXrx64">SUBXrx64</a>:</td></tr>
<tr><th id="934">934</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrx" title='llvm::AArch64::SUBSWrx' data-ref="llvm::AArch64::SUBSWrx" data-ref-filename="llvm..AArch64..SUBSWrx">SUBSWrx</a>:</td></tr>
<tr><th id="935">935</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrx" title='llvm::AArch64::SUBSXrx' data-ref="llvm::AArch64::SUBSXrx" data-ref-filename="llvm..AArch64..SUBSXrx">SUBSXrx</a>:</td></tr>
<tr><th id="936">936</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrx64" title='llvm::AArch64::SUBSXrx64' data-ref="llvm::AArch64::SUBSXrx64" data-ref-filename="llvm..AArch64..SUBSXrx64">SUBSXrx64</a>: {</td></tr>
<tr><th id="937">937</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="107Imm" title='Imm' data-type='unsigned int' data-ref="107Imm" data-ref-filename="107Imm">Imm</dfn> = <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI" data-ref-filename="99MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="938">938</th><td>    <b>switch</b> (<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML18getArithExtendTypeEj" title='llvm::AArch64_AM::getArithExtendType' data-ref="_ZN4llvm10AArch64_AML18getArithExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML18getArithExtendTypeEj">getArithExtendType</a>(<a class="local col7 ref" href="#107Imm" title='Imm' data-ref="107Imm" data-ref-filename="107Imm">Imm</a>)) {</td></tr>
<tr><th id="939">939</th><td>    <b>default</b>:</td></tr>
<tr><th id="940">940</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="941">941</th><td>    <b>case</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTB" title='llvm::AArch64_AM::UXTB' data-ref="llvm::AArch64_AM::UXTB" data-ref-filename="llvm..AArch64_AM..UXTB">UXTB</a>:</td></tr>
<tr><th id="942">942</th><td>    <b>case</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTH" title='llvm::AArch64_AM::UXTH' data-ref="llvm::AArch64_AM::UXTH" data-ref-filename="llvm..AArch64_AM..UXTH">UXTH</a>:</td></tr>
<tr><th id="943">943</th><td>    <b>case</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a>:</td></tr>
<tr><th id="944">944</th><td>    <b>case</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTX" title='llvm::AArch64_AM::UXTX' data-ref="llvm::AArch64_AM::UXTX" data-ref-filename="llvm..AArch64_AM..UXTX">UXTX</a>:</td></tr>
<tr><th id="945">945</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML18getArithShiftValueEj" title='llvm::AArch64_AM::getArithShiftValue' data-ref="_ZN4llvm10AArch64_AML18getArithShiftValueEj" data-ref-filename="_ZN4llvm10AArch64_AML18getArithShiftValueEj">getArithShiftValue</a>(<a class="local col7 ref" href="#107Imm" title='Imm' data-ref="107Imm" data-ref-filename="107Imm">Imm</a>) == <var>0</var>;</td></tr>
<tr><th id="946">946</th><td>    }</td></tr>
<tr><th id="947">947</th><td>  }</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBroW" title='llvm::AArch64::LDRBBroW' data-ref="llvm::AArch64::LDRBBroW" data-ref-filename="llvm..AArch64..LDRBBroW">LDRBBroW</a>:</td></tr>
<tr><th id="950">950</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBroX" title='llvm::AArch64::LDRBBroX' data-ref="llvm::AArch64::LDRBBroX" data-ref-filename="llvm..AArch64..LDRBBroX">LDRBBroX</a>:</td></tr>
<tr><th id="951">951</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBroW" title='llvm::AArch64::LDRBroW' data-ref="llvm::AArch64::LDRBroW" data-ref-filename="llvm..AArch64..LDRBroW">LDRBroW</a>:</td></tr>
<tr><th id="952">952</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBroX" title='llvm::AArch64::LDRBroX' data-ref="llvm::AArch64::LDRBroX" data-ref-filename="llvm..AArch64..LDRBroX">LDRBroX</a>:</td></tr>
<tr><th id="953">953</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDroW" title='llvm::AArch64::LDRDroW' data-ref="llvm::AArch64::LDRDroW" data-ref-filename="llvm..AArch64..LDRDroW">LDRDroW</a>:</td></tr>
<tr><th id="954">954</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDroX" title='llvm::AArch64::LDRDroX' data-ref="llvm::AArch64::LDRDroX" data-ref-filename="llvm..AArch64..LDRDroX">LDRDroX</a>:</td></tr>
<tr><th id="955">955</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHroW" title='llvm::AArch64::LDRHHroW' data-ref="llvm::AArch64::LDRHHroW" data-ref-filename="llvm..AArch64..LDRHHroW">LDRHHroW</a>:</td></tr>
<tr><th id="956">956</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHroX" title='llvm::AArch64::LDRHHroX' data-ref="llvm::AArch64::LDRHHroX" data-ref-filename="llvm..AArch64..LDRHHroX">LDRHHroX</a>:</td></tr>
<tr><th id="957">957</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHroW" title='llvm::AArch64::LDRHroW' data-ref="llvm::AArch64::LDRHroW" data-ref-filename="llvm..AArch64..LDRHroW">LDRHroW</a>:</td></tr>
<tr><th id="958">958</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHroX" title='llvm::AArch64::LDRHroX' data-ref="llvm::AArch64::LDRHroX" data-ref-filename="llvm..AArch64..LDRHroX">LDRHroX</a>:</td></tr>
<tr><th id="959">959</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQroW" title='llvm::AArch64::LDRQroW' data-ref="llvm::AArch64::LDRQroW" data-ref-filename="llvm..AArch64..LDRQroW">LDRQroW</a>:</td></tr>
<tr><th id="960">960</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQroX" title='llvm::AArch64::LDRQroX' data-ref="llvm::AArch64::LDRQroX" data-ref-filename="llvm..AArch64..LDRQroX">LDRQroX</a>:</td></tr>
<tr><th id="961">961</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWroW" title='llvm::AArch64::LDRSBWroW' data-ref="llvm::AArch64::LDRSBWroW" data-ref-filename="llvm..AArch64..LDRSBWroW">LDRSBWroW</a>:</td></tr>
<tr><th id="962">962</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWroX" title='llvm::AArch64::LDRSBWroX' data-ref="llvm::AArch64::LDRSBWroX" data-ref-filename="llvm..AArch64..LDRSBWroX">LDRSBWroX</a>:</td></tr>
<tr><th id="963">963</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXroW" title='llvm::AArch64::LDRSBXroW' data-ref="llvm::AArch64::LDRSBXroW" data-ref-filename="llvm..AArch64..LDRSBXroW">LDRSBXroW</a>:</td></tr>
<tr><th id="964">964</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXroX" title='llvm::AArch64::LDRSBXroX' data-ref="llvm::AArch64::LDRSBXroX" data-ref-filename="llvm..AArch64..LDRSBXroX">LDRSBXroX</a>:</td></tr>
<tr><th id="965">965</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWroW" title='llvm::AArch64::LDRSHWroW' data-ref="llvm::AArch64::LDRSHWroW" data-ref-filename="llvm..AArch64..LDRSHWroW">LDRSHWroW</a>:</td></tr>
<tr><th id="966">966</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWroX" title='llvm::AArch64::LDRSHWroX' data-ref="llvm::AArch64::LDRSHWroX" data-ref-filename="llvm..AArch64..LDRSHWroX">LDRSHWroX</a>:</td></tr>
<tr><th id="967">967</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXroW" title='llvm::AArch64::LDRSHXroW' data-ref="llvm::AArch64::LDRSHXroW" data-ref-filename="llvm..AArch64..LDRSHXroW">LDRSHXroW</a>:</td></tr>
<tr><th id="968">968</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXroX" title='llvm::AArch64::LDRSHXroX' data-ref="llvm::AArch64::LDRSHXroX" data-ref-filename="llvm..AArch64..LDRSHXroX">LDRSHXroX</a>:</td></tr>
<tr><th id="969">969</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWroW" title='llvm::AArch64::LDRSWroW' data-ref="llvm::AArch64::LDRSWroW" data-ref-filename="llvm..AArch64..LDRSWroW">LDRSWroW</a>:</td></tr>
<tr><th id="970">970</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWroX" title='llvm::AArch64::LDRSWroX' data-ref="llvm::AArch64::LDRSWroX" data-ref-filename="llvm..AArch64..LDRSWroX">LDRSWroX</a>:</td></tr>
<tr><th id="971">971</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSroW" title='llvm::AArch64::LDRSroW' data-ref="llvm::AArch64::LDRSroW" data-ref-filename="llvm..AArch64..LDRSroW">LDRSroW</a>:</td></tr>
<tr><th id="972">972</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSroX" title='llvm::AArch64::LDRSroX' data-ref="llvm::AArch64::LDRSroX" data-ref-filename="llvm..AArch64..LDRSroX">LDRSroX</a>:</td></tr>
<tr><th id="973">973</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWroW" title='llvm::AArch64::LDRWroW' data-ref="llvm::AArch64::LDRWroW" data-ref-filename="llvm..AArch64..LDRWroW">LDRWroW</a>:</td></tr>
<tr><th id="974">974</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWroX" title='llvm::AArch64::LDRWroX' data-ref="llvm::AArch64::LDRWroX" data-ref-filename="llvm..AArch64..LDRWroX">LDRWroX</a>:</td></tr>
<tr><th id="975">975</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXroW" title='llvm::AArch64::LDRXroW' data-ref="llvm::AArch64::LDRXroW" data-ref-filename="llvm..AArch64..LDRXroW">LDRXroW</a>:</td></tr>
<tr><th id="976">976</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXroX" title='llvm::AArch64::LDRXroX' data-ref="llvm::AArch64::LDRXroX" data-ref-filename="llvm..AArch64..LDRXroX">LDRXroX</a>:</td></tr>
<tr><th id="977">977</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PRFMroW" title='llvm::AArch64::PRFMroW' data-ref="llvm::AArch64::PRFMroW" data-ref-filename="llvm..AArch64..PRFMroW">PRFMroW</a>:</td></tr>
<tr><th id="978">978</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PRFMroX" title='llvm::AArch64::PRFMroX' data-ref="llvm::AArch64::PRFMroX" data-ref-filename="llvm..AArch64..PRFMroX">PRFMroX</a>:</td></tr>
<tr><th id="979">979</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBroW" title='llvm::AArch64::STRBBroW' data-ref="llvm::AArch64::STRBBroW" data-ref-filename="llvm..AArch64..STRBBroW">STRBBroW</a>:</td></tr>
<tr><th id="980">980</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBroX" title='llvm::AArch64::STRBBroX' data-ref="llvm::AArch64::STRBBroX" data-ref-filename="llvm..AArch64..STRBBroX">STRBBroX</a>:</td></tr>
<tr><th id="981">981</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBroW" title='llvm::AArch64::STRBroW' data-ref="llvm::AArch64::STRBroW" data-ref-filename="llvm..AArch64..STRBroW">STRBroW</a>:</td></tr>
<tr><th id="982">982</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBroX" title='llvm::AArch64::STRBroX' data-ref="llvm::AArch64::STRBroX" data-ref-filename="llvm..AArch64..STRBroX">STRBroX</a>:</td></tr>
<tr><th id="983">983</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDroW" title='llvm::AArch64::STRDroW' data-ref="llvm::AArch64::STRDroW" data-ref-filename="llvm..AArch64..STRDroW">STRDroW</a>:</td></tr>
<tr><th id="984">984</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDroX" title='llvm::AArch64::STRDroX' data-ref="llvm::AArch64::STRDroX" data-ref-filename="llvm..AArch64..STRDroX">STRDroX</a>:</td></tr>
<tr><th id="985">985</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHroW" title='llvm::AArch64::STRHHroW' data-ref="llvm::AArch64::STRHHroW" data-ref-filename="llvm..AArch64..STRHHroW">STRHHroW</a>:</td></tr>
<tr><th id="986">986</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHroX" title='llvm::AArch64::STRHHroX' data-ref="llvm::AArch64::STRHHroX" data-ref-filename="llvm..AArch64..STRHHroX">STRHHroX</a>:</td></tr>
<tr><th id="987">987</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHroW" title='llvm::AArch64::STRHroW' data-ref="llvm::AArch64::STRHroW" data-ref-filename="llvm..AArch64..STRHroW">STRHroW</a>:</td></tr>
<tr><th id="988">988</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHroX" title='llvm::AArch64::STRHroX' data-ref="llvm::AArch64::STRHroX" data-ref-filename="llvm..AArch64..STRHroX">STRHroX</a>:</td></tr>
<tr><th id="989">989</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQroW" title='llvm::AArch64::STRQroW' data-ref="llvm::AArch64::STRQroW" data-ref-filename="llvm..AArch64..STRQroW">STRQroW</a>:</td></tr>
<tr><th id="990">990</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQroX" title='llvm::AArch64::STRQroX' data-ref="llvm::AArch64::STRQroX" data-ref-filename="llvm..AArch64..STRQroX">STRQroX</a>:</td></tr>
<tr><th id="991">991</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSroW" title='llvm::AArch64::STRSroW' data-ref="llvm::AArch64::STRSroW" data-ref-filename="llvm..AArch64..STRSroW">STRSroW</a>:</td></tr>
<tr><th id="992">992</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSroX" title='llvm::AArch64::STRSroX' data-ref="llvm::AArch64::STRSroX" data-ref-filename="llvm..AArch64..STRSroX">STRSroX</a>:</td></tr>
<tr><th id="993">993</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWroW" title='llvm::AArch64::STRWroW' data-ref="llvm::AArch64::STRWroW" data-ref-filename="llvm..AArch64..STRWroW">STRWroW</a>:</td></tr>
<tr><th id="994">994</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWroX" title='llvm::AArch64::STRWroX' data-ref="llvm::AArch64::STRWroX" data-ref-filename="llvm..AArch64..STRWroX">STRWroX</a>:</td></tr>
<tr><th id="995">995</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXroW" title='llvm::AArch64::STRXroW' data-ref="llvm::AArch64::STRXroW" data-ref-filename="llvm..AArch64..STRXroW">STRXroW</a>:</td></tr>
<tr><th id="996">996</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXroX" title='llvm::AArch64::STRXroX' data-ref="llvm::AArch64::STRXroX" data-ref-filename="llvm..AArch64..STRXroX">STRXroX</a>: {</td></tr>
<tr><th id="997">997</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="108IsSigned" title='IsSigned' data-type='unsigned int' data-ref="108IsSigned" data-ref-filename="108IsSigned">IsSigned</dfn> = <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI" data-ref-filename="99MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="998">998</th><td>    <b>return</b> !<a class="local col8 ref" href="#108IsSigned" title='IsSigned' data-ref="108IsSigned" data-ref-filename="108IsSigned">IsSigned</a>;</td></tr>
<tr><th id="999">999</th><td>  }</td></tr>
<tr><th id="1000">1000</th><td>  }</td></tr>
<tr><th id="1001">1001</th><td>}</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isSEHInstruction' data-ref="_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE">isSEHInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="109MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="109MI" data-ref-filename="109MI">MI</dfn>) {</td></tr>
<tr><th id="1004">1004</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="110Opc" title='Opc' data-type='unsigned int' data-ref="110Opc" data-ref-filename="110Opc">Opc</dfn> = <a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI" data-ref-filename="109MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1005">1005</th><td>  <b>switch</b> (<a class="local col0 ref" href="#110Opc" title='Opc' data-ref="110Opc" data-ref-filename="110Opc">Opc</a>) {</td></tr>
<tr><th id="1006">1006</th><td>    <b>default</b>:</td></tr>
<tr><th id="1007">1007</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1008">1008</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_StackAlloc" title='llvm::AArch64::SEH_StackAlloc' data-ref="llvm::AArch64::SEH_StackAlloc" data-ref-filename="llvm..AArch64..SEH_StackAlloc">SEH_StackAlloc</a>:</td></tr>
<tr><th id="1009">1009</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_SaveFPLR" title='llvm::AArch64::SEH_SaveFPLR' data-ref="llvm::AArch64::SEH_SaveFPLR" data-ref-filename="llvm..AArch64..SEH_SaveFPLR">SEH_SaveFPLR</a>:</td></tr>
<tr><th id="1010">1010</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_SaveFPLR_X" title='llvm::AArch64::SEH_SaveFPLR_X' data-ref="llvm::AArch64::SEH_SaveFPLR_X" data-ref-filename="llvm..AArch64..SEH_SaveFPLR_X">SEH_SaveFPLR_X</a>:</td></tr>
<tr><th id="1011">1011</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_SaveReg" title='llvm::AArch64::SEH_SaveReg' data-ref="llvm::AArch64::SEH_SaveReg" data-ref-filename="llvm..AArch64..SEH_SaveReg">SEH_SaveReg</a>:</td></tr>
<tr><th id="1012">1012</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_SaveReg_X" title='llvm::AArch64::SEH_SaveReg_X' data-ref="llvm::AArch64::SEH_SaveReg_X" data-ref-filename="llvm..AArch64..SEH_SaveReg_X">SEH_SaveReg_X</a>:</td></tr>
<tr><th id="1013">1013</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_SaveRegP" title='llvm::AArch64::SEH_SaveRegP' data-ref="llvm::AArch64::SEH_SaveRegP" data-ref-filename="llvm..AArch64..SEH_SaveRegP">SEH_SaveRegP</a>:</td></tr>
<tr><th id="1014">1014</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_SaveRegP_X" title='llvm::AArch64::SEH_SaveRegP_X' data-ref="llvm::AArch64::SEH_SaveRegP_X" data-ref-filename="llvm..AArch64..SEH_SaveRegP_X">SEH_SaveRegP_X</a>:</td></tr>
<tr><th id="1015">1015</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_SaveFReg" title='llvm::AArch64::SEH_SaveFReg' data-ref="llvm::AArch64::SEH_SaveFReg" data-ref-filename="llvm..AArch64..SEH_SaveFReg">SEH_SaveFReg</a>:</td></tr>
<tr><th id="1016">1016</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_SaveFReg_X" title='llvm::AArch64::SEH_SaveFReg_X' data-ref="llvm::AArch64::SEH_SaveFReg_X" data-ref-filename="llvm..AArch64..SEH_SaveFReg_X">SEH_SaveFReg_X</a>:</td></tr>
<tr><th id="1017">1017</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_SaveFRegP" title='llvm::AArch64::SEH_SaveFRegP' data-ref="llvm::AArch64::SEH_SaveFRegP" data-ref-filename="llvm..AArch64..SEH_SaveFRegP">SEH_SaveFRegP</a>:</td></tr>
<tr><th id="1018">1018</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_SaveFRegP_X" title='llvm::AArch64::SEH_SaveFRegP_X' data-ref="llvm::AArch64::SEH_SaveFRegP_X" data-ref-filename="llvm..AArch64..SEH_SaveFRegP_X">SEH_SaveFRegP_X</a>:</td></tr>
<tr><th id="1019">1019</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_SetFP" title='llvm::AArch64::SEH_SetFP' data-ref="llvm::AArch64::SEH_SetFP" data-ref-filename="llvm..AArch64..SEH_SetFP">SEH_SetFP</a>:</td></tr>
<tr><th id="1020">1020</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_AddFP" title='llvm::AArch64::SEH_AddFP' data-ref="llvm::AArch64::SEH_AddFP" data-ref-filename="llvm..AArch64..SEH_AddFP">SEH_AddFP</a>:</td></tr>
<tr><th id="1021">1021</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_Nop" title='llvm::AArch64::SEH_Nop' data-ref="llvm::AArch64::SEH_Nop" data-ref-filename="llvm..AArch64..SEH_Nop">SEH_Nop</a>:</td></tr>
<tr><th id="1022">1022</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_PrologEnd" title='llvm::AArch64::SEH_PrologEnd' data-ref="llvm::AArch64::SEH_PrologEnd" data-ref-filename="llvm..AArch64..SEH_PrologEnd">SEH_PrologEnd</a>:</td></tr>
<tr><th id="1023">1023</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_EpilogStart" title='llvm::AArch64::SEH_EpilogStart' data-ref="llvm::AArch64::SEH_EpilogStart" data-ref-filename="llvm..AArch64..SEH_EpilogStart">SEH_EpilogStart</a>:</td></tr>
<tr><th id="1024">1024</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_EpilogEnd" title='llvm::AArch64::SEH_EpilogEnd' data-ref="llvm::AArch64::SEH_EpilogEnd" data-ref-filename="llvm..AArch64..SEH_EpilogEnd">SEH_EpilogEnd</a>:</td></tr>
<tr><th id="1025">1025</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1026">1026</th><td>  }</td></tr>
<tr><th id="1027">1027</th><td>}</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj" title='llvm::AArch64InstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm16AArch64InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj">isCoalescableExtInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="111MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="111MI" data-ref-filename="111MI">MI</dfn>,</td></tr>
<tr><th id="1030">1030</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col2 decl" id="112SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="112SrcReg" data-ref-filename="112SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col3 decl" id="113DstReg" title='DstReg' data-type='llvm::Register &amp;' data-ref="113DstReg" data-ref-filename="113DstReg">DstReg</dfn>,</td></tr>
<tr><th id="1031">1031</th><td>                                             <em>unsigned</em> &amp;<dfn class="local col4 decl" id="114SubIdx" title='SubIdx' data-type='unsigned int &amp;' data-ref="114SubIdx" data-ref-filename="114SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1032">1032</th><td>  <b>switch</b> (<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1033">1033</th><td>  <b>default</b>:</td></tr>
<tr><th id="1034">1034</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1035">1035</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMXri" title='llvm::AArch64::SBFMXri' data-ref="llvm::AArch64::SBFMXri" data-ref-filename="llvm..AArch64..SBFMXri">SBFMXri</a>: <i>// aka sxtw</i></td></tr>
<tr><th id="1036">1036</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMXri" title='llvm::AArch64::UBFMXri' data-ref="llvm::AArch64::UBFMXri" data-ref-filename="llvm..AArch64..UBFMXri">UBFMXri</a>: <i>// aka uxtw</i></td></tr>
<tr><th id="1037">1037</th><td>    <i>// Check for the 32 -&gt; 64 bit extension case, these instructions can do</i></td></tr>
<tr><th id="1038">1038</th><td><i>    // much more.</i></td></tr>
<tr><th id="1039">1039</th><td>    <b>if</b> (<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var> || <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>31</var>)</td></tr>
<tr><th id="1040">1040</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1041">1041</th><td>    <i>// This is a signed or unsigned 32 -&gt; 64 bit extension.</i></td></tr>
<tr><th id="1042">1042</th><td>    <a class="local col2 ref" href="#112SrcReg" title='SrcReg' data-ref="112SrcReg" data-ref-filename="112SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1043">1043</th><td>    <a class="local col3 ref" href="#113DstReg" title='DstReg' data-ref="113DstReg" data-ref-filename="113DstReg">DstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1044">1044</th><td>    <a class="local col4 ref" href="#114SubIdx" title='SubIdx' data-ref="114SubIdx" data-ref-filename="114SubIdx">SubIdx</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>;</td></tr>
<tr><th id="1045">1045</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1046">1046</th><td>  }</td></tr>
<tr><th id="1047">1047</th><td>}</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" title='llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm16AArch64InstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm16AArch64InstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_">areMemAccessesTriviallyDisjoint</dfn>(</td></tr>
<tr><th id="1050">1050</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="115MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="115MIa" data-ref-filename="115MIa">MIa</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="116MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="116MIb" data-ref-filename="116MIb">MIb</dfn>) <em>const</em> {</td></tr>
<tr><th id="1051">1051</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="117TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="117TRI" data-ref-filename="117TRI">TRI</dfn> = &amp;<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1052">1052</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="118BaseOpA" title='BaseOpA' data-type='const llvm::MachineOperand *' data-ref="118BaseOpA" data-ref-filename="118BaseOpA">BaseOpA</dfn> = <b>nullptr</b>, *<dfn class="local col9 decl" id="119BaseOpB" title='BaseOpB' data-type='const llvm::MachineOperand *' data-ref="119BaseOpB" data-ref-filename="119BaseOpB">BaseOpB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1053">1053</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="120OffsetA" title='OffsetA' data-type='int64_t' data-ref="120OffsetA" data-ref-filename="120OffsetA">OffsetA</dfn> = <var>0</var>, <dfn class="local col1 decl" id="121OffsetB" title='OffsetB' data-type='int64_t' data-ref="121OffsetB" data-ref-filename="121OffsetB">OffsetB</dfn> = <var>0</var>;</td></tr>
<tr><th id="1054">1054</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122WidthA" title='WidthA' data-type='unsigned int' data-ref="122WidthA" data-ref-filename="122WidthA">WidthA</dfn> = <var>0</var>, <dfn class="local col3 decl" id="123WidthB" title='WidthB' data-type='unsigned int' data-ref="123WidthB" data-ref-filename="123WidthB">WidthB</dfn> = <var>0</var>;</td></tr>
<tr><th id="1055">1055</th><td>  <em>bool</em> <dfn class="local col4 decl" id="124OffsetAIsScalable" title='OffsetAIsScalable' data-type='bool' data-ref="124OffsetAIsScalable" data-ref-filename="124OffsetAIsScalable">OffsetAIsScalable</dfn> = <b>false</b>, <dfn class="local col5 decl" id="125OffsetBIsScalable" title='OffsetBIsScalable' data-type='bool' data-ref="125OffsetBIsScalable" data-ref-filename="125OffsetBIsScalable">OffsetBIsScalable</dfn> = <b>false</b>;</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MIa.mayLoadOrStore() &amp;&amp; <q>"MIa must be a load or store."</q>);</td></tr>
<tr><th id="1058">1058</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MIb.mayLoadOrStore() &amp;&amp; <q>"MIb must be a load or store."</q>);</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  <b>if</b> (<a class="local col5 ref" href="#115MIa" title='MIa' data-ref="115MIa" data-ref-filename="115MIa">MIa</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" data-ref-filename="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col6 ref" href="#116MIb" title='MIb' data-ref="116MIb" data-ref-filename="116MIb">MIb</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" data-ref-filename="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() ||</td></tr>
<tr><th id="1061">1061</th><td>      <a class="local col5 ref" href="#115MIa" title='MIa' data-ref="115MIa" data-ref-filename="115MIa">MIa</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="local col6 ref" href="#116MIb" title='MIb' data-ref="116MIb" data-ref-filename="116MIb">MIb</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="1062">1062</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td>  <i>// Retrieve the base, offset from the base and width. Width</i></td></tr>
<tr><th id="1065">1065</th><td><i>  // is the size of memory that is being loaded/stored (e.g. 1, 2, 4, 8).  If</i></td></tr>
<tr><th id="1066">1066</th><td><i>  // base are identical, and the offset of a lower memory access +</i></td></tr>
<tr><th id="1067">1067</th><td><i>  // the width doesn't overlap the offset of a higher memory access,</i></td></tr>
<tr><th id="1068">1068</th><td><i>  // then the memory accesses are different.</i></td></tr>
<tr><th id="1069">1069</th><td><i>  // If OffsetAIsScalable and OffsetBIsScalable are both true, they</i></td></tr>
<tr><th id="1070">1070</th><td><i>  // are assumed to have the same scale (vscale).</i></td></tr>
<tr><th id="1071">1071</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</a>(<a class="local col5 ref" href="#115MIa" title='MIa' data-ref="115MIa" data-ref-filename="115MIa">MIa</a>, <span class='refarg'><a class="local col8 ref" href="#118BaseOpA" title='BaseOpA' data-ref="118BaseOpA" data-ref-filename="118BaseOpA">BaseOpA</a></span>, <span class='refarg'><a class="local col0 ref" href="#120OffsetA" title='OffsetA' data-ref="120OffsetA" data-ref-filename="120OffsetA">OffsetA</a></span>, <span class='refarg'><a class="local col4 ref" href="#124OffsetAIsScalable" title='OffsetAIsScalable' data-ref="124OffsetAIsScalable" data-ref-filename="124OffsetAIsScalable">OffsetAIsScalable</a></span>,</td></tr>
<tr><th id="1072">1072</th><td>                                   <span class='refarg'><a class="local col2 ref" href="#122WidthA" title='WidthA' data-ref="122WidthA" data-ref-filename="122WidthA">WidthA</a></span>, <a class="local col7 ref" href="#117TRI" title='TRI' data-ref="117TRI" data-ref-filename="117TRI">TRI</a>) &amp;&amp;</td></tr>
<tr><th id="1073">1073</th><td>      <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</a>(<a class="local col6 ref" href="#116MIb" title='MIb' data-ref="116MIb" data-ref-filename="116MIb">MIb</a>, <span class='refarg'><a class="local col9 ref" href="#119BaseOpB" title='BaseOpB' data-ref="119BaseOpB" data-ref-filename="119BaseOpB">BaseOpB</a></span>, <span class='refarg'><a class="local col1 ref" href="#121OffsetB" title='OffsetB' data-ref="121OffsetB" data-ref-filename="121OffsetB">OffsetB</a></span>, <span class='refarg'><a class="local col5 ref" href="#125OffsetBIsScalable" title='OffsetBIsScalable' data-ref="125OffsetBIsScalable" data-ref-filename="125OffsetBIsScalable">OffsetBIsScalable</a></span>,</td></tr>
<tr><th id="1074">1074</th><td>                                   <span class='refarg'><a class="local col3 ref" href="#123WidthB" title='WidthB' data-ref="123WidthB" data-ref-filename="123WidthB">WidthB</a></span>, <a class="local col7 ref" href="#117TRI" title='TRI' data-ref="117TRI" data-ref-filename="117TRI">TRI</a>)) {</td></tr>
<tr><th id="1075">1075</th><td>    <b>if</b> (<a class="local col8 ref" href="#118BaseOpA" title='BaseOpA' data-ref="118BaseOpA" data-ref-filename="118BaseOpA">BaseOpA</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(*<a class="local col9 ref" href="#119BaseOpB" title='BaseOpB' data-ref="119BaseOpB" data-ref-filename="119BaseOpB">BaseOpB</a>) &amp;&amp;</td></tr>
<tr><th id="1076">1076</th><td>        <a class="local col4 ref" href="#124OffsetAIsScalable" title='OffsetAIsScalable' data-ref="124OffsetAIsScalable" data-ref-filename="124OffsetAIsScalable">OffsetAIsScalable</a> == <a class="local col5 ref" href="#125OffsetBIsScalable" title='OffsetBIsScalable' data-ref="125OffsetBIsScalable" data-ref-filename="125OffsetBIsScalable">OffsetBIsScalable</a>) {</td></tr>
<tr><th id="1077">1077</th><td>      <em>int</em> <dfn class="local col6 decl" id="126LowOffset" title='LowOffset' data-type='int' data-ref="126LowOffset" data-ref-filename="126LowOffset">LowOffset</dfn> = <a class="local col0 ref" href="#120OffsetA" title='OffsetA' data-ref="120OffsetA" data-ref-filename="120OffsetA">OffsetA</a> &lt; <a class="local col1 ref" href="#121OffsetB" title='OffsetB' data-ref="121OffsetB" data-ref-filename="121OffsetB">OffsetB</a> ? <a class="local col0 ref" href="#120OffsetA" title='OffsetA' data-ref="120OffsetA" data-ref-filename="120OffsetA">OffsetA</a> : <a class="local col1 ref" href="#121OffsetB" title='OffsetB' data-ref="121OffsetB" data-ref-filename="121OffsetB">OffsetB</a>;</td></tr>
<tr><th id="1078">1078</th><td>      <em>int</em> <dfn class="local col7 decl" id="127HighOffset" title='HighOffset' data-type='int' data-ref="127HighOffset" data-ref-filename="127HighOffset">HighOffset</dfn> = <a class="local col0 ref" href="#120OffsetA" title='OffsetA' data-ref="120OffsetA" data-ref-filename="120OffsetA">OffsetA</a> &lt; <a class="local col1 ref" href="#121OffsetB" title='OffsetB' data-ref="121OffsetB" data-ref-filename="121OffsetB">OffsetB</a> ? <a class="local col1 ref" href="#121OffsetB" title='OffsetB' data-ref="121OffsetB" data-ref-filename="121OffsetB">OffsetB</a> : <a class="local col0 ref" href="#120OffsetA" title='OffsetA' data-ref="120OffsetA" data-ref-filename="120OffsetA">OffsetA</a>;</td></tr>
<tr><th id="1079">1079</th><td>      <em>int</em> <dfn class="local col8 decl" id="128LowWidth" title='LowWidth' data-type='int' data-ref="128LowWidth" data-ref-filename="128LowWidth">LowWidth</dfn> = (<a class="local col6 ref" href="#126LowOffset" title='LowOffset' data-ref="126LowOffset" data-ref-filename="126LowOffset">LowOffset</a> == <a class="local col0 ref" href="#120OffsetA" title='OffsetA' data-ref="120OffsetA" data-ref-filename="120OffsetA">OffsetA</a>) ? <a class="local col2 ref" href="#122WidthA" title='WidthA' data-ref="122WidthA" data-ref-filename="122WidthA">WidthA</a> : <a class="local col3 ref" href="#123WidthB" title='WidthB' data-ref="123WidthB" data-ref-filename="123WidthB">WidthB</a>;</td></tr>
<tr><th id="1080">1080</th><td>      <b>if</b> (<a class="local col6 ref" href="#126LowOffset" title='LowOffset' data-ref="126LowOffset" data-ref-filename="126LowOffset">LowOffset</a> + <a class="local col8 ref" href="#128LowWidth" title='LowWidth' data-ref="128LowWidth" data-ref-filename="128LowWidth">LowWidth</a> &lt;= <a class="local col7 ref" href="#127HighOffset" title='HighOffset' data-ref="127HighOffset" data-ref-filename="127HighOffset">HighOffset</a>)</td></tr>
<tr><th id="1081">1081</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1082">1082</th><td>    }</td></tr>
<tr><th id="1083">1083</th><td>  }</td></tr>
<tr><th id="1084">1084</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1085">1085</th><td>}</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::AArch64InstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm16AArch64InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="129MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="129MI" data-ref-filename="129MI">MI</dfn>,</td></tr>
<tr><th id="1088">1088</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="130MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="130MBB" data-ref-filename="130MBB">MBB</dfn>,</td></tr>
<tr><th id="1089">1089</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="131MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="131MF" data-ref-filename="131MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1090">1090</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</a>(<a class="local col9 ref" href="#129MI" title='MI' data-ref="129MI" data-ref-filename="129MI">MI</a>, <a class="local col0 ref" href="#130MBB" title='MBB' data-ref="130MBB" data-ref-filename="130MBB">MBB</a>, <a class="local col1 ref" href="#131MF" title='MF' data-ref="131MF" data-ref-filename="131MF">MF</a>))</td></tr>
<tr><th id="1091">1091</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1092">1092</th><td>  <b>switch</b> (<a class="local col9 ref" href="#129MI" title='MI' data-ref="129MI" data-ref-filename="129MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1093">1093</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::HINT" title='llvm::AArch64::HINT' data-ref="llvm::AArch64::HINT" data-ref-filename="llvm..AArch64..HINT">HINT</a>:</td></tr>
<tr><th id="1094">1094</th><td>    <i>// CSDB hints are scheduling barriers.</i></td></tr>
<tr><th id="1095">1095</th><td>    <b>if</b> (<a class="local col9 ref" href="#129MI" title='MI' data-ref="129MI" data-ref-filename="129MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0x14</var>)</td></tr>
<tr><th id="1096">1096</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1097">1097</th><td>    <b>break</b>;</td></tr>
<tr><th id="1098">1098</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::DSB" title='llvm::AArch64::DSB' data-ref="llvm::AArch64::DSB" data-ref-filename="llvm..AArch64..DSB">DSB</a>:</td></tr>
<tr><th id="1099">1099</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ISB" title='llvm::AArch64::ISB' data-ref="llvm::AArch64::ISB" data-ref-filename="llvm..AArch64..ISB">ISB</a>:</td></tr>
<tr><th id="1100">1100</th><td>    <i>// DSB and ISB also are scheduling barriers.</i></td></tr>
<tr><th id="1101">1101</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1102">1102</th><td>  <b>default</b>:;</td></tr>
<tr><th id="1103">1103</th><td>  }</td></tr>
<tr><th id="1104">1104</th><td>  <b>return</b> <a class="member fn" href="#_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isSEHInstruction' data-ref="_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE">isSEHInstruction</a>(<a class="local col9 ref" href="#129MI" title='MI' data-ref="129MI" data-ref-filename="129MI">MI</a>);</td></tr>
<tr><th id="1105">1105</th><td>}</td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td><i class="doc">/// analyzeCompare - For a comparison instruction, return the source registers</i></td></tr>
<tr><th id="1108">1108</th><td><i class="doc">/// in SrcReg and SrcReg2, and the value it compares against in CmpValue.</i></td></tr>
<tr><th id="1109">1109</th><td><i class="doc">/// Return true if the comparison instruction can be analyzed.</i></td></tr>
<tr><th id="1110">1110</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" title='llvm::AArch64InstrInfo::analyzeCompare' data-ref="_ZNK4llvm16AArch64InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" data-ref-filename="_ZNK4llvm16AArch64InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="132MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="132MI" data-ref-filename="132MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col3 decl" id="133SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="133SrcReg" data-ref-filename="133SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="1111">1111</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col4 decl" id="134SrcReg2" title='SrcReg2' data-type='llvm::Register &amp;' data-ref="134SrcReg2" data-ref-filename="134SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col5 decl" id="135CmpMask" title='CmpMask' data-type='int &amp;' data-ref="135CmpMask" data-ref-filename="135CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="1112">1112</th><td>                                      <em>int</em> &amp;<dfn class="local col6 decl" id="136CmpValue" title='CmpValue' data-type='int &amp;' data-ref="136CmpValue" data-ref-filename="136CmpValue">CmpValue</dfn>) <em>const</em> {</td></tr>
<tr><th id="1113">1113</th><td>  <i>// The first operand can be a frame index where we'd normally expect a</i></td></tr>
<tr><th id="1114">1114</th><td><i>  // register.</i></td></tr>
<tr><th id="1115">1115</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() &gt;= <var>2</var> &amp;&amp; <q>"All AArch64 cmps should have 2 operands"</q>);</td></tr>
<tr><th id="1116">1116</th><td>  <b>if</b> (!<a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1117">1117</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td>  <b>switch</b> (<a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1120">1120</th><td>  <b>default</b>:</td></tr>
<tr><th id="1121">1121</th><td>    <b>break</b>;</td></tr>
<tr><th id="1122">1122</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PTEST_PP" title='llvm::AArch64::PTEST_PP' data-ref="llvm::AArch64::PTEST_PP" data-ref-filename="llvm..AArch64..PTEST_PP">PTEST_PP</a>:</td></tr>
<tr><th id="1123">1123</th><td>    <a class="local col3 ref" href="#133SrcReg" title='SrcReg' data-ref="133SrcReg" data-ref-filename="133SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1124">1124</th><td>    <a class="local col4 ref" href="#134SrcReg2" title='SrcReg2' data-ref="134SrcReg2" data-ref-filename="134SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1125">1125</th><td>    <i>// Not sure about the mask and value for now...</i></td></tr>
<tr><th id="1126">1126</th><td>    <a class="local col5 ref" href="#135CmpMask" title='CmpMask' data-ref="135CmpMask" data-ref-filename="135CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="1127">1127</th><td>    <a class="local col6 ref" href="#136CmpValue" title='CmpValue' data-ref="136CmpValue" data-ref-filename="136CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="1128">1128</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1129">1129</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>:</td></tr>
<tr><th id="1130">1130</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a>:</td></tr>
<tr><th id="1131">1131</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrx" title='llvm::AArch64::SUBSWrx' data-ref="llvm::AArch64::SUBSWrx" data-ref-filename="llvm..AArch64..SUBSWrx">SUBSWrx</a>:</td></tr>
<tr><th id="1132">1132</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>:</td></tr>
<tr><th id="1133">1133</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a>:</td></tr>
<tr><th id="1134">1134</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrx" title='llvm::AArch64::SUBSXrx' data-ref="llvm::AArch64::SUBSXrx" data-ref-filename="llvm..AArch64..SUBSXrx">SUBSXrx</a>:</td></tr>
<tr><th id="1135">1135</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrr" title='llvm::AArch64::ADDSWrr' data-ref="llvm::AArch64::ADDSWrr" data-ref-filename="llvm..AArch64..ADDSWrr">ADDSWrr</a>:</td></tr>
<tr><th id="1136">1136</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrs" title='llvm::AArch64::ADDSWrs' data-ref="llvm::AArch64::ADDSWrs" data-ref-filename="llvm..AArch64..ADDSWrs">ADDSWrs</a>:</td></tr>
<tr><th id="1137">1137</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrx" title='llvm::AArch64::ADDSWrx' data-ref="llvm::AArch64::ADDSWrx" data-ref-filename="llvm..AArch64..ADDSWrx">ADDSWrx</a>:</td></tr>
<tr><th id="1138">1138</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrr" title='llvm::AArch64::ADDSXrr' data-ref="llvm::AArch64::ADDSXrr" data-ref-filename="llvm..AArch64..ADDSXrr">ADDSXrr</a>:</td></tr>
<tr><th id="1139">1139</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrs" title='llvm::AArch64::ADDSXrs' data-ref="llvm::AArch64::ADDSXrs" data-ref-filename="llvm..AArch64..ADDSXrs">ADDSXrs</a>:</td></tr>
<tr><th id="1140">1140</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrx" title='llvm::AArch64::ADDSXrx' data-ref="llvm::AArch64::ADDSXrx" data-ref-filename="llvm..AArch64..ADDSXrx">ADDSXrx</a>:</td></tr>
<tr><th id="1141">1141</th><td>    <i>// Replace SUBSWrr with SUBWrr if NZCV is not used.</i></td></tr>
<tr><th id="1142">1142</th><td>    <a class="local col3 ref" href="#133SrcReg" title='SrcReg' data-ref="133SrcReg" data-ref-filename="133SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1143">1143</th><td>    <a class="local col4 ref" href="#134SrcReg2" title='SrcReg2' data-ref="134SrcReg2" data-ref-filename="134SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1144">1144</th><td>    <a class="local col5 ref" href="#135CmpMask" title='CmpMask' data-ref="135CmpMask" data-ref-filename="135CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="1145">1145</th><td>    <a class="local col6 ref" href="#136CmpValue" title='CmpValue' data-ref="136CmpValue" data-ref-filename="136CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="1146">1146</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1147">1147</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>:</td></tr>
<tr><th id="1148">1148</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>:</td></tr>
<tr><th id="1149">1149</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>:</td></tr>
<tr><th id="1150">1150</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>:</td></tr>
<tr><th id="1151">1151</th><td>    <a class="local col3 ref" href="#133SrcReg" title='SrcReg' data-ref="133SrcReg" data-ref-filename="133SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1152">1152</th><td>    <a class="local col4 ref" href="#134SrcReg2" title='SrcReg2' data-ref="134SrcReg2" data-ref-filename="134SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="1153">1153</th><td>    <a class="local col5 ref" href="#135CmpMask" title='CmpMask' data-ref="135CmpMask" data-ref-filename="135CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="1154">1154</th><td>    <i>// FIXME: In order to convert CmpValue to 0 or 1</i></td></tr>
<tr><th id="1155">1155</th><td>    <a class="local col6 ref" href="#136CmpValue" title='CmpValue' data-ref="136CmpValue" data-ref-filename="136CmpValue">CmpValue</a> = <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>;</td></tr>
<tr><th id="1156">1156</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1157">1157</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWri" title='llvm::AArch64::ANDSWri' data-ref="llvm::AArch64::ANDSWri" data-ref-filename="llvm..AArch64..ANDSWri">ANDSWri</a>:</td></tr>
<tr><th id="1158">1158</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXri" title='llvm::AArch64::ANDSXri' data-ref="llvm::AArch64::ANDSXri" data-ref-filename="llvm..AArch64..ANDSXri">ANDSXri</a>:</td></tr>
<tr><th id="1159">1159</th><td>    <i>// ANDS does not use the same encoding scheme as the others xxxS</i></td></tr>
<tr><th id="1160">1160</th><td><i>    // instructions.</i></td></tr>
<tr><th id="1161">1161</th><td>    <a class="local col3 ref" href="#133SrcReg" title='SrcReg' data-ref="133SrcReg" data-ref-filename="133SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1162">1162</th><td>    <a class="local col4 ref" href="#134SrcReg2" title='SrcReg2' data-ref="134SrcReg2" data-ref-filename="134SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="1163">1163</th><td>    <a class="local col5 ref" href="#135CmpMask" title='CmpMask' data-ref="135CmpMask" data-ref-filename="135CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="1164">1164</th><td>    <i>// FIXME:The return val type of decodeLogicalImmediate is uint64_t,</i></td></tr>
<tr><th id="1165">1165</th><td><i>    // while the type of CmpValue is int. When converting uint64_t to int,</i></td></tr>
<tr><th id="1166">1166</th><td><i>    // the high 32 bits of uint64_t will be lost.</i></td></tr>
<tr><th id="1167">1167</th><td><i>    // In fact it causes a bug in spec2006-483.xalancbmk</i></td></tr>
<tr><th id="1168">1168</th><td><i>    // CmpValue is only used to compare with zero in OptimizeCompareInstr</i></td></tr>
<tr><th id="1169">1169</th><td>    <a class="local col6 ref" href="#136CmpValue" title='CmpValue' data-ref="136CmpValue" data-ref-filename="136CmpValue">CmpValue</a> = <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML22decodeLogicalImmediateEmj" title='llvm::AArch64_AM::decodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML22decodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML22decodeLogicalImmediateEmj">decodeLogicalImmediate</a>(</td></tr>
<tr><th id="1170">1170</th><td>                   <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="1171">1171</th><td>                   <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWri" title='llvm::AArch64::ANDSWri' data-ref="llvm::AArch64::ANDSWri" data-ref-filename="llvm..AArch64..ANDSWri">ANDSWri</a> ? <var>32</var> : <var>64</var>) != <var>0</var>;</td></tr>
<tr><th id="1172">1172</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1173">1173</th><td>  }</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1176">1176</th><td>}</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE" title='UpdateOperandRegClass' data-type='bool UpdateOperandRegClass(llvm::MachineInstr &amp; Instr)' data-ref="_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE" data-ref-filename="_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE">UpdateOperandRegClass</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="137Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="137Instr" data-ref-filename="137Instr">Instr</dfn>) {</td></tr>
<tr><th id="1179">1179</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="138MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="138MBB" data-ref-filename="138MBB">MBB</dfn> = <a class="local col7 ref" href="#137Instr" title='Instr' data-ref="137Instr" data-ref-filename="137Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1180">1180</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBB &amp;&amp; <q>"Can't get MachineBasicBlock here"</q>);</td></tr>
<tr><th id="1181">1181</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="139MF" title='MF' data-type='llvm::MachineFunction *' data-ref="139MF" data-ref-filename="139MF">MF</dfn> = <a class="local col8 ref" href="#138MBB" title='MBB' data-ref="138MBB" data-ref-filename="138MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1182">1182</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF &amp;&amp; <q>"Can't get MachineFunction here"</q>);</td></tr>
<tr><th id="1183">1183</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col0 decl" id="140TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="140TII" data-ref-filename="140TII">TII</dfn> = <a class="local col9 ref" href="#139MF" title='MF' data-ref="139MF" data-ref-filename="139MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1184">1184</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="141TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="141TRI" data-ref-filename="141TRI">TRI</dfn> = <a class="local col9 ref" href="#139MF" title='MF' data-ref="139MF" data-ref-filename="139MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1185">1185</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="142MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="142MRI" data-ref-filename="142MRI">MRI</dfn> = &amp;<a class="local col9 ref" href="#139MF" title='MF' data-ref="139MF" data-ref-filename="139MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="143OpIdx" title='OpIdx' data-type='unsigned int' data-ref="143OpIdx" data-ref-filename="143OpIdx">OpIdx</dfn> = <var>0</var>, <dfn class="local col4 decl" id="144EndIdx" title='EndIdx' data-type='unsigned int' data-ref="144EndIdx" data-ref-filename="144EndIdx">EndIdx</dfn> = <a class="local col7 ref" href="#137Instr" title='Instr' data-ref="137Instr" data-ref-filename="137Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#143OpIdx" title='OpIdx' data-ref="143OpIdx" data-ref-filename="143OpIdx">OpIdx</a> &lt; <a class="local col4 ref" href="#144EndIdx" title='EndIdx' data-ref="144EndIdx" data-ref-filename="144EndIdx">EndIdx</a>;</td></tr>
<tr><th id="1188">1188</th><td>       ++<a class="local col3 ref" href="#143OpIdx" title='OpIdx' data-ref="143OpIdx" data-ref-filename="143OpIdx">OpIdx</a>) {</td></tr>
<tr><th id="1189">1189</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="145MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="145MO" data-ref-filename="145MO">MO</dfn> = <a class="local col7 ref" href="#137Instr" title='Instr' data-ref="137Instr" data-ref-filename="137Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#143OpIdx" title='OpIdx' data-ref="143OpIdx" data-ref-filename="143OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1190">1190</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="146OpRegCstraints" title='OpRegCstraints' data-type='const llvm::TargetRegisterClass *' data-ref="146OpRegCstraints" data-ref-filename="146OpRegCstraints">OpRegCstraints</dfn> =</td></tr>
<tr><th id="1191">1191</th><td>        <a class="local col7 ref" href="#137Instr" title='Instr' data-ref="137Instr" data-ref-filename="137Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::getRegClassConstraint' data-ref="_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">getRegClassConstraint</a>(<a class="local col3 ref" href="#143OpIdx" title='OpIdx' data-ref="143OpIdx" data-ref-filename="143OpIdx">OpIdx</a>, <a class="local col0 ref" href="#140TII" title='TII' data-ref="140TII" data-ref-filename="140TII">TII</a>, <a class="local col1 ref" href="#141TRI" title='TRI' data-ref="141TRI" data-ref-filename="141TRI">TRI</a>);</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>    <i>// If there's no constraint, there's nothing to do.</i></td></tr>
<tr><th id="1194">1194</th><td>    <b>if</b> (!<a class="local col6 ref" href="#146OpRegCstraints" title='OpRegCstraints' data-ref="146OpRegCstraints" data-ref-filename="146OpRegCstraints">OpRegCstraints</a>)</td></tr>
<tr><th id="1195">1195</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1196">1196</th><td>    <i>// If the operand is a frame index, there's nothing to do here.</i></td></tr>
<tr><th id="1197">1197</th><td><i>    // A frame index operand will resolve correctly during PEI.</i></td></tr>
<tr><th id="1198">1198</th><td>    <b>if</b> (<a class="local col5 ref" href="#145MO" title='MO' data-ref="145MO" data-ref-filename="145MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="1199">1199</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isReg() &amp;&amp;</td></tr>
<tr><th id="1202">1202</th><td>           <q>"Operand has register constraints without being a register!"</q>);</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="147Reg" title='Reg' data-type='llvm::Register' data-ref="147Reg" data-ref-filename="147Reg">Reg</dfn> = <a class="local col5 ref" href="#145MO" title='MO' data-ref="145MO" data-ref-filename="145MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1205">1205</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#147Reg" title='Reg' data-ref="147Reg" data-ref-filename="147Reg">Reg</a>)) {</td></tr>
<tr><th id="1206">1206</th><td>      <b>if</b> (!<a class="local col6 ref" href="#146OpRegCstraints" title='OpRegCstraints' data-ref="146OpRegCstraints" data-ref-filename="146OpRegCstraints">OpRegCstraints</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147Reg" title='Reg' data-ref="147Reg" data-ref-filename="147Reg">Reg</a>))</td></tr>
<tr><th id="1207">1207</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1208">1208</th><td>    } <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#146OpRegCstraints" title='OpRegCstraints' data-ref="146OpRegCstraints" data-ref-filename="146OpRegCstraints">OpRegCstraints</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col2 ref" href="#142MRI" title='MRI' data-ref="142MRI" data-ref-filename="142MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147Reg" title='Reg' data-ref="147Reg" data-ref-filename="147Reg">Reg</a>)) &amp;&amp;</td></tr>
<tr><th id="1209">1209</th><td>               !<a class="local col2 ref" href="#142MRI" title='MRI' data-ref="142MRI" data-ref-filename="142MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147Reg" title='Reg' data-ref="147Reg" data-ref-filename="147Reg">Reg</a>, <a class="local col6 ref" href="#146OpRegCstraints" title='OpRegCstraints' data-ref="146OpRegCstraints" data-ref-filename="146OpRegCstraints">OpRegCstraints</a>))</td></tr>
<tr><th id="1210">1210</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1211">1211</th><td>  }</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1214">1214</th><td>}</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td><i class="doc" data-doc="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE">/// Return the opcode that does not set flags when possible - otherwise</i></td></tr>
<tr><th id="1217">1217</th><td><i class="doc" data-doc="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE">/// return the original opcode. The caller is responsible to do the actual</i></td></tr>
<tr><th id="1218">1218</th><td><i class="doc" data-doc="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE">/// substitution and legality checking.</i></td></tr>
<tr><th id="1219">1219</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE" title='convertToNonFlagSettingOpc' data-type='unsigned int convertToNonFlagSettingOpc(const llvm::MachineInstr &amp; MI)' data-ref="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE" data-ref-filename="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE">convertToNonFlagSettingOpc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="148MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="148MI" data-ref-filename="148MI">MI</dfn>) {</td></tr>
<tr><th id="1220">1220</th><td>  <i>// Don't convert all compare instructions, because for some the zero register</i></td></tr>
<tr><th id="1221">1221</th><td><i>  // encoding becomes the sp register.</i></td></tr>
<tr><th id="1222">1222</th><td>  <em>bool</em> <dfn class="local col9 decl" id="149MIDefinesZeroReg" title='MIDefinesZeroReg' data-type='bool' data-ref="149MIDefinesZeroReg" data-ref-filename="149MIDefinesZeroReg">MIDefinesZeroReg</dfn> = <b>false</b>;</td></tr>
<tr><th id="1223">1223</th><td>  <b>if</b> (<a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI" data-ref-filename="148MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>) || <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI" data-ref-filename="148MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>))</td></tr>
<tr><th id="1224">1224</th><td>    <a class="local col9 ref" href="#149MIDefinesZeroReg" title='MIDefinesZeroReg' data-ref="149MIDefinesZeroReg" data-ref-filename="149MIDefinesZeroReg">MIDefinesZeroReg</a> = <b>true</b>;</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td>  <b>switch</b> (<a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI" data-ref-filename="148MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1227">1227</th><td>  <b>default</b>:</td></tr>
<tr><th id="1228">1228</th><td>    <b>return</b> <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI" data-ref-filename="148MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1229">1229</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrr" title='llvm::AArch64::ADDSWrr' data-ref="llvm::AArch64::ADDSWrr" data-ref-filename="llvm..AArch64..ADDSWrr">ADDSWrr</a>:</td></tr>
<tr><th id="1230">1230</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrr" title='llvm::AArch64::ADDWrr' data-ref="llvm::AArch64::ADDWrr" data-ref-filename="llvm..AArch64..ADDWrr">ADDWrr</a>;</td></tr>
<tr><th id="1231">1231</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>:</td></tr>
<tr><th id="1232">1232</th><td>    <b>return</b> <a class="local col9 ref" href="#149MIDefinesZeroReg" title='MIDefinesZeroReg' data-ref="149MIDefinesZeroReg" data-ref-filename="149MIDefinesZeroReg">MIDefinesZeroReg</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>;</td></tr>
<tr><th id="1233">1233</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrs" title='llvm::AArch64::ADDSWrs' data-ref="llvm::AArch64::ADDSWrs" data-ref-filename="llvm..AArch64..ADDSWrs">ADDSWrs</a>:</td></tr>
<tr><th id="1234">1234</th><td>    <b>return</b> <a class="local col9 ref" href="#149MIDefinesZeroReg" title='MIDefinesZeroReg' data-ref="149MIDefinesZeroReg" data-ref-filename="149MIDefinesZeroReg">MIDefinesZeroReg</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrs" title='llvm::AArch64::ADDSWrs' data-ref="llvm::AArch64::ADDSWrs" data-ref-filename="llvm..AArch64..ADDSWrs">ADDSWrs</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrs" title='llvm::AArch64::ADDWrs' data-ref="llvm::AArch64::ADDWrs" data-ref-filename="llvm..AArch64..ADDWrs">ADDWrs</a>;</td></tr>
<tr><th id="1235">1235</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrx" title='llvm::AArch64::ADDSWrx' data-ref="llvm::AArch64::ADDSWrx" data-ref-filename="llvm..AArch64..ADDSWrx">ADDSWrx</a>:</td></tr>
<tr><th id="1236">1236</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrx" title='llvm::AArch64::ADDWrx' data-ref="llvm::AArch64::ADDWrx" data-ref-filename="llvm..AArch64..ADDWrx">ADDWrx</a>;</td></tr>
<tr><th id="1237">1237</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrr" title='llvm::AArch64::ADDSXrr' data-ref="llvm::AArch64::ADDSXrr" data-ref-filename="llvm..AArch64..ADDSXrr">ADDSXrr</a>:</td></tr>
<tr><th id="1238">1238</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrr" title='llvm::AArch64::ADDXrr' data-ref="llvm::AArch64::ADDXrr" data-ref-filename="llvm..AArch64..ADDXrr">ADDXrr</a>;</td></tr>
<tr><th id="1239">1239</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>:</td></tr>
<tr><th id="1240">1240</th><td>    <b>return</b> <a class="local col9 ref" href="#149MIDefinesZeroReg" title='MIDefinesZeroReg' data-ref="149MIDefinesZeroReg" data-ref-filename="149MIDefinesZeroReg">MIDefinesZeroReg</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>;</td></tr>
<tr><th id="1241">1241</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrs" title='llvm::AArch64::ADDSXrs' data-ref="llvm::AArch64::ADDSXrs" data-ref-filename="llvm..AArch64..ADDSXrs">ADDSXrs</a>:</td></tr>
<tr><th id="1242">1242</th><td>    <b>return</b> <a class="local col9 ref" href="#149MIDefinesZeroReg" title='MIDefinesZeroReg' data-ref="149MIDefinesZeroReg" data-ref-filename="149MIDefinesZeroReg">MIDefinesZeroReg</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrs" title='llvm::AArch64::ADDSXrs' data-ref="llvm::AArch64::ADDSXrs" data-ref-filename="llvm..AArch64..ADDSXrs">ADDSXrs</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrs" title='llvm::AArch64::ADDXrs' data-ref="llvm::AArch64::ADDXrs" data-ref-filename="llvm..AArch64..ADDXrs">ADDXrs</a>;</td></tr>
<tr><th id="1243">1243</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrx" title='llvm::AArch64::ADDSXrx' data-ref="llvm::AArch64::ADDSXrx" data-ref-filename="llvm..AArch64..ADDSXrx">ADDSXrx</a>:</td></tr>
<tr><th id="1244">1244</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrx" title='llvm::AArch64::ADDXrx' data-ref="llvm::AArch64::ADDXrx" data-ref-filename="llvm..AArch64..ADDXrx">ADDXrx</a>;</td></tr>
<tr><th id="1245">1245</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>:</td></tr>
<tr><th id="1246">1246</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrr" title='llvm::AArch64::SUBWrr' data-ref="llvm::AArch64::SUBWrr" data-ref-filename="llvm..AArch64..SUBWrr">SUBWrr</a>;</td></tr>
<tr><th id="1247">1247</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>:</td></tr>
<tr><th id="1248">1248</th><td>    <b>return</b> <a class="local col9 ref" href="#149MIDefinesZeroReg" title='MIDefinesZeroReg' data-ref="149MIDefinesZeroReg" data-ref-filename="149MIDefinesZeroReg">MIDefinesZeroReg</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWri" title='llvm::AArch64::SUBWri' data-ref="llvm::AArch64::SUBWri" data-ref-filename="llvm..AArch64..SUBWri">SUBWri</a>;</td></tr>
<tr><th id="1249">1249</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a>:</td></tr>
<tr><th id="1250">1250</th><td>    <b>return</b> <a class="local col9 ref" href="#149MIDefinesZeroReg" title='MIDefinesZeroReg' data-ref="149MIDefinesZeroReg" data-ref-filename="149MIDefinesZeroReg">MIDefinesZeroReg</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrs" title='llvm::AArch64::SUBWrs' data-ref="llvm::AArch64::SUBWrs" data-ref-filename="llvm..AArch64..SUBWrs">SUBWrs</a>;</td></tr>
<tr><th id="1251">1251</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrx" title='llvm::AArch64::SUBSWrx' data-ref="llvm::AArch64::SUBSWrx" data-ref-filename="llvm..AArch64..SUBSWrx">SUBSWrx</a>:</td></tr>
<tr><th id="1252">1252</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrx" title='llvm::AArch64::SUBWrx' data-ref="llvm::AArch64::SUBWrx" data-ref-filename="llvm..AArch64..SUBWrx">SUBWrx</a>;</td></tr>
<tr><th id="1253">1253</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>:</td></tr>
<tr><th id="1254">1254</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrr" title='llvm::AArch64::SUBXrr' data-ref="llvm::AArch64::SUBXrr" data-ref-filename="llvm..AArch64..SUBXrr">SUBXrr</a>;</td></tr>
<tr><th id="1255">1255</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>:</td></tr>
<tr><th id="1256">1256</th><td>    <b>return</b> <a class="local col9 ref" href="#149MIDefinesZeroReg" title='MIDefinesZeroReg' data-ref="149MIDefinesZeroReg" data-ref-filename="149MIDefinesZeroReg">MIDefinesZeroReg</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>;</td></tr>
<tr><th id="1257">1257</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a>:</td></tr>
<tr><th id="1258">1258</th><td>    <b>return</b> <a class="local col9 ref" href="#149MIDefinesZeroReg" title='MIDefinesZeroReg' data-ref="149MIDefinesZeroReg" data-ref-filename="149MIDefinesZeroReg">MIDefinesZeroReg</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrs" title='llvm::AArch64::SUBXrs' data-ref="llvm::AArch64::SUBXrs" data-ref-filename="llvm..AArch64..SUBXrs">SUBXrs</a>;</td></tr>
<tr><th id="1259">1259</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrx" title='llvm::AArch64::SUBSXrx' data-ref="llvm::AArch64::SUBSXrx" data-ref-filename="llvm..AArch64..SUBSXrx">SUBSXrx</a>:</td></tr>
<tr><th id="1260">1260</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrx" title='llvm::AArch64::SUBXrx' data-ref="llvm::AArch64::SUBXrx" data-ref-filename="llvm..AArch64..SUBXrx">SUBXrx</a>;</td></tr>
<tr><th id="1261">1261</th><td>  }</td></tr>
<tr><th id="1262">1262</th><td>}</td></tr>
<tr><th id="1263">1263</th><td></td></tr>
<tr><th id="1264">1264</th><td><b>enum</b> <dfn class="type def" id="AccessKind" title='AccessKind' data-ref="AccessKind" data-ref-filename="AccessKind">AccessKind</dfn> { <dfn class="enum" id="AK_Write" title='AK_Write' data-ref="AK_Write" data-ref-filename="AK_Write">AK_Write</dfn> = <var>0x01</var>, <dfn class="enum" id="AK_Read" title='AK_Read' data-ref="AK_Read" data-ref-filename="AK_Read">AK_Read</dfn> = <var>0x10</var>, <dfn class="enum" id="AK_All" title='AK_All' data-ref="AK_All" data-ref-filename="AK_All">AK_All</dfn> = <var>0x11</var> };</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td><i class="doc" data-doc="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">/// True when condition flags are accessed (either by writing or reading)</i></td></tr>
<tr><th id="1267">1267</th><td><i class="doc" data-doc="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">/// on the instruction trace starting at From and ending at To.</i></td></tr>
<tr><th id="1268">1268</th><td><i class="doc" data-doc="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">///</i></td></tr>
<tr><th id="1269">1269</th><td><i class="doc" data-doc="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">/// Note: If From and To are from different blocks it's assumed CC are accessed</i></td></tr>
<tr><th id="1270">1270</th><td><i class="doc" data-doc="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">///       on the path.</i></td></tr>
<tr><th id="1271">1271</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind" title='areCFlagsAccessedBetweenInstrs' data-type='bool areCFlagsAccessedBetweenInstrs(MachineBasicBlock::iterator From, MachineBasicBlock::iterator To, const llvm::TargetRegisterInfo * TRI, const AccessKind AccessToCheck = AK_All)' data-ref="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind" data-ref-filename="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">areCFlagsAccessedBetweenInstrs</dfn>(</td></tr>
<tr><th id="1272">1272</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="150From" title='From' data-type='MachineBasicBlock::iterator' data-ref="150From" data-ref-filename="150From">From</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="151To" title='To' data-type='MachineBasicBlock::iterator' data-ref="151To" data-ref-filename="151To">To</dfn>,</td></tr>
<tr><th id="1273">1273</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="152TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="152TRI" data-ref-filename="152TRI">TRI</dfn>, <em>const</em> <a class="type" href="#AccessKind" title='AccessKind' data-ref="AccessKind" data-ref-filename="AccessKind">AccessKind</a> <dfn class="local col3 decl" id="153AccessToCheck" title='AccessToCheck' data-type='const AccessKind' data-ref="153AccessToCheck" data-ref-filename="153AccessToCheck">AccessToCheck</dfn> = <a class="enum" href="#AK_All" title='AK_All' data-ref="AK_All" data-ref-filename="AK_All">AK_All</a>) {</td></tr>
<tr><th id="1274">1274</th><td>  <i>// Early exit if To is at the beginning of the BB.</i></td></tr>
<tr><th id="1275">1275</th><td>  <b>if</b> (<a class="local col1 ref" href="#151To" title='To' data-ref="151To" data-ref-filename="151To">To</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#151To" title='To' data-ref="151To" data-ref-filename="151To">To</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="1276">1276</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>  <i>// Check whether the instructions are in the same basic block</i></td></tr>
<tr><th id="1279">1279</th><td><i>  // If not, assume the condition flags might get modified somewhere.</i></td></tr>
<tr><th id="1280">1280</th><td>  <b>if</b> (<a class="local col1 ref" href="#151To" title='To' data-ref="151To" data-ref-filename="151To">To</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col0 ref" href="#150From" title='From' data-ref="150From" data-ref-filename="150From">From</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="1281">1281</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td>  <i>// From must be above To.</i></td></tr>
<tr><th id="1284">1284</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(std::any_of(</td></tr>
<tr><th id="1285">1285</th><td>      ++To.getReverse(), To-&gt;getParent()-&gt;rend(),</td></tr>
<tr><th id="1286">1286</th><td>      [From](MachineInstr &amp;MI) { <b>return</b> MI.getIterator() == From; }));</td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td>  <i>// We iterate backward starting at \p To until we hit \p From.</i></td></tr>
<tr><th id="1289">1289</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="154Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="154Instr" data-ref-filename="154Instr">Instr</dfn> :</td></tr>
<tr><th id="1290">1290</th><td>       <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm24instructionsWithoutDebugET_S0_" title='llvm::instructionsWithoutDebug' data-ref="_ZN4llvm24instructionsWithoutDebugET_S0_" data-ref-filename="_ZN4llvm24instructionsWithoutDebugET_S0_">instructionsWithoutDebug</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#151To" title='To' data-ref="151To" data-ref-filename="151To">To</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>(), <a class="local col0 ref" href="#150From" title='From' data-ref="150From" data-ref-filename="150From">From</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>())) {</td></tr>
<tr><th id="1291">1291</th><td>    <b>if</b> (((<a class="local col3 ref" href="#153AccessToCheck" title='AccessToCheck' data-ref="153AccessToCheck" data-ref-filename="153AccessToCheck">AccessToCheck</a> &amp; <a class="enum" href="#AK_Write" title='AK_Write' data-ref="AK_Write" data-ref-filename="AK_Write">AK_Write</a>) &amp;&amp;</td></tr>
<tr><th id="1292">1292</th><td>         <a class="local col4 ref" href="#154Instr" title='Instr' data-ref="154Instr" data-ref-filename="154Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <a class="local col2 ref" href="#152TRI" title='TRI' data-ref="152TRI" data-ref-filename="152TRI">TRI</a>)) ||</td></tr>
<tr><th id="1293">1293</th><td>        ((<a class="local col3 ref" href="#153AccessToCheck" title='AccessToCheck' data-ref="153AccessToCheck" data-ref-filename="153AccessToCheck">AccessToCheck</a> &amp; <a class="enum" href="#AK_Read" title='AK_Read' data-ref="AK_Read" data-ref-filename="AK_Read">AK_Read</a>) &amp;&amp; <a class="local col4 ref" href="#154Instr" title='Instr' data-ref="154Instr" data-ref-filename="154Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <a class="local col2 ref" href="#152TRI" title='TRI' data-ref="152TRI" data-ref-filename="152TRI">TRI</a>)))</td></tr>
<tr><th id="1294">1294</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1295">1295</th><td>  }</td></tr>
<tr><th id="1296">1296</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1297">1297</th><td>}</td></tr>
<tr><th id="1298">1298</th><td></td></tr>
<tr><th id="1299">1299</th><td><i class="doc">/// optimizePTestInstr - Attempt to remove a ptest of a predicate-generating</i></td></tr>
<tr><th id="1300">1300</th><td><i class="doc">/// operation which could set the flags in an identical manner</i></td></tr>
<tr><th id="1301">1301</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE" title='llvm::AArch64InstrInfo::optimizePTestInstr' data-ref="_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE">optimizePTestInstr</dfn>(</td></tr>
<tr><th id="1302">1302</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="155PTest" title='PTest' data-type='llvm::MachineInstr *' data-ref="155PTest" data-ref-filename="155PTest">PTest</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="156MaskReg" title='MaskReg' data-type='unsigned int' data-ref="156MaskReg" data-ref-filename="156MaskReg">MaskReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="157PredReg" title='PredReg' data-type='unsigned int' data-ref="157PredReg" data-ref-filename="157PredReg">PredReg</dfn>,</td></tr>
<tr><th id="1303">1303</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="158MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="158MRI" data-ref-filename="158MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1304">1304</th><td>  <em>auto</em> *<dfn class="local col9 decl" id="159Mask" title='Mask' data-type='llvm::MachineInstr *' data-ref="159Mask" data-ref-filename="159Mask">Mask</dfn> = <a class="local col8 ref" href="#158MRI" title='MRI' data-ref="158MRI" data-ref-filename="158MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#156MaskReg" title='MaskReg' data-ref="156MaskReg" data-ref-filename="156MaskReg">MaskReg</a>);</td></tr>
<tr><th id="1305">1305</th><td>  <em>auto</em> *<dfn class="local col0 decl" id="160Pred" title='Pred' data-type='llvm::MachineInstr *' data-ref="160Pred" data-ref-filename="160Pred">Pred</dfn> = <a class="local col8 ref" href="#158MRI" title='MRI' data-ref="158MRI" data-ref-filename="158MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#157PredReg" title='PredReg' data-ref="157PredReg" data-ref-filename="157PredReg">PredReg</a>);</td></tr>
<tr><th id="1306">1306</th><td>  <em>auto</em> <dfn class="local col1 decl" id="161NewOp" title='NewOp' data-type='unsigned int' data-ref="161NewOp" data-ref-filename="161NewOp">NewOp</dfn> = <a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1307">1307</th><td>  <em>bool</em> <dfn class="local col2 decl" id="162OpChanged" title='OpChanged' data-type='bool' data-ref="162OpChanged" data-ref-filename="162OpChanged">OpChanged</dfn> = <b>false</b>;</td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="163MaskOpcode" title='MaskOpcode' data-type='unsigned int' data-ref="163MaskOpcode" data-ref-filename="163MaskOpcode">MaskOpcode</dfn> = <a class="local col9 ref" href="#159Mask" title='Mask' data-ref="159Mask" data-ref-filename="159Mask">Mask</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1310">1310</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="164PredOpcode" title='PredOpcode' data-type='unsigned int' data-ref="164PredOpcode" data-ref-filename="164PredOpcode">PredOpcode</dfn> = <a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1311">1311</th><td>  <em>bool</em> <dfn class="local col5 decl" id="165PredIsPTestLike" title='PredIsPTestLike' data-type='bool' data-ref="165PredIsPTestLike" data-ref-filename="165PredIsPTestLike">PredIsPTestLike</dfn> = <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo17isPTestLikeOpcodeEj" title='llvm::AArch64InstrInfo::isPTestLikeOpcode' data-ref="_ZNK4llvm16AArch64InstrInfo17isPTestLikeOpcodeEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo17isPTestLikeOpcodeEj">isPTestLikeOpcode</a>(<a class="local col4 ref" href="#164PredOpcode" title='PredOpcode' data-ref="164PredOpcode" data-ref-filename="164PredOpcode">PredOpcode</a>);</td></tr>
<tr><th id="1312">1312</th><td>  <em>bool</em> <dfn class="local col6 decl" id="166PredIsWhileLike" title='PredIsWhileLike' data-type='bool' data-ref="166PredIsWhileLike" data-ref-filename="166PredIsWhileLike">PredIsWhileLike</dfn> = <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo13isWhileOpcodeEj" title='llvm::AArch64InstrInfo::isWhileOpcode' data-ref="_ZNK4llvm16AArch64InstrInfo13isWhileOpcodeEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo13isWhileOpcodeEj">isWhileOpcode</a>(<a class="local col4 ref" href="#164PredOpcode" title='PredOpcode' data-ref="164PredOpcode" data-ref-filename="164PredOpcode">PredOpcode</a>);</td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td>  <b>if</b> (<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvmL13isPTrueOpcodeEj" title='llvm::isPTrueOpcode' data-ref="_ZN4llvmL13isPTrueOpcodeEj" data-ref-filename="_ZN4llvmL13isPTrueOpcodeEj">isPTrueOpcode</a>(<a class="local col3 ref" href="#163MaskOpcode" title='MaskOpcode' data-ref="163MaskOpcode" data-ref-filename="163MaskOpcode">MaskOpcode</a>) &amp;&amp; (<a class="local col5 ref" href="#165PredIsPTestLike" title='PredIsPTestLike' data-ref="165PredIsPTestLike" data-ref-filename="165PredIsPTestLike">PredIsPTestLike</a> || <a class="local col6 ref" href="#166PredIsWhileLike" title='PredIsWhileLike' data-ref="166PredIsWhileLike" data-ref-filename="166PredIsWhileLike">PredIsWhileLike</a>)) {</td></tr>
<tr><th id="1315">1315</th><td>    <i>// For PTEST(PTRUE, OTHER_INST), PTEST is redundant when PTRUE doesn't</i></td></tr>
<tr><th id="1316">1316</th><td><i>    // deactivate any lanes OTHER_INST might set.</i></td></tr>
<tr><th id="1317">1317</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="167MaskElementSize" title='MaskElementSize' data-type='uint64_t' data-ref="167MaskElementSize" data-ref-filename="167MaskElementSize">MaskElementSize</dfn> = <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo23getElementSizeForOpcodeEj" title='llvm::AArch64InstrInfo::getElementSizeForOpcode' data-ref="_ZNK4llvm16AArch64InstrInfo23getElementSizeForOpcodeEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo23getElementSizeForOpcodeEj">getElementSizeForOpcode</a>(<a class="local col3 ref" href="#163MaskOpcode" title='MaskOpcode' data-ref="163MaskOpcode" data-ref-filename="163MaskOpcode">MaskOpcode</a>);</td></tr>
<tr><th id="1318">1318</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="168PredElementSize" title='PredElementSize' data-type='uint64_t' data-ref="168PredElementSize" data-ref-filename="168PredElementSize">PredElementSize</dfn> = <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo23getElementSizeForOpcodeEj" title='llvm::AArch64InstrInfo::getElementSizeForOpcode' data-ref="_ZNK4llvm16AArch64InstrInfo23getElementSizeForOpcodeEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo23getElementSizeForOpcodeEj">getElementSizeForOpcode</a>(<a class="local col4 ref" href="#164PredOpcode" title='PredOpcode' data-ref="164PredOpcode" data-ref-filename="164PredOpcode">PredOpcode</a>);</td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td>    <i>// Must be an all active predicate of matching element size.</i></td></tr>
<tr><th id="1321">1321</th><td>    <b>if</b> ((<a class="local col8 ref" href="#168PredElementSize" title='PredElementSize' data-ref="168PredElementSize" data-ref-filename="168PredElementSize">PredElementSize</a> != <a class="local col7 ref" href="#167MaskElementSize" title='MaskElementSize' data-ref="167MaskElementSize" data-ref-filename="167MaskElementSize">MaskElementSize</a>) ||</td></tr>
<tr><th id="1322">1322</th><td>        (<a class="local col9 ref" href="#159Mask" title='Mask' data-ref="159Mask" data-ref-filename="159Mask">Mask</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>31</var>))</td></tr>
<tr><th id="1323">1323</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1324">1324</th><td></td></tr>
<tr><th id="1325">1325</th><td>    <i>// Fallthough to simply remove the PTEST.</i></td></tr>
<tr><th id="1326">1326</th><td>  } <b>else</b> <b>if</b> ((<a class="local col9 ref" href="#159Mask" title='Mask' data-ref="159Mask" data-ref-filename="159Mask">Mask</a> == <a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>) &amp;&amp; (<a class="local col5 ref" href="#165PredIsPTestLike" title='PredIsPTestLike' data-ref="165PredIsPTestLike" data-ref-filename="165PredIsPTestLike">PredIsPTestLike</a> || <a class="local col6 ref" href="#166PredIsWhileLike" title='PredIsWhileLike' data-ref="166PredIsWhileLike" data-ref-filename="166PredIsWhileLike">PredIsWhileLike</a>)) {</td></tr>
<tr><th id="1327">1327</th><td>    <i>// For PTEST(PG, PG), PTEST is redundant when PG is the result of an</i></td></tr>
<tr><th id="1328">1328</th><td><i>    // instruction that sets the flags as PTEST would.</i></td></tr>
<tr><th id="1329">1329</th><td><i></i></td></tr>
<tr><th id="1330">1330</th><td><i>    // Fallthough to simply remove the PTEST.</i></td></tr>
<tr><th id="1331">1331</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#165PredIsPTestLike" title='PredIsPTestLike' data-ref="165PredIsPTestLike" data-ref-filename="165PredIsPTestLike">PredIsPTestLike</a>) {</td></tr>
<tr><th id="1332">1332</th><td>    <i>// For PTEST(PG_1, PTEST_LIKE(PG2, ...)), PTEST is redundant when both</i></td></tr>
<tr><th id="1333">1333</th><td><i>    // instructions use the same predicate.</i></td></tr>
<tr><th id="1334">1334</th><td>    <em>auto</em> <dfn class="local col9 decl" id="169PTestLikeMask" title='PTestLikeMask' data-type='llvm::MachineInstr *' data-ref="169PTestLikeMask" data-ref-filename="169PTestLikeMask">PTestLikeMask</dfn> = <a class="local col8 ref" href="#158MRI" title='MRI' data-ref="158MRI" data-ref-filename="158MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1335">1335</th><td>    <b>if</b> (<a class="local col9 ref" href="#159Mask" title='Mask' data-ref="159Mask" data-ref-filename="159Mask">Mask</a> != <a class="local col9 ref" href="#169PTestLikeMask" title='PTestLikeMask' data-ref="169PTestLikeMask" data-ref-filename="169PTestLikeMask">PTestLikeMask</a>)</td></tr>
<tr><th id="1336">1336</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td>    <i>// Fallthough to simply remove the PTEST.</i></td></tr>
<tr><th id="1339">1339</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1340">1340</th><td>    <b>switch</b> (<a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1341">1341</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRKB_PPzP" title='llvm::AArch64::BRKB_PPzP' data-ref="llvm::AArch64::BRKB_PPzP" data-ref-filename="llvm..AArch64..BRKB_PPzP">BRKB_PPzP</a>:</td></tr>
<tr><th id="1342">1342</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRKPB_PPzPP" title='llvm::AArch64::BRKPB_PPzPP' data-ref="llvm::AArch64::BRKPB_PPzPP" data-ref-filename="llvm..AArch64..BRKPB_PPzPP">BRKPB_PPzPP</a>: {</td></tr>
<tr><th id="1343">1343</th><td>      <i>// Op 0 is chain, 1 is the mask, 2 the previous predicate to</i></td></tr>
<tr><th id="1344">1344</th><td><i>      // propagate, 3 the new predicate.</i></td></tr>
<tr><th id="1345">1345</th><td><i></i></td></tr>
<tr><th id="1346">1346</th><td><i>      // Check to see if our mask is the same as the brkpb's. If</i></td></tr>
<tr><th id="1347">1347</th><td><i>      // not the resulting flag bits may be different and we</i></td></tr>
<tr><th id="1348">1348</th><td><i>      // can't remove the ptest.</i></td></tr>
<tr><th id="1349">1349</th><td>      <em>auto</em> *<dfn class="local col0 decl" id="170PredMask" title='PredMask' data-type='llvm::MachineInstr *' data-ref="170PredMask" data-ref-filename="170PredMask">PredMask</dfn> = <a class="local col8 ref" href="#158MRI" title='MRI' data-ref="158MRI" data-ref-filename="158MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1350">1350</th><td>      <b>if</b> (<a class="local col9 ref" href="#159Mask" title='Mask' data-ref="159Mask" data-ref-filename="159Mask">Mask</a> != <a class="local col0 ref" href="#170PredMask" title='PredMask' data-ref="170PredMask" data-ref-filename="170PredMask">PredMask</a>)</td></tr>
<tr><th id="1351">1351</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td>      <i>// Switch to the new opcode</i></td></tr>
<tr><th id="1354">1354</th><td>      <a class="local col1 ref" href="#161NewOp" title='NewOp' data-ref="161NewOp" data-ref-filename="161NewOp">NewOp</a> = <a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRKB_PPzP" title='llvm::AArch64::BRKB_PPzP' data-ref="llvm::AArch64::BRKB_PPzP" data-ref-filename="llvm..AArch64..BRKB_PPzP">BRKB_PPzP</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRKBS_PPzP" title='llvm::AArch64::BRKBS_PPzP' data-ref="llvm::AArch64::BRKBS_PPzP" data-ref-filename="llvm..AArch64..BRKBS_PPzP">BRKBS_PPzP</a></td></tr>
<tr><th id="1355">1355</th><td>                                                      : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRKPBS_PPzPP" title='llvm::AArch64::BRKPBS_PPzPP' data-ref="llvm::AArch64::BRKPBS_PPzPP" data-ref-filename="llvm..AArch64..BRKPBS_PPzPP">BRKPBS_PPzPP</a>;</td></tr>
<tr><th id="1356">1356</th><td>      <a class="local col2 ref" href="#162OpChanged" title='OpChanged' data-ref="162OpChanged" data-ref-filename="162OpChanged">OpChanged</a> = <b>true</b>;</td></tr>
<tr><th id="1357">1357</th><td>      <b>break</b>;</td></tr>
<tr><th id="1358">1358</th><td>    }</td></tr>
<tr><th id="1359">1359</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRKN_PPzP" title='llvm::AArch64::BRKN_PPzP' data-ref="llvm::AArch64::BRKN_PPzP" data-ref-filename="llvm..AArch64..BRKN_PPzP">BRKN_PPzP</a>: {</td></tr>
<tr><th id="1360">1360</th><td>      <em>auto</em> *<dfn class="local col1 decl" id="171PredMask" title='PredMask' data-type='llvm::MachineInstr *' data-ref="171PredMask" data-ref-filename="171PredMask">PredMask</dfn> = <a class="local col8 ref" href="#158MRI" title='MRI' data-ref="158MRI" data-ref-filename="158MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1361">1361</th><td>      <b>if</b> (<a class="local col9 ref" href="#159Mask" title='Mask' data-ref="159Mask" data-ref-filename="159Mask">Mask</a> != <a class="local col1 ref" href="#171PredMask" title='PredMask' data-ref="171PredMask" data-ref-filename="171PredMask">PredMask</a>)</td></tr>
<tr><th id="1362">1362</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td>      <a class="local col1 ref" href="#161NewOp" title='NewOp' data-ref="161NewOp" data-ref-filename="161NewOp">NewOp</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRKNS_PPzP" title='llvm::AArch64::BRKNS_PPzP' data-ref="llvm::AArch64::BRKNS_PPzP" data-ref-filename="llvm..AArch64..BRKNS_PPzP">BRKNS_PPzP</a>;</td></tr>
<tr><th id="1365">1365</th><td>      <a class="local col2 ref" href="#162OpChanged" title='OpChanged' data-ref="162OpChanged" data-ref-filename="162OpChanged">OpChanged</a> = <b>true</b>;</td></tr>
<tr><th id="1366">1366</th><td>      <b>break</b>;</td></tr>
<tr><th id="1367">1367</th><td>    }</td></tr>
<tr><th id="1368">1368</th><td>    <b>default</b>:</td></tr>
<tr><th id="1369">1369</th><td>      <i>// Bail out if we don't recognize the input</i></td></tr>
<tr><th id="1370">1370</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1371">1371</th><td>    }</td></tr>
<tr><th id="1372">1372</th><td>  }</td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="172TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="172TRI" data-ref-filename="172TRI">TRI</dfn> = &amp;<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>  <i>// If the predicate is in a different block (possibly because its been</i></td></tr>
<tr><th id="1377">1377</th><td><i>  // hoisted out), then assume the flags are set in between statements.</i></td></tr>
<tr><th id="1378">1378</th><td>  <b>if</b> (<a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col5 ref" href="#155PTest" title='PTest' data-ref="155PTest" data-ref-filename="155PTest">PTest</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="1379">1379</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td>  <i>// If another instruction between the propagation and test sets the</i></td></tr>
<tr><th id="1382">1382</th><td><i>  // flags, don't remove the ptest.</i></td></tr>
<tr><th id="1383">1383</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="173I" title='I' data-type='MachineBasicBlock::iterator' data-ref="173I" data-ref-filename="173I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>, <dfn class="local col4 decl" id="174E" title='E' data-type='MachineBasicBlock::iterator' data-ref="174E" data-ref-filename="174E">E</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#155PTest" title='PTest' data-ref="155PTest" data-ref-filename="155PTest">PTest</a>;</td></tr>
<tr><th id="1384">1384</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#173I" title='I' data-ref="173I" data-ref-filename="173I">I</a>; <i>// Skip past the predicate op itself.</i></td></tr>
<tr><th id="1385">1385</th><td>  <b>for</b> (; <a class="local col3 ref" href="#173I" title='I' data-ref="173I" data-ref-filename="173I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#174E" title='E' data-ref="174E" data-ref-filename="174E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#173I" title='I' data-ref="173I" data-ref-filename="173I">I</a>) {</td></tr>
<tr><th id="1386">1386</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="175Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="175Inst" data-ref-filename="175Inst">Inst</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#173I" title='I' data-ref="173I" data-ref-filename="173I">I</a>;</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td>    <i>// TODO: If the ptest flags are unused, we could still remove it.</i></td></tr>
<tr><th id="1389">1389</th><td>    <b>if</b> (<a class="local col5 ref" href="#175Inst" title='Inst' data-ref="175Inst" data-ref-filename="175Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <a class="local col2 ref" href="#172TRI" title='TRI' data-ref="172TRI" data-ref-filename="172TRI">TRI</a>))</td></tr>
<tr><th id="1390">1390</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1391">1391</th><td>  }</td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td>  <i>// If we pass all the checks, it's safe to remove the PTEST and use the flags</i></td></tr>
<tr><th id="1394">1394</th><td><i>  // as they are prior to PTEST. Sometimes this requires the tested PTEST</i></td></tr>
<tr><th id="1395">1395</th><td><i>  // operand to be replaced with an equivalent instruction that also sets the</i></td></tr>
<tr><th id="1396">1396</th><td><i>  // flags.</i></td></tr>
<tr><th id="1397">1397</th><td>  <a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#161NewOp" title='NewOp' data-ref="161NewOp" data-ref-filename="161NewOp">NewOp</a>));</td></tr>
<tr><th id="1398">1398</th><td>  <a class="local col5 ref" href="#155PTest" title='PTest' data-ref="155PTest" data-ref-filename="155PTest">PTest</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1399">1399</th><td>  <b>if</b> (<a class="local col2 ref" href="#162OpChanged" title='OpChanged' data-ref="162OpChanged" data-ref-filename="162OpChanged">OpChanged</a>) {</td></tr>
<tr><th id="1400">1400</th><td>    <em>bool</em> <dfn class="local col6 decl" id="176succeeded" title='succeeded' data-type='bool' data-ref="176succeeded" data-ref-filename="176succeeded">succeeded</dfn> = <a class="tu ref fn" href="#_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE" title='UpdateOperandRegClass' data-use='c' data-ref="_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE" data-ref-filename="_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE">UpdateOperandRegClass</a>(<span class='refarg'>*<a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a></span>);</td></tr>
<tr><th id="1401">1401</th><td>    (<em>void</em>)<a class="local col6 ref" href="#176succeeded" title='succeeded' data-ref="176succeeded" data-ref-filename="176succeeded">succeeded</a>;</td></tr>
<tr><th id="1402">1402</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(succeeded &amp;&amp; <q>"Operands have incompatible register classes!"</q>);</td></tr>
<tr><th id="1403">1403</th><td>    <a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18addRegisterDefinedENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::addRegisterDefined' data-ref="_ZN4llvm12MachineInstr18addRegisterDefinedENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr18addRegisterDefinedENS_8RegisterEPKNS_18TargetRegisterInfoE">addRegisterDefined</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <a class="local col2 ref" href="#172TRI" title='TRI' data-ref="172TRI" data-ref-filename="172TRI">TRI</a>);</td></tr>
<tr><th id="1404">1404</th><td>  }</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>  <i>// Ensure that the flags def is live.</i></td></tr>
<tr><th id="1407">1407</th><td>  <b>if</b> (<a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17registerDefIsDeadENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::registerDefIsDead' data-ref="_ZNK4llvm12MachineInstr17registerDefIsDeadENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr17registerDefIsDeadENS_8RegisterEPKNS_18TargetRegisterInfoE">registerDefIsDead</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <a class="local col2 ref" href="#172TRI" title='TRI' data-ref="172TRI" data-ref-filename="172TRI">TRI</a>)) {</td></tr>
<tr><th id="1408">1408</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="177i" title='i' data-type='unsigned int' data-ref="177i" data-ref-filename="177i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="178e" title='e' data-type='unsigned int' data-ref="178e" data-ref-filename="178e">e</dfn> = <a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1409">1409</th><td>    <b>for</b> (; <a class="local col7 ref" href="#177i" title='i' data-ref="177i" data-ref-filename="177i">i</a> != <a class="local col8 ref" href="#178e" title='e' data-ref="178e" data-ref-filename="178e">e</a>; ++<a class="local col7 ref" href="#177i" title='i' data-ref="177i" data-ref-filename="177i">i</a>) {</td></tr>
<tr><th id="1410">1410</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="179MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="179MO" data-ref-filename="179MO">MO</dfn> = <a class="local col0 ref" href="#160Pred" title='Pred' data-ref="160Pred" data-ref-filename="160Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#177i" title='i' data-ref="177i" data-ref-filename="177i">i</a>);</td></tr>
<tr><th id="1411">1411</th><td>      <b>if</b> (<a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO" data-ref-filename="179MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO" data-ref-filename="179MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO" data-ref-filename="179MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>) {</td></tr>
<tr><th id="1412">1412</th><td>        <a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO" data-ref-filename="179MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>false</b>);</td></tr>
<tr><th id="1413">1413</th><td>        <b>break</b>;</td></tr>
<tr><th id="1414">1414</th><td>      }</td></tr>
<tr><th id="1415">1415</th><td>    }</td></tr>
<tr><th id="1416">1416</th><td>  }</td></tr>
<tr><th id="1417">1417</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1418">1418</th><td>}</td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td><i class="doc">/// Try to optimize a compare instruction. A compare instruction is an</i></td></tr>
<tr><th id="1421">1421</th><td><i class="doc">/// instruction which produces AArch64::NZCV. It can be truly compare</i></td></tr>
<tr><th id="1422">1422</th><td><i class="doc">/// instruction</i></td></tr>
<tr><th id="1423">1423</th><td><i class="doc">/// when there are no uses of its destination register.</i></td></tr>
<tr><th id="1424">1424</th><td><i class="doc">///</i></td></tr>
<tr><th id="1425">1425</th><td><i class="doc">/// The following steps are tried in order:</i></td></tr>
<tr><th id="1426">1426</th><td><i class="doc">/// 1. Convert CmpInstr into an unconditional version.</i></td></tr>
<tr><th id="1427">1427</th><td><i class="doc">/// 2. Remove CmpInstr if above there is an instruction producing a needed</i></td></tr>
<tr><th id="1428">1428</th><td><i class="doc">///    condition code or an instruction which can be converted into such an</i></td></tr>
<tr><th id="1429">1429</th><td><i class="doc">///    instruction.</i></td></tr>
<tr><th id="1430">1430</th><td><i class="doc">///    Only comparison with zero is supported.</i></td></tr>
<tr><th id="1431">1431</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" title='llvm::AArch64InstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm16AArch64InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(</td></tr>
<tr><th id="1432">1432</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="180CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="181SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="181SrcReg" data-ref-filename="181SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="182SrcReg2" title='SrcReg2' data-type='llvm::Register' data-ref="182SrcReg2" data-ref-filename="182SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col3 decl" id="183CmpMask" title='CmpMask' data-type='int' data-ref="183CmpMask" data-ref-filename="183CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="1433">1433</th><td>    <em>int</em> <dfn class="local col4 decl" id="184CmpValue" title='CmpValue' data-type='int' data-ref="184CmpValue" data-ref-filename="184CmpValue">CmpValue</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="185MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="185MRI" data-ref-filename="185MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1434">1434</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CmpInstr.getParent());</td></tr>
<tr><th id="1435">1435</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI);</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td>  <i>// Replace SUBSWrr with SUBWrr if NZCV is not used.</i></td></tr>
<tr><th id="1438">1438</th><td>  <em>int</em> <dfn class="local col6 decl" id="186DeadNZCVIdx" title='DeadNZCVIdx' data-type='int' data-ref="186DeadNZCVIdx" data-ref-filename="186DeadNZCVIdx">DeadNZCVIdx</dfn> = <a class="local col0 ref" href="#180CmpInstr" title='CmpInstr' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <b>true</b>);</td></tr>
<tr><th id="1439">1439</th><td>  <b>if</b> (<a class="local col6 ref" href="#186DeadNZCVIdx" title='DeadNZCVIdx' data-ref="186DeadNZCVIdx" data-ref-filename="186DeadNZCVIdx">DeadNZCVIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="1440">1440</th><td>    <b>if</b> (<a class="local col0 ref" href="#180CmpInstr" title='CmpInstr' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>) ||</td></tr>
<tr><th id="1441">1441</th><td>        <a class="local col0 ref" href="#180CmpInstr" title='CmpInstr' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>)) {</td></tr>
<tr><th id="1442">1442</th><td>      <a class="local col0 ref" href="#180CmpInstr" title='CmpInstr' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1443">1443</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1444">1444</th><td>    }</td></tr>
<tr><th id="1445">1445</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="187Opc" title='Opc' data-type='unsigned int' data-ref="187Opc" data-ref-filename="187Opc">Opc</dfn> = <a class="local col0 ref" href="#180CmpInstr" title='CmpInstr' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1446">1446</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="188NewOpc" title='NewOpc' data-type='unsigned int' data-ref="188NewOpc" data-ref-filename="188NewOpc">NewOpc</dfn> = <a class="tu ref fn" href="#_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE" title='convertToNonFlagSettingOpc' data-use='c' data-ref="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE" data-ref-filename="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE">convertToNonFlagSettingOpc</a>(<a class="local col0 ref" href="#180CmpInstr" title='CmpInstr' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</a>);</td></tr>
<tr><th id="1447">1447</th><td>    <b>if</b> (<a class="local col8 ref" href="#188NewOpc" title='NewOpc' data-ref="188NewOpc" data-ref-filename="188NewOpc">NewOpc</a> == <a class="local col7 ref" href="#187Opc" title='Opc' data-ref="187Opc" data-ref-filename="187Opc">Opc</a>)</td></tr>
<tr><th id="1448">1448</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1449">1449</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="189MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="189MCID" data-ref-filename="189MCID">MCID</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#188NewOpc" title='NewOpc' data-ref="188NewOpc" data-ref-filename="188NewOpc">NewOpc</a>);</td></tr>
<tr><th id="1450">1450</th><td>    <a class="local col0 ref" href="#180CmpInstr" title='CmpInstr' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col9 ref" href="#189MCID" title='MCID' data-ref="189MCID" data-ref-filename="189MCID">MCID</a>);</td></tr>
<tr><th id="1451">1451</th><td>    <a class="local col0 ref" href="#180CmpInstr" title='CmpInstr' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col6 ref" href="#186DeadNZCVIdx" title='DeadNZCVIdx' data-ref="186DeadNZCVIdx" data-ref-filename="186DeadNZCVIdx">DeadNZCVIdx</a>);</td></tr>
<tr><th id="1452">1452</th><td>    <em>bool</em> <dfn class="local col0 decl" id="190succeeded" title='succeeded' data-type='bool' data-ref="190succeeded" data-ref-filename="190succeeded">succeeded</dfn> = <a class="tu ref fn" href="#_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE" title='UpdateOperandRegClass' data-use='c' data-ref="_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE" data-ref-filename="_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE">UpdateOperandRegClass</a>(<span class='refarg'><a class="local col0 ref" href="#180CmpInstr" title='CmpInstr' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</a></span>);</td></tr>
<tr><th id="1453">1453</th><td>    (<em>void</em>)<a class="local col0 ref" href="#190succeeded" title='succeeded' data-ref="190succeeded" data-ref-filename="190succeeded">succeeded</a>;</td></tr>
<tr><th id="1454">1454</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(succeeded &amp;&amp; <q>"Some operands reg class are incompatible!"</q>);</td></tr>
<tr><th id="1455">1455</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1456">1456</th><td>  }</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>  <b>if</b> (<a class="local col0 ref" href="#180CmpInstr" title='CmpInstr' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PTEST_PP" title='llvm::AArch64::PTEST_PP' data-ref="llvm::AArch64::PTEST_PP" data-ref-filename="llvm..AArch64..PTEST_PP">PTEST_PP</a>)</td></tr>
<tr><th id="1459">1459</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE" title='llvm::AArch64InstrInfo::optimizePTestInstr' data-ref="_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE">optimizePTestInstr</a>(&amp;<a class="local col0 ref" href="#180CmpInstr" title='CmpInstr' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#181SrcReg" title='SrcReg' data-ref="181SrcReg" data-ref-filename="181SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#182SrcReg2" title='SrcReg2' data-ref="182SrcReg2" data-ref-filename="182SrcReg2">SrcReg2</a>, <a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI" data-ref-filename="185MRI">MRI</a>);</td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td>  <i>// Continue only if we have a "ri" where immediate is zero.</i></td></tr>
<tr><th id="1462">1462</th><td><i>  // FIXME:CmpValue has already been converted to 0 or 1 in analyzeCompare</i></td></tr>
<tr><th id="1463">1463</th><td><i>  // function.</i></td></tr>
<tr><th id="1464">1464</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((CmpValue == <var>0</var> || CmpValue == <var>1</var>) &amp;&amp; <q>"CmpValue must be 0 or 1!"</q>);</td></tr>
<tr><th id="1465">1465</th><td>  <b>if</b> (<a class="local col4 ref" href="#184CmpValue" title='CmpValue' data-ref="184CmpValue" data-ref-filename="184CmpValue">CmpValue</a> != <var>0</var> || <a class="local col2 ref" href="#182SrcReg2" title='SrcReg2' data-ref="182SrcReg2" data-ref-filename="182SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>)</td></tr>
<tr><th id="1466">1466</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td>  <i>// CmpInstr is a Compare instruction if destination register is not used.</i></td></tr>
<tr><th id="1469">1469</th><td>  <b>if</b> (!<a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI" data-ref-filename="185MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE">use_nodbg_empty</a>(<a class="local col0 ref" href="#180CmpInstr" title='CmpInstr' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1470">1470</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE" title='llvm::AArch64InstrInfo::substituteCmpToZero' data-ref="_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE">substituteCmpToZero</a>(<span class='refarg'><a class="local col0 ref" href="#180CmpInstr" title='CmpInstr' data-ref="180CmpInstr" data-ref-filename="180CmpInstr">CmpInstr</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#181SrcReg" title='SrcReg' data-ref="181SrcReg" data-ref-filename="181SrcReg">SrcReg</a>, <a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI" data-ref-filename="185MRI">MRI</a>);</td></tr>
<tr><th id="1473">1473</th><td>}</td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td><i class="doc" data-doc="_ZL5sFormRN4llvm12MachineInstrE">/// Get opcode of S version of Instr.</i></td></tr>
<tr><th id="1476">1476</th><td><i class="doc" data-doc="_ZL5sFormRN4llvm12MachineInstrE">/// If Instr is S version its opcode is returned.</i></td></tr>
<tr><th id="1477">1477</th><td><i class="doc" data-doc="_ZL5sFormRN4llvm12MachineInstrE">/// AArch64::INSTRUCTION_LIST_END is returned if Instr does not have S version</i></td></tr>
<tr><th id="1478">1478</th><td><i class="doc" data-doc="_ZL5sFormRN4llvm12MachineInstrE">/// or we are not interested in it.</i></td></tr>
<tr><th id="1479">1479</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL5sFormRN4llvm12MachineInstrE" title='sForm' data-type='unsigned int sForm(llvm::MachineInstr &amp; Instr)' data-ref="_ZL5sFormRN4llvm12MachineInstrE" data-ref-filename="_ZL5sFormRN4llvm12MachineInstrE">sForm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="191Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="191Instr" data-ref-filename="191Instr">Instr</dfn>) {</td></tr>
<tr><th id="1480">1480</th><td>  <b>switch</b> (<a class="local col1 ref" href="#191Instr" title='Instr' data-ref="191Instr" data-ref-filename="191Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1481">1481</th><td>  <b>default</b>:</td></tr>
<tr><th id="1482">1482</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::INSTRUCTION_LIST_END" title='llvm::AArch64::INSTRUCTION_LIST_END' data-ref="llvm::AArch64::INSTRUCTION_LIST_END" data-ref-filename="llvm..AArch64..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a>;</td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrr" title='llvm::AArch64::ADDSWrr' data-ref="llvm::AArch64::ADDSWrr" data-ref-filename="llvm..AArch64..ADDSWrr">ADDSWrr</a>:</td></tr>
<tr><th id="1485">1485</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>:</td></tr>
<tr><th id="1486">1486</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrr" title='llvm::AArch64::ADDSXrr' data-ref="llvm::AArch64::ADDSXrr" data-ref-filename="llvm..AArch64..ADDSXrr">ADDSXrr</a>:</td></tr>
<tr><th id="1487">1487</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>:</td></tr>
<tr><th id="1488">1488</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>:</td></tr>
<tr><th id="1489">1489</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>:</td></tr>
<tr><th id="1490">1490</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>:</td></tr>
<tr><th id="1491">1491</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>:</td></tr>
<tr><th id="1492">1492</th><td>    <b>return</b> <a class="local col1 ref" href="#191Instr" title='Instr' data-ref="191Instr" data-ref-filename="191Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1493">1493</th><td></td></tr>
<tr><th id="1494">1494</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrr" title='llvm::AArch64::ADDWrr' data-ref="llvm::AArch64::ADDWrr" data-ref-filename="llvm..AArch64..ADDWrr">ADDWrr</a>:</td></tr>
<tr><th id="1495">1495</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrr" title='llvm::AArch64::ADDSWrr' data-ref="llvm::AArch64::ADDSWrr" data-ref-filename="llvm..AArch64..ADDSWrr">ADDSWrr</a>;</td></tr>
<tr><th id="1496">1496</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>:</td></tr>
<tr><th id="1497">1497</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>;</td></tr>
<tr><th id="1498">1498</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrr" title='llvm::AArch64::ADDXrr' data-ref="llvm::AArch64::ADDXrr" data-ref-filename="llvm..AArch64..ADDXrr">ADDXrr</a>:</td></tr>
<tr><th id="1499">1499</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrr" title='llvm::AArch64::ADDSXrr' data-ref="llvm::AArch64::ADDSXrr" data-ref-filename="llvm..AArch64..ADDSXrr">ADDSXrr</a>;</td></tr>
<tr><th id="1500">1500</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>:</td></tr>
<tr><th id="1501">1501</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>;</td></tr>
<tr><th id="1502">1502</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADCWr" title='llvm::AArch64::ADCWr' data-ref="llvm::AArch64::ADCWr" data-ref-filename="llvm..AArch64..ADCWr">ADCWr</a>:</td></tr>
<tr><th id="1503">1503</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADCSWr" title='llvm::AArch64::ADCSWr' data-ref="llvm::AArch64::ADCSWr" data-ref-filename="llvm..AArch64..ADCSWr">ADCSWr</a>;</td></tr>
<tr><th id="1504">1504</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADCXr" title='llvm::AArch64::ADCXr' data-ref="llvm::AArch64::ADCXr" data-ref-filename="llvm..AArch64..ADCXr">ADCXr</a>:</td></tr>
<tr><th id="1505">1505</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADCSXr" title='llvm::AArch64::ADCSXr' data-ref="llvm::AArch64::ADCSXr" data-ref-filename="llvm..AArch64..ADCSXr">ADCSXr</a>;</td></tr>
<tr><th id="1506">1506</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrr" title='llvm::AArch64::SUBWrr' data-ref="llvm::AArch64::SUBWrr" data-ref-filename="llvm..AArch64..SUBWrr">SUBWrr</a>:</td></tr>
<tr><th id="1507">1507</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>;</td></tr>
<tr><th id="1508">1508</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWri" title='llvm::AArch64::SUBWri' data-ref="llvm::AArch64::SUBWri" data-ref-filename="llvm..AArch64..SUBWri">SUBWri</a>:</td></tr>
<tr><th id="1509">1509</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>;</td></tr>
<tr><th id="1510">1510</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrr" title='llvm::AArch64::SUBXrr' data-ref="llvm::AArch64::SUBXrr" data-ref-filename="llvm..AArch64..SUBXrr">SUBXrr</a>:</td></tr>
<tr><th id="1511">1511</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>;</td></tr>
<tr><th id="1512">1512</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>:</td></tr>
<tr><th id="1513">1513</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>;</td></tr>
<tr><th id="1514">1514</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBCWr" title='llvm::AArch64::SBCWr' data-ref="llvm::AArch64::SBCWr" data-ref-filename="llvm..AArch64..SBCWr">SBCWr</a>:</td></tr>
<tr><th id="1515">1515</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBCSWr" title='llvm::AArch64::SBCSWr' data-ref="llvm::AArch64::SBCSWr" data-ref-filename="llvm..AArch64..SBCSWr">SBCSWr</a>;</td></tr>
<tr><th id="1516">1516</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBCXr" title='llvm::AArch64::SBCXr' data-ref="llvm::AArch64::SBCXr" data-ref-filename="llvm..AArch64..SBCXr">SBCXr</a>:</td></tr>
<tr><th id="1517">1517</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBCSXr" title='llvm::AArch64::SBCSXr' data-ref="llvm::AArch64::SBCSXr" data-ref-filename="llvm..AArch64..SBCSXr">SBCSXr</a>;</td></tr>
<tr><th id="1518">1518</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWri" title='llvm::AArch64::ANDWri' data-ref="llvm::AArch64::ANDWri" data-ref-filename="llvm..AArch64..ANDWri">ANDWri</a>:</td></tr>
<tr><th id="1519">1519</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWri" title='llvm::AArch64::ANDSWri' data-ref="llvm::AArch64::ANDSWri" data-ref-filename="llvm..AArch64..ANDSWri">ANDSWri</a>;</td></tr>
<tr><th id="1520">1520</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXri" title='llvm::AArch64::ANDXri' data-ref="llvm::AArch64::ANDXri" data-ref-filename="llvm..AArch64..ANDXri">ANDXri</a>:</td></tr>
<tr><th id="1521">1521</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXri" title='llvm::AArch64::ANDSXri' data-ref="llvm::AArch64::ANDSXri" data-ref-filename="llvm..AArch64..ANDSXri">ANDSXri</a>;</td></tr>
<tr><th id="1522">1522</th><td>  }</td></tr>
<tr><th id="1523">1523</th><td>}</td></tr>
<tr><th id="1524">1524</th><td></td></tr>
<tr><th id="1525">1525</th><td><i class="doc" data-doc="_ZL26areCFlagsAliveInSuccessorsPN4llvm17MachineBasicBlockE">/// Check if AArch64::NZCV should be alive in successors of MBB.</i></td></tr>
<tr><th id="1526">1526</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL26areCFlagsAliveInSuccessorsPN4llvm17MachineBasicBlockE" title='areCFlagsAliveInSuccessors' data-type='bool areCFlagsAliveInSuccessors(llvm::MachineBasicBlock * MBB)' data-ref="_ZL26areCFlagsAliveInSuccessorsPN4llvm17MachineBasicBlockE" data-ref-filename="_ZL26areCFlagsAliveInSuccessorsPN4llvm17MachineBasicBlockE">areCFlagsAliveInSuccessors</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="192MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="192MBB" data-ref-filename="192MBB">MBB</dfn>) {</td></tr>
<tr><th id="1527">1527</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col3 decl" id="193BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="193BB" data-ref-filename="193BB">BB</dfn> : <a class="local col2 ref" href="#192MBB" title='MBB' data-ref="192MBB" data-ref-filename="192MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="1528">1528</th><td>    <b>if</b> (<a class="local col3 ref" href="#193BB" title='BB' data-ref="193BB" data-ref-filename="193BB">BB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>))</td></tr>
<tr><th id="1529">1529</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1530">1530</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1531">1531</th><td>}</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td><b>namespace</b> {</td></tr>
<tr><th id="1534">1534</th><td></td></tr>
<tr><th id="1535">1535</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::UsedNZCV" title='(anonymous namespace)::UsedNZCV' data-ref="(anonymousnamespace)::UsedNZCV" data-ref-filename="(anonymousnamespace)..UsedNZCV">UsedNZCV</dfn> {</td></tr>
<tr><th id="1536">1536</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::UsedNZCV::N" title='(anonymous namespace)::UsedNZCV::N' data-type='bool' data-ref="(anonymousnamespace)::UsedNZCV::N" data-ref-filename="(anonymousnamespace)..UsedNZCV..N">N</dfn> = <b>false</b>;</td></tr>
<tr><th id="1537">1537</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::UsedNZCV::Z" title='(anonymous namespace)::UsedNZCV::Z' data-type='bool' data-ref="(anonymousnamespace)::UsedNZCV::Z" data-ref-filename="(anonymousnamespace)..UsedNZCV..Z">Z</dfn> = <b>false</b>;</td></tr>
<tr><th id="1538">1538</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::UsedNZCV::C" title='(anonymous namespace)::UsedNZCV::C' data-type='bool' data-ref="(anonymousnamespace)::UsedNZCV::C" data-ref-filename="(anonymousnamespace)..UsedNZCV..C">C</dfn> = <b>false</b>;</td></tr>
<tr><th id="1539">1539</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::UsedNZCV::V" title='(anonymous namespace)::UsedNZCV::V' data-type='bool' data-ref="(anonymousnamespace)::UsedNZCV::V" data-ref-filename="(anonymousnamespace)..UsedNZCV..V">V</dfn> = <b>false</b>;</td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_18UsedNZCVC1Ev" title='(anonymous namespace)::UsedNZCV::UsedNZCV' data-type='void (anonymous namespace)::UsedNZCV::UsedNZCV()' data-ref="_ZN12_GLOBAL__N_18UsedNZCVC1Ev" data-ref-filename="_ZN12_GLOBAL__N_18UsedNZCVC1Ev">UsedNZCV</dfn>() = <b>default</b>;</td></tr>
<tr><th id="1542">1542</th><td></td></tr>
<tr><th id="1543">1543</th><td>  <a class="tu type" href="#(anonymousnamespace)::UsedNZCV" title='(anonymous namespace)::UsedNZCV' data-ref="(anonymousnamespace)::UsedNZCV" data-ref-filename="(anonymousnamespace)..UsedNZCV">UsedNZCV</a> &amp;<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_18UsedNZCVoRERKS0_" title='(anonymous namespace)::UsedNZCV::operator|=' data-type='(anonymous namespace)::UsedNZCV &amp; (anonymous namespace)::UsedNZCV::operator|=(const (anonymous namespace)::UsedNZCV &amp; UsedFlags)' data-ref="_ZN12_GLOBAL__N_18UsedNZCVoRERKS0_" data-ref-filename="_ZN12_GLOBAL__N_18UsedNZCVoRERKS0_"><b>operator</b>|=</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::UsedNZCV" title='(anonymous namespace)::UsedNZCV' data-ref="(anonymousnamespace)::UsedNZCV" data-ref-filename="(anonymousnamespace)..UsedNZCV">UsedNZCV</a> &amp;<dfn class="local col4 decl" id="194UsedFlags" title='UsedFlags' data-type='const (anonymous namespace)::UsedNZCV &amp;' data-ref="194UsedFlags" data-ref-filename="194UsedFlags">UsedFlags</dfn>) {</td></tr>
<tr><th id="1544">1544</th><td>    <b>this</b>-&gt;<a class="tu member field" href="#(anonymousnamespace)::UsedNZCV::N" title='(anonymous namespace)::UsedNZCV::N' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::N" data-ref-filename="(anonymousnamespace)..UsedNZCV..N">N</a> |= <a class="local col4 ref" href="#194UsedFlags" title='UsedFlags' data-ref="194UsedFlags" data-ref-filename="194UsedFlags">UsedFlags</a>.<a class="tu member field" href="#(anonymousnamespace)::UsedNZCV::N" title='(anonymous namespace)::UsedNZCV::N' data-use='r' data-ref="(anonymousnamespace)::UsedNZCV::N" data-ref-filename="(anonymousnamespace)..UsedNZCV..N">N</a>;</td></tr>
<tr><th id="1545">1545</th><td>    <b>this</b>-&gt;<a class="tu member field" href="#(anonymousnamespace)::UsedNZCV::Z" title='(anonymous namespace)::UsedNZCV::Z' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::Z" data-ref-filename="(anonymousnamespace)..UsedNZCV..Z">Z</a> |= <a class="local col4 ref" href="#194UsedFlags" title='UsedFlags' data-ref="194UsedFlags" data-ref-filename="194UsedFlags">UsedFlags</a>.<a class="tu member field" href="#(anonymousnamespace)::UsedNZCV::Z" title='(anonymous namespace)::UsedNZCV::Z' data-use='r' data-ref="(anonymousnamespace)::UsedNZCV::Z" data-ref-filename="(anonymousnamespace)..UsedNZCV..Z">Z</a>;</td></tr>
<tr><th id="1546">1546</th><td>    <b>this</b>-&gt;<a class="tu member field" href="#(anonymousnamespace)::UsedNZCV::C" title='(anonymous namespace)::UsedNZCV::C' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::C" data-ref-filename="(anonymousnamespace)..UsedNZCV..C">C</a> |= <a class="local col4 ref" href="#194UsedFlags" title='UsedFlags' data-ref="194UsedFlags" data-ref-filename="194UsedFlags">UsedFlags</a>.<a class="tu member field" href="#(anonymousnamespace)::UsedNZCV::C" title='(anonymous namespace)::UsedNZCV::C' data-use='r' data-ref="(anonymousnamespace)::UsedNZCV::C" data-ref-filename="(anonymousnamespace)..UsedNZCV..C">C</a>;</td></tr>
<tr><th id="1547">1547</th><td>    <b>this</b>-&gt;<a class="tu member field" href="#(anonymousnamespace)::UsedNZCV::V" title='(anonymous namespace)::UsedNZCV::V' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::V" data-ref-filename="(anonymousnamespace)..UsedNZCV..V">V</a> |= <a class="local col4 ref" href="#194UsedFlags" title='UsedFlags' data-ref="194UsedFlags" data-ref-filename="194UsedFlags">UsedFlags</a>.<a class="tu member field" href="#(anonymousnamespace)::UsedNZCV::V" title='(anonymous namespace)::UsedNZCV::V' data-use='r' data-ref="(anonymousnamespace)::UsedNZCV::V" data-ref-filename="(anonymousnamespace)..UsedNZCV..V">V</a>;</td></tr>
<tr><th id="1548">1548</th><td>    <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="1549">1549</th><td>  }</td></tr>
<tr><th id="1550">1550</th><td>};</td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td><i class="doc" data-doc="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE">/// Find a condition code used by the instruction.</i></td></tr>
<tr><th id="1555">1555</th><td><i class="doc" data-doc="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE">/// Returns AArch64CC::Invalid if either the instruction does not use condition</i></td></tr>
<tr><th id="1556">1556</th><td><i class="doc" data-doc="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE">/// codes or we don't optimize CmpInstr in the presence of such instructions.</i></td></tr>
<tr><th id="1557">1557</th><td><em>static</em> <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="tu decl def fn" id="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE" title='findCondCodeUsedByInstr' data-type='AArch64CC::CondCode findCondCodeUsedByInstr(const llvm::MachineInstr &amp; Instr)' data-ref="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE" data-ref-filename="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE">findCondCodeUsedByInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="195Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="195Instr" data-ref-filename="195Instr">Instr</dfn>) {</td></tr>
<tr><th id="1558">1558</th><td>  <b>switch</b> (<a class="local col5 ref" href="#195Instr" title='Instr' data-ref="195Instr" data-ref-filename="195Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1559">1559</th><td>  <b>default</b>:</td></tr>
<tr><th id="1560">1560</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::Invalid" title='llvm::AArch64CC::Invalid' data-ref="llvm::AArch64CC::Invalid" data-ref-filename="llvm..AArch64CC..Invalid">Invalid</a>;</td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>: {</td></tr>
<tr><th id="1563">1563</th><td>    <em>int</em> <dfn class="local col6 decl" id="196Idx" title='Idx' data-type='int' data-ref="196Idx" data-ref-filename="196Idx">Idx</dfn> = <a class="local col5 ref" href="#195Instr" title='Instr' data-ref="195Instr" data-ref-filename="195Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>);</td></tr>
<tr><th id="1564">1564</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Idx &gt;= <var>2</var>);</td></tr>
<tr><th id="1565">1565</th><td>    <b>return</b> <b>static_cast</b>&lt;<span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a>&gt;(<a class="local col5 ref" href="#195Instr" title='Instr' data-ref="195Instr" data-ref-filename="195Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#196Idx" title='Idx' data-ref="196Idx" data-ref-filename="196Idx">Idx</a> - <var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1566">1566</th><td>  }</td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINVWr" title='llvm::AArch64::CSINVWr' data-ref="llvm::AArch64::CSINVWr" data-ref-filename="llvm..AArch64..CSINVWr">CSINVWr</a>:</td></tr>
<tr><th id="1569">1569</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINVXr" title='llvm::AArch64::CSINVXr' data-ref="llvm::AArch64::CSINVXr" data-ref-filename="llvm..AArch64..CSINVXr">CSINVXr</a>:</td></tr>
<tr><th id="1570">1570</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a>:</td></tr>
<tr><th id="1571">1571</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCXr" title='llvm::AArch64::CSINCXr' data-ref="llvm::AArch64::CSINCXr" data-ref-filename="llvm..AArch64..CSINCXr">CSINCXr</a>:</td></tr>
<tr><th id="1572">1572</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSELWr" title='llvm::AArch64::CSELWr' data-ref="llvm::AArch64::CSELWr" data-ref-filename="llvm..AArch64..CSELWr">CSELWr</a>:</td></tr>
<tr><th id="1573">1573</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSELXr" title='llvm::AArch64::CSELXr' data-ref="llvm::AArch64::CSELXr" data-ref-filename="llvm..AArch64..CSELXr">CSELXr</a>:</td></tr>
<tr><th id="1574">1574</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSNEGWr" title='llvm::AArch64::CSNEGWr' data-ref="llvm::AArch64::CSNEGWr" data-ref-filename="llvm..AArch64..CSNEGWr">CSNEGWr</a>:</td></tr>
<tr><th id="1575">1575</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSNEGXr" title='llvm::AArch64::CSNEGXr' data-ref="llvm::AArch64::CSNEGXr" data-ref-filename="llvm..AArch64..CSNEGXr">CSNEGXr</a>:</td></tr>
<tr><th id="1576">1576</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCSELSrrr" title='llvm::AArch64::FCSELSrrr' data-ref="llvm::AArch64::FCSELSrrr" data-ref-filename="llvm..AArch64..FCSELSrrr">FCSELSrrr</a>:</td></tr>
<tr><th id="1577">1577</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCSELDrrr" title='llvm::AArch64::FCSELDrrr' data-ref="llvm::AArch64::FCSELDrrr" data-ref-filename="llvm..AArch64..FCSELDrrr">FCSELDrrr</a>: {</td></tr>
<tr><th id="1578">1578</th><td>    <em>int</em> <dfn class="local col7 decl" id="197Idx" title='Idx' data-type='int' data-ref="197Idx" data-ref-filename="197Idx">Idx</dfn> = <a class="local col5 ref" href="#195Instr" title='Instr' data-ref="195Instr" data-ref-filename="195Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>);</td></tr>
<tr><th id="1579">1579</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Idx &gt;= <var>1</var>);</td></tr>
<tr><th id="1580">1580</th><td>    <b>return</b> <b>static_cast</b>&lt;<span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a>&gt;(<a class="local col5 ref" href="#195Instr" title='Instr' data-ref="195Instr" data-ref-filename="195Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#197Idx" title='Idx' data-ref="197Idx" data-ref-filename="197Idx">Idx</a> - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1581">1581</th><td>  }</td></tr>
<tr><th id="1582">1582</th><td>  }</td></tr>
<tr><th id="1583">1583</th><td>}</td></tr>
<tr><th id="1584">1584</th><td></td></tr>
<tr><th id="1585">1585</th><td><em>static</em> <a class="tu type" href="#(anonymousnamespace)::UsedNZCV" title='(anonymous namespace)::UsedNZCV' data-ref="(anonymousnamespace)::UsedNZCV" data-ref-filename="(anonymousnamespace)..UsedNZCV">UsedNZCV</a> <dfn class="tu decl def fn" id="_ZL11getUsedNZCVN4llvm9AArch64CC8CondCodeE" title='getUsedNZCV' data-type='(anonymous namespace)::UsedNZCV getUsedNZCV(AArch64CC::CondCode CC)' data-ref="_ZL11getUsedNZCVN4llvm9AArch64CC8CondCodeE" data-ref-filename="_ZL11getUsedNZCVN4llvm9AArch64CC8CondCodeE">getUsedNZCV</dfn>(<span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col8 decl" id="198CC" title='CC' data-type='AArch64CC::CondCode' data-ref="198CC" data-ref-filename="198CC">CC</dfn>) {</td></tr>
<tr><th id="1586">1586</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CC != AArch64CC::Invalid);</td></tr>
<tr><th id="1587">1587</th><td>  <a class="tu type" href="#(anonymousnamespace)::UsedNZCV" title='(anonymous namespace)::UsedNZCV' data-ref="(anonymousnamespace)::UsedNZCV" data-ref-filename="(anonymousnamespace)..UsedNZCV">UsedNZCV</a> <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_18UsedNZCVC1Ev" title='(anonymous namespace)::UsedNZCV::UsedNZCV' data-use='c' data-ref="_ZN12_GLOBAL__N_18UsedNZCVC1Ev" data-ref-filename="_ZN12_GLOBAL__N_18UsedNZCVC1Ev"></a><dfn class="local col9 decl" id="199UsedFlags" title='UsedFlags' data-type='(anonymous namespace)::UsedNZCV' data-ref="199UsedFlags" data-ref-filename="199UsedFlags">UsedFlags</dfn>;</td></tr>
<tr><th id="1588">1588</th><td>  <b>switch</b> (<a class="local col8 ref" href="#198CC" title='CC' data-ref="198CC" data-ref-filename="198CC">CC</a>) {</td></tr>
<tr><th id="1589">1589</th><td>  <b>default</b>:</td></tr>
<tr><th id="1590">1590</th><td>    <b>break</b>;</td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::EQ" title='llvm::AArch64CC::EQ' data-ref="llvm::AArch64CC::EQ" data-ref-filename="llvm..AArch64CC..EQ">EQ</a>: <i>// Z set</i></td></tr>
<tr><th id="1593">1593</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>: <i>// Z clear</i></td></tr>
<tr><th id="1594">1594</th><td>    <a class="local col9 ref" href="#199UsedFlags" title='UsedFlags' data-ref="199UsedFlags" data-ref-filename="199UsedFlags">UsedFlags</a>.<a class="tu ref field" href="#(anonymousnamespace)::UsedNZCV::Z" title='(anonymous namespace)::UsedNZCV::Z' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::Z" data-ref-filename="(anonymousnamespace)..UsedNZCV..Z">Z</a> = <b>true</b>;</td></tr>
<tr><th id="1595">1595</th><td>    <b>break</b>;</td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::HI" title='llvm::AArch64CC::HI' data-ref="llvm::AArch64CC::HI" data-ref-filename="llvm..AArch64CC..HI">HI</a>: <i>// Z clear and C set</i></td></tr>
<tr><th id="1598">1598</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LS" title='llvm::AArch64CC::LS' data-ref="llvm::AArch64CC::LS" data-ref-filename="llvm..AArch64CC..LS">LS</a>: <i>// Z set   or  C clear</i></td></tr>
<tr><th id="1599">1599</th><td>    <a class="local col9 ref" href="#199UsedFlags" title='UsedFlags' data-ref="199UsedFlags" data-ref-filename="199UsedFlags">UsedFlags</a>.<a class="tu ref field" href="#(anonymousnamespace)::UsedNZCV::Z" title='(anonymous namespace)::UsedNZCV::Z' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::Z" data-ref-filename="(anonymousnamespace)..UsedNZCV..Z">Z</a> = <b>true</b>;</td></tr>
<tr><th id="1600">1600</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1601">1601</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::HS" title='llvm::AArch64CC::HS' data-ref="llvm::AArch64CC::HS" data-ref-filename="llvm..AArch64CC..HS">HS</a>: <i>// C set</i></td></tr>
<tr><th id="1602">1602</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LO" title='llvm::AArch64CC::LO' data-ref="llvm::AArch64CC::LO" data-ref-filename="llvm..AArch64CC..LO">LO</a>: <i>// C clear</i></td></tr>
<tr><th id="1603">1603</th><td>    <a class="local col9 ref" href="#199UsedFlags" title='UsedFlags' data-ref="199UsedFlags" data-ref-filename="199UsedFlags">UsedFlags</a>.<a class="tu ref field" href="#(anonymousnamespace)::UsedNZCV::C" title='(anonymous namespace)::UsedNZCV::C' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::C" data-ref-filename="(anonymousnamespace)..UsedNZCV..C">C</a> = <b>true</b>;</td></tr>
<tr><th id="1604">1604</th><td>    <b>break</b>;</td></tr>
<tr><th id="1605">1605</th><td></td></tr>
<tr><th id="1606">1606</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::MI" title='llvm::AArch64CC::MI' data-ref="llvm::AArch64CC::MI" data-ref-filename="llvm..AArch64CC..MI">MI</a>: <i>// N set</i></td></tr>
<tr><th id="1607">1607</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::PL" title='llvm::AArch64CC::PL' data-ref="llvm::AArch64CC::PL" data-ref-filename="llvm..AArch64CC..PL">PL</a>: <i>// N clear</i></td></tr>
<tr><th id="1608">1608</th><td>    <a class="local col9 ref" href="#199UsedFlags" title='UsedFlags' data-ref="199UsedFlags" data-ref-filename="199UsedFlags">UsedFlags</a>.<a class="tu ref field" href="#(anonymousnamespace)::UsedNZCV::N" title='(anonymous namespace)::UsedNZCV::N' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::N" data-ref-filename="(anonymousnamespace)..UsedNZCV..N">N</a> = <b>true</b>;</td></tr>
<tr><th id="1609">1609</th><td>    <b>break</b>;</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VS" title='llvm::AArch64CC::VS' data-ref="llvm::AArch64CC::VS" data-ref-filename="llvm..AArch64CC..VS">VS</a>: <i>// V set</i></td></tr>
<tr><th id="1612">1612</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VC" title='llvm::AArch64CC::VC' data-ref="llvm::AArch64CC::VC" data-ref-filename="llvm..AArch64CC..VC">VC</a>: <i>// V clear</i></td></tr>
<tr><th id="1613">1613</th><td>    <a class="local col9 ref" href="#199UsedFlags" title='UsedFlags' data-ref="199UsedFlags" data-ref-filename="199UsedFlags">UsedFlags</a>.<a class="tu ref field" href="#(anonymousnamespace)::UsedNZCV::V" title='(anonymous namespace)::UsedNZCV::V' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::V" data-ref-filename="(anonymousnamespace)..UsedNZCV..V">V</a> = <b>true</b>;</td></tr>
<tr><th id="1614">1614</th><td>    <b>break</b>;</td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::GT" title='llvm::AArch64CC::GT' data-ref="llvm::AArch64CC::GT" data-ref-filename="llvm..AArch64CC..GT">GT</a>: <i>// Z clear, N and V the same</i></td></tr>
<tr><th id="1617">1617</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LE" title='llvm::AArch64CC::LE' data-ref="llvm::AArch64CC::LE" data-ref-filename="llvm..AArch64CC..LE">LE</a>: <i>// Z set,   N and V differ</i></td></tr>
<tr><th id="1618">1618</th><td>    <a class="local col9 ref" href="#199UsedFlags" title='UsedFlags' data-ref="199UsedFlags" data-ref-filename="199UsedFlags">UsedFlags</a>.<a class="tu ref field" href="#(anonymousnamespace)::UsedNZCV::Z" title='(anonymous namespace)::UsedNZCV::Z' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::Z" data-ref-filename="(anonymousnamespace)..UsedNZCV..Z">Z</a> = <b>true</b>;</td></tr>
<tr><th id="1619">1619</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1620">1620</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::GE" title='llvm::AArch64CC::GE' data-ref="llvm::AArch64CC::GE" data-ref-filename="llvm..AArch64CC..GE">GE</a>: <i>// N and V the same</i></td></tr>
<tr><th id="1621">1621</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LT" title='llvm::AArch64CC::LT' data-ref="llvm::AArch64CC::LT" data-ref-filename="llvm..AArch64CC..LT">LT</a>: <i>// N and V differ</i></td></tr>
<tr><th id="1622">1622</th><td>    <a class="local col9 ref" href="#199UsedFlags" title='UsedFlags' data-ref="199UsedFlags" data-ref-filename="199UsedFlags">UsedFlags</a>.<a class="tu ref field" href="#(anonymousnamespace)::UsedNZCV::N" title='(anonymous namespace)::UsedNZCV::N' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::N" data-ref-filename="(anonymousnamespace)..UsedNZCV..N">N</a> = <b>true</b>;</td></tr>
<tr><th id="1623">1623</th><td>    <a class="local col9 ref" href="#199UsedFlags" title='UsedFlags' data-ref="199UsedFlags" data-ref-filename="199UsedFlags">UsedFlags</a>.<a class="tu ref field" href="#(anonymousnamespace)::UsedNZCV::V" title='(anonymous namespace)::UsedNZCV::V' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::V" data-ref-filename="(anonymousnamespace)..UsedNZCV..V">V</a> = <b>true</b>;</td></tr>
<tr><th id="1624">1624</th><td>    <b>break</b>;</td></tr>
<tr><th id="1625">1625</th><td>  }</td></tr>
<tr><th id="1626">1626</th><td>  <b>return</b> <a class="local col9 ref" href="#199UsedFlags" title='UsedFlags' data-ref="199UsedFlags" data-ref-filename="199UsedFlags">UsedFlags</a>;</td></tr>
<tr><th id="1627">1627</th><td>}</td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL12isADDSRegImmj" title='isADDSRegImm' data-type='bool isADDSRegImm(unsigned int Opcode)' data-ref="_ZL12isADDSRegImmj" data-ref-filename="_ZL12isADDSRegImmj">isADDSRegImm</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="200Opcode" title='Opcode' data-type='unsigned int' data-ref="200Opcode" data-ref-filename="200Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="1630">1630</th><td>  <b>return</b> <a class="local col0 ref" href="#200Opcode" title='Opcode' data-ref="200Opcode" data-ref-filename="200Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a> || <a class="local col0 ref" href="#200Opcode" title='Opcode' data-ref="200Opcode" data-ref-filename="200Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>;</td></tr>
<tr><th id="1631">1631</th><td>}</td></tr>
<tr><th id="1632">1632</th><td></td></tr>
<tr><th id="1633">1633</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL12isSUBSRegImmj" title='isSUBSRegImm' data-type='bool isSUBSRegImm(unsigned int Opcode)' data-ref="_ZL12isSUBSRegImmj" data-ref-filename="_ZL12isSUBSRegImmj">isSUBSRegImm</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="201Opcode" title='Opcode' data-type='unsigned int' data-ref="201Opcode" data-ref-filename="201Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="1634">1634</th><td>  <b>return</b> <a class="local col1 ref" href="#201Opcode" title='Opcode' data-ref="201Opcode" data-ref-filename="201Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a> || <a class="local col1 ref" href="#201Opcode" title='Opcode' data-ref="201Opcode" data-ref-filename="201Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>;</td></tr>
<tr><th id="1635">1635</th><td>}</td></tr>
<tr><th id="1636">1636</th><td></td></tr>
<tr><th id="1637">1637</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// Check if CmpInstr can be substituted by MI.</i></td></tr>
<tr><th id="1638">1638</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">///</i></td></tr>
<tr><th id="1639">1639</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// CmpInstr can be substituted:</i></td></tr>
<tr><th id="1640">1640</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// - CmpInstr is either 'ADDS %vreg, 0' or 'SUBS %vreg, 0'</i></td></tr>
<tr><th id="1641">1641</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// - and, MI and CmpInstr are from the same MachineBB</i></td></tr>
<tr><th id="1642">1642</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// - and, condition flags are not alive in successors of the CmpInstr parent</i></td></tr>
<tr><th id="1643">1643</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// - and, if MI opcode is the S form there must be no defs of flags between</i></td></tr>
<tr><th id="1644">1644</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">///        MI and CmpInstr</i></td></tr>
<tr><th id="1645">1645</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">///        or if MI opcode is not the S form there must be neither defs of flags</i></td></tr>
<tr><th id="1646">1646</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">///        nor uses of flags between MI and CmpInstr.</i></td></tr>
<tr><th id="1647">1647</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// - and  C/V flags are not used after CmpInstr</i></td></tr>
<tr><th id="1648">1648</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE" title='canInstrSubstituteCmpInstr' data-type='bool canInstrSubstituteCmpInstr(llvm::MachineInstr * MI, llvm::MachineInstr * CmpInstr, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">canInstrSubstituteCmpInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="202MI" title='MI' data-type='llvm::MachineInstr *' data-ref="202MI" data-ref-filename="202MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="203CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr *' data-ref="203CmpInstr" data-ref-filename="203CmpInstr">CmpInstr</dfn>,</td></tr>
<tr><th id="1649">1649</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="204TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="204TRI" data-ref-filename="204TRI">TRI</dfn>) {</td></tr>
<tr><th id="1650">1650</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI);</td></tr>
<tr><th id="1651">1651</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(sForm(*MI) != AArch64::INSTRUCTION_LIST_END);</td></tr>
<tr><th id="1652">1652</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CmpInstr);</td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="205CmpOpcode" title='CmpOpcode' data-type='const unsigned int' data-ref="205CmpOpcode" data-ref-filename="205CmpOpcode">CmpOpcode</dfn> = <a class="local col3 ref" href="#203CmpInstr" title='CmpInstr' data-ref="203CmpInstr" data-ref-filename="203CmpInstr">CmpInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1655">1655</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL12isADDSRegImmj" title='isADDSRegImm' data-use='c' data-ref="_ZL12isADDSRegImmj" data-ref-filename="_ZL12isADDSRegImmj">isADDSRegImm</a>(<a class="local col5 ref" href="#205CmpOpcode" title='CmpOpcode' data-ref="205CmpOpcode" data-ref-filename="205CmpOpcode">CmpOpcode</a>) &amp;&amp; !<a class="tu ref fn" href="#_ZL12isSUBSRegImmj" title='isSUBSRegImm' data-use='c' data-ref="_ZL12isSUBSRegImmj" data-ref-filename="_ZL12isSUBSRegImmj">isSUBSRegImm</a>(<a class="local col5 ref" href="#205CmpOpcode" title='CmpOpcode' data-ref="205CmpOpcode" data-ref-filename="205CmpOpcode">CmpOpcode</a>))</td></tr>
<tr><th id="1656">1656</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1657">1657</th><td></td></tr>
<tr><th id="1658">1658</th><td>  <b>if</b> (<a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI" data-ref-filename="202MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col3 ref" href="#203CmpInstr" title='CmpInstr' data-ref="203CmpInstr" data-ref-filename="203CmpInstr">CmpInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="1659">1659</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1660">1660</th><td></td></tr>
<tr><th id="1661">1661</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL26areCFlagsAliveInSuccessorsPN4llvm17MachineBasicBlockE" title='areCFlagsAliveInSuccessors' data-use='c' data-ref="_ZL26areCFlagsAliveInSuccessorsPN4llvm17MachineBasicBlockE" data-ref-filename="_ZL26areCFlagsAliveInSuccessorsPN4llvm17MachineBasicBlockE">areCFlagsAliveInSuccessors</a>(<a class="local col3 ref" href="#203CmpInstr" title='CmpInstr' data-ref="203CmpInstr" data-ref-filename="203CmpInstr">CmpInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()))</td></tr>
<tr><th id="1662">1662</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td>  <a class="type" href="#AccessKind" title='AccessKind' data-ref="AccessKind" data-ref-filename="AccessKind">AccessKind</a> <dfn class="local col6 decl" id="206AccessToCheck" title='AccessToCheck' data-type='AccessKind' data-ref="206AccessToCheck" data-ref-filename="206AccessToCheck">AccessToCheck</dfn> = <a class="enum" href="#AK_Write" title='AK_Write' data-ref="AK_Write" data-ref-filename="AK_Write">AK_Write</a>;</td></tr>
<tr><th id="1665">1665</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL5sFormRN4llvm12MachineInstrE" title='sForm' data-use='c' data-ref="_ZL5sFormRN4llvm12MachineInstrE" data-ref-filename="_ZL5sFormRN4llvm12MachineInstrE">sForm</a>(<span class='refarg'>*<a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI" data-ref-filename="202MI">MI</a></span>) != <a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI" data-ref-filename="202MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="1666">1666</th><td>    <a class="local col6 ref" href="#206AccessToCheck" title='AccessToCheck' data-ref="206AccessToCheck" data-ref-filename="206AccessToCheck">AccessToCheck</a> = <a class="enum" href="#AK_All" title='AK_All' data-ref="AK_All" data-ref-filename="AK_All">AK_All</a>;</td></tr>
<tr><th id="1667">1667</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind" title='areCFlagsAccessedBetweenInstrs' data-use='c' data-ref="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind" data-ref-filename="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">areCFlagsAccessedBetweenInstrs</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI" data-ref-filename="202MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#203CmpInstr" title='CmpInstr' data-ref="203CmpInstr" data-ref-filename="203CmpInstr">CmpInstr</a>, <a class="local col4 ref" href="#204TRI" title='TRI' data-ref="204TRI" data-ref-filename="204TRI">TRI</a>, <a class="local col6 ref" href="#206AccessToCheck" title='AccessToCheck' data-ref="206AccessToCheck" data-ref-filename="206AccessToCheck">AccessToCheck</a>))</td></tr>
<tr><th id="1668">1668</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td>  <a class="tu type" href="#(anonymousnamespace)::UsedNZCV" title='(anonymous namespace)::UsedNZCV' data-ref="(anonymousnamespace)::UsedNZCV" data-ref-filename="(anonymousnamespace)..UsedNZCV">UsedNZCV</a> <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_18UsedNZCVC1Ev" title='(anonymous namespace)::UsedNZCV::UsedNZCV' data-use='c' data-ref="_ZN12_GLOBAL__N_18UsedNZCVC1Ev" data-ref-filename="_ZN12_GLOBAL__N_18UsedNZCVC1Ev"></a><dfn class="local col7 decl" id="207NZCVUsedAfterCmp" title='NZCVUsedAfterCmp' data-type='(anonymous namespace)::UsedNZCV' data-ref="207NZCVUsedAfterCmp" data-ref-filename="207NZCVUsedAfterCmp">NZCVUsedAfterCmp</dfn>;</td></tr>
<tr><th id="1671">1671</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="208Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="208Instr" data-ref-filename="208Instr">Instr</dfn> :</td></tr>
<tr><th id="1672">1672</th><td>       <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm24instructionsWithoutDebugET_S0_" title='llvm::instructionsWithoutDebug' data-ref="_ZN4llvm24instructionsWithoutDebugET_S0_" data-ref-filename="_ZN4llvm24instructionsWithoutDebugET_S0_">instructionsWithoutDebug</a>(<span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col3 ref" href="#203CmpInstr" title='CmpInstr' data-ref="203CmpInstr" data-ref-filename="203CmpInstr">CmpInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()),</td></tr>
<tr><th id="1673">1673</th><td>                                <a class="local col3 ref" href="#203CmpInstr" title='CmpInstr' data-ref="203CmpInstr" data-ref-filename="203CmpInstr">CmpInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>())) {</td></tr>
<tr><th id="1674">1674</th><td>    <b>if</b> (<a class="local col8 ref" href="#208Instr" title='Instr' data-ref="208Instr" data-ref-filename="208Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <a class="local col4 ref" href="#204TRI" title='TRI' data-ref="204TRI" data-ref-filename="204TRI">TRI</a>)) {</td></tr>
<tr><th id="1675">1675</th><td>      <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col9 decl" id="209CC" title='CC' data-type='AArch64CC::CondCode' data-ref="209CC" data-ref-filename="209CC">CC</dfn> = <a class="tu ref fn" href="#_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE" title='findCondCodeUsedByInstr' data-use='c' data-ref="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE" data-ref-filename="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE">findCondCodeUsedByInstr</a>(<a class="local col8 ref" href="#208Instr" title='Instr' data-ref="208Instr" data-ref-filename="208Instr">Instr</a>);</td></tr>
<tr><th id="1676">1676</th><td>      <b>if</b> (<a class="local col9 ref" href="#209CC" title='CC' data-ref="209CC" data-ref-filename="209CC">CC</a> == <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::Invalid" title='llvm::AArch64CC::Invalid' data-ref="llvm::AArch64CC::Invalid" data-ref-filename="llvm..AArch64CC..Invalid">Invalid</a>) <i>// Unsupported conditional instruction</i></td></tr>
<tr><th id="1677">1677</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1678">1678</th><td>      <a class="local col7 ref" href="#207NZCVUsedAfterCmp" title='NZCVUsedAfterCmp' data-ref="207NZCVUsedAfterCmp" data-ref-filename="207NZCVUsedAfterCmp">NZCVUsedAfterCmp</a> <a class="tu ref fn" href="#_ZN12_GLOBAL__N_18UsedNZCVoRERKS0_" title='(anonymous namespace)::UsedNZCV::operator|=' data-use='c' data-ref="_ZN12_GLOBAL__N_18UsedNZCVoRERKS0_" data-ref-filename="_ZN12_GLOBAL__N_18UsedNZCVoRERKS0_">|=</a> <a class="tu ref fn" href="#_ZL11getUsedNZCVN4llvm9AArch64CC8CondCodeE" title='getUsedNZCV' data-use='c' data-ref="_ZL11getUsedNZCVN4llvm9AArch64CC8CondCodeE" data-ref-filename="_ZL11getUsedNZCVN4llvm9AArch64CC8CondCodeE">getUsedNZCV</a>(<a class="local col9 ref" href="#209CC" title='CC' data-ref="209CC" data-ref-filename="209CC">CC</a>);</td></tr>
<tr><th id="1679">1679</th><td>    }</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td>    <b>if</b> (<a class="local col8 ref" href="#208Instr" title='Instr' data-ref="208Instr" data-ref-filename="208Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <a class="local col4 ref" href="#204TRI" title='TRI' data-ref="204TRI" data-ref-filename="204TRI">TRI</a>))</td></tr>
<tr><th id="1682">1682</th><td>      <b>break</b>;</td></tr>
<tr><th id="1683">1683</th><td>  }</td></tr>
<tr><th id="1684">1684</th><td></td></tr>
<tr><th id="1685">1685</th><td>  <b>return</b> !<a class="local col7 ref" href="#207NZCVUsedAfterCmp" title='NZCVUsedAfterCmp' data-ref="207NZCVUsedAfterCmp" data-ref-filename="207NZCVUsedAfterCmp">NZCVUsedAfterCmp</a>.<a class="tu ref field" href="#(anonymousnamespace)::UsedNZCV::C" title='(anonymous namespace)::UsedNZCV::C' data-use='r' data-ref="(anonymousnamespace)::UsedNZCV::C" data-ref-filename="(anonymousnamespace)..UsedNZCV..C">C</a> &amp;&amp; !<a class="local col7 ref" href="#207NZCVUsedAfterCmp" title='NZCVUsedAfterCmp' data-ref="207NZCVUsedAfterCmp" data-ref-filename="207NZCVUsedAfterCmp">NZCVUsedAfterCmp</a>.<a class="tu ref field" href="#(anonymousnamespace)::UsedNZCV::V" title='(anonymous namespace)::UsedNZCV::V' data-use='r' data-ref="(anonymousnamespace)::UsedNZCV::V" data-ref-filename="(anonymousnamespace)..UsedNZCV..V">V</a>;</td></tr>
<tr><th id="1686">1686</th><td>}</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td><i class="doc">/// Substitute an instruction comparing to zero with another instruction</i></td></tr>
<tr><th id="1689">1689</th><td><i class="doc">/// which produces needed condition flags.</i></td></tr>
<tr><th id="1690">1690</th><td><i class="doc">///</i></td></tr>
<tr><th id="1691">1691</th><td><i class="doc">/// Return true on success.</i></td></tr>
<tr><th id="1692">1692</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE" title='llvm::AArch64InstrInfo::substituteCmpToZero' data-ref="_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE">substituteCmpToZero</dfn>(</td></tr>
<tr><th id="1693">1693</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="210CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="210CmpInstr" data-ref-filename="210CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="211SrcReg" title='SrcReg' data-type='unsigned int' data-ref="211SrcReg" data-ref-filename="211SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="1694">1694</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="212MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="212MRI" data-ref-filename="212MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1695">1695</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI);</td></tr>
<tr><th id="1696">1696</th><td>  <i>// Get the unique definition of SrcReg.</i></td></tr>
<tr><th id="1697">1697</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="213MI" title='MI' data-type='llvm::MachineInstr *' data-ref="213MI" data-ref-filename="213MI">MI</dfn> = <a class="local col2 ref" href="#212MRI" title='MRI' data-ref="212MRI" data-ref-filename="212MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#211SrcReg" title='SrcReg' data-ref="211SrcReg" data-ref-filename="211SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1698">1698</th><td>  <b>if</b> (!<a class="local col3 ref" href="#213MI" title='MI' data-ref="213MI" data-ref-filename="213MI">MI</a>)</td></tr>
<tr><th id="1699">1699</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1700">1700</th><td></td></tr>
<tr><th id="1701">1701</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="214TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="214TRI" data-ref-filename="214TRI">TRI</dfn> = &amp;<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="215NewOpc" title='NewOpc' data-type='unsigned int' data-ref="215NewOpc" data-ref-filename="215NewOpc">NewOpc</dfn> = <a class="tu ref fn" href="#_ZL5sFormRN4llvm12MachineInstrE" title='sForm' data-use='c' data-ref="_ZL5sFormRN4llvm12MachineInstrE" data-ref-filename="_ZL5sFormRN4llvm12MachineInstrE">sForm</a>(<span class='refarg'>*<a class="local col3 ref" href="#213MI" title='MI' data-ref="213MI" data-ref-filename="213MI">MI</a></span>);</td></tr>
<tr><th id="1704">1704</th><td>  <b>if</b> (<a class="local col5 ref" href="#215NewOpc" title='NewOpc' data-ref="215NewOpc" data-ref-filename="215NewOpc">NewOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::INSTRUCTION_LIST_END" title='llvm::AArch64::INSTRUCTION_LIST_END' data-ref="llvm::AArch64::INSTRUCTION_LIST_END" data-ref-filename="llvm..AArch64..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a>)</td></tr>
<tr><th id="1705">1705</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1706">1706</th><td></td></tr>
<tr><th id="1707">1707</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE" title='canInstrSubstituteCmpInstr' data-use='c' data-ref="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">canInstrSubstituteCmpInstr</a>(<a class="local col3 ref" href="#213MI" title='MI' data-ref="213MI" data-ref-filename="213MI">MI</a>, &amp;<a class="local col0 ref" href="#210CmpInstr" title='CmpInstr' data-ref="210CmpInstr" data-ref-filename="210CmpInstr">CmpInstr</a>, <a class="local col4 ref" href="#214TRI" title='TRI' data-ref="214TRI" data-ref-filename="214TRI">TRI</a>))</td></tr>
<tr><th id="1708">1708</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1709">1709</th><td></td></tr>
<tr><th id="1710">1710</th><td>  <i>// Update the instruction to set NZCV.</i></td></tr>
<tr><th id="1711">1711</th><td>  <a class="local col3 ref" href="#213MI" title='MI' data-ref="213MI" data-ref-filename="213MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#215NewOpc" title='NewOpc' data-ref="215NewOpc" data-ref-filename="215NewOpc">NewOpc</a>));</td></tr>
<tr><th id="1712">1712</th><td>  <a class="local col0 ref" href="#210CmpInstr" title='CmpInstr' data-ref="210CmpInstr" data-ref-filename="210CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1713">1713</th><td>  <em>bool</em> <dfn class="local col6 decl" id="216succeeded" title='succeeded' data-type='bool' data-ref="216succeeded" data-ref-filename="216succeeded">succeeded</dfn> = <a class="tu ref fn" href="#_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE" title='UpdateOperandRegClass' data-use='c' data-ref="_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE" data-ref-filename="_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE">UpdateOperandRegClass</a>(<span class='refarg'>*<a class="local col3 ref" href="#213MI" title='MI' data-ref="213MI" data-ref-filename="213MI">MI</a></span>);</td></tr>
<tr><th id="1714">1714</th><td>  (<em>void</em>)<a class="local col6 ref" href="#216succeeded" title='succeeded' data-ref="216succeeded" data-ref-filename="216succeeded">succeeded</a>;</td></tr>
<tr><th id="1715">1715</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(succeeded &amp;&amp; <q>"Some operands reg class are incompatible!"</q>);</td></tr>
<tr><th id="1716">1716</th><td>  <a class="local col3 ref" href="#213MI" title='MI' data-ref="213MI" data-ref-filename="213MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18addRegisterDefinedENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::addRegisterDefined' data-ref="_ZN4llvm12MachineInstr18addRegisterDefinedENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr18addRegisterDefinedENS_8RegisterEPKNS_18TargetRegisterInfoE">addRegisterDefined</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <a class="local col4 ref" href="#214TRI" title='TRI' data-ref="214TRI" data-ref-filename="214TRI">TRI</a>);</td></tr>
<tr><th id="1717">1717</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1718">1718</th><td>}</td></tr>
<tr><th id="1719">1719</th><td></td></tr>
<tr><th id="1720">1720</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="217MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="217MI" data-ref-filename="217MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1721">1721</th><td>  <b>if</b> (<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#135" title='llvm::TargetOpcode::LOAD_STACK_GUARD' data-ref="llvm::TargetOpcode::LOAD_STACK_GUARD" data-ref-filename="llvm..TargetOpcode..LOAD_STACK_GUARD">LOAD_STACK_GUARD</a> &amp;&amp;</td></tr>
<tr><th id="1722">1722</th><td>      <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CATCHRET" title='llvm::AArch64::CATCHRET' data-ref="llvm::AArch64::CATCHRET" data-ref-filename="llvm..AArch64..CATCHRET">CATCHRET</a>)</td></tr>
<tr><th id="1723">1723</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1724">1724</th><td></td></tr>
<tr><th id="1725">1725</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="218MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="218MBB" data-ref-filename="218MBB">MBB</dfn> = *<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1726">1726</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="219Subtarget" title='Subtarget' data-type='const llvm::AArch64Subtarget &amp;' data-ref="219Subtarget" data-ref-filename="219Subtarget">Subtarget</dfn> = <a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;();</td></tr>
<tr><th id="1727">1727</th><td>  <em>auto</em> <dfn class="local col0 decl" id="220TRI" title='TRI' data-type='const llvm::AArch64RegisterInfo *' data-ref="220TRI" data-ref-filename="220TRI">TRI</dfn> = <a class="local col9 ref" href="#219Subtarget" title='Subtarget' data-ref="219Subtarget" data-ref-filename="219Subtarget">Subtarget</a>.<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" title='llvm::AArch64Subtarget::getRegisterInfo' data-ref="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1728">1728</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="221DL" title='DL' data-type='llvm::DebugLoc' data-ref="221DL" data-ref-filename="221DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1729">1729</th><td></td></tr>
<tr><th id="1730">1730</th><td>  <b>if</b> (<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CATCHRET" title='llvm::AArch64::CATCHRET' data-ref="llvm::AArch64::CATCHRET" data-ref-filename="llvm..AArch64..CATCHRET">CATCHRET</a>) {</td></tr>
<tr><th id="1731">1731</th><td>    <i>// Skip to the first instruction before the epilog.</i></td></tr>
<tr><th id="1732">1732</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col2 decl" id="222TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="222TII" data-ref-filename="222TII">TII</dfn> =</td></tr>
<tr><th id="1733">1733</th><td>      <a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1734">1734</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="223TargetMBB" title='TargetMBB' data-type='llvm::MachineBasicBlock *' data-ref="223TargetMBB" data-ref-filename="223TargetMBB">TargetMBB</dfn> = <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1735">1735</th><td>    <em>auto</em> <dfn class="local col4 decl" id="224MBBI" title='MBBI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="224MBBI" data-ref-filename="224MBBI">MBBI</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>);</td></tr>
<tr><th id="1736">1736</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="225FirstEpilogSEH" title='FirstEpilogSEH' data-type='MachineBasicBlock::iterator' data-ref="225FirstEpilogSEH" data-ref-filename="225FirstEpilogSEH">FirstEpilogSEH</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#224MBBI" title='MBBI' data-ref="224MBBI" data-ref-filename="224MBBI">MBBI</a>);</td></tr>
<tr><th id="1737">1737</th><td>    <b>while</b> (<a class="local col5 ref" href="#225FirstEpilogSEH" title='FirstEpilogSEH' data-ref="225FirstEpilogSEH" data-ref-filename="225FirstEpilogSEH">FirstEpilogSEH</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameDestroy" title='llvm::MachineInstr::FrameDestroy' data-ref="llvm::MachineInstr::FrameDestroy" data-ref-filename="llvm..MachineInstr..FrameDestroy">FrameDestroy</a>) &amp;&amp;</td></tr>
<tr><th id="1738">1738</th><td>           <a class="local col5 ref" href="#225FirstEpilogSEH" title='FirstEpilogSEH' data-ref="225FirstEpilogSEH" data-ref-filename="225FirstEpilogSEH">FirstEpilogSEH</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="1739">1739</th><td>      <a class="local col5 ref" href="#225FirstEpilogSEH" title='FirstEpilogSEH' data-ref="225FirstEpilogSEH" data-ref-filename="225FirstEpilogSEH">FirstEpilogSEH</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#225FirstEpilogSEH" title='FirstEpilogSEH' data-ref="225FirstEpilogSEH" data-ref-filename="225FirstEpilogSEH">FirstEpilogSEH</a>);</td></tr>
<tr><th id="1740">1740</th><td>    <b>if</b> (<a class="local col5 ref" href="#225FirstEpilogSEH" title='FirstEpilogSEH' data-ref="225FirstEpilogSEH" data-ref-filename="225FirstEpilogSEH">FirstEpilogSEH</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="1741">1741</th><td>      <a class="local col5 ref" href="#225FirstEpilogSEH" title='FirstEpilogSEH' data-ref="225FirstEpilogSEH" data-ref-filename="225FirstEpilogSEH">FirstEpilogSEH</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#225FirstEpilogSEH" title='FirstEpilogSEH' data-ref="225FirstEpilogSEH" data-ref-filename="225FirstEpilogSEH">FirstEpilogSEH</a>);</td></tr>
<tr><th id="1742">1742</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#225FirstEpilogSEH" title='FirstEpilogSEH' data-ref="225FirstEpilogSEH" data-ref-filename="225FirstEpilogSEH">FirstEpilogSEH</a>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="local col2 ref" href="#222TII" title='TII' data-ref="222TII" data-ref-filename="222TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADRP" title='llvm::AArch64::ADRP' data-ref="llvm::AArch64::ADRP" data-ref-filename="llvm..AArch64..ADRP">ADRP</a>))</td></tr>
<tr><th id="1743">1743</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X0" title='llvm::AArch64::X0' data-ref="llvm::AArch64::X0" data-ref-filename="llvm..AArch64..X0">X0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="1744">1744</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#223TargetMBB" title='TargetMBB' data-ref="223TargetMBB" data-ref-filename="223TargetMBB">TargetMBB</a>);</td></tr>
<tr><th id="1745">1745</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#225FirstEpilogSEH" title='FirstEpilogSEH' data-ref="225FirstEpilogSEH" data-ref-filename="225FirstEpilogSEH">FirstEpilogSEH</a>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="local col2 ref" href="#222TII" title='TII' data-ref="222TII" data-ref-filename="222TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>))</td></tr>
<tr><th id="1746">1746</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X0" title='llvm::AArch64::X0' data-ref="llvm::AArch64::X0" data-ref-filename="llvm..AArch64..X0">X0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="1747">1747</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X0" title='llvm::AArch64::X0' data-ref="llvm::AArch64::X0" data-ref-filename="llvm..AArch64..X0">X0</a>)</td></tr>
<tr><th id="1748">1748</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#223TargetMBB" title='TargetMBB' data-ref="223TargetMBB" data-ref-filename="223TargetMBB">TargetMBB</a>)</td></tr>
<tr><th id="1749">1749</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1750">1750</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1751">1751</th><td>  }</td></tr>
<tr><th id="1752">1752</th><td></td></tr>
<tr><th id="1753">1753</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="226Reg" title='Reg' data-type='llvm::Register' data-ref="226Reg" data-ref-filename="226Reg">Reg</dfn> = <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1754">1754</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col7 decl" id="227GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="227GV" data-ref-filename="227GV">GV</dfn> =</td></tr>
<tr><th id="1755">1755</th><td>      <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a>&gt;((*<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>());</td></tr>
<tr><th id="1756">1756</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine" data-ref-filename="llvm..TargetMachine">TargetMachine</a> &amp;<dfn class="local col8 decl" id="228TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="228TM" data-ref-filename="228TM">TM</dfn> = <a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>();</td></tr>
<tr><th id="1757">1757</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="229OpFlags" title='OpFlags' data-type='unsigned int' data-ref="229OpFlags" data-ref-filename="229OpFlags">OpFlags</dfn> = <a class="local col9 ref" href="#219Subtarget" title='Subtarget' data-ref="219Subtarget" data-ref-filename="219Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" title='llvm::AArch64Subtarget::ClassifyGlobalReference' data-ref="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" data-ref-filename="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE">ClassifyGlobalReference</a>(<a class="local col7 ref" href="#227GV" title='GV' data-ref="227GV" data-ref-filename="227GV">GV</a>, <a class="local col8 ref" href="#228TM" title='TM' data-ref="228TM" data-ref-filename="228TM">TM</a>);</td></tr>
<tr><th id="1758">1758</th><td>  <em>const</em> <em>unsigned</em> <em>char</em> <dfn class="local col0 decl" id="230MO_NC" title='MO_NC' data-type='const unsigned char' data-ref="230MO_NC" data-ref-filename="230MO_NC">MO_NC</dfn> = <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a>;</td></tr>
<tr><th id="1759">1759</th><td></td></tr>
<tr><th id="1760">1760</th><td>  <b>if</b> ((<a class="local col9 ref" href="#229OpFlags" title='OpFlags' data-ref="229OpFlags" data-ref-filename="229OpFlags">OpFlags</a> &amp; <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a>) != <var>0</var>) {</td></tr>
<tr><th id="1761">1761</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a></span>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LOADgot" title='llvm::AArch64::LOADgot' data-ref="llvm::AArch64::LOADgot" data-ref-filename="llvm..AArch64..LOADgot">LOADgot</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>)</td></tr>
<tr><th id="1762">1762</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#227GV" title='GV' data-ref="227GV" data-ref-filename="227GV">GV</a>, <var>0</var>, <a class="local col9 ref" href="#229OpFlags" title='OpFlags' data-ref="229OpFlags" data-ref-filename="229OpFlags">OpFlags</a>);</td></tr>
<tr><th id="1763">1763</th><td>    <b>if</b> (<a class="local col9 ref" href="#219Subtarget" title='Subtarget' data-ref="219Subtarget" data-ref-filename="219Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" title='llvm::AArch64Subtarget::isTargetILP32' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev">isTargetILP32</a>()) {</td></tr>
<tr><th id="1764">1764</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="231Reg32" title='Reg32' data-type='unsigned int' data-ref="231Reg32" data-ref-filename="231Reg32">Reg32</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#220TRI" title='TRI' data-ref="220TRI" data-ref-filename="220TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="1765">1765</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a></span>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>))</td></tr>
<tr><th id="1766">1766</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#231Reg32" title='Reg32' data-ref="231Reg32" data-ref-filename="231Reg32">Reg32</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Dead" title='llvm::RegState::Dead' data-ref="llvm::RegState::Dead" data-ref-filename="llvm..RegState..Dead">Dead</a>)</td></tr>
<tr><th id="1767">1767</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1768">1768</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1769">1769</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())</td></tr>
<tr><th id="1770">1770</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="1771">1771</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1772">1772</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a></span>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>)</td></tr>
<tr><th id="1773">1773</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1774">1774</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1775">1775</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>());</td></tr>
<tr><th id="1776">1776</th><td>    }</td></tr>
<tr><th id="1777">1777</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#228TM" title='TM' data-ref="228TM" data-ref-filename="228TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Large" title='llvm::CodeModel::Large' data-ref="llvm::CodeModel::Large" data-ref-filename="llvm..CodeModel..Large">Large</a>) {</td></tr>
<tr><th id="1778">1778</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Subtarget.isTargetILP32() &amp;&amp; <q>"how can large exist in ILP32?"</q>);</td></tr>
<tr><th id="1779">1779</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a></span>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVZXi" title='llvm::AArch64::MOVZXi' data-ref="llvm::AArch64::MOVZXi" data-ref-filename="llvm..AArch64..MOVZXi">MOVZXi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>)</td></tr>
<tr><th id="1780">1780</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#227GV" title='GV' data-ref="227GV" data-ref-filename="227GV">GV</a>, <var>0</var>, <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_G0" title='llvm::AArch64II::MO_G0' data-ref="llvm::AArch64II::MO_G0" data-ref-filename="llvm..AArch64II..MO_G0">MO_G0</a> | <a class="local col0 ref" href="#230MO_NC" title='MO_NC' data-ref="230MO_NC" data-ref-filename="230MO_NC">MO_NC</a>)</td></tr>
<tr><th id="1781">1781</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1782">1782</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a></span>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVKXi" title='llvm::AArch64::MOVKXi' data-ref="llvm::AArch64::MOVKXi" data-ref-filename="llvm..AArch64..MOVKXi">MOVKXi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>)</td></tr>
<tr><th id="1783">1783</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1784">1784</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#227GV" title='GV' data-ref="227GV" data-ref-filename="227GV">GV</a>, <var>0</var>, <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_G1" title='llvm::AArch64II::MO_G1' data-ref="llvm::AArch64II::MO_G1" data-ref-filename="llvm..AArch64II..MO_G1">MO_G1</a> | <a class="local col0 ref" href="#230MO_NC" title='MO_NC' data-ref="230MO_NC" data-ref-filename="230MO_NC">MO_NC</a>)</td></tr>
<tr><th id="1785">1785</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>);</td></tr>
<tr><th id="1786">1786</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a></span>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVKXi" title='llvm::AArch64::MOVKXi' data-ref="llvm::AArch64::MOVKXi" data-ref-filename="llvm..AArch64..MOVKXi">MOVKXi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>)</td></tr>
<tr><th id="1787">1787</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1788">1788</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#227GV" title='GV' data-ref="227GV" data-ref-filename="227GV">GV</a>, <var>0</var>, <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_G2" title='llvm::AArch64II::MO_G2' data-ref="llvm::AArch64II::MO_G2" data-ref-filename="llvm..AArch64II..MO_G2">MO_G2</a> | <a class="local col0 ref" href="#230MO_NC" title='MO_NC' data-ref="230MO_NC" data-ref-filename="230MO_NC">MO_NC</a>)</td></tr>
<tr><th id="1789">1789</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>32</var>);</td></tr>
<tr><th id="1790">1790</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a></span>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVKXi" title='llvm::AArch64::MOVKXi' data-ref="llvm::AArch64::MOVKXi" data-ref-filename="llvm..AArch64..MOVKXi">MOVKXi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>)</td></tr>
<tr><th id="1791">1791</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1792">1792</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#227GV" title='GV' data-ref="227GV" data-ref-filename="227GV">GV</a>, <var>0</var>, <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_G3" title='llvm::AArch64II::MO_G3' data-ref="llvm::AArch64II::MO_G3" data-ref-filename="llvm..AArch64II..MO_G3">MO_G3</a>)</td></tr>
<tr><th id="1793">1793</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>48</var>);</td></tr>
<tr><th id="1794">1794</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a></span>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>)</td></tr>
<tr><th id="1795">1795</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1796">1796</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1797">1797</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>());</td></tr>
<tr><th id="1798">1798</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#228TM" title='TM' data-ref="228TM" data-ref-filename="228TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Tiny" title='llvm::CodeModel::Tiny' data-ref="llvm::CodeModel::Tiny" data-ref-filename="llvm..CodeModel..Tiny">Tiny</a>) {</td></tr>
<tr><th id="1799">1799</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a></span>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADR" title='llvm::AArch64::ADR' data-ref="llvm::AArch64::ADR" data-ref-filename="llvm..AArch64..ADR">ADR</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>)</td></tr>
<tr><th id="1800">1800</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#227GV" title='GV' data-ref="227GV" data-ref-filename="227GV">GV</a>, <var>0</var>, <a class="local col9 ref" href="#229OpFlags" title='OpFlags' data-ref="229OpFlags" data-ref-filename="229OpFlags">OpFlags</a>);</td></tr>
<tr><th id="1801">1801</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1802">1802</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a></span>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADRP" title='llvm::AArch64::ADRP' data-ref="llvm::AArch64::ADRP" data-ref-filename="llvm..AArch64..ADRP">ADRP</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>)</td></tr>
<tr><th id="1803">1803</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#227GV" title='GV' data-ref="227GV" data-ref-filename="227GV">GV</a>, <var>0</var>, <a class="local col9 ref" href="#229OpFlags" title='OpFlags' data-ref="229OpFlags" data-ref-filename="229OpFlags">OpFlags</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGE" title='llvm::AArch64II::MO_PAGE' data-ref="llvm::AArch64II::MO_PAGE" data-ref-filename="llvm..AArch64II..MO_PAGE">MO_PAGE</a>);</td></tr>
<tr><th id="1804">1804</th><td>    <em>unsigned</em> <em>char</em> <dfn class="local col2 decl" id="232LoFlags" title='LoFlags' data-type='unsigned char' data-ref="232LoFlags" data-ref-filename="232LoFlags">LoFlags</dfn> = <a class="local col9 ref" href="#229OpFlags" title='OpFlags' data-ref="229OpFlags" data-ref-filename="229OpFlags">OpFlags</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGEOFF" title='llvm::AArch64II::MO_PAGEOFF' data-ref="llvm::AArch64II::MO_PAGEOFF" data-ref-filename="llvm..AArch64II..MO_PAGEOFF">MO_PAGEOFF</a> | <a class="local col0 ref" href="#230MO_NC" title='MO_NC' data-ref="230MO_NC" data-ref-filename="230MO_NC">MO_NC</a>;</td></tr>
<tr><th id="1805">1805</th><td>    <b>if</b> (<a class="local col9 ref" href="#219Subtarget" title='Subtarget' data-ref="219Subtarget" data-ref-filename="219Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" title='llvm::AArch64Subtarget::isTargetILP32' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev">isTargetILP32</a>()) {</td></tr>
<tr><th id="1806">1806</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="233Reg32" title='Reg32' data-type='unsigned int' data-ref="233Reg32" data-ref-filename="233Reg32">Reg32</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#220TRI" title='TRI' data-ref="220TRI" data-ref-filename="220TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="1807">1807</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a></span>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>))</td></tr>
<tr><th id="1808">1808</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#233Reg32" title='Reg32' data-ref="233Reg32" data-ref-filename="233Reg32">Reg32</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Dead" title='llvm::RegState::Dead' data-ref="llvm::RegState::Dead" data-ref-filename="llvm..RegState..Dead">Dead</a>)</td></tr>
<tr><th id="1809">1809</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1810">1810</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#227GV" title='GV' data-ref="227GV" data-ref-filename="227GV">GV</a>, <var>0</var>, <a class="local col2 ref" href="#232LoFlags" title='LoFlags' data-ref="232LoFlags" data-ref-filename="232LoFlags">LoFlags</a>)</td></tr>
<tr><th id="1811">1811</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())</td></tr>
<tr><th id="1812">1812</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="1813">1813</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1814">1814</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a></span>, <a class="local col1 ref" href="#221DL" title='DL' data-ref="221DL" data-ref-filename="221DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>)</td></tr>
<tr><th id="1815">1815</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#226Reg" title='Reg' data-ref="226Reg" data-ref-filename="226Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1816">1816</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#227GV" title='GV' data-ref="227GV" data-ref-filename="227GV">GV</a>, <var>0</var>, <a class="local col2 ref" href="#232LoFlags" title='LoFlags' data-ref="232LoFlags" data-ref-filename="232LoFlags">LoFlags</a>)</td></tr>
<tr><th id="1817">1817</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>());</td></tr>
<tr><th id="1818">1818</th><td>    }</td></tr>
<tr><th id="1819">1819</th><td>  }</td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td>  <a class="local col8 ref" href="#218MBB" title='MBB' data-ref="218MBB" data-ref-filename="218MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI" data-ref-filename="217MI">MI</a>);</td></tr>
<tr><th id="1822">1822</th><td></td></tr>
<tr><th id="1823">1823</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1824">1824</th><td>}</td></tr>
<tr><th id="1825">1825</th><td></td></tr>
<tr><th id="1826">1826</th><td><i>// Return true if this instruction simply sets its single destination register</i></td></tr>
<tr><th id="1827">1827</th><td><i>// to zero. This is equivalent to a register rename of the zero-register.</i></td></tr>
<tr><th id="1828">1828</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo9isGPRZeroERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isGPRZero' data-ref="_ZN4llvm16AArch64InstrInfo9isGPRZeroERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo9isGPRZeroERKNS_12MachineInstrE">isGPRZero</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="234MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="234MI" data-ref-filename="234MI">MI</dfn>) {</td></tr>
<tr><th id="1829">1829</th><td>  <b>switch</b> (<a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI" data-ref-filename="234MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1830">1830</th><td>  <b>default</b>:</td></tr>
<tr><th id="1831">1831</th><td>    <b>break</b>;</td></tr>
<tr><th id="1832">1832</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVZWi" title='llvm::AArch64::MOVZWi' data-ref="llvm::AArch64::MOVZWi" data-ref-filename="llvm..AArch64..MOVZWi">MOVZWi</a>:</td></tr>
<tr><th id="1833">1833</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVZXi" title='llvm::AArch64::MOVZXi' data-ref="llvm::AArch64::MOVZXi" data-ref-filename="llvm..AArch64..MOVZXi">MOVZXi</a>: <i>// movz Rd, #0 (LSL #0)</i></td></tr>
<tr><th id="1834">1834</th><td>    <b>if</b> (<a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI" data-ref-filename="234MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI" data-ref-filename="234MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="1835">1835</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getDesc().getNumOperands() == <var>3</var> &amp;&amp;</td></tr>
<tr><th id="1836">1836</th><td>             MI.getOperand(<var>2</var>).getImm() == <var>0</var> &amp;&amp; <q>"invalid MOVZi operands"</q>);</td></tr>
<tr><th id="1837">1837</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1838">1838</th><td>    }</td></tr>
<tr><th id="1839">1839</th><td>    <b>break</b>;</td></tr>
<tr><th id="1840">1840</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWri" title='llvm::AArch64::ANDWri' data-ref="llvm::AArch64::ANDWri" data-ref-filename="llvm..AArch64..ANDWri">ANDWri</a>: <i>// and Rd, Rzr, #imm</i></td></tr>
<tr><th id="1841">1841</th><td>    <b>return</b> <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI" data-ref-filename="234MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="1842">1842</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXri" title='llvm::AArch64::ANDXri' data-ref="llvm::AArch64::ANDXri" data-ref-filename="llvm..AArch64..ANDXri">ANDXri</a>:</td></tr>
<tr><th id="1843">1843</th><td>    <b>return</b> <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI" data-ref-filename="234MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>;</td></tr>
<tr><th id="1844">1844</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>:</td></tr>
<tr><th id="1845">1845</th><td>    <b>return</b> <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI" data-ref-filename="234MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="1846">1846</th><td>  }</td></tr>
<tr><th id="1847">1847</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1848">1848</th><td>}</td></tr>
<tr><th id="1849">1849</th><td></td></tr>
<tr><th id="1850">1850</th><td><i>// Return true if this instruction simply renames a general register without</i></td></tr>
<tr><th id="1851">1851</th><td><i>// modifying bits.</i></td></tr>
<tr><th id="1852">1852</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo9isGPRCopyERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isGPRCopy' data-ref="_ZN4llvm16AArch64InstrInfo9isGPRCopyERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo9isGPRCopyERKNS_12MachineInstrE">isGPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="235MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="235MI" data-ref-filename="235MI">MI</dfn>) {</td></tr>
<tr><th id="1853">1853</th><td>  <b>switch</b> (<a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI" data-ref-filename="235MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1854">1854</th><td>  <b>default</b>:</td></tr>
<tr><th id="1855">1855</th><td>    <b>break</b>;</td></tr>
<tr><th id="1856">1856</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>: {</td></tr>
<tr><th id="1857">1857</th><td>    <i>// GPR32 copies will by lowered to ORRXrs</i></td></tr>
<tr><th id="1858">1858</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="236DstReg" title='DstReg' data-type='llvm::Register' data-ref="236DstReg" data-ref-filename="236DstReg">DstReg</dfn> = <a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI" data-ref-filename="235MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1859">1859</th><td>    <b>return</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#236DstReg" title='DstReg' data-ref="236DstReg" data-ref-filename="236DstReg">DstReg</a>) ||</td></tr>
<tr><th id="1860">1860</th><td>            <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#236DstReg" title='DstReg' data-ref="236DstReg" data-ref-filename="236DstReg">DstReg</a>));</td></tr>
<tr><th id="1861">1861</th><td>  }</td></tr>
<tr><th id="1862">1862</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrs" title='llvm::AArch64::ORRXrs' data-ref="llvm::AArch64::ORRXrs" data-ref-filename="llvm..AArch64..ORRXrs">ORRXrs</a>: <i>// orr Xd, Xzr, Xm (LSL #0)</i></td></tr>
<tr><th id="1863">1863</th><td>    <b>if</b> (<a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI" data-ref-filename="235MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>) {</td></tr>
<tr><th id="1864">1864</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getDesc().getNumOperands() == <var>4</var> &amp;&amp;</td></tr>
<tr><th id="1865">1865</th><td>             MI.getOperand(<var>3</var>).getImm() == <var>0</var> &amp;&amp; <q>"invalid ORRrs operands"</q>);</td></tr>
<tr><th id="1866">1866</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1867">1867</th><td>    }</td></tr>
<tr><th id="1868">1868</th><td>    <b>break</b>;</td></tr>
<tr><th id="1869">1869</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>: <i>// add Xd, Xn, #0 (LSL #0)</i></td></tr>
<tr><th id="1870">1870</th><td>    <b>if</b> (<a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI" data-ref-filename="235MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="1871">1871</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getDesc().getNumOperands() == <var>4</var> &amp;&amp;</td></tr>
<tr><th id="1872">1872</th><td>             MI.getOperand(<var>3</var>).getImm() == <var>0</var> &amp;&amp; <q>"invalid ADDXri operands"</q>);</td></tr>
<tr><th id="1873">1873</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1874">1874</th><td>    }</td></tr>
<tr><th id="1875">1875</th><td>    <b>break</b>;</td></tr>
<tr><th id="1876">1876</th><td>  }</td></tr>
<tr><th id="1877">1877</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1878">1878</th><td>}</td></tr>
<tr><th id="1879">1879</th><td></td></tr>
<tr><th id="1880">1880</th><td><i>// Return true if this instruction simply renames a general register without</i></td></tr>
<tr><th id="1881">1881</th><td><i>// modifying bits.</i></td></tr>
<tr><th id="1882">1882</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo9isFPRCopyERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isFPRCopy' data-ref="_ZN4llvm16AArch64InstrInfo9isFPRCopyERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo9isFPRCopyERKNS_12MachineInstrE">isFPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="237MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="237MI" data-ref-filename="237MI">MI</dfn>) {</td></tr>
<tr><th id="1883">1883</th><td>  <b>switch</b> (<a class="local col7 ref" href="#237MI" title='MI' data-ref="237MI" data-ref-filename="237MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1884">1884</th><td>  <b>default</b>:</td></tr>
<tr><th id="1885">1885</th><td>    <b>break</b>;</td></tr>
<tr><th id="1886">1886</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>: {</td></tr>
<tr><th id="1887">1887</th><td>    <i>// FPR64 copies will by lowered to ORR.16b</i></td></tr>
<tr><th id="1888">1888</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="238DstReg" title='DstReg' data-type='llvm::Register' data-ref="238DstReg" data-ref-filename="238DstReg">DstReg</dfn> = <a class="local col7 ref" href="#237MI" title='MI' data-ref="237MI" data-ref-filename="237MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1889">1889</th><td>    <b>return</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#238DstReg" title='DstReg' data-ref="238DstReg" data-ref-filename="238DstReg">DstReg</a>) ||</td></tr>
<tr><th id="1890">1890</th><td>            <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#238DstReg" title='DstReg' data-ref="238DstReg" data-ref-filename="238DstReg">DstReg</a>));</td></tr>
<tr><th id="1891">1891</th><td>  }</td></tr>
<tr><th id="1892">1892</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRv16i8" title='llvm::AArch64::ORRv16i8' data-ref="llvm::AArch64::ORRv16i8" data-ref-filename="llvm..AArch64..ORRv16i8">ORRv16i8</a>:</td></tr>
<tr><th id="1893">1893</th><td>    <b>if</b> (<a class="local col7 ref" href="#237MI" title='MI' data-ref="237MI" data-ref-filename="237MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#237MI" title='MI' data-ref="237MI" data-ref-filename="237MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="1894">1894</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getDesc().getNumOperands() == <var>3</var> &amp;&amp; MI.getOperand(<var>0</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="1895">1895</th><td>             <q>"invalid ORRv16i8 operands"</q>);</td></tr>
<tr><th id="1896">1896</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1897">1897</th><td>    }</td></tr>
<tr><th id="1898">1898</th><td>    <b>break</b>;</td></tr>
<tr><th id="1899">1899</th><td>  }</td></tr>
<tr><th id="1900">1900</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1901">1901</th><td>}</td></tr>
<tr><th id="1902">1902</th><td></td></tr>
<tr><th id="1903">1903</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::AArch64InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="239MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="239MI" data-ref-filename="239MI">MI</dfn>,</td></tr>
<tr><th id="1904">1904</th><td>                                               <em>int</em> &amp;<dfn class="local col0 decl" id="240FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="240FrameIndex" data-ref-filename="240FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1905">1905</th><td>  <b>switch</b> (<a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI" data-ref-filename="239MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1906">1906</th><td>  <b>default</b>:</td></tr>
<tr><th id="1907">1907</th><td>    <b>break</b>;</td></tr>
<tr><th id="1908">1908</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="1909">1909</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>:</td></tr>
<tr><th id="1910">1910</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBui" title='llvm::AArch64::LDRBui' data-ref="llvm::AArch64::LDRBui" data-ref-filename="llvm..AArch64..LDRBui">LDRBui</a>:</td></tr>
<tr><th id="1911">1911</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHui" title='llvm::AArch64::LDRHui' data-ref="llvm::AArch64::LDRHui" data-ref-filename="llvm..AArch64..LDRHui">LDRHui</a>:</td></tr>
<tr><th id="1912">1912</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>:</td></tr>
<tr><th id="1913">1913</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>:</td></tr>
<tr><th id="1914">1914</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>:</td></tr>
<tr><th id="1915">1915</th><td>    <b>if</b> (<a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI" data-ref-filename="239MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp; <a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI" data-ref-filename="239MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp;</td></tr>
<tr><th id="1916">1916</th><td>        <a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI" data-ref-filename="239MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI" data-ref-filename="239MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="1917">1917</th><td>      <a class="local col0 ref" href="#240FrameIndex" title='FrameIndex' data-ref="240FrameIndex" data-ref-filename="240FrameIndex">FrameIndex</a> = <a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI" data-ref-filename="239MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1918">1918</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI" data-ref-filename="239MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1919">1919</th><td>    }</td></tr>
<tr><th id="1920">1920</th><td>    <b>break</b>;</td></tr>
<tr><th id="1921">1921</th><td>  }</td></tr>
<tr><th id="1922">1922</th><td></td></tr>
<tr><th id="1923">1923</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1924">1924</th><td>}</td></tr>
<tr><th id="1925">1925</th><td></td></tr>
<tr><th id="1926">1926</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::AArch64InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="241MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="241MI" data-ref-filename="241MI">MI</dfn>,</td></tr>
<tr><th id="1927">1927</th><td>                                              <em>int</em> &amp;<dfn class="local col2 decl" id="242FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="242FrameIndex" data-ref-filename="242FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1928">1928</th><td>  <b>switch</b> (<a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI" data-ref-filename="241MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1929">1929</th><td>  <b>default</b>:</td></tr>
<tr><th id="1930">1930</th><td>    <b>break</b>;</td></tr>
<tr><th id="1931">1931</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>:</td></tr>
<tr><th id="1932">1932</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>:</td></tr>
<tr><th id="1933">1933</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBui" title='llvm::AArch64::STRBui' data-ref="llvm::AArch64::STRBui" data-ref-filename="llvm..AArch64..STRBui">STRBui</a>:</td></tr>
<tr><th id="1934">1934</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHui" title='llvm::AArch64::STRHui' data-ref="llvm::AArch64::STRHui" data-ref-filename="llvm..AArch64..STRHui">STRHui</a>:</td></tr>
<tr><th id="1935">1935</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>:</td></tr>
<tr><th id="1936">1936</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a>:</td></tr>
<tr><th id="1937">1937</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>:</td></tr>
<tr><th id="1938">1938</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDR_PXI" title='llvm::AArch64::LDR_PXI' data-ref="llvm::AArch64::LDR_PXI" data-ref-filename="llvm..AArch64..LDR_PXI">LDR_PXI</a>:</td></tr>
<tr><th id="1939">1939</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STR_PXI" title='llvm::AArch64::STR_PXI' data-ref="llvm::AArch64::STR_PXI" data-ref-filename="llvm..AArch64..STR_PXI">STR_PXI</a>:</td></tr>
<tr><th id="1940">1940</th><td>    <b>if</b> (<a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI" data-ref-filename="241MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp; <a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI" data-ref-filename="241MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp;</td></tr>
<tr><th id="1941">1941</th><td>        <a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI" data-ref-filename="241MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI" data-ref-filename="241MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="1942">1942</th><td>      <a class="local col2 ref" href="#242FrameIndex" title='FrameIndex' data-ref="242FrameIndex" data-ref-filename="242FrameIndex">FrameIndex</a> = <a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI" data-ref-filename="241MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1943">1943</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#241MI" title='MI' data-ref="241MI" data-ref-filename="241MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1944">1944</th><td>    }</td></tr>
<tr><th id="1945">1945</th><td>    <b>break</b>;</td></tr>
<tr><th id="1946">1946</th><td>  }</td></tr>
<tr><th id="1947">1947</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1948">1948</th><td>}</td></tr>
<tr><th id="1949">1949</th><td></td></tr>
<tr><th id="1950">1950</th><td><i class="doc">/// Check all MachineMemOperands for a hint to suppress pairing.</i></td></tr>
<tr><th id="1951">1951</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isLdStPairSuppressed' data-ref="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE">isLdStPairSuppressed</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="243MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="243MI" data-ref-filename="243MI">MI</dfn>) {</td></tr>
<tr><th id="1952">1952</th><td>  <b>return</b> <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI" data-ref-filename="243MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>(), [](<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="244MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="244MMO" data-ref-filename="244MMO">MMO</dfn>) {</td></tr>
<tr><th id="1953">1953</th><td>    <b>return</b> <a class="local col4 ref" href="#244MMO" title='MMO' data-ref="244MMO" data-ref-filename="244MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>() <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="ref" href="AArch64InstrInfo.h.html#llvm::MOSuppressPair" title='llvm::MOSuppressPair' data-ref="llvm::MOSuppressPair" data-ref-filename="llvm..MOSuppressPair">MOSuppressPair</a>;</td></tr>
<tr><th id="1954">1954</th><td>  });</td></tr>
<tr><th id="1955">1955</th><td>}</td></tr>
<tr><th id="1956">1956</th><td></td></tr>
<tr><th id="1957">1957</th><td><i class="doc">/// Set a flag on the first MachineMemOperand to suppress pairing.</i></td></tr>
<tr><th id="1958">1958</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo16suppressLdStPairERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::suppressLdStPair' data-ref="_ZN4llvm16AArch64InstrInfo16suppressLdStPairERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo16suppressLdStPairERNS_12MachineInstrE">suppressLdStPair</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="245MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="245MI" data-ref-filename="245MI">MI</dfn>) {</td></tr>
<tr><th id="1959">1959</th><td>  <b>if</b> (<a class="local col5 ref" href="#245MI" title='MI' data-ref="245MI" data-ref-filename="245MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>())</td></tr>
<tr><th id="1960">1960</th><td>    <b>return</b>;</td></tr>
<tr><th id="1961">1961</th><td>  (*<a class="local col5 ref" href="#245MI" title='MI' data-ref="245MI" data-ref-filename="245MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm17MachineMemOperand8setFlagsENS0_5FlagsE" title='llvm::MachineMemOperand::setFlags' data-ref="_ZN4llvm17MachineMemOperand8setFlagsENS0_5FlagsE" data-ref-filename="_ZN4llvm17MachineMemOperand8setFlagsENS0_5FlagsE">setFlags</a>(<a class="ref" href="AArch64InstrInfo.h.html#llvm::MOSuppressPair" title='llvm::MOSuppressPair' data-ref="llvm::MOSuppressPair" data-ref-filename="llvm..MOSuppressPair">MOSuppressPair</a>);</td></tr>
<tr><th id="1962">1962</th><td>}</td></tr>
<tr><th id="1963">1963</th><td></td></tr>
<tr><th id="1964">1964</th><td><i class="doc">/// Check all MachineMemOperands for a hint that the load/store is strided.</i></td></tr>
<tr><th id="1965">1965</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo15isStridedAccessERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isStridedAccess' data-ref="_ZN4llvm16AArch64InstrInfo15isStridedAccessERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo15isStridedAccessERKNS_12MachineInstrE">isStridedAccess</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="246MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="246MI" data-ref-filename="246MI">MI</dfn>) {</td></tr>
<tr><th id="1966">1966</th><td>  <b>return</b> <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI" data-ref-filename="246MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>(), [](<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="247MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="247MMO" data-ref-filename="247MMO">MMO</dfn>) {</td></tr>
<tr><th id="1967">1967</th><td>    <b>return</b> <a class="local col7 ref" href="#247MMO" title='MMO' data-ref="247MMO" data-ref-filename="247MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>() <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="ref" href="AArch64InstrInfo.h.html#llvm::MOStridedAccess" title='llvm::MOStridedAccess' data-ref="llvm::MOStridedAccess" data-ref-filename="llvm..MOStridedAccess">MOStridedAccess</a>;</td></tr>
<tr><th id="1968">1968</th><td>  });</td></tr>
<tr><th id="1969">1969</th><td>}</td></tr>
<tr><th id="1970">1970</th><td></td></tr>
<tr><th id="1971">1971</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="248Opc" title='Opc' data-type='unsigned int' data-ref="248Opc" data-ref-filename="248Opc">Opc</dfn>) {</td></tr>
<tr><th id="1972">1972</th><td>  <b>switch</b> (<a class="local col8 ref" href="#248Opc" title='Opc' data-ref="248Opc" data-ref-filename="248Opc">Opc</a>) {</td></tr>
<tr><th id="1973">1973</th><td>  <b>default</b>:</td></tr>
<tr><th id="1974">1974</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1975">1975</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURSi" title='llvm::AArch64::STURSi' data-ref="llvm::AArch64::STURSi" data-ref-filename="llvm..AArch64..STURSi">STURSi</a>:</td></tr>
<tr><th id="1976">1976</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURDi" title='llvm::AArch64::STURDi' data-ref="llvm::AArch64::STURDi" data-ref-filename="llvm..AArch64..STURDi">STURDi</a>:</td></tr>
<tr><th id="1977">1977</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURQi" title='llvm::AArch64::STURQi' data-ref="llvm::AArch64::STURQi" data-ref-filename="llvm..AArch64..STURQi">STURQi</a>:</td></tr>
<tr><th id="1978">1978</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURBBi" title='llvm::AArch64::STURBBi' data-ref="llvm::AArch64::STURBBi" data-ref-filename="llvm..AArch64..STURBBi">STURBBi</a>:</td></tr>
<tr><th id="1979">1979</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHHi" title='llvm::AArch64::STURHHi' data-ref="llvm::AArch64::STURHHi" data-ref-filename="llvm..AArch64..STURHHi">STURHHi</a>:</td></tr>
<tr><th id="1980">1980</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a>:</td></tr>
<tr><th id="1981">1981</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>:</td></tr>
<tr><th id="1982">1982</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSi" title='llvm::AArch64::LDURSi' data-ref="llvm::AArch64::LDURSi" data-ref-filename="llvm..AArch64..LDURSi">LDURSi</a>:</td></tr>
<tr><th id="1983">1983</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURDi" title='llvm::AArch64::LDURDi' data-ref="llvm::AArch64::LDURDi" data-ref-filename="llvm..AArch64..LDURDi">LDURDi</a>:</td></tr>
<tr><th id="1984">1984</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURQi" title='llvm::AArch64::LDURQi' data-ref="llvm::AArch64::LDURQi" data-ref-filename="llvm..AArch64..LDURQi">LDURQi</a>:</td></tr>
<tr><th id="1985">1985</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>:</td></tr>
<tr><th id="1986">1986</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>:</td></tr>
<tr><th id="1987">1987</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSWi" title='llvm::AArch64::LDURSWi' data-ref="llvm::AArch64::LDURSWi" data-ref-filename="llvm..AArch64..LDURSWi">LDURSWi</a>:</td></tr>
<tr><th id="1988">1988</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURHHi" title='llvm::AArch64::LDURHHi' data-ref="llvm::AArch64::LDURHHi" data-ref-filename="llvm..AArch64..LDURHHi">LDURHHi</a>:</td></tr>
<tr><th id="1989">1989</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURBBi" title='llvm::AArch64::LDURBBi' data-ref="llvm::AArch64::LDURBBi" data-ref-filename="llvm..AArch64..LDURBBi">LDURBBi</a>:</td></tr>
<tr><th id="1990">1990</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSBWi" title='llvm::AArch64::LDURSBWi' data-ref="llvm::AArch64::LDURSBWi" data-ref-filename="llvm..AArch64..LDURSBWi">LDURSBWi</a>:</td></tr>
<tr><th id="1991">1991</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSHWi" title='llvm::AArch64::LDURSHWi' data-ref="llvm::AArch64::LDURSHWi" data-ref-filename="llvm..AArch64..LDURSHWi">LDURSHWi</a>:</td></tr>
<tr><th id="1992">1992</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1993">1993</th><td>  }</td></tr>
<tr><th id="1994">1994</th><td>}</td></tr>
<tr><th id="1995">1995</th><td></td></tr>
<tr><th id="1996">1996</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj" title='llvm::AArch64InstrInfo::getUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj">getUnscaledLdSt</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="249Opc" title='Opc' data-type='unsigned int' data-ref="249Opc" data-ref-filename="249Opc">Opc</dfn>) {</td></tr>
<tr><th id="1997">1997</th><td>  <b>switch</b> (<a class="local col9 ref" href="#249Opc" title='Opc' data-ref="249Opc" data-ref-filename="249Opc">Opc</a>) {</td></tr>
<tr><th id="1998">1998</th><td>  <b>default</b>: <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="1999">1999</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PRFMui" title='llvm::AArch64::PRFMui' data-ref="llvm::AArch64::PRFMui" data-ref-filename="llvm..AArch64..PRFMui">PRFMui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PRFUMi" title='llvm::AArch64::PRFUMi' data-ref="llvm::AArch64::PRFUMi" data-ref-filename="llvm..AArch64..PRFUMi">PRFUMi</a>;</td></tr>
<tr><th id="2000">2000</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>;</td></tr>
<tr><th id="2001">2001</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>;</td></tr>
<tr><th id="2002">2002</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBui" title='llvm::AArch64::LDRBui' data-ref="llvm::AArch64::LDRBui" data-ref-filename="llvm..AArch64..LDRBui">LDRBui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURBi" title='llvm::AArch64::LDURBi' data-ref="llvm::AArch64::LDURBi" data-ref-filename="llvm..AArch64..LDURBi">LDURBi</a>;</td></tr>
<tr><th id="2003">2003</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHui" title='llvm::AArch64::LDRHui' data-ref="llvm::AArch64::LDRHui" data-ref-filename="llvm..AArch64..LDRHui">LDRHui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURHi" title='llvm::AArch64::LDURHi' data-ref="llvm::AArch64::LDURHi" data-ref-filename="llvm..AArch64..LDURHi">LDURHi</a>;</td></tr>
<tr><th id="2004">2004</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSi" title='llvm::AArch64::LDURSi' data-ref="llvm::AArch64::LDURSi" data-ref-filename="llvm..AArch64..LDURSi">LDURSi</a>;</td></tr>
<tr><th id="2005">2005</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURDi" title='llvm::AArch64::LDURDi' data-ref="llvm::AArch64::LDURDi" data-ref-filename="llvm..AArch64..LDURDi">LDURDi</a>;</td></tr>
<tr><th id="2006">2006</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURQi" title='llvm::AArch64::LDURQi' data-ref="llvm::AArch64::LDURQi" data-ref-filename="llvm..AArch64..LDURQi">LDURQi</a>;</td></tr>
<tr><th id="2007">2007</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURBBi" title='llvm::AArch64::LDURBBi' data-ref="llvm::AArch64::LDURBBi" data-ref-filename="llvm..AArch64..LDURBBi">LDURBBi</a>;</td></tr>
<tr><th id="2008">2008</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURHHi" title='llvm::AArch64::LDURHHi' data-ref="llvm::AArch64::LDURHHi" data-ref-filename="llvm..AArch64..LDURHHi">LDURHHi</a>;</td></tr>
<tr><th id="2009">2009</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXui" title='llvm::AArch64::LDRSBXui' data-ref="llvm::AArch64::LDRSBXui" data-ref-filename="llvm..AArch64..LDRSBXui">LDRSBXui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSBXi" title='llvm::AArch64::LDURSBXi' data-ref="llvm::AArch64::LDURSBXi" data-ref-filename="llvm..AArch64..LDURSBXi">LDURSBXi</a>;</td></tr>
<tr><th id="2010">2010</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWui" title='llvm::AArch64::LDRSBWui' data-ref="llvm::AArch64::LDRSBWui" data-ref-filename="llvm..AArch64..LDRSBWui">LDRSBWui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSBWi" title='llvm::AArch64::LDURSBWi' data-ref="llvm::AArch64::LDURSBWi" data-ref-filename="llvm..AArch64..LDURSBWi">LDURSBWi</a>;</td></tr>
<tr><th id="2011">2011</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXui" title='llvm::AArch64::LDRSHXui' data-ref="llvm::AArch64::LDRSHXui" data-ref-filename="llvm..AArch64..LDRSHXui">LDRSHXui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSHXi" title='llvm::AArch64::LDURSHXi' data-ref="llvm::AArch64::LDURSHXi" data-ref-filename="llvm..AArch64..LDURSHXi">LDURSHXi</a>;</td></tr>
<tr><th id="2012">2012</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWui" title='llvm::AArch64::LDRSHWui' data-ref="llvm::AArch64::LDRSHWui" data-ref-filename="llvm..AArch64..LDRSHWui">LDRSHWui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSHWi" title='llvm::AArch64::LDURSHWi' data-ref="llvm::AArch64::LDURSHWi" data-ref-filename="llvm..AArch64..LDURSHWi">LDURSHWi</a>;</td></tr>
<tr><th id="2013">2013</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSWi" title='llvm::AArch64::LDURSWi' data-ref="llvm::AArch64::LDURSWi" data-ref-filename="llvm..AArch64..LDURSWi">LDURSWi</a>;</td></tr>
<tr><th id="2014">2014</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>;</td></tr>
<tr><th id="2015">2015</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a>;</td></tr>
<tr><th id="2016">2016</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBui" title='llvm::AArch64::STRBui' data-ref="llvm::AArch64::STRBui" data-ref-filename="llvm..AArch64..STRBui">STRBui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURBi" title='llvm::AArch64::STURBi' data-ref="llvm::AArch64::STURBi" data-ref-filename="llvm..AArch64..STURBi">STURBi</a>;</td></tr>
<tr><th id="2017">2017</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHui" title='llvm::AArch64::STRHui' data-ref="llvm::AArch64::STRHui" data-ref-filename="llvm..AArch64..STRHui">STRHui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHi" title='llvm::AArch64::STURHi' data-ref="llvm::AArch64::STURHi" data-ref-filename="llvm..AArch64..STURHi">STURHi</a>;</td></tr>
<tr><th id="2018">2018</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURSi" title='llvm::AArch64::STURSi' data-ref="llvm::AArch64::STURSi" data-ref-filename="llvm..AArch64..STURSi">STURSi</a>;</td></tr>
<tr><th id="2019">2019</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURDi" title='llvm::AArch64::STURDi' data-ref="llvm::AArch64::STURDi" data-ref-filename="llvm..AArch64..STURDi">STURDi</a>;</td></tr>
<tr><th id="2020">2020</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURQi" title='llvm::AArch64::STURQi' data-ref="llvm::AArch64::STURQi" data-ref-filename="llvm..AArch64..STURQi">STURQi</a>;</td></tr>
<tr><th id="2021">2021</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURBBi" title='llvm::AArch64::STURBBi' data-ref="llvm::AArch64::STURBBi" data-ref-filename="llvm..AArch64..STURBBi">STURBBi</a>;</td></tr>
<tr><th id="2022">2022</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>: <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHHi" title='llvm::AArch64::STURHHi' data-ref="llvm::AArch64::STURHHi" data-ref-filename="llvm..AArch64..STURHHi">STURHHi</a>;</td></tr>
<tr><th id="2023">2023</th><td>  }</td></tr>
<tr><th id="2024">2024</th><td>}</td></tr>
<tr><th id="2025">2025</th><td></td></tr>
<tr><th id="2026">2026</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj" title='llvm::AArch64InstrInfo::getLoadStoreImmIdx' data-ref="_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj">getLoadStoreImmIdx</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="250Opc" title='Opc' data-type='unsigned int' data-ref="250Opc" data-ref-filename="250Opc">Opc</dfn>) {</td></tr>
<tr><th id="2027">2027</th><td>  <b>switch</b> (<a class="local col0 ref" href="#250Opc" title='Opc' data-ref="250Opc" data-ref-filename="250Opc">Opc</a>) {</td></tr>
<tr><th id="2028">2028</th><td>  <b>default</b>:</td></tr>
<tr><th id="2029">2029</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="2030">2030</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXi" title='llvm::AArch64::LDPXi' data-ref="llvm::AArch64::LDPXi" data-ref-filename="llvm..AArch64..LDPXi">LDPXi</a>:</td></tr>
<tr><th id="2031">2031</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDi" title='llvm::AArch64::LDPDi' data-ref="llvm::AArch64::LDPDi" data-ref-filename="llvm..AArch64..LDPDi">LDPDi</a>:</td></tr>
<tr><th id="2032">2032</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXi" title='llvm::AArch64::STPXi' data-ref="llvm::AArch64::STPXi" data-ref-filename="llvm..AArch64..STPXi">STPXi</a>:</td></tr>
<tr><th id="2033">2033</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDi" title='llvm::AArch64::STPDi' data-ref="llvm::AArch64::STPDi" data-ref-filename="llvm..AArch64..STPDi">STPDi</a>:</td></tr>
<tr><th id="2034">2034</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPXi" title='llvm::AArch64::LDNPXi' data-ref="llvm::AArch64::LDNPXi" data-ref-filename="llvm..AArch64..LDNPXi">LDNPXi</a>:</td></tr>
<tr><th id="2035">2035</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPDi" title='llvm::AArch64::LDNPDi' data-ref="llvm::AArch64::LDNPDi" data-ref-filename="llvm..AArch64..LDNPDi">LDNPDi</a>:</td></tr>
<tr><th id="2036">2036</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPXi" title='llvm::AArch64::STNPXi' data-ref="llvm::AArch64::STNPXi" data-ref-filename="llvm..AArch64..STNPXi">STNPXi</a>:</td></tr>
<tr><th id="2037">2037</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPDi" title='llvm::AArch64::STNPDi' data-ref="llvm::AArch64::STNPDi" data-ref-filename="llvm..AArch64..STNPDi">STNPDi</a>:</td></tr>
<tr><th id="2038">2038</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQi" title='llvm::AArch64::LDPQi' data-ref="llvm::AArch64::LDPQi" data-ref-filename="llvm..AArch64..LDPQi">LDPQi</a>:</td></tr>
<tr><th id="2039">2039</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQi" title='llvm::AArch64::STPQi' data-ref="llvm::AArch64::STPQi" data-ref-filename="llvm..AArch64..STPQi">STPQi</a>:</td></tr>
<tr><th id="2040">2040</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPQi" title='llvm::AArch64::LDNPQi' data-ref="llvm::AArch64::LDNPQi" data-ref-filename="llvm..AArch64..LDNPQi">LDNPQi</a>:</td></tr>
<tr><th id="2041">2041</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPQi" title='llvm::AArch64::STNPQi' data-ref="llvm::AArch64::STNPQi" data-ref-filename="llvm..AArch64..STNPQi">STNPQi</a>:</td></tr>
<tr><th id="2042">2042</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWi" title='llvm::AArch64::LDPWi' data-ref="llvm::AArch64::LDPWi" data-ref-filename="llvm..AArch64..LDPWi">LDPWi</a>:</td></tr>
<tr><th id="2043">2043</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSi" title='llvm::AArch64::LDPSi' data-ref="llvm::AArch64::LDPSi" data-ref-filename="llvm..AArch64..LDPSi">LDPSi</a>:</td></tr>
<tr><th id="2044">2044</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWi" title='llvm::AArch64::STPWi' data-ref="llvm::AArch64::STPWi" data-ref-filename="llvm..AArch64..STPWi">STPWi</a>:</td></tr>
<tr><th id="2045">2045</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSi" title='llvm::AArch64::STPSi' data-ref="llvm::AArch64::STPSi" data-ref-filename="llvm..AArch64..STPSi">STPSi</a>:</td></tr>
<tr><th id="2046">2046</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPWi" title='llvm::AArch64::LDNPWi' data-ref="llvm::AArch64::LDNPWi" data-ref-filename="llvm..AArch64..LDNPWi">LDNPWi</a>:</td></tr>
<tr><th id="2047">2047</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPSi" title='llvm::AArch64::LDNPSi' data-ref="llvm::AArch64::LDNPSi" data-ref-filename="llvm..AArch64..LDNPSi">LDNPSi</a>:</td></tr>
<tr><th id="2048">2048</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPWi" title='llvm::AArch64::STNPWi' data-ref="llvm::AArch64::STNPWi" data-ref-filename="llvm..AArch64..STNPWi">STNPWi</a>:</td></tr>
<tr><th id="2049">2049</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPSi" title='llvm::AArch64::STNPSi' data-ref="llvm::AArch64::STNPSi" data-ref-filename="llvm..AArch64..STNPSi">STNPSi</a>:</td></tr>
<tr><th id="2050">2050</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDG" title='llvm::AArch64::LDG' data-ref="llvm::AArch64::LDG" data-ref-filename="llvm..AArch64..LDG">LDG</a>:</td></tr>
<tr><th id="2051">2051</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPi" title='llvm::AArch64::STGPi' data-ref="llvm::AArch64::STGPi" data-ref-filename="llvm..AArch64..STGPi">STGPi</a>:</td></tr>
<tr><th id="2052">2052</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1B_IMM" title='llvm::AArch64::LD1B_IMM' data-ref="llvm::AArch64::LD1B_IMM" data-ref-filename="llvm..AArch64..LD1B_IMM">LD1B_IMM</a>:</td></tr>
<tr><th id="2053">2053</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1H_IMM" title='llvm::AArch64::LD1H_IMM' data-ref="llvm::AArch64::LD1H_IMM" data-ref-filename="llvm..AArch64..LD1H_IMM">LD1H_IMM</a>:</td></tr>
<tr><th id="2054">2054</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1W_IMM" title='llvm::AArch64::LD1W_IMM' data-ref="llvm::AArch64::LD1W_IMM" data-ref-filename="llvm..AArch64..LD1W_IMM">LD1W_IMM</a>:</td></tr>
<tr><th id="2055">2055</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1D_IMM" title='llvm::AArch64::LD1D_IMM' data-ref="llvm::AArch64::LD1D_IMM" data-ref-filename="llvm..AArch64..LD1D_IMM">LD1D_IMM</a>:</td></tr>
<tr><th id="2056">2056</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1B_IMM" title='llvm::AArch64::ST1B_IMM' data-ref="llvm::AArch64::ST1B_IMM" data-ref-filename="llvm..AArch64..ST1B_IMM">ST1B_IMM</a>:</td></tr>
<tr><th id="2057">2057</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1H_IMM" title='llvm::AArch64::ST1H_IMM' data-ref="llvm::AArch64::ST1H_IMM" data-ref-filename="llvm..AArch64..ST1H_IMM">ST1H_IMM</a>:</td></tr>
<tr><th id="2058">2058</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1W_IMM" title='llvm::AArch64::ST1W_IMM' data-ref="llvm::AArch64::ST1W_IMM" data-ref-filename="llvm..AArch64..ST1W_IMM">ST1W_IMM</a>:</td></tr>
<tr><th id="2059">2059</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1D_IMM" title='llvm::AArch64::ST1D_IMM' data-ref="llvm::AArch64::ST1D_IMM" data-ref-filename="llvm..AArch64..ST1D_IMM">ST1D_IMM</a>:</td></tr>
<tr><th id="2060">2060</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1B_H_IMM" title='llvm::AArch64::LD1B_H_IMM' data-ref="llvm::AArch64::LD1B_H_IMM" data-ref-filename="llvm..AArch64..LD1B_H_IMM">LD1B_H_IMM</a>:</td></tr>
<tr><th id="2061">2061</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1SB_H_IMM" title='llvm::AArch64::LD1SB_H_IMM' data-ref="llvm::AArch64::LD1SB_H_IMM" data-ref-filename="llvm..AArch64..LD1SB_H_IMM">LD1SB_H_IMM</a>:</td></tr>
<tr><th id="2062">2062</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1H_S_IMM" title='llvm::AArch64::LD1H_S_IMM' data-ref="llvm::AArch64::LD1H_S_IMM" data-ref-filename="llvm..AArch64..LD1H_S_IMM">LD1H_S_IMM</a>:</td></tr>
<tr><th id="2063">2063</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1SH_S_IMM" title='llvm::AArch64::LD1SH_S_IMM' data-ref="llvm::AArch64::LD1SH_S_IMM" data-ref-filename="llvm..AArch64..LD1SH_S_IMM">LD1SH_S_IMM</a>:</td></tr>
<tr><th id="2064">2064</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1W_D_IMM" title='llvm::AArch64::LD1W_D_IMM' data-ref="llvm::AArch64::LD1W_D_IMM" data-ref-filename="llvm..AArch64..LD1W_D_IMM">LD1W_D_IMM</a>:</td></tr>
<tr><th id="2065">2065</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1SW_D_IMM" title='llvm::AArch64::LD1SW_D_IMM' data-ref="llvm::AArch64::LD1SW_D_IMM" data-ref-filename="llvm..AArch64..LD1SW_D_IMM">LD1SW_D_IMM</a>:</td></tr>
<tr><th id="2066">2066</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1B_H_IMM" title='llvm::AArch64::ST1B_H_IMM' data-ref="llvm::AArch64::ST1B_H_IMM" data-ref-filename="llvm..AArch64..ST1B_H_IMM">ST1B_H_IMM</a>:</td></tr>
<tr><th id="2067">2067</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1H_S_IMM" title='llvm::AArch64::ST1H_S_IMM' data-ref="llvm::AArch64::ST1H_S_IMM" data-ref-filename="llvm..AArch64..ST1H_S_IMM">ST1H_S_IMM</a>:</td></tr>
<tr><th id="2068">2068</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1W_D_IMM" title='llvm::AArch64::ST1W_D_IMM' data-ref="llvm::AArch64::ST1W_D_IMM" data-ref-filename="llvm..AArch64..ST1W_D_IMM">ST1W_D_IMM</a>:</td></tr>
<tr><th id="2069">2069</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1B_S_IMM" title='llvm::AArch64::LD1B_S_IMM' data-ref="llvm::AArch64::LD1B_S_IMM" data-ref-filename="llvm..AArch64..LD1B_S_IMM">LD1B_S_IMM</a>:</td></tr>
<tr><th id="2070">2070</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1SB_S_IMM" title='llvm::AArch64::LD1SB_S_IMM' data-ref="llvm::AArch64::LD1SB_S_IMM" data-ref-filename="llvm..AArch64..LD1SB_S_IMM">LD1SB_S_IMM</a>:</td></tr>
<tr><th id="2071">2071</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1H_D_IMM" title='llvm::AArch64::LD1H_D_IMM' data-ref="llvm::AArch64::LD1H_D_IMM" data-ref-filename="llvm..AArch64..LD1H_D_IMM">LD1H_D_IMM</a>:</td></tr>
<tr><th id="2072">2072</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1SH_D_IMM" title='llvm::AArch64::LD1SH_D_IMM' data-ref="llvm::AArch64::LD1SH_D_IMM" data-ref-filename="llvm..AArch64..LD1SH_D_IMM">LD1SH_D_IMM</a>:</td></tr>
<tr><th id="2073">2073</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1B_S_IMM" title='llvm::AArch64::ST1B_S_IMM' data-ref="llvm::AArch64::ST1B_S_IMM" data-ref-filename="llvm..AArch64..ST1B_S_IMM">ST1B_S_IMM</a>:</td></tr>
<tr><th id="2074">2074</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1H_D_IMM" title='llvm::AArch64::ST1H_D_IMM' data-ref="llvm::AArch64::ST1H_D_IMM" data-ref-filename="llvm..AArch64..ST1H_D_IMM">ST1H_D_IMM</a>:</td></tr>
<tr><th id="2075">2075</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1B_D_IMM" title='llvm::AArch64::LD1B_D_IMM' data-ref="llvm::AArch64::LD1B_D_IMM" data-ref-filename="llvm..AArch64..LD1B_D_IMM">LD1B_D_IMM</a>:</td></tr>
<tr><th id="2076">2076</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1SB_D_IMM" title='llvm::AArch64::LD1SB_D_IMM' data-ref="llvm::AArch64::LD1SB_D_IMM" data-ref-filename="llvm..AArch64..LD1SB_D_IMM">LD1SB_D_IMM</a>:</td></tr>
<tr><th id="2077">2077</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1B_D_IMM" title='llvm::AArch64::ST1B_D_IMM' data-ref="llvm::AArch64::ST1B_D_IMM" data-ref-filename="llvm..AArch64..ST1B_D_IMM">ST1B_D_IMM</a>:</td></tr>
<tr><th id="2078">2078</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="2079">2079</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDG" title='llvm::AArch64::ADDG' data-ref="llvm::AArch64::ADDG" data-ref-filename="llvm..AArch64..ADDG">ADDG</a>:</td></tr>
<tr><th id="2080">2080</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGOffset" title='llvm::AArch64::STGOffset' data-ref="llvm::AArch64::STGOffset" data-ref-filename="llvm..AArch64..STGOffset">STGOffset</a>:</td></tr>
<tr><th id="2081">2081</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDR_PXI" title='llvm::AArch64::LDR_PXI' data-ref="llvm::AArch64::LDR_PXI" data-ref-filename="llvm..AArch64..LDR_PXI">LDR_PXI</a>:</td></tr>
<tr><th id="2082">2082</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STR_PXI" title='llvm::AArch64::STR_PXI' data-ref="llvm::AArch64::STR_PXI" data-ref-filename="llvm..AArch64..STR_PXI">STR_PXI</a>:</td></tr>
<tr><th id="2083">2083</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="2084">2084</th><td>  }</td></tr>
<tr><th id="2085">2085</th><td>}</td></tr>
<tr><th id="2086">2086</th><td></td></tr>
<tr><th id="2087">2087</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isPairableLdStInst' data-ref="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE">isPairableLdStInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="251MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="251MI" data-ref-filename="251MI">MI</dfn>) {</td></tr>
<tr><th id="2088">2088</th><td>  <b>switch</b> (<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2089">2089</th><td>  <b>default</b>:</td></tr>
<tr><th id="2090">2090</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2091">2091</th><td>  <i>// Scaled instructions.</i></td></tr>
<tr><th id="2092">2092</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>:</td></tr>
<tr><th id="2093">2093</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a>:</td></tr>
<tr><th id="2094">2094</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>:</td></tr>
<tr><th id="2095">2095</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>:</td></tr>
<tr><th id="2096">2096</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>:</td></tr>
<tr><th id="2097">2097</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>:</td></tr>
<tr><th id="2098">2098</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>:</td></tr>
<tr><th id="2099">2099</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>:</td></tr>
<tr><th id="2100">2100</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>:</td></tr>
<tr><th id="2101">2101</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="2102">2102</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a>:</td></tr>
<tr><th id="2103">2103</th><td>  <i>// Unscaled instructions.</i></td></tr>
<tr><th id="2104">2104</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURSi" title='llvm::AArch64::STURSi' data-ref="llvm::AArch64::STURSi" data-ref-filename="llvm..AArch64..STURSi">STURSi</a>:</td></tr>
<tr><th id="2105">2105</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURDi" title='llvm::AArch64::STURDi' data-ref="llvm::AArch64::STURDi" data-ref-filename="llvm..AArch64..STURDi">STURDi</a>:</td></tr>
<tr><th id="2106">2106</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURQi" title='llvm::AArch64::STURQi' data-ref="llvm::AArch64::STURQi" data-ref-filename="llvm..AArch64..STURQi">STURQi</a>:</td></tr>
<tr><th id="2107">2107</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a>:</td></tr>
<tr><th id="2108">2108</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>:</td></tr>
<tr><th id="2109">2109</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSi" title='llvm::AArch64::LDURSi' data-ref="llvm::AArch64::LDURSi" data-ref-filename="llvm..AArch64..LDURSi">LDURSi</a>:</td></tr>
<tr><th id="2110">2110</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURDi" title='llvm::AArch64::LDURDi' data-ref="llvm::AArch64::LDURDi" data-ref-filename="llvm..AArch64..LDURDi">LDURDi</a>:</td></tr>
<tr><th id="2111">2111</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURQi" title='llvm::AArch64::LDURQi' data-ref="llvm::AArch64::LDURQi" data-ref-filename="llvm..AArch64..LDURQi">LDURQi</a>:</td></tr>
<tr><th id="2112">2112</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>:</td></tr>
<tr><th id="2113">2113</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>:</td></tr>
<tr><th id="2114">2114</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSWi" title='llvm::AArch64::LDURSWi' data-ref="llvm::AArch64::LDURSWi" data-ref-filename="llvm..AArch64..LDURSWi">LDURSWi</a>:</td></tr>
<tr><th id="2115">2115</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2116">2116</th><td>  }</td></tr>
<tr><th id="2117">2117</th><td>}</td></tr>
<tr><th id="2118">2118</th><td></td></tr>
<tr><th id="2119">2119</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb" title='llvm::AArch64InstrInfo::convertToFlagSettingOpc' data-ref="_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb" data-ref-filename="_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb">convertToFlagSettingOpc</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="252Opc" title='Opc' data-type='unsigned int' data-ref="252Opc" data-ref-filename="252Opc">Opc</dfn>,</td></tr>
<tr><th id="2120">2120</th><td>                                                   <em>bool</em> &amp;<dfn class="local col3 decl" id="253Is64Bit" title='Is64Bit' data-type='bool &amp;' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</dfn>) {</td></tr>
<tr><th id="2121">2121</th><td>  <b>switch</b> (<a class="local col2 ref" href="#252Opc" title='Opc' data-ref="252Opc" data-ref-filename="252Opc">Opc</a>) {</td></tr>
<tr><th id="2122">2122</th><td>  <b>default</b>:</td></tr>
<tr><th id="2123">2123</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Opcode has no flag setting equivalent!"</q>);</td></tr>
<tr><th id="2124">2124</th><td>  <i>// 32-bit cases:</i></td></tr>
<tr><th id="2125">2125</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>:</td></tr>
<tr><th id="2126">2126</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2127">2127</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>;</td></tr>
<tr><th id="2128">2128</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrr" title='llvm::AArch64::ADDWrr' data-ref="llvm::AArch64::ADDWrr" data-ref-filename="llvm..AArch64..ADDWrr">ADDWrr</a>:</td></tr>
<tr><th id="2129">2129</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2130">2130</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrr" title='llvm::AArch64::ADDSWrr' data-ref="llvm::AArch64::ADDSWrr" data-ref-filename="llvm..AArch64..ADDSWrr">ADDSWrr</a>;</td></tr>
<tr><th id="2131">2131</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrs" title='llvm::AArch64::ADDWrs' data-ref="llvm::AArch64::ADDWrs" data-ref-filename="llvm..AArch64..ADDWrs">ADDWrs</a>:</td></tr>
<tr><th id="2132">2132</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2133">2133</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrs" title='llvm::AArch64::ADDSWrs' data-ref="llvm::AArch64::ADDSWrs" data-ref-filename="llvm..AArch64..ADDSWrs">ADDSWrs</a>;</td></tr>
<tr><th id="2134">2134</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrx" title='llvm::AArch64::ADDWrx' data-ref="llvm::AArch64::ADDWrx" data-ref-filename="llvm..AArch64..ADDWrx">ADDWrx</a>:</td></tr>
<tr><th id="2135">2135</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2136">2136</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrx" title='llvm::AArch64::ADDSWrx' data-ref="llvm::AArch64::ADDSWrx" data-ref-filename="llvm..AArch64..ADDSWrx">ADDSWrx</a>;</td></tr>
<tr><th id="2137">2137</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWri" title='llvm::AArch64::ANDWri' data-ref="llvm::AArch64::ANDWri" data-ref-filename="llvm..AArch64..ANDWri">ANDWri</a>:</td></tr>
<tr><th id="2138">2138</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2139">2139</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWri" title='llvm::AArch64::ANDSWri' data-ref="llvm::AArch64::ANDSWri" data-ref-filename="llvm..AArch64..ANDSWri">ANDSWri</a>;</td></tr>
<tr><th id="2140">2140</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWrr" title='llvm::AArch64::ANDWrr' data-ref="llvm::AArch64::ANDWrr" data-ref-filename="llvm..AArch64..ANDWrr">ANDWrr</a>:</td></tr>
<tr><th id="2141">2141</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2142">2142</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWrr" title='llvm::AArch64::ANDSWrr' data-ref="llvm::AArch64::ANDSWrr" data-ref-filename="llvm..AArch64..ANDSWrr">ANDSWrr</a>;</td></tr>
<tr><th id="2143">2143</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWrs" title='llvm::AArch64::ANDWrs' data-ref="llvm::AArch64::ANDWrs" data-ref-filename="llvm..AArch64..ANDWrs">ANDWrs</a>:</td></tr>
<tr><th id="2144">2144</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2145">2145</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWrs" title='llvm::AArch64::ANDSWrs' data-ref="llvm::AArch64::ANDSWrs" data-ref-filename="llvm..AArch64..ANDSWrs">ANDSWrs</a>;</td></tr>
<tr><th id="2146">2146</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICWrr" title='llvm::AArch64::BICWrr' data-ref="llvm::AArch64::BICWrr" data-ref-filename="llvm..AArch64..BICWrr">BICWrr</a>:</td></tr>
<tr><th id="2147">2147</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2148">2148</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSWrr" title='llvm::AArch64::BICSWrr' data-ref="llvm::AArch64::BICSWrr" data-ref-filename="llvm..AArch64..BICSWrr">BICSWrr</a>;</td></tr>
<tr><th id="2149">2149</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICWrs" title='llvm::AArch64::BICWrs' data-ref="llvm::AArch64::BICWrs" data-ref-filename="llvm..AArch64..BICWrs">BICWrs</a>:</td></tr>
<tr><th id="2150">2150</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2151">2151</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSWrs" title='llvm::AArch64::BICSWrs' data-ref="llvm::AArch64::BICSWrs" data-ref-filename="llvm..AArch64..BICSWrs">BICSWrs</a>;</td></tr>
<tr><th id="2152">2152</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWri" title='llvm::AArch64::SUBWri' data-ref="llvm::AArch64::SUBWri" data-ref-filename="llvm..AArch64..SUBWri">SUBWri</a>:</td></tr>
<tr><th id="2153">2153</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2154">2154</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>;</td></tr>
<tr><th id="2155">2155</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrr" title='llvm::AArch64::SUBWrr' data-ref="llvm::AArch64::SUBWrr" data-ref-filename="llvm..AArch64..SUBWrr">SUBWrr</a>:</td></tr>
<tr><th id="2156">2156</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2157">2157</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>;</td></tr>
<tr><th id="2158">2158</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrs" title='llvm::AArch64::SUBWrs' data-ref="llvm::AArch64::SUBWrs" data-ref-filename="llvm..AArch64..SUBWrs">SUBWrs</a>:</td></tr>
<tr><th id="2159">2159</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2160">2160</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a>;</td></tr>
<tr><th id="2161">2161</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrx" title='llvm::AArch64::SUBWrx' data-ref="llvm::AArch64::SUBWrx" data-ref-filename="llvm..AArch64..SUBWrx">SUBWrx</a>:</td></tr>
<tr><th id="2162">2162</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2163">2163</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrx" title='llvm::AArch64::SUBSWrx' data-ref="llvm::AArch64::SUBSWrx" data-ref-filename="llvm..AArch64..SUBSWrx">SUBSWrx</a>;</td></tr>
<tr><th id="2164">2164</th><td>  <i>// 64-bit cases:</i></td></tr>
<tr><th id="2165">2165</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>:</td></tr>
<tr><th id="2166">2166</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="2167">2167</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>;</td></tr>
<tr><th id="2168">2168</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrr" title='llvm::AArch64::ADDXrr' data-ref="llvm::AArch64::ADDXrr" data-ref-filename="llvm..AArch64..ADDXrr">ADDXrr</a>:</td></tr>
<tr><th id="2169">2169</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="2170">2170</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrr" title='llvm::AArch64::ADDSXrr' data-ref="llvm::AArch64::ADDSXrr" data-ref-filename="llvm..AArch64..ADDSXrr">ADDSXrr</a>;</td></tr>
<tr><th id="2171">2171</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrs" title='llvm::AArch64::ADDXrs' data-ref="llvm::AArch64::ADDXrs" data-ref-filename="llvm..AArch64..ADDXrs">ADDXrs</a>:</td></tr>
<tr><th id="2172">2172</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="2173">2173</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrs" title='llvm::AArch64::ADDSXrs' data-ref="llvm::AArch64::ADDSXrs" data-ref-filename="llvm..AArch64..ADDSXrs">ADDSXrs</a>;</td></tr>
<tr><th id="2174">2174</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrx" title='llvm::AArch64::ADDXrx' data-ref="llvm::AArch64::ADDXrx" data-ref-filename="llvm..AArch64..ADDXrx">ADDXrx</a>:</td></tr>
<tr><th id="2175">2175</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="2176">2176</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrx" title='llvm::AArch64::ADDSXrx' data-ref="llvm::AArch64::ADDSXrx" data-ref-filename="llvm..AArch64..ADDSXrx">ADDSXrx</a>;</td></tr>
<tr><th id="2177">2177</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXri" title='llvm::AArch64::ANDXri' data-ref="llvm::AArch64::ANDXri" data-ref-filename="llvm..AArch64..ANDXri">ANDXri</a>:</td></tr>
<tr><th id="2178">2178</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="2179">2179</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXri" title='llvm::AArch64::ANDSXri' data-ref="llvm::AArch64::ANDSXri" data-ref-filename="llvm..AArch64..ANDSXri">ANDSXri</a>;</td></tr>
<tr><th id="2180">2180</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXrr" title='llvm::AArch64::ANDXrr' data-ref="llvm::AArch64::ANDXrr" data-ref-filename="llvm..AArch64..ANDXrr">ANDXrr</a>:</td></tr>
<tr><th id="2181">2181</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="2182">2182</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXrr" title='llvm::AArch64::ANDSXrr' data-ref="llvm::AArch64::ANDSXrr" data-ref-filename="llvm..AArch64..ANDSXrr">ANDSXrr</a>;</td></tr>
<tr><th id="2183">2183</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXrs" title='llvm::AArch64::ANDXrs' data-ref="llvm::AArch64::ANDXrs" data-ref-filename="llvm..AArch64..ANDXrs">ANDXrs</a>:</td></tr>
<tr><th id="2184">2184</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="2185">2185</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXrs" title='llvm::AArch64::ANDSXrs' data-ref="llvm::AArch64::ANDSXrs" data-ref-filename="llvm..AArch64..ANDSXrs">ANDSXrs</a>;</td></tr>
<tr><th id="2186">2186</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICXrr" title='llvm::AArch64::BICXrr' data-ref="llvm::AArch64::BICXrr" data-ref-filename="llvm..AArch64..BICXrr">BICXrr</a>:</td></tr>
<tr><th id="2187">2187</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="2188">2188</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSXrr" title='llvm::AArch64::BICSXrr' data-ref="llvm::AArch64::BICSXrr" data-ref-filename="llvm..AArch64..BICSXrr">BICSXrr</a>;</td></tr>
<tr><th id="2189">2189</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICXrs" title='llvm::AArch64::BICXrs' data-ref="llvm::AArch64::BICXrs" data-ref-filename="llvm..AArch64..BICXrs">BICXrs</a>:</td></tr>
<tr><th id="2190">2190</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="2191">2191</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSXrs" title='llvm::AArch64::BICSXrs' data-ref="llvm::AArch64::BICSXrs" data-ref-filename="llvm..AArch64..BICSXrs">BICSXrs</a>;</td></tr>
<tr><th id="2192">2192</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>:</td></tr>
<tr><th id="2193">2193</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="2194">2194</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>;</td></tr>
<tr><th id="2195">2195</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrr" title='llvm::AArch64::SUBXrr' data-ref="llvm::AArch64::SUBXrr" data-ref-filename="llvm..AArch64..SUBXrr">SUBXrr</a>:</td></tr>
<tr><th id="2196">2196</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="2197">2197</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>;</td></tr>
<tr><th id="2198">2198</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrs" title='llvm::AArch64::SUBXrs' data-ref="llvm::AArch64::SUBXrs" data-ref-filename="llvm..AArch64..SUBXrs">SUBXrs</a>:</td></tr>
<tr><th id="2199">2199</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="2200">2200</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a>;</td></tr>
<tr><th id="2201">2201</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrx" title='llvm::AArch64::SUBXrx' data-ref="llvm::AArch64::SUBXrx" data-ref-filename="llvm..AArch64..SUBXrx">SUBXrx</a>:</td></tr>
<tr><th id="2202">2202</th><td>    <a class="local col3 ref" href="#253Is64Bit" title='Is64Bit' data-ref="253Is64Bit" data-ref-filename="253Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="2203">2203</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrx" title='llvm::AArch64::SUBSXrx' data-ref="llvm::AArch64::SUBSXrx" data-ref-filename="llvm..AArch64..SUBSXrx">SUBSXrx</a>;</td></tr>
<tr><th id="2204">2204</th><td>  }</td></tr>
<tr><th id="2205">2205</th><td>}</td></tr>
<tr><th id="2206">2206</th><td></td></tr>
<tr><th id="2207">2207</th><td><i>// Is this a candidate for ld/st merging or pairing?  For example, we don't</i></td></tr>
<tr><th id="2208">2208</th><td><i>// touch volatiles or load/stores that have a hint to avoid pair formation.</i></td></tr>
<tr><th id="2209">2209</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCandidateToMergeOrPair' data-ref="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE">isCandidateToMergeOrPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="254MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="254MI" data-ref-filename="254MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2210">2210</th><td>  <i>// If this is a volatile load/store, don't mess with it.</i></td></tr>
<tr><th id="2211">2211</th><td>  <b>if</b> (<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI" data-ref-filename="254MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="2212">2212</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2213">2213</th><td></td></tr>
<tr><th id="2214">2214</th><td>  <i>// Make sure this is a reg/fi+imm (as opposed to an address reloc).</i></td></tr>
<tr><th id="2215">2215</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MI.getOperand(<var>1</var>).isReg() || MI.getOperand(<var>1</var>).isFI()) &amp;&amp;</td></tr>
<tr><th id="2216">2216</th><td>         <q>"Expected a reg or frame index operand."</q>);</td></tr>
<tr><th id="2217">2217</th><td>  <b>if</b> (!<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI" data-ref-filename="254MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="2218">2218</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td>  <i>// Can't merge/pair if the instruction modifies the base register.</i></td></tr>
<tr><th id="2221">2221</th><td><i>  // e.g., ldr x0, [x0]</i></td></tr>
<tr><th id="2222">2222</th><td><i>  // This case will never occur with an FI base.</i></td></tr>
<tr><th id="2223">2223</th><td>  <b>if</b> (<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI" data-ref-filename="254MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="2224">2224</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="255BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="255BaseReg" data-ref-filename="255BaseReg">BaseReg</dfn> = <a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI" data-ref-filename="254MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2225">2225</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="256TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="256TRI" data-ref-filename="256TRI">TRI</dfn> = &amp;<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2226">2226</th><td>    <b>if</b> (<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI" data-ref-filename="254MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#255BaseReg" title='BaseReg' data-ref="255BaseReg" data-ref-filename="255BaseReg">BaseReg</a>, <a class="local col6 ref" href="#256TRI" title='TRI' data-ref="256TRI" data-ref-filename="256TRI">TRI</a>))</td></tr>
<tr><th id="2227">2227</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2228">2228</th><td>  }</td></tr>
<tr><th id="2229">2229</th><td></td></tr>
<tr><th id="2230">2230</th><td>  <i>// Check if this load/store has a hint to avoid pair formation.</i></td></tr>
<tr><th id="2231">2231</th><td><i>  // MachineMemOperands hints are set by the AArch64StorePairSuppress pass.</i></td></tr>
<tr><th id="2232">2232</th><td>  <b>if</b> (<a class="member fn" href="#_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isLdStPairSuppressed' data-ref="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE">isLdStPairSuppressed</a>(<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI" data-ref-filename="254MI">MI</a>))</td></tr>
<tr><th id="2233">2233</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2234">2234</th><td></td></tr>
<tr><th id="2235">2235</th><td>  <i>// Do not pair any callee-save store/reload instructions in the</i></td></tr>
<tr><th id="2236">2236</th><td><i>  // prologue/epilogue if the CFI information encoded the operations as separate</i></td></tr>
<tr><th id="2237">2237</th><td><i>  // instructions, as that will cause the size of the actual prologue to mismatch</i></td></tr>
<tr><th id="2238">2238</th><td><i>  // with the prologue size recorded in the Windows CFI.</i></td></tr>
<tr><th id="2239">2239</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo" data-ref-filename="llvm..MCAsmInfo">MCAsmInfo</a> *<dfn class="local col7 decl" id="257MAI" title='MAI' data-type='const llvm::MCAsmInfo *' data-ref="257MAI" data-ref-filename="257MAI">MAI</dfn> = <a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI" data-ref-filename="254MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv" data-ref-filename="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>();</td></tr>
<tr><th id="2240">2240</th><td>  <em>bool</em> <dfn class="local col8 decl" id="258NeedsWinCFI" title='NeedsWinCFI' data-type='bool' data-ref="258NeedsWinCFI" data-ref-filename="258NeedsWinCFI">NeedsWinCFI</dfn> = <a class="local col7 ref" href="#257MAI" title='MAI' data-ref="257MAI" data-ref-filename="257MAI">MAI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo14usesWindowsCFIEv" title='llvm::MCAsmInfo::usesWindowsCFI' data-ref="_ZNK4llvm9MCAsmInfo14usesWindowsCFIEv" data-ref-filename="_ZNK4llvm9MCAsmInfo14usesWindowsCFIEv">usesWindowsCFI</a>() &amp;&amp;</td></tr>
<tr><th id="2241">2241</th><td>                     <a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI" data-ref-filename="254MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function21needsUnwindTableEntryEv" title='llvm::Function::needsUnwindTableEntry' data-ref="_ZNK4llvm8Function21needsUnwindTableEntryEv" data-ref-filename="_ZNK4llvm8Function21needsUnwindTableEntryEv">needsUnwindTableEntry</a>();</td></tr>
<tr><th id="2242">2242</th><td>  <b>if</b> (<a class="local col8 ref" href="#258NeedsWinCFI" title='NeedsWinCFI' data-ref="258NeedsWinCFI" data-ref-filename="258NeedsWinCFI">NeedsWinCFI</a> &amp;&amp; (<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI" data-ref-filename="254MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>) ||</td></tr>
<tr><th id="2243">2243</th><td>                      <a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI" data-ref-filename="254MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameDestroy" title='llvm::MachineInstr::FrameDestroy' data-ref="llvm::MachineInstr::FrameDestroy" data-ref-filename="llvm..MachineInstr..FrameDestroy">FrameDestroy</a>)))</td></tr>
<tr><th id="2244">2244</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2245">2245</th><td></td></tr>
<tr><th id="2246">2246</th><td>  <i>// On some CPUs quad load/store pairs are slower than two single load/stores.</i></td></tr>
<tr><th id="2247">2247</th><td>  <b>if</b> (<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15isPaired128SlowEv" title='llvm::AArch64Subtarget::isPaired128Slow' data-ref="_ZNK4llvm16AArch64Subtarget15isPaired128SlowEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15isPaired128SlowEv">isPaired128Slow</a>()) {</td></tr>
<tr><th id="2248">2248</th><td>    <b>switch</b> (<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI" data-ref-filename="254MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2249">2249</th><td>    <b>default</b>:</td></tr>
<tr><th id="2250">2250</th><td>      <b>break</b>;</td></tr>
<tr><th id="2251">2251</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURQi" title='llvm::AArch64::LDURQi' data-ref="llvm::AArch64::LDURQi" data-ref-filename="llvm..AArch64..LDURQi">LDURQi</a>:</td></tr>
<tr><th id="2252">2252</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURQi" title='llvm::AArch64::STURQi' data-ref="llvm::AArch64::STURQi" data-ref-filename="llvm..AArch64..STURQi">STURQi</a>:</td></tr>
<tr><th id="2253">2253</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>:</td></tr>
<tr><th id="2254">2254</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>:</td></tr>
<tr><th id="2255">2255</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2256">2256</th><td>    }</td></tr>
<tr><th id="2257">2257</th><td>  }</td></tr>
<tr><th id="2258">2258</th><td></td></tr>
<tr><th id="2259">2259</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2260">2260</th><td>}</td></tr>
<tr><th id="2261">2261</th><td></td></tr>
<tr><th id="2262">2262</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getMemOperandsWithOffsetWidth' data-ref="_ZNK4llvm16AArch64InstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandsWithOffsetWidth</dfn>(</td></tr>
<tr><th id="2263">2263</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="259LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="259LdSt" data-ref-filename="259LdSt">LdSt</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; &amp;<dfn class="local col0 decl" id="260BaseOps" title='BaseOps' data-type='SmallVectorImpl&lt;const llvm::MachineOperand *&gt; &amp;' data-ref="260BaseOps" data-ref-filename="260BaseOps">BaseOps</dfn>,</td></tr>
<tr><th id="2264">2264</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="261Offset" title='Offset' data-type='int64_t &amp;' data-ref="261Offset" data-ref-filename="261Offset">Offset</dfn>, <em>bool</em> &amp;<dfn class="local col2 decl" id="262OffsetIsScalable" title='OffsetIsScalable' data-type='bool &amp;' data-ref="262OffsetIsScalable" data-ref-filename="262OffsetIsScalable">OffsetIsScalable</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="263Width" title='Width' data-type='unsigned int &amp;' data-ref="263Width" data-ref-filename="263Width">Width</dfn>,</td></tr>
<tr><th id="2265">2265</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="264TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="264TRI" data-ref-filename="264TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2266">2266</th><td>  <b>if</b> (!<a class="local col9 ref" href="#259LdSt" title='LdSt' data-ref="259LdSt" data-ref-filename="259LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="2267">2267</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2268">2268</th><td></td></tr>
<tr><th id="2269">2269</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="265BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *' data-ref="265BaseOp" data-ref-filename="265BaseOp">BaseOp</dfn>;</td></tr>
<tr><th id="2270">2270</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</a>(<a class="local col9 ref" href="#259LdSt" title='LdSt' data-ref="259LdSt" data-ref-filename="259LdSt">LdSt</a>, <span class='refarg'><a class="local col5 ref" href="#265BaseOp" title='BaseOp' data-ref="265BaseOp" data-ref-filename="265BaseOp">BaseOp</a></span>, <span class='refarg'><a class="local col1 ref" href="#261Offset" title='Offset' data-ref="261Offset" data-ref-filename="261Offset">Offset</a></span>, <span class='refarg'><a class="local col2 ref" href="#262OffsetIsScalable" title='OffsetIsScalable' data-ref="262OffsetIsScalable" data-ref-filename="262OffsetIsScalable">OffsetIsScalable</a></span>,</td></tr>
<tr><th id="2271">2271</th><td>                                    <span class='refarg'><a class="local col3 ref" href="#263Width" title='Width' data-ref="263Width" data-ref-filename="263Width">Width</a></span>, <a class="local col4 ref" href="#264TRI" title='TRI' data-ref="264TRI" data-ref-filename="264TRI">TRI</a>))</td></tr>
<tr><th id="2272">2272</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2273">2273</th><td>  <a class="local col0 ref" href="#260BaseOps" title='BaseOps' data-ref="260BaseOps" data-ref-filename="260BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#265BaseOp" title='BaseOp' data-ref="265BaseOp" data-ref-filename="265BaseOp">BaseOp</a>);</td></tr>
<tr><th id="2274">2274</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2275">2275</th><td>}</td></tr>
<tr><th id="2276">2276</th><td></td></tr>
<tr><th id="2277">2277</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ExtAddrMode" title='llvm::ExtAddrMode' data-ref="llvm::ExtAddrMode" data-ref-filename="llvm..ExtAddrMode">ExtAddrMode</a>&gt;</td></tr>
<tr><th id="2278">2278</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getAddrModeFromMemoryOp' data-ref="_ZNK4llvm16AArch64InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE">getAddrModeFromMemoryOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="266MemI" title='MemI' data-type='const llvm::MachineInstr &amp;' data-ref="266MemI" data-ref-filename="266MemI">MemI</dfn>,</td></tr>
<tr><th id="2279">2279</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="267TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="267TRI" data-ref-filename="267TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2280">2280</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="268Base" title='Base' data-type='const llvm::MachineOperand *' data-ref="268Base" data-ref-filename="268Base">Base</dfn>; <i>// Filled with the base operand of MI.</i></td></tr>
<tr><th id="2281">2281</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="269Offset" title='Offset' data-type='int64_t' data-ref="269Offset" data-ref-filename="269Offset">Offset</dfn>;             <i>// Filled with the offset of MI.</i></td></tr>
<tr><th id="2282">2282</th><td>  <em>bool</em> <dfn class="local col0 decl" id="270OffsetIsScalable" title='OffsetIsScalable' data-type='bool' data-ref="270OffsetIsScalable" data-ref-filename="270OffsetIsScalable">OffsetIsScalable</dfn>;</td></tr>
<tr><th id="2283">2283</th><td>  <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlRbPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlRbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlRbPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</a>(<a class="local col6 ref" href="#266MemI" title='MemI' data-ref="266MemI" data-ref-filename="266MemI">MemI</a>, <span class='refarg'><a class="local col8 ref" href="#268Base" title='Base' data-ref="268Base" data-ref-filename="268Base">Base</a></span>, <span class='refarg'><a class="local col9 ref" href="#269Offset" title='Offset' data-ref="269Offset" data-ref-filename="269Offset">Offset</a></span>, <span class='refarg'><a class="local col0 ref" href="#270OffsetIsScalable" title='OffsetIsScalable' data-ref="270OffsetIsScalable" data-ref-filename="270OffsetIsScalable">OffsetIsScalable</a></span>, <a class="local col7 ref" href="#267TRI" title='TRI' data-ref="267TRI" data-ref-filename="267TRI">TRI</a>))</td></tr>
<tr><th id="2284">2284</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="2285">2285</th><td></td></tr>
<tr><th id="2286">2286</th><td>  <b>if</b> (!<a class="local col8 ref" href="#268Base" title='Base' data-ref="268Base" data-ref-filename="268Base">Base</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2287">2287</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="2288">2288</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ExtAddrMode" title='llvm::ExtAddrMode' data-ref="llvm::ExtAddrMode" data-ref-filename="llvm..ExtAddrMode">ExtAddrMode</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#86" title='llvm::ExtAddrMode::ExtAddrMode' data-ref="_ZN4llvm11ExtAddrModeC1Ev" data-ref-filename="_ZN4llvm11ExtAddrModeC1Ev"></a><dfn class="local col1 decl" id="271AM" title='AM' data-type='llvm::ExtAddrMode' data-ref="271AM" data-ref-filename="271AM">AM</dfn>;</td></tr>
<tr><th id="2289">2289</th><td>  <a class="local col1 ref" href="#271AM" title='AM' data-ref="271AM" data-ref-filename="271AM">AM</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ExtAddrMode::BaseReg" title='llvm::ExtAddrMode::BaseReg' data-ref="llvm::ExtAddrMode::BaseReg" data-ref-filename="llvm..ExtAddrMode..BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#268Base" title='Base' data-ref="268Base" data-ref-filename="268Base">Base</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2290">2290</th><td>  <a class="local col1 ref" href="#271AM" title='AM' data-ref="271AM" data-ref-filename="271AM">AM</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ExtAddrMode::Displacement" title='llvm::ExtAddrMode::Displacement' data-ref="llvm::ExtAddrMode::Displacement" data-ref-filename="llvm..ExtAddrMode..Displacement">Displacement</a> = <a class="local col9 ref" href="#269Offset" title='Offset' data-ref="269Offset" data-ref-filename="269Offset">Offset</a>;</td></tr>
<tr><th id="2291">2291</th><td>  <a class="local col1 ref" href="#271AM" title='AM' data-ref="271AM" data-ref-filename="271AM">AM</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ExtAddrMode::ScaledReg" title='llvm::ExtAddrMode::ScaledReg' data-ref="llvm::ExtAddrMode::ScaledReg" data-ref-filename="llvm..ExtAddrMode..ScaledReg">ScaledReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="2292">2292</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col1 ref" href="#271AM" title='AM' data-ref="271AM" data-ref-filename="271AM">AM</a>;</td></tr>
<tr><th id="2293">2293</th><td>}</td></tr>
<tr><th id="2294">2294</th><td></td></tr>
<tr><th id="2295">2295</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</dfn>(</td></tr>
<tr><th id="2296">2296</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="272LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&amp;<dfn class="local col3 decl" id="273BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="273BaseOp" data-ref-filename="273BaseOp">BaseOp</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col4 decl" id="274Offset" title='Offset' data-type='int64_t &amp;' data-ref="274Offset" data-ref-filename="274Offset">Offset</dfn>,</td></tr>
<tr><th id="2297">2297</th><td>    <em>bool</em> &amp;<dfn class="local col5 decl" id="275OffsetIsScalable" title='OffsetIsScalable' data-type='bool &amp;' data-ref="275OffsetIsScalable" data-ref-filename="275OffsetIsScalable">OffsetIsScalable</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="276Width" title='Width' data-type='unsigned int &amp;' data-ref="276Width" data-ref-filename="276Width">Width</dfn>,</td></tr>
<tr><th id="2298">2298</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="277TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="277TRI" data-ref-filename="277TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2299">2299</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LdSt.mayLoadOrStore() &amp;&amp; <q>"Expected a memory operation."</q>);</td></tr>
<tr><th id="2300">2300</th><td>  <i>// Handle only loads/stores with base register followed by immediate offset.</i></td></tr>
<tr><th id="2301">2301</th><td>  <b>if</b> (<a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() == <var>3</var>) {</td></tr>
<tr><th id="2302">2302</th><td>    <i>// Non-paired instruction (e.g., ldr x1, [x0, #8]).</i></td></tr>
<tr><th id="2303">2303</th><td>    <b>if</b> ((!<a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) ||</td></tr>
<tr><th id="2304">2304</th><td>        !<a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="2305">2305</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2306">2306</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() == <var>4</var>) {</td></tr>
<tr><th id="2307">2307</th><td>    <i>// Paired instruction (e.g., ldp x1, x2, [x0, #8]).</i></td></tr>
<tr><th id="2308">2308</th><td>    <b>if</b> (!<a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="2309">2309</th><td>        (!<a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) ||</td></tr>
<tr><th id="2310">2310</th><td>        !<a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="2311">2311</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2312">2312</th><td>  } <b>else</b></td></tr>
<tr><th id="2313">2313</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2314">2314</th><td></td></tr>
<tr><th id="2315">2315</th><td>  <i>// Get the scaling factor for the instruction and set the width for the</i></td></tr>
<tr><th id="2316">2316</th><td><i>  // instruction.</i></td></tr>
<tr><th id="2317">2317</th><td>  <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a> <dfn class="local col8 decl" id="278Scale" title='Scale' data-type='llvm::TypeSize' data-ref="278Scale" data-ref-filename="278Scale">Scale</dfn><a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSizeC1Emb" title='llvm::TypeSize::TypeSize' data-ref="_ZN4llvm8TypeSizeC1Emb" data-ref-filename="_ZN4llvm8TypeSizeC1Emb">(</a><var>0U</var>, <b>false</b>);</td></tr>
<tr><th id="2318">2318</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="279Dummy1" title='Dummy1' data-type='int64_t' data-ref="279Dummy1" data-ref-filename="279Dummy1">Dummy1</dfn>, <dfn class="local col0 decl" id="280Dummy2" title='Dummy2' data-type='int64_t' data-ref="280Dummy2" data-ref-filename="280Dummy2">Dummy2</dfn>;</td></tr>
<tr><th id="2319">2319</th><td></td></tr>
<tr><th id="2320">2320</th><td>  <i>// If this returns false, then it's an instruction we don't want to handle.</i></td></tr>
<tr><th id="2321">2321</th><td>  <b>if</b> (!<a class="member fn" href="#_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" data-ref-filename="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_">getMemOpInfo</a>(<a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col8 ref" href="#278Scale" title='Scale' data-ref="278Scale" data-ref-filename="278Scale">Scale</a></span>, <span class='refarg'><a class="local col6 ref" href="#276Width" title='Width' data-ref="276Width" data-ref-filename="276Width">Width</a></span>, <span class='refarg'><a class="local col9 ref" href="#279Dummy1" title='Dummy1' data-ref="279Dummy1" data-ref-filename="279Dummy1">Dummy1</a></span>, <span class='refarg'><a class="local col0 ref" href="#280Dummy2" title='Dummy2' data-ref="280Dummy2" data-ref-filename="280Dummy2">Dummy2</a></span>))</td></tr>
<tr><th id="2322">2322</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2323">2323</th><td></td></tr>
<tr><th id="2324">2324</th><td>  <i>// Compute the offset. Offset is calculated as the immediate operand</i></td></tr>
<tr><th id="2325">2325</th><td><i>  // multiplied by the scaling factor. Unscaled instructions have scaling factor</i></td></tr>
<tr><th id="2326">2326</th><td><i>  // set to 1.</i></td></tr>
<tr><th id="2327">2327</th><td>  <b>if</b> (<a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() == <var>3</var>) {</td></tr>
<tr><th id="2328">2328</th><td>    <a class="local col3 ref" href="#273BaseOp" title='BaseOp' data-ref="273BaseOp" data-ref-filename="273BaseOp">BaseOp</a> = &amp;<a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2329">2329</th><td>    <a class="local col4 ref" href="#274Offset" title='Offset' data-ref="274Offset" data-ref-filename="274Offset">Offset</a> = <a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col8 ref" href="#278Scale" title='Scale' data-ref="278Scale" data-ref-filename="278Scale">Scale</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSize15getKnownMinSizeEv" title='llvm::TypeSize::getKnownMinSize' data-ref="_ZNK4llvm8TypeSize15getKnownMinSizeEv" data-ref-filename="_ZNK4llvm8TypeSize15getKnownMinSizeEv">getKnownMinSize</a>();</td></tr>
<tr><th id="2330">2330</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2331">2331</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LdSt.getNumExplicitOperands() == <var>4</var> &amp;&amp; <q>"invalid number of operands"</q>);</td></tr>
<tr><th id="2332">2332</th><td>    <a class="local col3 ref" href="#273BaseOp" title='BaseOp' data-ref="273BaseOp" data-ref-filename="273BaseOp">BaseOp</a> = &amp;<a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2333">2333</th><td>    <a class="local col4 ref" href="#274Offset" title='Offset' data-ref="274Offset" data-ref-filename="274Offset">Offset</a> = <a class="local col2 ref" href="#272LdSt" title='LdSt' data-ref="272LdSt" data-ref-filename="272LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col8 ref" href="#278Scale" title='Scale' data-ref="278Scale" data-ref-filename="278Scale">Scale</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSize15getKnownMinSizeEv" title='llvm::TypeSize::getKnownMinSize' data-ref="_ZNK4llvm8TypeSize15getKnownMinSizeEv" data-ref-filename="_ZNK4llvm8TypeSize15getKnownMinSizeEv">getKnownMinSize</a>();</td></tr>
<tr><th id="2334">2334</th><td>  }</td></tr>
<tr><th id="2335">2335</th><td>  <a class="local col5 ref" href="#275OffsetIsScalable" title='OffsetIsScalable' data-ref="275OffsetIsScalable" data-ref-filename="275OffsetIsScalable">OffsetIsScalable</a> = <a class="local col8 ref" href="#278Scale" title='Scale' data-ref="278Scale" data-ref-filename="278Scale">Scale</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm14LinearPolySize10isScalableEv" title='llvm::LinearPolySize::isScalable' data-ref="_ZNK4llvm14LinearPolySize10isScalableEv" data-ref-filename="_ZNK4llvm14LinearPolySize10isScalableEv">isScalable</a>();</td></tr>
<tr><th id="2336">2336</th><td></td></tr>
<tr><th id="2337">2337</th><td>  <b>if</b> (!<a class="local col3 ref" href="#273BaseOp" title='BaseOp' data-ref="273BaseOp" data-ref-filename="273BaseOp">BaseOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col3 ref" href="#273BaseOp" title='BaseOp' data-ref="273BaseOp" data-ref-filename="273BaseOp">BaseOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="2338">2338</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2339">2339</th><td></td></tr>
<tr><th id="2340">2340</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2341">2341</th><td>}</td></tr>
<tr><th id="2342">2342</th><td></td></tr>
<tr><th id="2343">2343</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;</td></tr>
<tr><th id="2344">2344</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand' data-ref="_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE">getMemOpBaseRegImmOfsOffsetOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="281LdSt" title='LdSt' data-type='llvm::MachineInstr &amp;' data-ref="281LdSt" data-ref-filename="281LdSt">LdSt</dfn>) <em>const</em> {</td></tr>
<tr><th id="2345">2345</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LdSt.mayLoadOrStore() &amp;&amp; <q>"Expected a memory operation."</q>);</td></tr>
<tr><th id="2346">2346</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="282OfsOp" title='OfsOp' data-type='llvm::MachineOperand &amp;' data-ref="282OfsOp" data-ref-filename="282OfsOp">OfsOp</dfn> = <a class="local col1 ref" href="#281LdSt" title='LdSt' data-ref="281LdSt" data-ref-filename="281LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#281LdSt" title='LdSt' data-ref="281LdSt" data-ref-filename="281LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="2347">2347</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OfsOp.isImm() &amp;&amp; <q>"Offset operand wasn't immediate."</q>);</td></tr>
<tr><th id="2348">2348</th><td>  <b>return</b> <a class="local col2 ref" href="#282OfsOp" title='OfsOp' data-ref="282OfsOp" data-ref-filename="282OfsOp">OfsOp</a>;</td></tr>
<tr><th id="2349">2349</th><td>}</td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" data-ref-filename="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_">getMemOpInfo</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="283Opcode" title='Opcode' data-type='unsigned int' data-ref="283Opcode" data-ref-filename="283Opcode">Opcode</dfn>, <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a> &amp;<dfn class="local col4 decl" id="284Scale" title='Scale' data-type='llvm::TypeSize &amp;' data-ref="284Scale" data-ref-filename="284Scale">Scale</dfn>,</td></tr>
<tr><th id="2352">2352</th><td>                                    <em>unsigned</em> &amp;<dfn class="local col5 decl" id="285Width" title='Width' data-type='unsigned int &amp;' data-ref="285Width" data-ref-filename="285Width">Width</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="286MinOffset" title='MinOffset' data-type='int64_t &amp;' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</dfn>,</td></tr>
<tr><th id="2353">2353</th><td>                                    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col7 decl" id="287MaxOffset" title='MaxOffset' data-type='int64_t &amp;' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</dfn>) {</td></tr>
<tr><th id="2354">2354</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="288SVEMaxBytesPerVector" title='SVEMaxBytesPerVector' data-type='const unsigned int' data-ref="288SVEMaxBytesPerVector" data-ref-filename="288SVEMaxBytesPerVector">SVEMaxBytesPerVector</dfn> = <span class="namespace">AArch64::</span><a class="ref" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64::SVEMaxBitsPerVector" title='llvm::AArch64::SVEMaxBitsPerVector' data-ref="llvm::AArch64::SVEMaxBitsPerVector" data-ref-filename="llvm..AArch64..SVEMaxBitsPerVector">SVEMaxBitsPerVector</a> / <var>8</var>;</td></tr>
<tr><th id="2355">2355</th><td>  <b>switch</b> (<a class="local col3 ref" href="#283Opcode" title='Opcode' data-ref="283Opcode" data-ref-filename="283Opcode">Opcode</a>) {</td></tr>
<tr><th id="2356">2356</th><td>  <i>// Not a memory operation or something we want to handle.</i></td></tr>
<tr><th id="2357">2357</th><td>  <b>default</b>:</td></tr>
<tr><th id="2358">2358</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>0</var>);</td></tr>
<tr><th id="2359">2359</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>0</var>;</td></tr>
<tr><th id="2360">2360</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2361">2361</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2362">2362</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWpost" title='llvm::AArch64::STRWpost' data-ref="llvm::AArch64::STRWpost" data-ref-filename="llvm..AArch64..STRWpost">STRWpost</a>:</td></tr>
<tr><th id="2363">2363</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWpost" title='llvm::AArch64::LDRWpost' data-ref="llvm::AArch64::LDRWpost" data-ref-filename="llvm..AArch64..LDRWpost">LDRWpost</a>:</td></tr>
<tr><th id="2364">2364</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>32</var>;</td></tr>
<tr><th id="2365">2365</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>4</var>);</td></tr>
<tr><th id="2366">2366</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2367">2367</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2368">2368</th><td>    <b>break</b>;</td></tr>
<tr><th id="2369">2369</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURQi" title='llvm::AArch64::LDURQi' data-ref="llvm::AArch64::LDURQi" data-ref-filename="llvm..AArch64..LDURQi">LDURQi</a>:</td></tr>
<tr><th id="2370">2370</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURQi" title='llvm::AArch64::STURQi' data-ref="llvm::AArch64::STURQi" data-ref-filename="llvm..AArch64..STURQi">STURQi</a>:</td></tr>
<tr><th id="2371">2371</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>16</var>;</td></tr>
<tr><th id="2372">2372</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>1</var>);</td></tr>
<tr><th id="2373">2373</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2374">2374</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2375">2375</th><td>    <b>break</b>;</td></tr>
<tr><th id="2376">2376</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PRFUMi" title='llvm::AArch64::PRFUMi' data-ref="llvm::AArch64::PRFUMi" data-ref-filename="llvm..AArch64..PRFUMi">PRFUMi</a>:</td></tr>
<tr><th id="2377">2377</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>:</td></tr>
<tr><th id="2378">2378</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURDi" title='llvm::AArch64::LDURDi' data-ref="llvm::AArch64::LDURDi" data-ref-filename="llvm..AArch64..LDURDi">LDURDi</a>:</td></tr>
<tr><th id="2379">2379</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>:</td></tr>
<tr><th id="2380">2380</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURDi" title='llvm::AArch64::STURDi' data-ref="llvm::AArch64::STURDi" data-ref-filename="llvm..AArch64..STURDi">STURDi</a>:</td></tr>
<tr><th id="2381">2381</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>8</var>;</td></tr>
<tr><th id="2382">2382</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>1</var>);</td></tr>
<tr><th id="2383">2383</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2384">2384</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2385">2385</th><td>    <b>break</b>;</td></tr>
<tr><th id="2386">2386</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>:</td></tr>
<tr><th id="2387">2387</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSi" title='llvm::AArch64::LDURSi' data-ref="llvm::AArch64::LDURSi" data-ref-filename="llvm..AArch64..LDURSi">LDURSi</a>:</td></tr>
<tr><th id="2388">2388</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSWi" title='llvm::AArch64::LDURSWi' data-ref="llvm::AArch64::LDURSWi" data-ref-filename="llvm..AArch64..LDURSWi">LDURSWi</a>:</td></tr>
<tr><th id="2389">2389</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a>:</td></tr>
<tr><th id="2390">2390</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURSi" title='llvm::AArch64::STURSi' data-ref="llvm::AArch64::STURSi" data-ref-filename="llvm..AArch64..STURSi">STURSi</a>:</td></tr>
<tr><th id="2391">2391</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>4</var>;</td></tr>
<tr><th id="2392">2392</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>1</var>);</td></tr>
<tr><th id="2393">2393</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2394">2394</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2395">2395</th><td>    <b>break</b>;</td></tr>
<tr><th id="2396">2396</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURHi" title='llvm::AArch64::LDURHi' data-ref="llvm::AArch64::LDURHi" data-ref-filename="llvm..AArch64..LDURHi">LDURHi</a>:</td></tr>
<tr><th id="2397">2397</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURHHi" title='llvm::AArch64::LDURHHi' data-ref="llvm::AArch64::LDURHHi" data-ref-filename="llvm..AArch64..LDURHHi">LDURHHi</a>:</td></tr>
<tr><th id="2398">2398</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSHXi" title='llvm::AArch64::LDURSHXi' data-ref="llvm::AArch64::LDURSHXi" data-ref-filename="llvm..AArch64..LDURSHXi">LDURSHXi</a>:</td></tr>
<tr><th id="2399">2399</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSHWi" title='llvm::AArch64::LDURSHWi' data-ref="llvm::AArch64::LDURSHWi" data-ref-filename="llvm..AArch64..LDURSHWi">LDURSHWi</a>:</td></tr>
<tr><th id="2400">2400</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHi" title='llvm::AArch64::STURHi' data-ref="llvm::AArch64::STURHi" data-ref-filename="llvm..AArch64..STURHi">STURHi</a>:</td></tr>
<tr><th id="2401">2401</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHHi" title='llvm::AArch64::STURHHi' data-ref="llvm::AArch64::STURHHi" data-ref-filename="llvm..AArch64..STURHHi">STURHHi</a>:</td></tr>
<tr><th id="2402">2402</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>2</var>;</td></tr>
<tr><th id="2403">2403</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>1</var>);</td></tr>
<tr><th id="2404">2404</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2405">2405</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2406">2406</th><td>    <b>break</b>;</td></tr>
<tr><th id="2407">2407</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURBi" title='llvm::AArch64::LDURBi' data-ref="llvm::AArch64::LDURBi" data-ref-filename="llvm..AArch64..LDURBi">LDURBi</a>:</td></tr>
<tr><th id="2408">2408</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURBBi" title='llvm::AArch64::LDURBBi' data-ref="llvm::AArch64::LDURBBi" data-ref-filename="llvm..AArch64..LDURBBi">LDURBBi</a>:</td></tr>
<tr><th id="2409">2409</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSBXi" title='llvm::AArch64::LDURSBXi' data-ref="llvm::AArch64::LDURSBXi" data-ref-filename="llvm..AArch64..LDURSBXi">LDURSBXi</a>:</td></tr>
<tr><th id="2410">2410</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSBWi" title='llvm::AArch64::LDURSBWi' data-ref="llvm::AArch64::LDURSBWi" data-ref-filename="llvm..AArch64..LDURSBWi">LDURSBWi</a>:</td></tr>
<tr><th id="2411">2411</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURBi" title='llvm::AArch64::STURBi' data-ref="llvm::AArch64::STURBi" data-ref-filename="llvm..AArch64..STURBi">STURBi</a>:</td></tr>
<tr><th id="2412">2412</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURBBi" title='llvm::AArch64::STURBBi' data-ref="llvm::AArch64::STURBBi" data-ref-filename="llvm..AArch64..STURBBi">STURBBi</a>:</td></tr>
<tr><th id="2413">2413</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>1</var>;</td></tr>
<tr><th id="2414">2414</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>1</var>);</td></tr>
<tr><th id="2415">2415</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2416">2416</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2417">2417</th><td>    <b>break</b>;</td></tr>
<tr><th id="2418">2418</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQi" title='llvm::AArch64::LDPQi' data-ref="llvm::AArch64::LDPQi" data-ref-filename="llvm..AArch64..LDPQi">LDPQi</a>:</td></tr>
<tr><th id="2419">2419</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPQi" title='llvm::AArch64::LDNPQi' data-ref="llvm::AArch64::LDNPQi" data-ref-filename="llvm..AArch64..LDNPQi">LDNPQi</a>:</td></tr>
<tr><th id="2420">2420</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQi" title='llvm::AArch64::STPQi' data-ref="llvm::AArch64::STPQi" data-ref-filename="llvm..AArch64..STPQi">STPQi</a>:</td></tr>
<tr><th id="2421">2421</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPQi" title='llvm::AArch64::STNPQi' data-ref="llvm::AArch64::STNPQi" data-ref-filename="llvm..AArch64..STNPQi">STNPQi</a>:</td></tr>
<tr><th id="2422">2422</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>16</var>);</td></tr>
<tr><th id="2423">2423</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>32</var>;</td></tr>
<tr><th id="2424">2424</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>64</var>;</td></tr>
<tr><th id="2425">2425</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>63</var>;</td></tr>
<tr><th id="2426">2426</th><td>    <b>break</b>;</td></tr>
<tr><th id="2427">2427</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>:</td></tr>
<tr><th id="2428">2428</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>:</td></tr>
<tr><th id="2429">2429</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>16</var>);</td></tr>
<tr><th id="2430">2430</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>16</var>;</td></tr>
<tr><th id="2431">2431</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2432">2432</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>4095</var>;</td></tr>
<tr><th id="2433">2433</th><td>    <b>break</b>;</td></tr>
<tr><th id="2434">2434</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXi" title='llvm::AArch64::LDPXi' data-ref="llvm::AArch64::LDPXi" data-ref-filename="llvm..AArch64..LDPXi">LDPXi</a>:</td></tr>
<tr><th id="2435">2435</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDi" title='llvm::AArch64::LDPDi' data-ref="llvm::AArch64::LDPDi" data-ref-filename="llvm..AArch64..LDPDi">LDPDi</a>:</td></tr>
<tr><th id="2436">2436</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPXi" title='llvm::AArch64::LDNPXi' data-ref="llvm::AArch64::LDNPXi" data-ref-filename="llvm..AArch64..LDNPXi">LDNPXi</a>:</td></tr>
<tr><th id="2437">2437</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPDi" title='llvm::AArch64::LDNPDi' data-ref="llvm::AArch64::LDNPDi" data-ref-filename="llvm..AArch64..LDNPDi">LDNPDi</a>:</td></tr>
<tr><th id="2438">2438</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXi" title='llvm::AArch64::STPXi' data-ref="llvm::AArch64::STPXi" data-ref-filename="llvm..AArch64..STPXi">STPXi</a>:</td></tr>
<tr><th id="2439">2439</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDi" title='llvm::AArch64::STPDi' data-ref="llvm::AArch64::STPDi" data-ref-filename="llvm..AArch64..STPDi">STPDi</a>:</td></tr>
<tr><th id="2440">2440</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPXi" title='llvm::AArch64::STNPXi' data-ref="llvm::AArch64::STNPXi" data-ref-filename="llvm..AArch64..STNPXi">STNPXi</a>:</td></tr>
<tr><th id="2441">2441</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPDi" title='llvm::AArch64::STNPDi' data-ref="llvm::AArch64::STNPDi" data-ref-filename="llvm..AArch64..STNPDi">STNPDi</a>:</td></tr>
<tr><th id="2442">2442</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>8</var>);</td></tr>
<tr><th id="2443">2443</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>16</var>;</td></tr>
<tr><th id="2444">2444</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>64</var>;</td></tr>
<tr><th id="2445">2445</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>63</var>;</td></tr>
<tr><th id="2446">2446</th><td>    <b>break</b>;</td></tr>
<tr><th id="2447">2447</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PRFMui" title='llvm::AArch64::PRFMui' data-ref="llvm::AArch64::PRFMui" data-ref-filename="llvm..AArch64..PRFMui">PRFMui</a>:</td></tr>
<tr><th id="2448">2448</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>:</td></tr>
<tr><th id="2449">2449</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>:</td></tr>
<tr><th id="2450">2450</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>:</td></tr>
<tr><th id="2451">2451</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a>:</td></tr>
<tr><th id="2452">2452</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>8</var>);</td></tr>
<tr><th id="2453">2453</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>8</var>;</td></tr>
<tr><th id="2454">2454</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2455">2455</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>4095</var>;</td></tr>
<tr><th id="2456">2456</th><td>    <b>break</b>;</td></tr>
<tr><th id="2457">2457</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWi" title='llvm::AArch64::LDPWi' data-ref="llvm::AArch64::LDPWi" data-ref-filename="llvm..AArch64..LDPWi">LDPWi</a>:</td></tr>
<tr><th id="2458">2458</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSi" title='llvm::AArch64::LDPSi' data-ref="llvm::AArch64::LDPSi" data-ref-filename="llvm..AArch64..LDPSi">LDPSi</a>:</td></tr>
<tr><th id="2459">2459</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPWi" title='llvm::AArch64::LDNPWi' data-ref="llvm::AArch64::LDNPWi" data-ref-filename="llvm..AArch64..LDNPWi">LDNPWi</a>:</td></tr>
<tr><th id="2460">2460</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPSi" title='llvm::AArch64::LDNPSi' data-ref="llvm::AArch64::LDNPSi" data-ref-filename="llvm..AArch64..LDNPSi">LDNPSi</a>:</td></tr>
<tr><th id="2461">2461</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWi" title='llvm::AArch64::STPWi' data-ref="llvm::AArch64::STPWi" data-ref-filename="llvm..AArch64..STPWi">STPWi</a>:</td></tr>
<tr><th id="2462">2462</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSi" title='llvm::AArch64::STPSi' data-ref="llvm::AArch64::STPSi" data-ref-filename="llvm..AArch64..STPSi">STPSi</a>:</td></tr>
<tr><th id="2463">2463</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPWi" title='llvm::AArch64::STNPWi' data-ref="llvm::AArch64::STNPWi" data-ref-filename="llvm..AArch64..STNPWi">STNPWi</a>:</td></tr>
<tr><th id="2464">2464</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPSi" title='llvm::AArch64::STNPSi' data-ref="llvm::AArch64::STNPSi" data-ref-filename="llvm..AArch64..STNPSi">STNPSi</a>:</td></tr>
<tr><th id="2465">2465</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>4</var>);</td></tr>
<tr><th id="2466">2466</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>8</var>;</td></tr>
<tr><th id="2467">2467</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>64</var>;</td></tr>
<tr><th id="2468">2468</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>63</var>;</td></tr>
<tr><th id="2469">2469</th><td>    <b>break</b>;</td></tr>
<tr><th id="2470">2470</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="2471">2471</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>:</td></tr>
<tr><th id="2472">2472</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a>:</td></tr>
<tr><th id="2473">2473</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>:</td></tr>
<tr><th id="2474">2474</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>:</td></tr>
<tr><th id="2475">2475</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>4</var>);</td></tr>
<tr><th id="2476">2476</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>4</var>;</td></tr>
<tr><th id="2477">2477</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2478">2478</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>4095</var>;</td></tr>
<tr><th id="2479">2479</th><td>    <b>break</b>;</td></tr>
<tr><th id="2480">2480</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHui" title='llvm::AArch64::LDRHui' data-ref="llvm::AArch64::LDRHui" data-ref-filename="llvm..AArch64..LDRHui">LDRHui</a>:</td></tr>
<tr><th id="2481">2481</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>:</td></tr>
<tr><th id="2482">2482</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWui" title='llvm::AArch64::LDRSHWui' data-ref="llvm::AArch64::LDRSHWui" data-ref-filename="llvm..AArch64..LDRSHWui">LDRSHWui</a>:</td></tr>
<tr><th id="2483">2483</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXui" title='llvm::AArch64::LDRSHXui' data-ref="llvm::AArch64::LDRSHXui" data-ref-filename="llvm..AArch64..LDRSHXui">LDRSHXui</a>:</td></tr>
<tr><th id="2484">2484</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHui" title='llvm::AArch64::STRHui' data-ref="llvm::AArch64::STRHui" data-ref-filename="llvm..AArch64..STRHui">STRHui</a>:</td></tr>
<tr><th id="2485">2485</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>:</td></tr>
<tr><th id="2486">2486</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>2</var>);</td></tr>
<tr><th id="2487">2487</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>2</var>;</td></tr>
<tr><th id="2488">2488</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2489">2489</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>4095</var>;</td></tr>
<tr><th id="2490">2490</th><td>    <b>break</b>;</td></tr>
<tr><th id="2491">2491</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBui" title='llvm::AArch64::LDRBui' data-ref="llvm::AArch64::LDRBui" data-ref-filename="llvm..AArch64..LDRBui">LDRBui</a>:</td></tr>
<tr><th id="2492">2492</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>:</td></tr>
<tr><th id="2493">2493</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWui" title='llvm::AArch64::LDRSBWui' data-ref="llvm::AArch64::LDRSBWui" data-ref-filename="llvm..AArch64..LDRSBWui">LDRSBWui</a>:</td></tr>
<tr><th id="2494">2494</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXui" title='llvm::AArch64::LDRSBXui' data-ref="llvm::AArch64::LDRSBXui" data-ref-filename="llvm..AArch64..LDRSBXui">LDRSBXui</a>:</td></tr>
<tr><th id="2495">2495</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBui" title='llvm::AArch64::STRBui' data-ref="llvm::AArch64::STRBui" data-ref-filename="llvm..AArch64..STRBui">STRBui</a>:</td></tr>
<tr><th id="2496">2496</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a>:</td></tr>
<tr><th id="2497">2497</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>1</var>);</td></tr>
<tr><th id="2498">2498</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>1</var>;</td></tr>
<tr><th id="2499">2499</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2500">2500</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>4095</var>;</td></tr>
<tr><th id="2501">2501</th><td>    <b>break</b>;</td></tr>
<tr><th id="2502">2502</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDG" title='llvm::AArch64::ADDG' data-ref="llvm::AArch64::ADDG" data-ref-filename="llvm..AArch64..ADDG">ADDG</a>:</td></tr>
<tr><th id="2503">2503</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>16</var>);</td></tr>
<tr><th id="2504">2504</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>0</var>;</td></tr>
<tr><th id="2505">2505</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2506">2506</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>63</var>;</td></tr>
<tr><th id="2507">2507</th><td>    <b>break</b>;</td></tr>
<tr><th id="2508">2508</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TAGPstack" title='llvm::AArch64::TAGPstack' data-ref="llvm::AArch64::TAGPstack" data-ref-filename="llvm..AArch64..TAGPstack">TAGPstack</a>:</td></tr>
<tr><th id="2509">2509</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>16</var>);</td></tr>
<tr><th id="2510">2510</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>0</var>;</td></tr>
<tr><th id="2511">2511</th><td>    <i>// TAGP with a negative offset turns into SUBP, which has a maximum offset</i></td></tr>
<tr><th id="2512">2512</th><td><i>    // of 63 (not 64!).</i></td></tr>
<tr><th id="2513">2513</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>63</var>;</td></tr>
<tr><th id="2514">2514</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>63</var>;</td></tr>
<tr><th id="2515">2515</th><td>    <b>break</b>;</td></tr>
<tr><th id="2516">2516</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDG" title='llvm::AArch64::LDG' data-ref="llvm::AArch64::LDG" data-ref-filename="llvm..AArch64..LDG">LDG</a>:</td></tr>
<tr><th id="2517">2517</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGOffset" title='llvm::AArch64::STGOffset' data-ref="llvm::AArch64::STGOffset" data-ref-filename="llvm..AArch64..STGOffset">STGOffset</a>:</td></tr>
<tr><th id="2518">2518</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZGOffset" title='llvm::AArch64::STZGOffset' data-ref="llvm::AArch64::STZGOffset" data-ref-filename="llvm..AArch64..STZGOffset">STZGOffset</a>:</td></tr>
<tr><th id="2519">2519</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>16</var>);</td></tr>
<tr><th id="2520">2520</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>16</var>;</td></tr>
<tr><th id="2521">2521</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2522">2522</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2523">2523</th><td>    <b>break</b>;</td></tr>
<tr><th id="2524">2524</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STR_ZZZZXI" title='llvm::AArch64::STR_ZZZZXI' data-ref="llvm::AArch64::STR_ZZZZXI" data-ref-filename="llvm..AArch64..STR_ZZZZXI">STR_ZZZZXI</a>:</td></tr>
<tr><th id="2525">2525</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDR_ZZZZXI" title='llvm::AArch64::LDR_ZZZZXI' data-ref="llvm::AArch64::LDR_ZZZZXI" data-ref-filename="llvm..AArch64..LDR_ZZZZXI">LDR_ZZZZXI</a>:</td></tr>
<tr><th id="2526">2526</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize8ScalableEm" title='llvm::TypeSize::Scalable' data-ref="_ZN4llvm8TypeSize8ScalableEm" data-ref-filename="_ZN4llvm8TypeSize8ScalableEm">Scalable</a>(<var>16</var>);</td></tr>
<tr><th id="2527">2527</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <a class="local col8 ref" href="#288SVEMaxBytesPerVector" title='SVEMaxBytesPerVector' data-ref="288SVEMaxBytesPerVector" data-ref-filename="288SVEMaxBytesPerVector">SVEMaxBytesPerVector</a> * <var>4</var>;</td></tr>
<tr><th id="2528">2528</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2529">2529</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>252</var>;</td></tr>
<tr><th id="2530">2530</th><td>    <b>break</b>;</td></tr>
<tr><th id="2531">2531</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STR_ZZZXI" title='llvm::AArch64::STR_ZZZXI' data-ref="llvm::AArch64::STR_ZZZXI" data-ref-filename="llvm..AArch64..STR_ZZZXI">STR_ZZZXI</a>:</td></tr>
<tr><th id="2532">2532</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDR_ZZZXI" title='llvm::AArch64::LDR_ZZZXI' data-ref="llvm::AArch64::LDR_ZZZXI" data-ref-filename="llvm..AArch64..LDR_ZZZXI">LDR_ZZZXI</a>:</td></tr>
<tr><th id="2533">2533</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize8ScalableEm" title='llvm::TypeSize::Scalable' data-ref="_ZN4llvm8TypeSize8ScalableEm" data-ref-filename="_ZN4llvm8TypeSize8ScalableEm">Scalable</a>(<var>16</var>);</td></tr>
<tr><th id="2534">2534</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <a class="local col8 ref" href="#288SVEMaxBytesPerVector" title='SVEMaxBytesPerVector' data-ref="288SVEMaxBytesPerVector" data-ref-filename="288SVEMaxBytesPerVector">SVEMaxBytesPerVector</a> * <var>3</var>;</td></tr>
<tr><th id="2535">2535</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2536">2536</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>253</var>;</td></tr>
<tr><th id="2537">2537</th><td>    <b>break</b>;</td></tr>
<tr><th id="2538">2538</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STR_ZZXI" title='llvm::AArch64::STR_ZZXI' data-ref="llvm::AArch64::STR_ZZXI" data-ref-filename="llvm..AArch64..STR_ZZXI">STR_ZZXI</a>:</td></tr>
<tr><th id="2539">2539</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDR_ZZXI" title='llvm::AArch64::LDR_ZZXI' data-ref="llvm::AArch64::LDR_ZZXI" data-ref-filename="llvm..AArch64..LDR_ZZXI">LDR_ZZXI</a>:</td></tr>
<tr><th id="2540">2540</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize8ScalableEm" title='llvm::TypeSize::Scalable' data-ref="_ZN4llvm8TypeSize8ScalableEm" data-ref-filename="_ZN4llvm8TypeSize8ScalableEm">Scalable</a>(<var>16</var>);</td></tr>
<tr><th id="2541">2541</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <a class="local col8 ref" href="#288SVEMaxBytesPerVector" title='SVEMaxBytesPerVector' data-ref="288SVEMaxBytesPerVector" data-ref-filename="288SVEMaxBytesPerVector">SVEMaxBytesPerVector</a> * <var>2</var>;</td></tr>
<tr><th id="2542">2542</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2543">2543</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>254</var>;</td></tr>
<tr><th id="2544">2544</th><td>    <b>break</b>;</td></tr>
<tr><th id="2545">2545</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDR_PXI" title='llvm::AArch64::LDR_PXI' data-ref="llvm::AArch64::LDR_PXI" data-ref-filename="llvm..AArch64..LDR_PXI">LDR_PXI</a>:</td></tr>
<tr><th id="2546">2546</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STR_PXI" title='llvm::AArch64::STR_PXI' data-ref="llvm::AArch64::STR_PXI" data-ref-filename="llvm..AArch64..STR_PXI">STR_PXI</a>:</td></tr>
<tr><th id="2547">2547</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize8ScalableEm" title='llvm::TypeSize::Scalable' data-ref="_ZN4llvm8TypeSize8ScalableEm" data-ref-filename="_ZN4llvm8TypeSize8ScalableEm">Scalable</a>(<var>2</var>);</td></tr>
<tr><th id="2548">2548</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <a class="local col8 ref" href="#288SVEMaxBytesPerVector" title='SVEMaxBytesPerVector' data-ref="288SVEMaxBytesPerVector" data-ref-filename="288SVEMaxBytesPerVector">SVEMaxBytesPerVector</a> / <var>8</var>;</td></tr>
<tr><th id="2549">2549</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2550">2550</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2551">2551</th><td>    <b>break</b>;</td></tr>
<tr><th id="2552">2552</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDR_ZXI" title='llvm::AArch64::LDR_ZXI' data-ref="llvm::AArch64::LDR_ZXI" data-ref-filename="llvm..AArch64..LDR_ZXI">LDR_ZXI</a>:</td></tr>
<tr><th id="2553">2553</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STR_ZXI" title='llvm::AArch64::STR_ZXI' data-ref="llvm::AArch64::STR_ZXI" data-ref-filename="llvm..AArch64..STR_ZXI">STR_ZXI</a>:</td></tr>
<tr><th id="2554">2554</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize8ScalableEm" title='llvm::TypeSize::Scalable' data-ref="_ZN4llvm8TypeSize8ScalableEm" data-ref-filename="_ZN4llvm8TypeSize8ScalableEm">Scalable</a>(<var>16</var>);</td></tr>
<tr><th id="2555">2555</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <a class="local col8 ref" href="#288SVEMaxBytesPerVector" title='SVEMaxBytesPerVector' data-ref="288SVEMaxBytesPerVector" data-ref-filename="288SVEMaxBytesPerVector">SVEMaxBytesPerVector</a>;</td></tr>
<tr><th id="2556">2556</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2557">2557</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2558">2558</th><td>    <b>break</b>;</td></tr>
<tr><th id="2559">2559</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1B_IMM" title='llvm::AArch64::LD1B_IMM' data-ref="llvm::AArch64::LD1B_IMM" data-ref-filename="llvm..AArch64..LD1B_IMM">LD1B_IMM</a>:</td></tr>
<tr><th id="2560">2560</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1H_IMM" title='llvm::AArch64::LD1H_IMM' data-ref="llvm::AArch64::LD1H_IMM" data-ref-filename="llvm..AArch64..LD1H_IMM">LD1H_IMM</a>:</td></tr>
<tr><th id="2561">2561</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1W_IMM" title='llvm::AArch64::LD1W_IMM' data-ref="llvm::AArch64::LD1W_IMM" data-ref-filename="llvm..AArch64..LD1W_IMM">LD1W_IMM</a>:</td></tr>
<tr><th id="2562">2562</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1D_IMM" title='llvm::AArch64::LD1D_IMM' data-ref="llvm::AArch64::LD1D_IMM" data-ref-filename="llvm..AArch64..LD1D_IMM">LD1D_IMM</a>:</td></tr>
<tr><th id="2563">2563</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1B_IMM" title='llvm::AArch64::ST1B_IMM' data-ref="llvm::AArch64::ST1B_IMM" data-ref-filename="llvm..AArch64..ST1B_IMM">ST1B_IMM</a>:</td></tr>
<tr><th id="2564">2564</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1H_IMM" title='llvm::AArch64::ST1H_IMM' data-ref="llvm::AArch64::ST1H_IMM" data-ref-filename="llvm..AArch64..ST1H_IMM">ST1H_IMM</a>:</td></tr>
<tr><th id="2565">2565</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1W_IMM" title='llvm::AArch64::ST1W_IMM' data-ref="llvm::AArch64::ST1W_IMM" data-ref-filename="llvm..AArch64..ST1W_IMM">ST1W_IMM</a>:</td></tr>
<tr><th id="2566">2566</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1D_IMM" title='llvm::AArch64::ST1D_IMM' data-ref="llvm::AArch64::ST1D_IMM" data-ref-filename="llvm..AArch64..ST1D_IMM">ST1D_IMM</a>:</td></tr>
<tr><th id="2567">2567</th><td>    <i>// A full vectors worth of data</i></td></tr>
<tr><th id="2568">2568</th><td><i>    // Width = mbytes * elements</i></td></tr>
<tr><th id="2569">2569</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize8ScalableEm" title='llvm::TypeSize::Scalable' data-ref="_ZN4llvm8TypeSize8ScalableEm" data-ref-filename="_ZN4llvm8TypeSize8ScalableEm">Scalable</a>(<var>16</var>);</td></tr>
<tr><th id="2570">2570</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <a class="local col8 ref" href="#288SVEMaxBytesPerVector" title='SVEMaxBytesPerVector' data-ref="288SVEMaxBytesPerVector" data-ref-filename="288SVEMaxBytesPerVector">SVEMaxBytesPerVector</a>;</td></tr>
<tr><th id="2571">2571</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>8</var>;</td></tr>
<tr><th id="2572">2572</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>7</var>;</td></tr>
<tr><th id="2573">2573</th><td>    <b>break</b>;</td></tr>
<tr><th id="2574">2574</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1B_H_IMM" title='llvm::AArch64::LD1B_H_IMM' data-ref="llvm::AArch64::LD1B_H_IMM" data-ref-filename="llvm..AArch64..LD1B_H_IMM">LD1B_H_IMM</a>:</td></tr>
<tr><th id="2575">2575</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1SB_H_IMM" title='llvm::AArch64::LD1SB_H_IMM' data-ref="llvm::AArch64::LD1SB_H_IMM" data-ref-filename="llvm..AArch64..LD1SB_H_IMM">LD1SB_H_IMM</a>:</td></tr>
<tr><th id="2576">2576</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1H_S_IMM" title='llvm::AArch64::LD1H_S_IMM' data-ref="llvm::AArch64::LD1H_S_IMM" data-ref-filename="llvm..AArch64..LD1H_S_IMM">LD1H_S_IMM</a>:</td></tr>
<tr><th id="2577">2577</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1SH_S_IMM" title='llvm::AArch64::LD1SH_S_IMM' data-ref="llvm::AArch64::LD1SH_S_IMM" data-ref-filename="llvm..AArch64..LD1SH_S_IMM">LD1SH_S_IMM</a>:</td></tr>
<tr><th id="2578">2578</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1W_D_IMM" title='llvm::AArch64::LD1W_D_IMM' data-ref="llvm::AArch64::LD1W_D_IMM" data-ref-filename="llvm..AArch64..LD1W_D_IMM">LD1W_D_IMM</a>:</td></tr>
<tr><th id="2579">2579</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1SW_D_IMM" title='llvm::AArch64::LD1SW_D_IMM' data-ref="llvm::AArch64::LD1SW_D_IMM" data-ref-filename="llvm..AArch64..LD1SW_D_IMM">LD1SW_D_IMM</a>:</td></tr>
<tr><th id="2580">2580</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1B_H_IMM" title='llvm::AArch64::ST1B_H_IMM' data-ref="llvm::AArch64::ST1B_H_IMM" data-ref-filename="llvm..AArch64..ST1B_H_IMM">ST1B_H_IMM</a>:</td></tr>
<tr><th id="2581">2581</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1H_S_IMM" title='llvm::AArch64::ST1H_S_IMM' data-ref="llvm::AArch64::ST1H_S_IMM" data-ref-filename="llvm..AArch64..ST1H_S_IMM">ST1H_S_IMM</a>:</td></tr>
<tr><th id="2582">2582</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1W_D_IMM" title='llvm::AArch64::ST1W_D_IMM' data-ref="llvm::AArch64::ST1W_D_IMM" data-ref-filename="llvm..AArch64..ST1W_D_IMM">ST1W_D_IMM</a>:</td></tr>
<tr><th id="2583">2583</th><td>    <i>// A half vector worth of data</i></td></tr>
<tr><th id="2584">2584</th><td><i>    // Width = mbytes * elements</i></td></tr>
<tr><th id="2585">2585</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize8ScalableEm" title='llvm::TypeSize::Scalable' data-ref="_ZN4llvm8TypeSize8ScalableEm" data-ref-filename="_ZN4llvm8TypeSize8ScalableEm">Scalable</a>(<var>8</var>);</td></tr>
<tr><th id="2586">2586</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <a class="local col8 ref" href="#288SVEMaxBytesPerVector" title='SVEMaxBytesPerVector' data-ref="288SVEMaxBytesPerVector" data-ref-filename="288SVEMaxBytesPerVector">SVEMaxBytesPerVector</a> / <var>2</var>;</td></tr>
<tr><th id="2587">2587</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>8</var>;</td></tr>
<tr><th id="2588">2588</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>7</var>;</td></tr>
<tr><th id="2589">2589</th><td>    <b>break</b>;</td></tr>
<tr><th id="2590">2590</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1B_S_IMM" title='llvm::AArch64::LD1B_S_IMM' data-ref="llvm::AArch64::LD1B_S_IMM" data-ref-filename="llvm..AArch64..LD1B_S_IMM">LD1B_S_IMM</a>:</td></tr>
<tr><th id="2591">2591</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1SB_S_IMM" title='llvm::AArch64::LD1SB_S_IMM' data-ref="llvm::AArch64::LD1SB_S_IMM" data-ref-filename="llvm..AArch64..LD1SB_S_IMM">LD1SB_S_IMM</a>:</td></tr>
<tr><th id="2592">2592</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1H_D_IMM" title='llvm::AArch64::LD1H_D_IMM' data-ref="llvm::AArch64::LD1H_D_IMM" data-ref-filename="llvm..AArch64..LD1H_D_IMM">LD1H_D_IMM</a>:</td></tr>
<tr><th id="2593">2593</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1SH_D_IMM" title='llvm::AArch64::LD1SH_D_IMM' data-ref="llvm::AArch64::LD1SH_D_IMM" data-ref-filename="llvm..AArch64..LD1SH_D_IMM">LD1SH_D_IMM</a>:</td></tr>
<tr><th id="2594">2594</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1B_S_IMM" title='llvm::AArch64::ST1B_S_IMM' data-ref="llvm::AArch64::ST1B_S_IMM" data-ref-filename="llvm..AArch64..ST1B_S_IMM">ST1B_S_IMM</a>:</td></tr>
<tr><th id="2595">2595</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1H_D_IMM" title='llvm::AArch64::ST1H_D_IMM' data-ref="llvm::AArch64::ST1H_D_IMM" data-ref-filename="llvm..AArch64..ST1H_D_IMM">ST1H_D_IMM</a>:</td></tr>
<tr><th id="2596">2596</th><td>    <i>// A quarter vector worth of data</i></td></tr>
<tr><th id="2597">2597</th><td><i>    // Width = mbytes * elements</i></td></tr>
<tr><th id="2598">2598</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize8ScalableEm" title='llvm::TypeSize::Scalable' data-ref="_ZN4llvm8TypeSize8ScalableEm" data-ref-filename="_ZN4llvm8TypeSize8ScalableEm">Scalable</a>(<var>4</var>);</td></tr>
<tr><th id="2599">2599</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <a class="local col8 ref" href="#288SVEMaxBytesPerVector" title='SVEMaxBytesPerVector' data-ref="288SVEMaxBytesPerVector" data-ref-filename="288SVEMaxBytesPerVector">SVEMaxBytesPerVector</a> / <var>4</var>;</td></tr>
<tr><th id="2600">2600</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>8</var>;</td></tr>
<tr><th id="2601">2601</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>7</var>;</td></tr>
<tr><th id="2602">2602</th><td>    <b>break</b>;</td></tr>
<tr><th id="2603">2603</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1B_D_IMM" title='llvm::AArch64::LD1B_D_IMM' data-ref="llvm::AArch64::LD1B_D_IMM" data-ref-filename="llvm..AArch64..LD1B_D_IMM">LD1B_D_IMM</a>:</td></tr>
<tr><th id="2604">2604</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1SB_D_IMM" title='llvm::AArch64::LD1SB_D_IMM' data-ref="llvm::AArch64::LD1SB_D_IMM" data-ref-filename="llvm..AArch64..LD1SB_D_IMM">LD1SB_D_IMM</a>:</td></tr>
<tr><th id="2605">2605</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1B_D_IMM" title='llvm::AArch64::ST1B_D_IMM' data-ref="llvm::AArch64::ST1B_D_IMM" data-ref-filename="llvm..AArch64..ST1B_D_IMM">ST1B_D_IMM</a>:</td></tr>
<tr><th id="2606">2606</th><td>    <i>// A eighth vector worth of data</i></td></tr>
<tr><th id="2607">2607</th><td><i>    // Width = mbytes * elements</i></td></tr>
<tr><th id="2608">2608</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize8ScalableEm" title='llvm::TypeSize::Scalable' data-ref="_ZN4llvm8TypeSize8ScalableEm" data-ref-filename="_ZN4llvm8TypeSize8ScalableEm">Scalable</a>(<var>2</var>);</td></tr>
<tr><th id="2609">2609</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <a class="local col8 ref" href="#288SVEMaxBytesPerVector" title='SVEMaxBytesPerVector' data-ref="288SVEMaxBytesPerVector" data-ref-filename="288SVEMaxBytesPerVector">SVEMaxBytesPerVector</a> / <var>8</var>;</td></tr>
<tr><th id="2610">2610</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>8</var>;</td></tr>
<tr><th id="2611">2611</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>7</var>;</td></tr>
<tr><th id="2612">2612</th><td>    <b>break</b>;</td></tr>
<tr><th id="2613">2613</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST2GOffset" title='llvm::AArch64::ST2GOffset' data-ref="llvm::AArch64::ST2GOffset" data-ref-filename="llvm..AArch64..ST2GOffset">ST2GOffset</a>:</td></tr>
<tr><th id="2614">2614</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZ2GOffset" title='llvm::AArch64::STZ2GOffset' data-ref="llvm::AArch64::STZ2GOffset" data-ref-filename="llvm..AArch64..STZ2GOffset">STZ2GOffset</a>:</td></tr>
<tr><th id="2615">2615</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>16</var>);</td></tr>
<tr><th id="2616">2616</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>32</var>;</td></tr>
<tr><th id="2617">2617</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2618">2618</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2619">2619</th><td>    <b>break</b>;</td></tr>
<tr><th id="2620">2620</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPi" title='llvm::AArch64::STGPi' data-ref="llvm::AArch64::STGPi" data-ref-filename="llvm..AArch64..STGPi">STGPi</a>:</td></tr>
<tr><th id="2621">2621</th><td>    <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale" data-ref-filename="284Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#412" title='llvm::TypeSize::operator=' data-ref="_ZN4llvm8TypeSizeaSEOS0_" data-ref-filename="_ZN4llvm8TypeSizeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSize5FixedEm" title='llvm::TypeSize::Fixed' data-ref="_ZN4llvm8TypeSize5FixedEm" data-ref-filename="_ZN4llvm8TypeSize5FixedEm">Fixed</a>(<var>16</var>);</td></tr>
<tr><th id="2622">2622</th><td>    <a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width" data-ref-filename="285Width">Width</a> = <var>16</var>;</td></tr>
<tr><th id="2623">2623</th><td>    <a class="local col6 ref" href="#286MinOffset" title='MinOffset' data-ref="286MinOffset" data-ref-filename="286MinOffset">MinOffset</a> = -<var>64</var>;</td></tr>
<tr><th id="2624">2624</th><td>    <a class="local col7 ref" href="#287MaxOffset" title='MaxOffset' data-ref="287MaxOffset" data-ref-filename="287MaxOffset">MaxOffset</a> = <var>63</var>;</td></tr>
<tr><th id="2625">2625</th><td>    <b>break</b>;</td></tr>
<tr><th id="2626">2626</th><td>  }</td></tr>
<tr><th id="2627">2627</th><td></td></tr>
<tr><th id="2628">2628</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2629">2629</th><td>}</td></tr>
<tr><th id="2630">2630</th><td></td></tr>
<tr><th id="2631">2631</th><td><i>// Scaling factor for unscaled load or store.</i></td></tr>
<tr><th id="2632">2632</th><td><em>int</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo11getMemScaleEj" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleEj">getMemScale</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="289Opc" title='Opc' data-type='unsigned int' data-ref="289Opc" data-ref-filename="289Opc">Opc</dfn>) {</td></tr>
<tr><th id="2633">2633</th><td>  <b>switch</b> (<a class="local col9 ref" href="#289Opc" title='Opc' data-ref="289Opc" data-ref-filename="289Opc">Opc</a>) {</td></tr>
<tr><th id="2634">2634</th><td>  <b>default</b>:</td></tr>
<tr><th id="2635">2635</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Opcode has unknown scale!"</q>);</td></tr>
<tr><th id="2636">2636</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>:</td></tr>
<tr><th id="2637">2637</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURBBi" title='llvm::AArch64::LDURBBi' data-ref="llvm::AArch64::LDURBBi" data-ref-filename="llvm..AArch64..LDURBBi">LDURBBi</a>:</td></tr>
<tr><th id="2638">2638</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWui" title='llvm::AArch64::LDRSBWui' data-ref="llvm::AArch64::LDRSBWui" data-ref-filename="llvm..AArch64..LDRSBWui">LDRSBWui</a>:</td></tr>
<tr><th id="2639">2639</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSBWi" title='llvm::AArch64::LDURSBWi' data-ref="llvm::AArch64::LDURSBWi" data-ref-filename="llvm..AArch64..LDURSBWi">LDURSBWi</a>:</td></tr>
<tr><th id="2640">2640</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a>:</td></tr>
<tr><th id="2641">2641</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURBBi" title='llvm::AArch64::STURBBi' data-ref="llvm::AArch64::STURBBi" data-ref-filename="llvm..AArch64..STURBBi">STURBBi</a>:</td></tr>
<tr><th id="2642">2642</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="2643">2643</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>:</td></tr>
<tr><th id="2644">2644</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURHHi" title='llvm::AArch64::LDURHHi' data-ref="llvm::AArch64::LDURHHi" data-ref-filename="llvm..AArch64..LDURHHi">LDURHHi</a>:</td></tr>
<tr><th id="2645">2645</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWui" title='llvm::AArch64::LDRSHWui' data-ref="llvm::AArch64::LDRSHWui" data-ref-filename="llvm..AArch64..LDRSHWui">LDRSHWui</a>:</td></tr>
<tr><th id="2646">2646</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSHWi" title='llvm::AArch64::LDURSHWi' data-ref="llvm::AArch64::LDURSHWi" data-ref-filename="llvm..AArch64..LDURSHWi">LDURSHWi</a>:</td></tr>
<tr><th id="2647">2647</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>:</td></tr>
<tr><th id="2648">2648</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHHi" title='llvm::AArch64::STURHHi' data-ref="llvm::AArch64::STURHHi" data-ref-filename="llvm..AArch64..STURHHi">STURHHi</a>:</td></tr>
<tr><th id="2649">2649</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="2650">2650</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>:</td></tr>
<tr><th id="2651">2651</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSi" title='llvm::AArch64::LDURSi' data-ref="llvm::AArch64::LDURSi" data-ref-filename="llvm..AArch64..LDURSi">LDURSi</a>:</td></tr>
<tr><th id="2652">2652</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a>:</td></tr>
<tr><th id="2653">2653</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSWi" title='llvm::AArch64::LDURSWi' data-ref="llvm::AArch64::LDURSWi" data-ref-filename="llvm..AArch64..LDURSWi">LDURSWi</a>:</td></tr>
<tr><th id="2654">2654</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="2655">2655</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>:</td></tr>
<tr><th id="2656">2656</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>:</td></tr>
<tr><th id="2657">2657</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURSi" title='llvm::AArch64::STURSi' data-ref="llvm::AArch64::STURSi" data-ref-filename="llvm..AArch64..STURSi">STURSi</a>:</td></tr>
<tr><th id="2658">2658</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>:</td></tr>
<tr><th id="2659">2659</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a>:</td></tr>
<tr><th id="2660">2660</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSi" title='llvm::AArch64::LDPSi' data-ref="llvm::AArch64::LDPSi" data-ref-filename="llvm..AArch64..LDPSi">LDPSi</a>:</td></tr>
<tr><th id="2661">2661</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSWi" title='llvm::AArch64::LDPSWi' data-ref="llvm::AArch64::LDPSWi" data-ref-filename="llvm..AArch64..LDPSWi">LDPSWi</a>:</td></tr>
<tr><th id="2662">2662</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWi" title='llvm::AArch64::LDPWi' data-ref="llvm::AArch64::LDPWi" data-ref-filename="llvm..AArch64..LDPWi">LDPWi</a>:</td></tr>
<tr><th id="2663">2663</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSi" title='llvm::AArch64::STPSi' data-ref="llvm::AArch64::STPSi" data-ref-filename="llvm..AArch64..STPSi">STPSi</a>:</td></tr>
<tr><th id="2664">2664</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWi" title='llvm::AArch64::STPWi' data-ref="llvm::AArch64::STPWi" data-ref-filename="llvm..AArch64..STPWi">STPWi</a>:</td></tr>
<tr><th id="2665">2665</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="2666">2666</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>:</td></tr>
<tr><th id="2667">2667</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURDi" title='llvm::AArch64::LDURDi' data-ref="llvm::AArch64::LDURDi" data-ref-filename="llvm..AArch64..LDURDi">LDURDi</a>:</td></tr>
<tr><th id="2668">2668</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>:</td></tr>
<tr><th id="2669">2669</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>:</td></tr>
<tr><th id="2670">2670</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a>:</td></tr>
<tr><th id="2671">2671</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURDi" title='llvm::AArch64::STURDi' data-ref="llvm::AArch64::STURDi" data-ref-filename="llvm..AArch64..STURDi">STURDi</a>:</td></tr>
<tr><th id="2672">2672</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>:</td></tr>
<tr><th id="2673">2673</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>:</td></tr>
<tr><th id="2674">2674</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDi" title='llvm::AArch64::LDPDi' data-ref="llvm::AArch64::LDPDi" data-ref-filename="llvm..AArch64..LDPDi">LDPDi</a>:</td></tr>
<tr><th id="2675">2675</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXi" title='llvm::AArch64::LDPXi' data-ref="llvm::AArch64::LDPXi" data-ref-filename="llvm..AArch64..LDPXi">LDPXi</a>:</td></tr>
<tr><th id="2676">2676</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDi" title='llvm::AArch64::STPDi' data-ref="llvm::AArch64::STPDi" data-ref-filename="llvm..AArch64..STPDi">STPDi</a>:</td></tr>
<tr><th id="2677">2677</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXi" title='llvm::AArch64::STPXi' data-ref="llvm::AArch64::STPXi" data-ref-filename="llvm..AArch64..STPXi">STPXi</a>:</td></tr>
<tr><th id="2678">2678</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="2679">2679</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>:</td></tr>
<tr><th id="2680">2680</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURQi" title='llvm::AArch64::LDURQi' data-ref="llvm::AArch64::LDURQi" data-ref-filename="llvm..AArch64..LDURQi">LDURQi</a>:</td></tr>
<tr><th id="2681">2681</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>:</td></tr>
<tr><th id="2682">2682</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURQi" title='llvm::AArch64::STURQi' data-ref="llvm::AArch64::STURQi" data-ref-filename="llvm..AArch64..STURQi">STURQi</a>:</td></tr>
<tr><th id="2683">2683</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQi" title='llvm::AArch64::LDPQi' data-ref="llvm::AArch64::LDPQi" data-ref-filename="llvm..AArch64..LDPQi">LDPQi</a>:</td></tr>
<tr><th id="2684">2684</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQi" title='llvm::AArch64::STPQi' data-ref="llvm::AArch64::STPQi" data-ref-filename="llvm..AArch64..STPQi">STPQi</a>:</td></tr>
<tr><th id="2685">2685</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGOffset" title='llvm::AArch64::STGOffset' data-ref="llvm::AArch64::STGOffset" data-ref-filename="llvm..AArch64..STGOffset">STGOffset</a>:</td></tr>
<tr><th id="2686">2686</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZGOffset" title='llvm::AArch64::STZGOffset' data-ref="llvm::AArch64::STZGOffset" data-ref-filename="llvm..AArch64..STZGOffset">STZGOffset</a>:</td></tr>
<tr><th id="2687">2687</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST2GOffset" title='llvm::AArch64::ST2GOffset' data-ref="llvm::AArch64::ST2GOffset" data-ref-filename="llvm..AArch64..ST2GOffset">ST2GOffset</a>:</td></tr>
<tr><th id="2688">2688</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZ2GOffset" title='llvm::AArch64::STZ2GOffset' data-ref="llvm::AArch64::STZ2GOffset" data-ref-filename="llvm..AArch64..STZ2GOffset">STZ2GOffset</a>:</td></tr>
<tr><th id="2689">2689</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPi" title='llvm::AArch64::STGPi' data-ref="llvm::AArch64::STGPi" data-ref-filename="llvm..AArch64..STGPi">STGPi</a>:</td></tr>
<tr><th id="2690">2690</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="2691">2691</th><td>  }</td></tr>
<tr><th id="2692">2692</th><td>}</td></tr>
<tr><th id="2693">2693</th><td></td></tr>
<tr><th id="2694">2694</th><td><i  data-doc="_ZL11scaleOffsetjRl">// Scale the unscaled offsets.  Returns false if the unscaled offset can't be</i></td></tr>
<tr><th id="2695">2695</th><td><i  data-doc="_ZL11scaleOffsetjRl">// scaled.</i></td></tr>
<tr><th id="2696">2696</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL11scaleOffsetjRl" title='scaleOffset' data-type='bool scaleOffset(unsigned int Opc, int64_t &amp; Offset)' data-ref="_ZL11scaleOffsetjRl" data-ref-filename="_ZL11scaleOffsetjRl">scaleOffset</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="290Opc" title='Opc' data-type='unsigned int' data-ref="290Opc" data-ref-filename="290Opc">Opc</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="291Offset" title='Offset' data-type='int64_t &amp;' data-ref="291Offset" data-ref-filename="291Offset">Offset</dfn>) {</td></tr>
<tr><th id="2697">2697</th><td>  <em>int</em> <dfn class="local col2 decl" id="292Scale" title='Scale' data-type='int' data-ref="292Scale" data-ref-filename="292Scale">Scale</dfn> = <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="#_ZN4llvm16AArch64InstrInfo11getMemScaleEj" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleEj">getMemScale</a>(<a class="local col0 ref" href="#290Opc" title='Opc' data-ref="290Opc" data-ref-filename="290Opc">Opc</a>);</td></tr>
<tr><th id="2698">2698</th><td></td></tr>
<tr><th id="2699">2699</th><td>  <i>// If the byte-offset isn't a multiple of the stride, we can't scale this</i></td></tr>
<tr><th id="2700">2700</th><td><i>  // offset.</i></td></tr>
<tr><th id="2701">2701</th><td>  <b>if</b> (<a class="local col1 ref" href="#291Offset" title='Offset' data-ref="291Offset" data-ref-filename="291Offset">Offset</a> % <a class="local col2 ref" href="#292Scale" title='Scale' data-ref="292Scale" data-ref-filename="292Scale">Scale</a> != <var>0</var>)</td></tr>
<tr><th id="2702">2702</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2703">2703</th><td></td></tr>
<tr><th id="2704">2704</th><td>  <i>// Convert the byte-offset used by unscaled into an "element" offset used</i></td></tr>
<tr><th id="2705">2705</th><td><i>  // by the scaled pair load/store instructions.</i></td></tr>
<tr><th id="2706">2706</th><td>  <a class="local col1 ref" href="#291Offset" title='Offset' data-ref="291Offset" data-ref-filename="291Offset">Offset</a> /= <a class="local col2 ref" href="#292Scale" title='Scale' data-ref="292Scale" data-ref-filename="292Scale">Scale</a>;</td></tr>
<tr><th id="2707">2707</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2708">2708</th><td>}</td></tr>
<tr><th id="2709">2709</th><td></td></tr>
<tr><th id="2710">2710</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL14canPairLdStOpcjj" title='canPairLdStOpc' data-type='bool canPairLdStOpc(unsigned int FirstOpc, unsigned int SecondOpc)' data-ref="_ZL14canPairLdStOpcjj" data-ref-filename="_ZL14canPairLdStOpcjj">canPairLdStOpc</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="293FirstOpc" title='FirstOpc' data-type='unsigned int' data-ref="293FirstOpc" data-ref-filename="293FirstOpc">FirstOpc</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="294SecondOpc" title='SecondOpc' data-type='unsigned int' data-ref="294SecondOpc" data-ref-filename="294SecondOpc">SecondOpc</dfn>) {</td></tr>
<tr><th id="2711">2711</th><td>  <b>if</b> (<a class="local col3 ref" href="#293FirstOpc" title='FirstOpc' data-ref="293FirstOpc" data-ref-filename="293FirstOpc">FirstOpc</a> == <a class="local col4 ref" href="#294SecondOpc" title='SecondOpc' data-ref="294SecondOpc" data-ref-filename="294SecondOpc">SecondOpc</a>)</td></tr>
<tr><th id="2712">2712</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2713">2713</th><td>  <i>// We can also pair sign-ext and zero-ext instructions.</i></td></tr>
<tr><th id="2714">2714</th><td>  <b>switch</b> (<a class="local col3 ref" href="#293FirstOpc" title='FirstOpc' data-ref="293FirstOpc" data-ref-filename="293FirstOpc">FirstOpc</a>) {</td></tr>
<tr><th id="2715">2715</th><td>  <b>default</b>:</td></tr>
<tr><th id="2716">2716</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2717">2717</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="2718">2718</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>:</td></tr>
<tr><th id="2719">2719</th><td>    <b>return</b> <a class="local col4 ref" href="#294SecondOpc" title='SecondOpc' data-ref="294SecondOpc" data-ref-filename="294SecondOpc">SecondOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a> || <a class="local col4 ref" href="#294SecondOpc" title='SecondOpc' data-ref="294SecondOpc" data-ref-filename="294SecondOpc">SecondOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSWi" title='llvm::AArch64::LDURSWi' data-ref="llvm::AArch64::LDURSWi" data-ref-filename="llvm..AArch64..LDURSWi">LDURSWi</a>;</td></tr>
<tr><th id="2720">2720</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a>:</td></tr>
<tr><th id="2721">2721</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSWi" title='llvm::AArch64::LDURSWi' data-ref="llvm::AArch64::LDURSWi" data-ref-filename="llvm..AArch64..LDURSWi">LDURSWi</a>:</td></tr>
<tr><th id="2722">2722</th><td>    <b>return</b> <a class="local col4 ref" href="#294SecondOpc" title='SecondOpc' data-ref="294SecondOpc" data-ref-filename="294SecondOpc">SecondOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a> || <a class="local col4 ref" href="#294SecondOpc" title='SecondOpc' data-ref="294SecondOpc" data-ref-filename="294SecondOpc">SecondOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>;</td></tr>
<tr><th id="2723">2723</th><td>  }</td></tr>
<tr><th id="2724">2724</th><td>  <i>// These instructions can't be paired based on their opcodes.</i></td></tr>
<tr><th id="2725">2725</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2726">2726</th><td>}</td></tr>
<tr><th id="2727">2727</th><td></td></tr>
<tr><th id="2728">2728</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL15shouldClusterFIRKN4llvm16MachineFrameInfoEiljilj" title='shouldClusterFI' data-type='bool shouldClusterFI(const llvm::MachineFrameInfo &amp; MFI, int FI1, int64_t Offset1, unsigned int Opcode1, int FI2, int64_t Offset2, unsigned int Opcode2)' data-ref="_ZL15shouldClusterFIRKN4llvm16MachineFrameInfoEiljilj" data-ref-filename="_ZL15shouldClusterFIRKN4llvm16MachineFrameInfoEiljilj">shouldClusterFI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="295MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="295MFI" data-ref-filename="295MFI">MFI</dfn>, <em>int</em> <dfn class="local col6 decl" id="296FI1" title='FI1' data-type='int' data-ref="296FI1" data-ref-filename="296FI1">FI1</dfn>,</td></tr>
<tr><th id="2729">2729</th><td>                            <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="297Offset1" title='Offset1' data-type='int64_t' data-ref="297Offset1" data-ref-filename="297Offset1">Offset1</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="298Opcode1" title='Opcode1' data-type='unsigned int' data-ref="298Opcode1" data-ref-filename="298Opcode1">Opcode1</dfn>, <em>int</em> <dfn class="local col9 decl" id="299FI2" title='FI2' data-type='int' data-ref="299FI2" data-ref-filename="299FI2">FI2</dfn>,</td></tr>
<tr><th id="2730">2730</th><td>                            <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="300Offset2" title='Offset2' data-type='int64_t' data-ref="300Offset2" data-ref-filename="300Offset2">Offset2</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="301Opcode2" title='Opcode2' data-type='unsigned int' data-ref="301Opcode2" data-ref-filename="301Opcode2">Opcode2</dfn>) {</td></tr>
<tr><th id="2731">2731</th><td>  <i>// Accesses through fixed stack object frame indices may access a different</i></td></tr>
<tr><th id="2732">2732</th><td><i>  // fixed stack slot. Check that the object offsets + offsets match.</i></td></tr>
<tr><th id="2733">2733</th><td>  <b>if</b> (<a class="local col5 ref" href="#295MFI" title='MFI' data-ref="295MFI" data-ref-filename="295MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" title='llvm::MachineFrameInfo::isFixedObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi">isFixedObjectIndex</a>(<a class="local col6 ref" href="#296FI1" title='FI1' data-ref="296FI1" data-ref-filename="296FI1">FI1</a>) &amp;&amp; <a class="local col5 ref" href="#295MFI" title='MFI' data-ref="295MFI" data-ref-filename="295MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" title='llvm::MachineFrameInfo::isFixedObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi">isFixedObjectIndex</a>(<a class="local col9 ref" href="#299FI2" title='FI2' data-ref="299FI2" data-ref-filename="299FI2">FI2</a>)) {</td></tr>
<tr><th id="2734">2734</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="302ObjectOffset1" title='ObjectOffset1' data-type='int64_t' data-ref="302ObjectOffset1" data-ref-filename="302ObjectOffset1">ObjectOffset1</dfn> = <a class="local col5 ref" href="#295MFI" title='MFI' data-ref="295MFI" data-ref-filename="295MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col6 ref" href="#296FI1" title='FI1' data-ref="296FI1" data-ref-filename="296FI1">FI1</a>);</td></tr>
<tr><th id="2735">2735</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="303ObjectOffset2" title='ObjectOffset2' data-type='int64_t' data-ref="303ObjectOffset2" data-ref-filename="303ObjectOffset2">ObjectOffset2</dfn> = <a class="local col5 ref" href="#295MFI" title='MFI' data-ref="295MFI" data-ref-filename="295MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col9 ref" href="#299FI2" title='FI2' data-ref="299FI2" data-ref-filename="299FI2">FI2</a>);</td></tr>
<tr><th id="2736">2736</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ObjectOffset1 &lt;= ObjectOffset2 &amp;&amp; <q>"Object offsets are not ordered."</q>);</td></tr>
<tr><th id="2737">2737</th><td>    <i>// Convert to scaled object offsets.</i></td></tr>
<tr><th id="2738">2738</th><td>    <em>int</em> <dfn class="local col4 decl" id="304Scale1" title='Scale1' data-type='int' data-ref="304Scale1" data-ref-filename="304Scale1">Scale1</dfn> = <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="#_ZN4llvm16AArch64InstrInfo11getMemScaleEj" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleEj">getMemScale</a>(<a class="local col8 ref" href="#298Opcode1" title='Opcode1' data-ref="298Opcode1" data-ref-filename="298Opcode1">Opcode1</a>);</td></tr>
<tr><th id="2739">2739</th><td>    <b>if</b> (<a class="local col2 ref" href="#302ObjectOffset1" title='ObjectOffset1' data-ref="302ObjectOffset1" data-ref-filename="302ObjectOffset1">ObjectOffset1</a> % <a class="local col4 ref" href="#304Scale1" title='Scale1' data-ref="304Scale1" data-ref-filename="304Scale1">Scale1</a> != <var>0</var>)</td></tr>
<tr><th id="2740">2740</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2741">2741</th><td>    <a class="local col2 ref" href="#302ObjectOffset1" title='ObjectOffset1' data-ref="302ObjectOffset1" data-ref-filename="302ObjectOffset1">ObjectOffset1</a> /= <a class="local col4 ref" href="#304Scale1" title='Scale1' data-ref="304Scale1" data-ref-filename="304Scale1">Scale1</a>;</td></tr>
<tr><th id="2742">2742</th><td>    <em>int</em> <dfn class="local col5 decl" id="305Scale2" title='Scale2' data-type='int' data-ref="305Scale2" data-ref-filename="305Scale2">Scale2</dfn> = <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="#_ZN4llvm16AArch64InstrInfo11getMemScaleEj" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleEj">getMemScale</a>(<a class="local col1 ref" href="#301Opcode2" title='Opcode2' data-ref="301Opcode2" data-ref-filename="301Opcode2">Opcode2</a>);</td></tr>
<tr><th id="2743">2743</th><td>    <b>if</b> (<a class="local col3 ref" href="#303ObjectOffset2" title='ObjectOffset2' data-ref="303ObjectOffset2" data-ref-filename="303ObjectOffset2">ObjectOffset2</a> % <a class="local col5 ref" href="#305Scale2" title='Scale2' data-ref="305Scale2" data-ref-filename="305Scale2">Scale2</a> != <var>0</var>)</td></tr>
<tr><th id="2744">2744</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2745">2745</th><td>    <a class="local col3 ref" href="#303ObjectOffset2" title='ObjectOffset2' data-ref="303ObjectOffset2" data-ref-filename="303ObjectOffset2">ObjectOffset2</a> /= <a class="local col5 ref" href="#305Scale2" title='Scale2' data-ref="305Scale2" data-ref-filename="305Scale2">Scale2</a>;</td></tr>
<tr><th id="2746">2746</th><td>    <a class="local col2 ref" href="#302ObjectOffset1" title='ObjectOffset1' data-ref="302ObjectOffset1" data-ref-filename="302ObjectOffset1">ObjectOffset1</a> += <a class="local col7 ref" href="#297Offset1" title='Offset1' data-ref="297Offset1" data-ref-filename="297Offset1">Offset1</a>;</td></tr>
<tr><th id="2747">2747</th><td>    <a class="local col3 ref" href="#303ObjectOffset2" title='ObjectOffset2' data-ref="303ObjectOffset2" data-ref-filename="303ObjectOffset2">ObjectOffset2</a> += <a class="local col0 ref" href="#300Offset2" title='Offset2' data-ref="300Offset2" data-ref-filename="300Offset2">Offset2</a>;</td></tr>
<tr><th id="2748">2748</th><td>    <b>return</b> <a class="local col2 ref" href="#302ObjectOffset1" title='ObjectOffset1' data-ref="302ObjectOffset1" data-ref-filename="302ObjectOffset1">ObjectOffset1</a> + <var>1</var> == <a class="local col3 ref" href="#303ObjectOffset2" title='ObjectOffset2' data-ref="303ObjectOffset2" data-ref-filename="303ObjectOffset2">ObjectOffset2</a>;</td></tr>
<tr><th id="2749">2749</th><td>  }</td></tr>
<tr><th id="2750">2750</th><td></td></tr>
<tr><th id="2751">2751</th><td>  <b>return</b> <a class="local col6 ref" href="#296FI1" title='FI1' data-ref="296FI1" data-ref-filename="296FI1">FI1</a> == <a class="local col9 ref" href="#299FI2" title='FI2' data-ref="299FI2" data-ref-filename="299FI2">FI2</a>;</td></tr>
<tr><th id="2752">2752</th><td>}</td></tr>
<tr><th id="2753">2753</th><td></td></tr>
<tr><th id="2754">2754</th><td><i class="doc">/// Detect opportunities for ldp/stp formation.</i></td></tr>
<tr><th id="2755">2755</th><td><i class="doc">///</i></td></tr>
<tr><th id="2756">2756</th><td><i class="doc">/// Only called for LdSt for which getMemOperandWithOffset returns true.</i></td></tr>
<tr><th id="2757">2757</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj" title='llvm::AArch64InstrInfo::shouldClusterMemOps' data-ref="_ZNK4llvm16AArch64InstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj">shouldClusterMemOps</dfn>(</td></tr>
<tr><th id="2758">2758</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col6 decl" id="306BaseOps1" title='BaseOps1' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="306BaseOps1" data-ref-filename="306BaseOps1">BaseOps1</dfn>,</td></tr>
<tr><th id="2759">2759</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col7 decl" id="307BaseOps2" title='BaseOps2' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="307BaseOps2" data-ref-filename="307BaseOps2">BaseOps2</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="308NumLoads" title='NumLoads' data-type='unsigned int' data-ref="308NumLoads" data-ref-filename="308NumLoads">NumLoads</dfn>,</td></tr>
<tr><th id="2760">2760</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="309NumBytes" title='NumBytes' data-type='unsigned int' data-ref="309NumBytes" data-ref-filename="309NumBytes">NumBytes</dfn>) <em>const</em> {</td></tr>
<tr><th id="2761">2761</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(BaseOps1.size() == <var>1</var> &amp;&amp; BaseOps2.size() == <var>1</var>);</td></tr>
<tr><th id="2762">2762</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="310BaseOp1" title='BaseOp1' data-type='const llvm::MachineOperand &amp;' data-ref="310BaseOp1" data-ref-filename="310BaseOp1">BaseOp1</dfn> = *<a class="local col6 ref" href="#306BaseOps1" title='BaseOps1' data-ref="306BaseOps1" data-ref-filename="306BaseOps1">BaseOps1</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv" data-ref-filename="_ZNK4llvm8ArrayRef5frontEv">front</a>();</td></tr>
<tr><th id="2763">2763</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="311BaseOp2" title='BaseOp2' data-type='const llvm::MachineOperand &amp;' data-ref="311BaseOp2" data-ref-filename="311BaseOp2">BaseOp2</dfn> = *<a class="local col7 ref" href="#307BaseOps2" title='BaseOps2' data-ref="307BaseOps2" data-ref-filename="307BaseOps2">BaseOps2</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv" data-ref-filename="_ZNK4llvm8ArrayRef5frontEv">front</a>();</td></tr>
<tr><th id="2764">2764</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="312FirstLdSt" title='FirstLdSt' data-type='const llvm::MachineInstr &amp;' data-ref="312FirstLdSt" data-ref-filename="312FirstLdSt">FirstLdSt</dfn> = *<a class="local col0 ref" href="#310BaseOp1" title='BaseOp1' data-ref="310BaseOp1" data-ref-filename="310BaseOp1">BaseOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="2765">2765</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="313SecondLdSt" title='SecondLdSt' data-type='const llvm::MachineInstr &amp;' data-ref="313SecondLdSt" data-ref-filename="313SecondLdSt">SecondLdSt</dfn> = *<a class="local col1 ref" href="#311BaseOp2" title='BaseOp2' data-ref="311BaseOp2" data-ref-filename="311BaseOp2">BaseOp2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="2766">2766</th><td>  <b>if</b> (<a class="local col0 ref" href="#310BaseOp1" title='BaseOp1' data-ref="310BaseOp1" data-ref-filename="310BaseOp1">BaseOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() != <a class="local col1 ref" href="#311BaseOp2" title='BaseOp2' data-ref="311BaseOp2" data-ref-filename="311BaseOp2">BaseOp2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>())</td></tr>
<tr><th id="2767">2767</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2768">2768</th><td></td></tr>
<tr><th id="2769">2769</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((BaseOp1.isReg() || BaseOp1.isFI()) &amp;&amp;</td></tr>
<tr><th id="2770">2770</th><td>         <q>"Only base registers and frame indices are supported."</q>);</td></tr>
<tr><th id="2771">2771</th><td></td></tr>
<tr><th id="2772">2772</th><td>  <i>// Check for both base regs and base FI.</i></td></tr>
<tr><th id="2773">2773</th><td>  <b>if</b> (<a class="local col0 ref" href="#310BaseOp1" title='BaseOp1' data-ref="310BaseOp1" data-ref-filename="310BaseOp1">BaseOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#310BaseOp1" title='BaseOp1' data-ref="310BaseOp1" data-ref-filename="310BaseOp1">BaseOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col1 ref" href="#311BaseOp2" title='BaseOp2' data-ref="311BaseOp2" data-ref-filename="311BaseOp2">BaseOp2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2774">2774</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2775">2775</th><td></td></tr>
<tr><th id="2776">2776</th><td>  <i>// Only cluster up to a single pair.</i></td></tr>
<tr><th id="2777">2777</th><td>  <b>if</b> (<a class="local col8 ref" href="#308NumLoads" title='NumLoads' data-ref="308NumLoads" data-ref-filename="308NumLoads">NumLoads</a> &gt; <var>2</var>)</td></tr>
<tr><th id="2778">2778</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2779">2779</th><td></td></tr>
<tr><th id="2780">2780</th><td>  <b>if</b> (!<a class="member fn" href="#_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isPairableLdStInst' data-ref="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE">isPairableLdStInst</a>(<a class="local col2 ref" href="#312FirstLdSt" title='FirstLdSt' data-ref="312FirstLdSt" data-ref-filename="312FirstLdSt">FirstLdSt</a>) || !<a class="member fn" href="#_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isPairableLdStInst' data-ref="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE">isPairableLdStInst</a>(<a class="local col3 ref" href="#313SecondLdSt" title='SecondLdSt' data-ref="313SecondLdSt" data-ref-filename="313SecondLdSt">SecondLdSt</a>))</td></tr>
<tr><th id="2781">2781</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2782">2782</th><td></td></tr>
<tr><th id="2783">2783</th><td>  <i>// Can we pair these instructions based on their opcodes?</i></td></tr>
<tr><th id="2784">2784</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="314FirstOpc" title='FirstOpc' data-type='unsigned int' data-ref="314FirstOpc" data-ref-filename="314FirstOpc">FirstOpc</dfn> = <a class="local col2 ref" href="#312FirstLdSt" title='FirstLdSt' data-ref="312FirstLdSt" data-ref-filename="312FirstLdSt">FirstLdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2785">2785</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="315SecondOpc" title='SecondOpc' data-type='unsigned int' data-ref="315SecondOpc" data-ref-filename="315SecondOpc">SecondOpc</dfn> = <a class="local col3 ref" href="#313SecondLdSt" title='SecondLdSt' data-ref="313SecondLdSt" data-ref-filename="313SecondLdSt">SecondLdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2786">2786</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL14canPairLdStOpcjj" title='canPairLdStOpc' data-use='c' data-ref="_ZL14canPairLdStOpcjj" data-ref-filename="_ZL14canPairLdStOpcjj">canPairLdStOpc</a>(<a class="local col4 ref" href="#314FirstOpc" title='FirstOpc' data-ref="314FirstOpc" data-ref-filename="314FirstOpc">FirstOpc</a>, <a class="local col5 ref" href="#315SecondOpc" title='SecondOpc' data-ref="315SecondOpc" data-ref-filename="315SecondOpc">SecondOpc</a>))</td></tr>
<tr><th id="2787">2787</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2788">2788</th><td></td></tr>
<tr><th id="2789">2789</th><td>  <i>// Can't merge volatiles or load/stores that have a hint to avoid pair</i></td></tr>
<tr><th id="2790">2790</th><td><i>  // formation, for example.</i></td></tr>
<tr><th id="2791">2791</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCandidateToMergeOrPair' data-ref="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE">isCandidateToMergeOrPair</a>(<a class="local col2 ref" href="#312FirstLdSt" title='FirstLdSt' data-ref="312FirstLdSt" data-ref-filename="312FirstLdSt">FirstLdSt</a>) ||</td></tr>
<tr><th id="2792">2792</th><td>      !<a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCandidateToMergeOrPair' data-ref="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE">isCandidateToMergeOrPair</a>(<a class="local col3 ref" href="#313SecondLdSt" title='SecondLdSt' data-ref="313SecondLdSt" data-ref-filename="313SecondLdSt">SecondLdSt</a>))</td></tr>
<tr><th id="2793">2793</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2794">2794</th><td></td></tr>
<tr><th id="2795">2795</th><td>  <i>// isCandidateToMergeOrPair guarantees that operand 2 is an immediate.</i></td></tr>
<tr><th id="2796">2796</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="316Offset1" title='Offset1' data-type='int64_t' data-ref="316Offset1" data-ref-filename="316Offset1">Offset1</dfn> = <a class="local col2 ref" href="#312FirstLdSt" title='FirstLdSt' data-ref="312FirstLdSt" data-ref-filename="312FirstLdSt">FirstLdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2797">2797</th><td>  <b>if</b> (<a class="member fn" href="#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col4 ref" href="#314FirstOpc" title='FirstOpc' data-ref="314FirstOpc" data-ref-filename="314FirstOpc">FirstOpc</a>) &amp;&amp; !<a class="tu ref fn" href="#_ZL11scaleOffsetjRl" title='scaleOffset' data-use='c' data-ref="_ZL11scaleOffsetjRl" data-ref-filename="_ZL11scaleOffsetjRl">scaleOffset</a>(<a class="local col4 ref" href="#314FirstOpc" title='FirstOpc' data-ref="314FirstOpc" data-ref-filename="314FirstOpc">FirstOpc</a>, <span class='refarg'><a class="local col6 ref" href="#316Offset1" title='Offset1' data-ref="316Offset1" data-ref-filename="316Offset1">Offset1</a></span>))</td></tr>
<tr><th id="2798">2798</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2799">2799</th><td></td></tr>
<tr><th id="2800">2800</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="317Offset2" title='Offset2' data-type='int64_t' data-ref="317Offset2" data-ref-filename="317Offset2">Offset2</dfn> = <a class="local col3 ref" href="#313SecondLdSt" title='SecondLdSt' data-ref="313SecondLdSt" data-ref-filename="313SecondLdSt">SecondLdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2801">2801</th><td>  <b>if</b> (<a class="member fn" href="#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col5 ref" href="#315SecondOpc" title='SecondOpc' data-ref="315SecondOpc" data-ref-filename="315SecondOpc">SecondOpc</a>) &amp;&amp; !<a class="tu ref fn" href="#_ZL11scaleOffsetjRl" title='scaleOffset' data-use='c' data-ref="_ZL11scaleOffsetjRl" data-ref-filename="_ZL11scaleOffsetjRl">scaleOffset</a>(<a class="local col5 ref" href="#315SecondOpc" title='SecondOpc' data-ref="315SecondOpc" data-ref-filename="315SecondOpc">SecondOpc</a>, <span class='refarg'><a class="local col7 ref" href="#317Offset2" title='Offset2' data-ref="317Offset2" data-ref-filename="317Offset2">Offset2</a></span>))</td></tr>
<tr><th id="2802">2802</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2803">2803</th><td></td></tr>
<tr><th id="2804">2804</th><td>  <i>// Pairwise instructions have a 7-bit signed offset field.</i></td></tr>
<tr><th id="2805">2805</th><td>  <b>if</b> (<a class="local col6 ref" href="#316Offset1" title='Offset1' data-ref="316Offset1" data-ref-filename="316Offset1">Offset1</a> &gt; <var>63</var> || <a class="local col6 ref" href="#316Offset1" title='Offset1' data-ref="316Offset1" data-ref-filename="316Offset1">Offset1</a> &lt; -<var>64</var>)</td></tr>
<tr><th id="2806">2806</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2807">2807</th><td></td></tr>
<tr><th id="2808">2808</th><td>  <i>// The caller should already have ordered First/SecondLdSt by offset.</i></td></tr>
<tr><th id="2809">2809</th><td><i>  // Note: except for non-equal frame index bases</i></td></tr>
<tr><th id="2810">2810</th><td>  <b>if</b> (<a class="local col0 ref" href="#310BaseOp1" title='BaseOp1' data-ref="310BaseOp1" data-ref-filename="310BaseOp1">BaseOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="2811">2811</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!BaseOp1.isIdenticalTo(BaseOp2) || Offset1 &lt;= Offset2) &amp;&amp;</td></tr>
<tr><th id="2812">2812</th><td>           <q>"Caller should have ordered offsets."</q>);</td></tr>
<tr><th id="2813">2813</th><td></td></tr>
<tr><th id="2814">2814</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="318MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="318MFI" data-ref-filename="318MFI">MFI</dfn> =</td></tr>
<tr><th id="2815">2815</th><td>        <a class="local col2 ref" href="#312FirstLdSt" title='FirstLdSt' data-ref="312FirstLdSt" data-ref-filename="312FirstLdSt">FirstLdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="2816">2816</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL15shouldClusterFIRKN4llvm16MachineFrameInfoEiljilj" title='shouldClusterFI' data-use='c' data-ref="_ZL15shouldClusterFIRKN4llvm16MachineFrameInfoEiljilj" data-ref-filename="_ZL15shouldClusterFIRKN4llvm16MachineFrameInfoEiljilj">shouldClusterFI</a>(<a class="local col8 ref" href="#318MFI" title='MFI' data-ref="318MFI" data-ref-filename="318MFI">MFI</a>, <a class="local col0 ref" href="#310BaseOp1" title='BaseOp1' data-ref="310BaseOp1" data-ref-filename="310BaseOp1">BaseOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>(), <a class="local col6 ref" href="#316Offset1" title='Offset1' data-ref="316Offset1" data-ref-filename="316Offset1">Offset1</a>, <a class="local col4 ref" href="#314FirstOpc" title='FirstOpc' data-ref="314FirstOpc" data-ref-filename="314FirstOpc">FirstOpc</a>,</td></tr>
<tr><th id="2817">2817</th><td>                           <a class="local col1 ref" href="#311BaseOp2" title='BaseOp2' data-ref="311BaseOp2" data-ref-filename="311BaseOp2">BaseOp2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>(), <a class="local col7 ref" href="#317Offset2" title='Offset2' data-ref="317Offset2" data-ref-filename="317Offset2">Offset2</a>, <a class="local col5 ref" href="#315SecondOpc" title='SecondOpc' data-ref="315SecondOpc" data-ref-filename="315SecondOpc">SecondOpc</a>);</td></tr>
<tr><th id="2818">2818</th><td>  }</td></tr>
<tr><th id="2819">2819</th><td></td></tr>
<tr><th id="2820">2820</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset1 &lt;= Offset2 &amp;&amp; <q>"Caller should have ordered offsets."</q>);</td></tr>
<tr><th id="2821">2821</th><td></td></tr>
<tr><th id="2822">2822</th><td>  <b>return</b> <a class="local col6 ref" href="#316Offset1" title='Offset1' data-ref="316Offset1" data-ref-filename="316Offset1">Offset1</a> + <var>1</var> == <a class="local col7 ref" href="#317Offset2" title='Offset2' data-ref="317Offset2" data-ref-filename="317Offset2">Offset2</a>;</td></tr>
<tr><th id="2823">2823</th><td>}</td></tr>
<tr><th id="2824">2824</th><td></td></tr>
<tr><th id="2825">2825</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="tu decl def fn" id="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='AddSubReg' data-type='const llvm::MachineInstrBuilder &amp; AddSubReg(const llvm::MachineInstrBuilder &amp; MIB, unsigned int Reg, unsigned int SubIdx, unsigned int State, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddSubReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="319MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="319MIB" data-ref-filename="319MIB">MIB</dfn>,</td></tr>
<tr><th id="2826">2826</th><td>                                            <em>unsigned</em> <dfn class="local col0 decl" id="320Reg" title='Reg' data-type='unsigned int' data-ref="320Reg" data-ref-filename="320Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="321SubIdx" title='SubIdx' data-type='unsigned int' data-ref="321SubIdx" data-ref-filename="321SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="2827">2827</th><td>                                            <em>unsigned</em> <dfn class="local col2 decl" id="322State" title='State' data-type='unsigned int' data-ref="322State" data-ref-filename="322State">State</dfn>,</td></tr>
<tr><th id="2828">2828</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="323TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="323TRI" data-ref-filename="323TRI">TRI</dfn>) {</td></tr>
<tr><th id="2829">2829</th><td>  <b>if</b> (!<a class="local col1 ref" href="#321SubIdx" title='SubIdx' data-ref="321SubIdx" data-ref-filename="321SubIdx">SubIdx</a>)</td></tr>
<tr><th id="2830">2830</th><td>    <b>return</b> <a class="local col9 ref" href="#319MIB" title='MIB' data-ref="319MIB" data-ref-filename="319MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#320Reg" title='Reg' data-ref="320Reg" data-ref-filename="320Reg">Reg</a>, <a class="local col2 ref" href="#322State" title='State' data-ref="322State" data-ref-filename="322State">State</a>);</td></tr>
<tr><th id="2831">2831</th><td></td></tr>
<tr><th id="2832">2832</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col0 ref" href="#320Reg" title='Reg' data-ref="320Reg" data-ref-filename="320Reg">Reg</a>))</td></tr>
<tr><th id="2833">2833</th><td>    <b>return</b> <a class="local col9 ref" href="#319MIB" title='MIB' data-ref="319MIB" data-ref-filename="319MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#323TRI" title='TRI' data-ref="323TRI" data-ref-filename="323TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#320Reg" title='Reg' data-ref="320Reg" data-ref-filename="320Reg">Reg</a>, <a class="local col1 ref" href="#321SubIdx" title='SubIdx' data-ref="321SubIdx" data-ref-filename="321SubIdx">SubIdx</a>), <a class="local col2 ref" href="#322State" title='State' data-ref="322State" data-ref-filename="322State">State</a>);</td></tr>
<tr><th id="2834">2834</th><td>  <b>return</b> <a class="local col9 ref" href="#319MIB" title='MIB' data-ref="319MIB" data-ref-filename="319MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#320Reg" title='Reg' data-ref="320Reg" data-ref-filename="320Reg">Reg</a>, <a class="local col2 ref" href="#322State" title='State' data-ref="322State" data-ref-filename="322State">State</a>, <a class="local col1 ref" href="#321SubIdx" title='SubIdx' data-ref="321SubIdx" data-ref-filename="321SubIdx">SubIdx</a>);</td></tr>
<tr><th id="2835">2835</th><td>}</td></tr>
<tr><th id="2836">2836</th><td></td></tr>
<tr><th id="2837">2837</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL27forwardCopyWillClobberTuplejjj" title='forwardCopyWillClobberTuple' data-type='bool forwardCopyWillClobberTuple(unsigned int DestReg, unsigned int SrcReg, unsigned int NumRegs)' data-ref="_ZL27forwardCopyWillClobberTuplejjj" data-ref-filename="_ZL27forwardCopyWillClobberTuplejjj">forwardCopyWillClobberTuple</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="324DestReg" title='DestReg' data-type='unsigned int' data-ref="324DestReg" data-ref-filename="324DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="325SrcReg" title='SrcReg' data-type='unsigned int' data-ref="325SrcReg" data-ref-filename="325SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="2838">2838</th><td>                                        <em>unsigned</em> <dfn class="local col6 decl" id="326NumRegs" title='NumRegs' data-type='unsigned int' data-ref="326NumRegs" data-ref-filename="326NumRegs">NumRegs</dfn>) {</td></tr>
<tr><th id="2839">2839</th><td>  <i>// We really want the positive remainder mod 32 here, that happens to be</i></td></tr>
<tr><th id="2840">2840</th><td><i>  // easily obtainable with a mask.</i></td></tr>
<tr><th id="2841">2841</th><td>  <b>return</b> ((<a class="local col4 ref" href="#324DestReg" title='DestReg' data-ref="324DestReg" data-ref-filename="324DestReg">DestReg</a> - <a class="local col5 ref" href="#325SrcReg" title='SrcReg' data-ref="325SrcReg" data-ref-filename="325SrcReg">SrcReg</a>) &amp; <var>0x1f</var>) &lt; <a class="local col6 ref" href="#326NumRegs" title='NumRegs' data-ref="326NumRegs" data-ref-filename="326NumRegs">NumRegs</a>;</td></tr>
<tr><th id="2842">2842</th><td>}</td></tr>
<tr><th id="2843">2843</th><td></td></tr>
<tr><th id="2844">2844</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" title='llvm::AArch64InstrInfo::copyPhysRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068">copyPhysRegTuple</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="327MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="327MBB" data-ref-filename="327MBB">MBB</dfn>,</td></tr>
<tr><th id="2845">2845</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="328I" title='I' data-type='MachineBasicBlock::iterator' data-ref="328I" data-ref-filename="328I">I</dfn>,</td></tr>
<tr><th id="2846">2846</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="329DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="329DL" data-ref-filename="329DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="330DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="330DestReg" data-ref-filename="330DestReg">DestReg</dfn>,</td></tr>
<tr><th id="2847">2847</th><td>                                        <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="331SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="331SrcReg" data-ref-filename="331SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="332KillSrc" title='KillSrc' data-type='bool' data-ref="332KillSrc" data-ref-filename="332KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="2848">2848</th><td>                                        <em>unsigned</em> <dfn class="local col3 decl" id="333Opcode" title='Opcode' data-type='unsigned int' data-ref="333Opcode" data-ref-filename="333Opcode">Opcode</dfn>,</td></tr>
<tr><th id="2849">2849</th><td>                                        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="334Indices" title='Indices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="334Indices" data-ref-filename="334Indices">Indices</dfn>) <em>const</em> {</td></tr>
<tr><th id="2850">2850</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"Unexpected register copy without NEON"</q>);</td></tr>
<tr><th id="2851">2851</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="335TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="335TRI" data-ref-filename="335TRI">TRI</dfn> = &amp;<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2852">2852</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="336DestEncoding" title='DestEncoding' data-type='uint16_t' data-ref="336DestEncoding" data-ref-filename="336DestEncoding">DestEncoding</dfn> = <a class="local col5 ref" href="#335TRI" title='TRI' data-ref="335TRI" data-ref-filename="335TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#330DestReg" title='DestReg' data-ref="330DestReg" data-ref-filename="330DestReg">DestReg</a>);</td></tr>
<tr><th id="2853">2853</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="337SrcEncoding" title='SrcEncoding' data-type='uint16_t' data-ref="337SrcEncoding" data-ref-filename="337SrcEncoding">SrcEncoding</dfn> = <a class="local col5 ref" href="#335TRI" title='TRI' data-ref="335TRI" data-ref-filename="335TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col1 ref" href="#331SrcReg" title='SrcReg' data-ref="331SrcReg" data-ref-filename="331SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2854">2854</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="338NumRegs" title='NumRegs' data-type='unsigned int' data-ref="338NumRegs" data-ref-filename="338NumRegs">NumRegs</dfn> = <a class="local col4 ref" href="#334Indices" title='Indices' data-ref="334Indices" data-ref-filename="334Indices">Indices</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="2855">2855</th><td></td></tr>
<tr><th id="2856">2856</th><td>  <em>int</em> <dfn class="local col9 decl" id="339SubReg" title='SubReg' data-type='int' data-ref="339SubReg" data-ref-filename="339SubReg">SubReg</dfn> = <var>0</var>, <dfn class="local col0 decl" id="340End" title='End' data-type='int' data-ref="340End" data-ref-filename="340End">End</dfn> = <a class="local col8 ref" href="#338NumRegs" title='NumRegs' data-ref="338NumRegs" data-ref-filename="338NumRegs">NumRegs</a>, <dfn class="local col1 decl" id="341Incr" title='Incr' data-type='int' data-ref="341Incr" data-ref-filename="341Incr">Incr</dfn> = <var>1</var>;</td></tr>
<tr><th id="2857">2857</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL27forwardCopyWillClobberTuplejjj" title='forwardCopyWillClobberTuple' data-use='c' data-ref="_ZL27forwardCopyWillClobberTuplejjj" data-ref-filename="_ZL27forwardCopyWillClobberTuplejjj">forwardCopyWillClobberTuple</a>(<a class="local col6 ref" href="#336DestEncoding" title='DestEncoding' data-ref="336DestEncoding" data-ref-filename="336DestEncoding">DestEncoding</a>, <a class="local col7 ref" href="#337SrcEncoding" title='SrcEncoding' data-ref="337SrcEncoding" data-ref-filename="337SrcEncoding">SrcEncoding</a>, <a class="local col8 ref" href="#338NumRegs" title='NumRegs' data-ref="338NumRegs" data-ref-filename="338NumRegs">NumRegs</a>)) {</td></tr>
<tr><th id="2858">2858</th><td>    <a class="local col9 ref" href="#339SubReg" title='SubReg' data-ref="339SubReg" data-ref-filename="339SubReg">SubReg</a> = <a class="local col8 ref" href="#338NumRegs" title='NumRegs' data-ref="338NumRegs" data-ref-filename="338NumRegs">NumRegs</a> - <var>1</var>;</td></tr>
<tr><th id="2859">2859</th><td>    <a class="local col0 ref" href="#340End" title='End' data-ref="340End" data-ref-filename="340End">End</a> = -<var>1</var>;</td></tr>
<tr><th id="2860">2860</th><td>    <a class="local col1 ref" href="#341Incr" title='Incr' data-ref="341Incr" data-ref-filename="341Incr">Incr</a> = -<var>1</var>;</td></tr>
<tr><th id="2861">2861</th><td>  }</td></tr>
<tr><th id="2862">2862</th><td></td></tr>
<tr><th id="2863">2863</th><td>  <b>for</b> (; <a class="local col9 ref" href="#339SubReg" title='SubReg' data-ref="339SubReg" data-ref-filename="339SubReg">SubReg</a> != <a class="local col0 ref" href="#340End" title='End' data-ref="340End" data-ref-filename="340End">End</a>; <a class="local col9 ref" href="#339SubReg" title='SubReg' data-ref="339SubReg" data-ref-filename="339SubReg">SubReg</a> += <a class="local col1 ref" href="#341Incr" title='Incr' data-ref="341Incr" data-ref-filename="341Incr">Incr</a>) {</td></tr>
<tr><th id="2864">2864</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="342MIB" title='MIB' data-type='const llvm::MachineInstrBuilder' data-ref="342MIB" data-ref-filename="342MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#327MBB" title='MBB' data-ref="327MBB" data-ref-filename="327MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#328I" title='I' data-ref="328I" data-ref-filename="328I">I</a>, <a class="local col9 ref" href="#329DL" title='DL' data-ref="329DL" data-ref-filename="329DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#333Opcode" title='Opcode' data-ref="333Opcode" data-ref-filename="333Opcode">Opcode</a>));</td></tr>
<tr><th id="2865">2865</th><td>    <a class="tu ref fn" href="#_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='AddSubReg' data-use='c' data-ref="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddSubReg</a>(<a class="local col2 ref" href="#342MIB" title='MIB' data-ref="342MIB" data-ref-filename="342MIB">MIB</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#330DestReg" title='DestReg' data-ref="330DestReg" data-ref-filename="330DestReg">DestReg</a>, <a class="local col4 ref" href="#334Indices" title='Indices' data-ref="334Indices" data-ref-filename="334Indices">Indices</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#339SubReg" title='SubReg' data-ref="339SubReg" data-ref-filename="339SubReg">SubReg</a>]</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>, <a class="local col5 ref" href="#335TRI" title='TRI' data-ref="335TRI" data-ref-filename="335TRI">TRI</a>);</td></tr>
<tr><th id="2866">2866</th><td>    <a class="tu ref fn" href="#_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='AddSubReg' data-use='c' data-ref="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddSubReg</a>(<a class="local col2 ref" href="#342MIB" title='MIB' data-ref="342MIB" data-ref-filename="342MIB">MIB</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#331SrcReg" title='SrcReg' data-ref="331SrcReg" data-ref-filename="331SrcReg">SrcReg</a>, <a class="local col4 ref" href="#334Indices" title='Indices' data-ref="334Indices" data-ref-filename="334Indices">Indices</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#339SubReg" title='SubReg' data-ref="339SubReg" data-ref-filename="339SubReg">SubReg</a>]</a>, <var>0</var>, <a class="local col5 ref" href="#335TRI" title='TRI' data-ref="335TRI" data-ref-filename="335TRI">TRI</a>);</td></tr>
<tr><th id="2867">2867</th><td>    <a class="tu ref fn" href="#_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='AddSubReg' data-use='c' data-ref="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddSubReg</a>(<a class="local col2 ref" href="#342MIB" title='MIB' data-ref="342MIB" data-ref-filename="342MIB">MIB</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#331SrcReg" title='SrcReg' data-ref="331SrcReg" data-ref-filename="331SrcReg">SrcReg</a>, <a class="local col4 ref" href="#334Indices" title='Indices' data-ref="334Indices" data-ref-filename="334Indices">Indices</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#339SubReg" title='SubReg' data-ref="339SubReg" data-ref-filename="339SubReg">SubReg</a>]</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#332KillSrc" title='KillSrc' data-ref="332KillSrc" data-ref-filename="332KillSrc">KillSrc</a>), <a class="local col5 ref" href="#335TRI" title='TRI' data-ref="335TRI" data-ref-filename="335TRI">TRI</a>);</td></tr>
<tr><th id="2868">2868</th><td>  }</td></tr>
<tr><th id="2869">2869</th><td>}</td></tr>
<tr><th id="2870">2870</th><td></td></tr>
<tr><th id="2871">2871</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE" title='llvm::AArch64InstrInfo::copyGPRRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE">copyGPRRegTuple</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="343MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="343MBB" data-ref-filename="343MBB">MBB</dfn>,</td></tr>
<tr><th id="2872">2872</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="344I" title='I' data-type='MachineBasicBlock::iterator' data-ref="344I" data-ref-filename="344I">I</dfn>,</td></tr>
<tr><th id="2873">2873</th><td>                                       <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="345DL" title='DL' data-type='llvm::DebugLoc' data-ref="345DL" data-ref-filename="345DL">DL</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="346DestReg" title='DestReg' data-type='unsigned int' data-ref="346DestReg" data-ref-filename="346DestReg">DestReg</dfn>,</td></tr>
<tr><th id="2874">2874</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="347SrcReg" title='SrcReg' data-type='unsigned int' data-ref="347SrcReg" data-ref-filename="347SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="348KillSrc" title='KillSrc' data-type='bool' data-ref="348KillSrc" data-ref-filename="348KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="2875">2875</th><td>                                       <em>unsigned</em> <dfn class="local col9 decl" id="349Opcode" title='Opcode' data-type='unsigned int' data-ref="349Opcode" data-ref-filename="349Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="350ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="350ZeroReg" data-ref-filename="350ZeroReg">ZeroReg</dfn>,</td></tr>
<tr><th id="2876">2876</th><td>                                       <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="351Indices" title='Indices' data-type='llvm::ArrayRef&lt;unsigned int&gt;' data-ref="351Indices" data-ref-filename="351Indices">Indices</dfn>) <em>const</em> {</td></tr>
<tr><th id="2877">2877</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="352TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="352TRI" data-ref-filename="352TRI">TRI</dfn> = &amp;<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2878">2878</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="353NumRegs" title='NumRegs' data-type='unsigned int' data-ref="353NumRegs" data-ref-filename="353NumRegs">NumRegs</dfn> = <a class="local col1 ref" href="#351Indices" title='Indices' data-ref="351Indices" data-ref-filename="351Indices">Indices</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="2879">2879</th><td></td></tr>
<tr><th id="2880">2880</th><td><u>#<span data-ppcond="2880">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="2881">2881</th><td>  uint16_t DestEncoding = TRI-&gt;getEncodingValue(DestReg);</td></tr>
<tr><th id="2882">2882</th><td>  uint16_t SrcEncoding = TRI-&gt;getEncodingValue(SrcReg);</td></tr>
<tr><th id="2883">2883</th><td>  assert(DestEncoding % NumRegs == <var>0</var> &amp;&amp; SrcEncoding % NumRegs == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="2884">2884</th><td>         <q>"GPR reg sequences should not be able to overlap"</q>);</td></tr>
<tr><th id="2885">2885</th><td><u>#<span data-ppcond="2880">endif</span></u></td></tr>
<tr><th id="2886">2886</th><td></td></tr>
<tr><th id="2887">2887</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="354SubReg" title='SubReg' data-type='unsigned int' data-ref="354SubReg" data-ref-filename="354SubReg">SubReg</dfn> = <var>0</var>; <a class="local col4 ref" href="#354SubReg" title='SubReg' data-ref="354SubReg" data-ref-filename="354SubReg">SubReg</a> != <a class="local col3 ref" href="#353NumRegs" title='NumRegs' data-ref="353NumRegs" data-ref-filename="353NumRegs">NumRegs</a>; ++<a class="local col4 ref" href="#354SubReg" title='SubReg' data-ref="354SubReg" data-ref-filename="354SubReg">SubReg</a>) {</td></tr>
<tr><th id="2888">2888</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="355MIB" title='MIB' data-type='const llvm::MachineInstrBuilder' data-ref="355MIB" data-ref-filename="355MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#343MBB" title='MBB' data-ref="343MBB" data-ref-filename="343MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#344I" title='I' data-ref="344I" data-ref-filename="344I">I</a>, <a class="local col5 ref" href="#345DL" title='DL' data-ref="345DL" data-ref-filename="345DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#349Opcode" title='Opcode' data-ref="349Opcode" data-ref-filename="349Opcode">Opcode</a>));</td></tr>
<tr><th id="2889">2889</th><td>    <a class="tu ref fn" href="#_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='AddSubReg' data-use='c' data-ref="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddSubReg</a>(<a class="local col5 ref" href="#355MIB" title='MIB' data-ref="355MIB" data-ref-filename="355MIB">MIB</a>, <a class="local col6 ref" href="#346DestReg" title='DestReg' data-ref="346DestReg" data-ref-filename="346DestReg">DestReg</a>, <a class="local col1 ref" href="#351Indices" title='Indices' data-ref="351Indices" data-ref-filename="351Indices">Indices</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#354SubReg" title='SubReg' data-ref="354SubReg" data-ref-filename="354SubReg">SubReg</a>]</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>, <a class="local col2 ref" href="#352TRI" title='TRI' data-ref="352TRI" data-ref-filename="352TRI">TRI</a>);</td></tr>
<tr><th id="2890">2890</th><td>    <a class="local col5 ref" href="#355MIB" title='MIB' data-ref="355MIB" data-ref-filename="355MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#350ZeroReg" title='ZeroReg' data-ref="350ZeroReg" data-ref-filename="350ZeroReg">ZeroReg</a>);</td></tr>
<tr><th id="2891">2891</th><td>    <a class="tu ref fn" href="#_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='AddSubReg' data-use='c' data-ref="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddSubReg</a>(<a class="local col5 ref" href="#355MIB" title='MIB' data-ref="355MIB" data-ref-filename="355MIB">MIB</a>, <a class="local col7 ref" href="#347SrcReg" title='SrcReg' data-ref="347SrcReg" data-ref-filename="347SrcReg">SrcReg</a>, <a class="local col1 ref" href="#351Indices" title='Indices' data-ref="351Indices" data-ref-filename="351Indices">Indices</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#354SubReg" title='SubReg' data-ref="354SubReg" data-ref-filename="354SubReg">SubReg</a>]</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#348KillSrc" title='KillSrc' data-ref="348KillSrc" data-ref-filename="348KillSrc">KillSrc</a>), <a class="local col2 ref" href="#352TRI" title='TRI' data-ref="352TRI" data-ref-filename="352TRI">TRI</a>);</td></tr>
<tr><th id="2892">2892</th><td>    <a class="local col5 ref" href="#355MIB" title='MIB' data-ref="355MIB" data-ref-filename="355MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="2893">2893</th><td>  }</td></tr>
<tr><th id="2894">2894</th><td>}</td></tr>
<tr><th id="2895">2895</th><td></td></tr>
<tr><th id="2896">2896</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::AArch64InstrInfo::copyPhysReg' data-ref="_ZNK4llvm16AArch64InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm16AArch64InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="356MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="356MBB" data-ref-filename="356MBB">MBB</dfn>,</td></tr>
<tr><th id="2897">2897</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="357I" title='I' data-type='MachineBasicBlock::iterator' data-ref="357I" data-ref-filename="357I">I</dfn>,</td></tr>
<tr><th id="2898">2898</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="358DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="358DL" data-ref-filename="358DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="359DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</dfn>,</td></tr>
<tr><th id="2899">2899</th><td>                                   <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="360SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="361KillSrc" title='KillSrc' data-type='bool' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="2900">2900</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32spRegClass" title='llvm::AArch64::GPR32spRegClass' data-ref="llvm::AArch64::GPR32spRegClass" data-ref-filename="llvm..AArch64..GPR32spRegClass">GPR32spRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="2901">2901</th><td>      (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32spRegClass" title='llvm::AArch64::GPR32spRegClass' data-ref="llvm::AArch64::GPR32spRegClass" data-ref-filename="llvm..AArch64..GPR32spRegClass">GPR32spRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>) || <a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>)) {</td></tr>
<tr><th id="2902">2902</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="362TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="362TRI" data-ref-filename="362TRI">TRI</dfn> = &amp;<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2903">2903</th><td></td></tr>
<tr><th id="2904">2904</th><td>    <b>if</b> (<a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WSP" title='llvm::AArch64::WSP' data-ref="llvm::AArch64::WSP" data-ref-filename="llvm..AArch64..WSP">WSP</a> || <a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WSP" title='llvm::AArch64::WSP' data-ref="llvm::AArch64::WSP" data-ref-filename="llvm..AArch64..WSP">WSP</a>) {</td></tr>
<tr><th id="2905">2905</th><td>      <i>// If either operand is WSP, expand to ADD #0.</i></td></tr>
<tr><th id="2906">2906</th><td>      <b>if</b> (<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget19hasZeroCycleRegMoveEv" title='llvm::AArch64Subtarget::hasZeroCycleRegMove' data-ref="_ZNK4llvm16AArch64Subtarget19hasZeroCycleRegMoveEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget19hasZeroCycleRegMoveEv">hasZeroCycleRegMove</a>()) {</td></tr>
<tr><th id="2907">2907</th><td>        <i>// Cyclone recognizes "ADD Xd, Xn, #0" as a zero-cycle register move.</i></td></tr>
<tr><th id="2908">2908</th><td>        <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col3 decl" id="363DestRegX" title='DestRegX' data-type='llvm::MCRegister' data-ref="363DestRegX" data-ref-filename="363DestRegX">DestRegX</dfn> = <a class="local col2 ref" href="#362TRI" title='TRI' data-ref="362TRI" data-ref-filename="362TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(</td></tr>
<tr><th id="2909">2909</th><td>            <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>);</td></tr>
<tr><th id="2910">2910</th><td>        <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="364SrcRegX" title='SrcRegX' data-type='llvm::MCRegister' data-ref="364SrcRegX" data-ref-filename="364SrcRegX">SrcRegX</dfn> = <a class="local col2 ref" href="#362TRI" title='TRI' data-ref="362TRI" data-ref-filename="362TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(</td></tr>
<tr><th id="2911">2911</th><td>            <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>);</td></tr>
<tr><th id="2912">2912</th><td>        <i>// This instruction is reading and writing X registers.  This may upset</i></td></tr>
<tr><th id="2913">2913</th><td><i>        // the register scavenger and machine verifier, so we need to indicate</i></td></tr>
<tr><th id="2914">2914</th><td><i>        // that we are reading an undefined value from SrcRegX, but a proper</i></td></tr>
<tr><th id="2915">2915</th><td><i>        // value from SrcReg.</i></td></tr>
<tr><th id="2916">2916</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#363DestRegX" title='DestRegX' data-ref="363DestRegX" data-ref-filename="363DestRegX">DestRegX</a>)</td></tr>
<tr><th id="2917">2917</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#364SrcRegX" title='SrcRegX' data-ref="364SrcRegX" data-ref-filename="364SrcRegX">SrcRegX</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="2918">2918</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="2919">2919</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>, <var>0</var>))</td></tr>
<tr><th id="2920">2920</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="2921">2921</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2922">2922</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="2923">2923</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>))</td></tr>
<tr><th id="2924">2924</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="2925">2925</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>, <var>0</var>));</td></tr>
<tr><th id="2926">2926</th><td>      }</td></tr>
<tr><th id="2927">2927</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a> &amp;&amp; <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingGPEv" title='llvm::AArch64Subtarget::hasZeroCycleZeroingGP' data-ref="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingGPEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingGPEv">hasZeroCycleZeroingGP</a>()) {</td></tr>
<tr><th id="2928">2928</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVZWi" title='llvm::AArch64::MOVZWi' data-ref="llvm::AArch64::MOVZWi" data-ref-filename="llvm..AArch64..MOVZWi">MOVZWi</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="2929">2929</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="2930">2930</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>, <var>0</var>));</td></tr>
<tr><th id="2931">2931</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2932">2932</th><td>      <b>if</b> (<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget19hasZeroCycleRegMoveEv" title='llvm::AArch64Subtarget::hasZeroCycleRegMove' data-ref="_ZNK4llvm16AArch64Subtarget19hasZeroCycleRegMoveEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget19hasZeroCycleRegMoveEv">hasZeroCycleRegMove</a>()) {</td></tr>
<tr><th id="2933">2933</th><td>        <i>// Cyclone recognizes "ORR Xd, XZR, Xm" as a zero-cycle register move.</i></td></tr>
<tr><th id="2934">2934</th><td>        <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col5 decl" id="365DestRegX" title='DestRegX' data-type='llvm::MCRegister' data-ref="365DestRegX" data-ref-filename="365DestRegX">DestRegX</dfn> = <a class="local col2 ref" href="#362TRI" title='TRI' data-ref="362TRI" data-ref-filename="362TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(</td></tr>
<tr><th id="2935">2935</th><td>            <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>);</td></tr>
<tr><th id="2936">2936</th><td>        <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col6 decl" id="366SrcRegX" title='SrcRegX' data-type='llvm::MCRegister' data-ref="366SrcRegX" data-ref-filename="366SrcRegX">SrcRegX</dfn> = <a class="local col2 ref" href="#362TRI" title='TRI' data-ref="362TRI" data-ref-filename="362TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(</td></tr>
<tr><th id="2937">2937</th><td>            <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>);</td></tr>
<tr><th id="2938">2938</th><td>        <i>// This instruction is reading and writing X registers.  This may upset</i></td></tr>
<tr><th id="2939">2939</th><td><i>        // the register scavenger and machine verifier, so we need to indicate</i></td></tr>
<tr><th id="2940">2940</th><td><i>        // that we are reading an undefined value from SrcRegX, but a proper</i></td></tr>
<tr><th id="2941">2941</th><td><i>        // value from SrcReg.</i></td></tr>
<tr><th id="2942">2942</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrr" title='llvm::AArch64::ORRXrr' data-ref="llvm::AArch64::ORRXrr" data-ref-filename="llvm..AArch64..ORRXrr">ORRXrr</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#365DestRegX" title='DestRegX' data-ref="365DestRegX" data-ref-filename="365DestRegX">DestRegX</a>)</td></tr>
<tr><th id="2943">2943</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>)</td></tr>
<tr><th id="2944">2944</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col6 ref" href="#366SrcRegX" title='SrcRegX' data-ref="366SrcRegX" data-ref-filename="366SrcRegX">SrcRegX</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="2945">2945</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="2946">2946</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2947">2947</th><td>        <i>// Otherwise, expand to ORR WZR.</i></td></tr>
<tr><th id="2948">2948</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrr" title='llvm::AArch64::ORRWrr' data-ref="llvm::AArch64::ORRWrr" data-ref-filename="llvm..AArch64..ORRWrr">ORRWrr</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="2949">2949</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>)</td></tr>
<tr><th id="2950">2950</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="2951">2951</th><td>      }</td></tr>
<tr><th id="2952">2952</th><td>    }</td></tr>
<tr><th id="2953">2953</th><td>    <b>return</b>;</td></tr>
<tr><th id="2954">2954</th><td>  }</td></tr>
<tr><th id="2955">2955</th><td></td></tr>
<tr><th id="2956">2956</th><td>  <i>// Copy a Predicate register by ORRing with itself.</i></td></tr>
<tr><th id="2957">2957</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::PPRRegClass" title='llvm::AArch64::PPRRegClass' data-ref="llvm::AArch64::PPRRegClass" data-ref-filename="llvm..AArch64..PPRRegClass">PPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="2958">2958</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::PPRRegClass" title='llvm::AArch64::PPRRegClass' data-ref="llvm::AArch64::PPRRegClass" data-ref-filename="llvm..AArch64..PPRRegClass">PPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="2959">2959</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasSVE() &amp;&amp; <q>"Unexpected SVE register."</q>);</td></tr>
<tr><th id="2960">2960</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORR_PPzPP" title='llvm::AArch64::ORR_PPzPP' data-ref="llvm::AArch64::ORR_PPzPP" data-ref-filename="llvm..AArch64..ORR_PPzPP">ORR_PPzPP</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="2961">2961</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>) <i>// Pg</i></td></tr>
<tr><th id="2962">2962</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2963">2963</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="2964">2964</th><td>    <b>return</b>;</td></tr>
<tr><th id="2965">2965</th><td>  }</td></tr>
<tr><th id="2966">2966</th><td></td></tr>
<tr><th id="2967">2967</th><td>  <i>// Copy a Z register by ORRing with itself.</i></td></tr>
<tr><th id="2968">2968</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPRRegClass" title='llvm::AArch64::ZPRRegClass' data-ref="llvm::AArch64::ZPRRegClass" data-ref-filename="llvm..AArch64..ZPRRegClass">ZPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="2969">2969</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPRRegClass" title='llvm::AArch64::ZPRRegClass' data-ref="llvm::AArch64::ZPRRegClass" data-ref-filename="llvm..AArch64..ZPRRegClass">ZPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="2970">2970</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasSVE() &amp;&amp; <q>"Unexpected SVE register."</q>);</td></tr>
<tr><th id="2971">2971</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORR_ZZZ" title='llvm::AArch64::ORR_ZZZ' data-ref="llvm::AArch64::ORR_ZZZ" data-ref-filename="llvm..AArch64..ORR_ZZZ">ORR_ZZZ</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="2972">2972</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2973">2973</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="2974">2974</th><td>    <b>return</b>;</td></tr>
<tr><th id="2975">2975</th><td>  }</td></tr>
<tr><th id="2976">2976</th><td></td></tr>
<tr><th id="2977">2977</th><td>  <i>// Copy a Z register pair by copying the individual sub-registers.</i></td></tr>
<tr><th id="2978">2978</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPR2RegClass" title='llvm::AArch64::ZPR2RegClass' data-ref="llvm::AArch64::ZPR2RegClass" data-ref-filename="llvm..AArch64..ZPR2RegClass">ZPR2RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="2979">2979</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPR2RegClass" title='llvm::AArch64::ZPR2RegClass' data-ref="llvm::AArch64::ZPR2RegClass" data-ref-filename="llvm..AArch64..ZPR2RegClass">ZPR2RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="2980">2980</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="367Indices" title='Indices' data-type='const unsigned int [2]' data-ref="367Indices" data-ref-filename="367Indices">Indices</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::zsub0" title='llvm::AArch64::zsub0' data-ref="llvm::AArch64::zsub0" data-ref-filename="llvm..AArch64..zsub0">zsub0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::zsub1" title='llvm::AArch64::zsub1' data-ref="llvm::AArch64::zsub1" data-ref-filename="llvm..AArch64..zsub1">zsub1</a>};</td></tr>
<tr><th id="2981">2981</th><td>    <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" title='llvm::AArch64InstrInfo::copyPhysRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068">copyPhysRegTuple</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORR_ZZZ" title='llvm::AArch64::ORR_ZZZ' data-ref="llvm::AArch64::ORR_ZZZ" data-ref-filename="llvm..AArch64..ORR_ZZZ">ORR_ZZZ</a>,</td></tr>
<tr><th id="2982">2982</th><td>                     <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="local col7 ref" href="#367Indices" title='Indices' data-ref="367Indices" data-ref-filename="367Indices">Indices</a>);</td></tr>
<tr><th id="2983">2983</th><td>    <b>return</b>;</td></tr>
<tr><th id="2984">2984</th><td>  }</td></tr>
<tr><th id="2985">2985</th><td></td></tr>
<tr><th id="2986">2986</th><td>  <i>// Copy a Z register triple by copying the individual sub-registers.</i></td></tr>
<tr><th id="2987">2987</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPR3RegClass" title='llvm::AArch64::ZPR3RegClass' data-ref="llvm::AArch64::ZPR3RegClass" data-ref-filename="llvm..AArch64..ZPR3RegClass">ZPR3RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="2988">2988</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPR3RegClass" title='llvm::AArch64::ZPR3RegClass' data-ref="llvm::AArch64::ZPR3RegClass" data-ref-filename="llvm..AArch64..ZPR3RegClass">ZPR3RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="2989">2989</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="368Indices" title='Indices' data-type='const unsigned int [3]' data-ref="368Indices" data-ref-filename="368Indices">Indices</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::zsub0" title='llvm::AArch64::zsub0' data-ref="llvm::AArch64::zsub0" data-ref-filename="llvm..AArch64..zsub0">zsub0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::zsub1" title='llvm::AArch64::zsub1' data-ref="llvm::AArch64::zsub1" data-ref-filename="llvm..AArch64..zsub1">zsub1</a>,</td></tr>
<tr><th id="2990">2990</th><td>                                       <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::zsub2" title='llvm::AArch64::zsub2' data-ref="llvm::AArch64::zsub2" data-ref-filename="llvm..AArch64..zsub2">zsub2</a>};</td></tr>
<tr><th id="2991">2991</th><td>    <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" title='llvm::AArch64InstrInfo::copyPhysRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068">copyPhysRegTuple</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORR_ZZZ" title='llvm::AArch64::ORR_ZZZ' data-ref="llvm::AArch64::ORR_ZZZ" data-ref-filename="llvm..AArch64..ORR_ZZZ">ORR_ZZZ</a>,</td></tr>
<tr><th id="2992">2992</th><td>                     <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="local col8 ref" href="#368Indices" title='Indices' data-ref="368Indices" data-ref-filename="368Indices">Indices</a>);</td></tr>
<tr><th id="2993">2993</th><td>    <b>return</b>;</td></tr>
<tr><th id="2994">2994</th><td>  }</td></tr>
<tr><th id="2995">2995</th><td></td></tr>
<tr><th id="2996">2996</th><td>  <i>// Copy a Z register quad by copying the individual sub-registers.</i></td></tr>
<tr><th id="2997">2997</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPR4RegClass" title='llvm::AArch64::ZPR4RegClass' data-ref="llvm::AArch64::ZPR4RegClass" data-ref-filename="llvm..AArch64..ZPR4RegClass">ZPR4RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="2998">2998</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPR4RegClass" title='llvm::AArch64::ZPR4RegClass' data-ref="llvm::AArch64::ZPR4RegClass" data-ref-filename="llvm..AArch64..ZPR4RegClass">ZPR4RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="2999">2999</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="369Indices" title='Indices' data-type='const unsigned int [4]' data-ref="369Indices" data-ref-filename="369Indices">Indices</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::zsub0" title='llvm::AArch64::zsub0' data-ref="llvm::AArch64::zsub0" data-ref-filename="llvm..AArch64..zsub0">zsub0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::zsub1" title='llvm::AArch64::zsub1' data-ref="llvm::AArch64::zsub1" data-ref-filename="llvm..AArch64..zsub1">zsub1</a>,</td></tr>
<tr><th id="3000">3000</th><td>                                       <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::zsub2" title='llvm::AArch64::zsub2' data-ref="llvm::AArch64::zsub2" data-ref-filename="llvm..AArch64..zsub2">zsub2</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::zsub3" title='llvm::AArch64::zsub3' data-ref="llvm::AArch64::zsub3" data-ref-filename="llvm..AArch64..zsub3">zsub3</a>};</td></tr>
<tr><th id="3001">3001</th><td>    <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" title='llvm::AArch64InstrInfo::copyPhysRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068">copyPhysRegTuple</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORR_ZZZ" title='llvm::AArch64::ORR_ZZZ' data-ref="llvm::AArch64::ORR_ZZZ" data-ref-filename="llvm..AArch64..ORR_ZZZ">ORR_ZZZ</a>,</td></tr>
<tr><th id="3002">3002</th><td>                     <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="local col9 ref" href="#369Indices" title='Indices' data-ref="369Indices" data-ref-filename="369Indices">Indices</a>);</td></tr>
<tr><th id="3003">3003</th><td>    <b>return</b>;</td></tr>
<tr><th id="3004">3004</th><td>  }</td></tr>
<tr><th id="3005">3005</th><td></td></tr>
<tr><th id="3006">3006</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3007">3007</th><td>      (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>) || <a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>)) {</td></tr>
<tr><th id="3008">3008</th><td>    <b>if</b> (<a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a> || <a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>) {</td></tr>
<tr><th id="3009">3009</th><td>      <i>// If either operand is SP, expand to ADD #0.</i></td></tr>
<tr><th id="3010">3010</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3011">3011</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>))</td></tr>
<tr><th id="3012">3012</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="3013">3013</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>, <var>0</var>));</td></tr>
<tr><th id="3014">3014</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> &amp;&amp; <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingGPEv" title='llvm::AArch64Subtarget::hasZeroCycleZeroingGP' data-ref="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingGPEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingGPEv">hasZeroCycleZeroingGP</a>()) {</td></tr>
<tr><th id="3015">3015</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVZXi" title='llvm::AArch64::MOVZXi' data-ref="llvm::AArch64::MOVZXi" data-ref-filename="llvm..AArch64..MOVZXi">MOVZXi</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3016">3016</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="3017">3017</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>, <var>0</var>));</td></tr>
<tr><th id="3018">3018</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3019">3019</th><td>      <i>// Otherwise, expand to ORR XZR.</i></td></tr>
<tr><th id="3020">3020</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrr" title='llvm::AArch64::ORRXrr' data-ref="llvm::AArch64::ORRXrr" data-ref-filename="llvm..AArch64..ORRXrr">ORRXrr</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3021">3021</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>)</td></tr>
<tr><th id="3022">3022</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3023">3023</th><td>    }</td></tr>
<tr><th id="3024">3024</th><td>    <b>return</b>;</td></tr>
<tr><th id="3025">3025</th><td>  }</td></tr>
<tr><th id="3026">3026</th><td></td></tr>
<tr><th id="3027">3027</th><td>  <i>// Copy a DDDD register quad by copying the individual sub-registers.</i></td></tr>
<tr><th id="3028">3028</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDDDRegClass" title='llvm::AArch64::DDDDRegClass' data-ref="llvm::AArch64::DDDDRegClass" data-ref-filename="llvm..AArch64..DDDDRegClass">DDDDRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3029">3029</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDDDRegClass" title='llvm::AArch64::DDDDRegClass' data-ref="llvm::AArch64::DDDDRegClass" data-ref-filename="llvm..AArch64..DDDDRegClass">DDDDRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3030">3030</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="370Indices" title='Indices' data-type='const unsigned int [4]' data-ref="370Indices" data-ref-filename="370Indices">Indices</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub0" title='llvm::AArch64::dsub0' data-ref="llvm::AArch64::dsub0" data-ref-filename="llvm..AArch64..dsub0">dsub0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub1" title='llvm::AArch64::dsub1' data-ref="llvm::AArch64::dsub1" data-ref-filename="llvm..AArch64..dsub1">dsub1</a>,</td></tr>
<tr><th id="3031">3031</th><td>                                       <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub2" title='llvm::AArch64::dsub2' data-ref="llvm::AArch64::dsub2" data-ref-filename="llvm..AArch64..dsub2">dsub2</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub3" title='llvm::AArch64::dsub3' data-ref="llvm::AArch64::dsub3" data-ref-filename="llvm..AArch64..dsub3">dsub3</a>};</td></tr>
<tr><th id="3032">3032</th><td>    <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" title='llvm::AArch64InstrInfo::copyPhysRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068">copyPhysRegTuple</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRv8i8" title='llvm::AArch64::ORRv8i8' data-ref="llvm::AArch64::ORRv8i8" data-ref-filename="llvm..AArch64..ORRv8i8">ORRv8i8</a>,</td></tr>
<tr><th id="3033">3033</th><td>                     <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="local col0 ref" href="#370Indices" title='Indices' data-ref="370Indices" data-ref-filename="370Indices">Indices</a>);</td></tr>
<tr><th id="3034">3034</th><td>    <b>return</b>;</td></tr>
<tr><th id="3035">3035</th><td>  }</td></tr>
<tr><th id="3036">3036</th><td></td></tr>
<tr><th id="3037">3037</th><td>  <i>// Copy a DDD register triple by copying the individual sub-registers.</i></td></tr>
<tr><th id="3038">3038</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDDRegClass" title='llvm::AArch64::DDDRegClass' data-ref="llvm::AArch64::DDDRegClass" data-ref-filename="llvm..AArch64..DDDRegClass">DDDRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3039">3039</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDDRegClass" title='llvm::AArch64::DDDRegClass' data-ref="llvm::AArch64::DDDRegClass" data-ref-filename="llvm..AArch64..DDDRegClass">DDDRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3040">3040</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="371Indices" title='Indices' data-type='const unsigned int [3]' data-ref="371Indices" data-ref-filename="371Indices">Indices</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub0" title='llvm::AArch64::dsub0' data-ref="llvm::AArch64::dsub0" data-ref-filename="llvm..AArch64..dsub0">dsub0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub1" title='llvm::AArch64::dsub1' data-ref="llvm::AArch64::dsub1" data-ref-filename="llvm..AArch64..dsub1">dsub1</a>,</td></tr>
<tr><th id="3041">3041</th><td>                                       <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub2" title='llvm::AArch64::dsub2' data-ref="llvm::AArch64::dsub2" data-ref-filename="llvm..AArch64..dsub2">dsub2</a>};</td></tr>
<tr><th id="3042">3042</th><td>    <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" title='llvm::AArch64InstrInfo::copyPhysRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068">copyPhysRegTuple</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRv8i8" title='llvm::AArch64::ORRv8i8' data-ref="llvm::AArch64::ORRv8i8" data-ref-filename="llvm..AArch64..ORRv8i8">ORRv8i8</a>,</td></tr>
<tr><th id="3043">3043</th><td>                     <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="local col1 ref" href="#371Indices" title='Indices' data-ref="371Indices" data-ref-filename="371Indices">Indices</a>);</td></tr>
<tr><th id="3044">3044</th><td>    <b>return</b>;</td></tr>
<tr><th id="3045">3045</th><td>  }</td></tr>
<tr><th id="3046">3046</th><td></td></tr>
<tr><th id="3047">3047</th><td>  <i>// Copy a DD register pair by copying the individual sub-registers.</i></td></tr>
<tr><th id="3048">3048</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDRegClass" title='llvm::AArch64::DDRegClass' data-ref="llvm::AArch64::DDRegClass" data-ref-filename="llvm..AArch64..DDRegClass">DDRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3049">3049</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDRegClass" title='llvm::AArch64::DDRegClass' data-ref="llvm::AArch64::DDRegClass" data-ref-filename="llvm..AArch64..DDRegClass">DDRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3050">3050</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="372Indices" title='Indices' data-type='const unsigned int [2]' data-ref="372Indices" data-ref-filename="372Indices">Indices</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub0" title='llvm::AArch64::dsub0' data-ref="llvm::AArch64::dsub0" data-ref-filename="llvm..AArch64..dsub0">dsub0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub1" title='llvm::AArch64::dsub1' data-ref="llvm::AArch64::dsub1" data-ref-filename="llvm..AArch64..dsub1">dsub1</a>};</td></tr>
<tr><th id="3051">3051</th><td>    <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" title='llvm::AArch64InstrInfo::copyPhysRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068">copyPhysRegTuple</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRv8i8" title='llvm::AArch64::ORRv8i8' data-ref="llvm::AArch64::ORRv8i8" data-ref-filename="llvm..AArch64..ORRv8i8">ORRv8i8</a>,</td></tr>
<tr><th id="3052">3052</th><td>                     <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="local col2 ref" href="#372Indices" title='Indices' data-ref="372Indices" data-ref-filename="372Indices">Indices</a>);</td></tr>
<tr><th id="3053">3053</th><td>    <b>return</b>;</td></tr>
<tr><th id="3054">3054</th><td>  }</td></tr>
<tr><th id="3055">3055</th><td></td></tr>
<tr><th id="3056">3056</th><td>  <i>// Copy a QQQQ register quad by copying the individual sub-registers.</i></td></tr>
<tr><th id="3057">3057</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQQQRegClass" title='llvm::AArch64::QQQQRegClass' data-ref="llvm::AArch64::QQQQRegClass" data-ref-filename="llvm..AArch64..QQQQRegClass">QQQQRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3058">3058</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQQQRegClass" title='llvm::AArch64::QQQQRegClass' data-ref="llvm::AArch64::QQQQRegClass" data-ref-filename="llvm..AArch64..QQQQRegClass">QQQQRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3059">3059</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="373Indices" title='Indices' data-type='const unsigned int [4]' data-ref="373Indices" data-ref-filename="373Indices">Indices</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::qsub0" title='llvm::AArch64::qsub0' data-ref="llvm::AArch64::qsub0" data-ref-filename="llvm..AArch64..qsub0">qsub0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::qsub1" title='llvm::AArch64::qsub1' data-ref="llvm::AArch64::qsub1" data-ref-filename="llvm..AArch64..qsub1">qsub1</a>,</td></tr>
<tr><th id="3060">3060</th><td>                                       <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::qsub2" title='llvm::AArch64::qsub2' data-ref="llvm::AArch64::qsub2" data-ref-filename="llvm..AArch64..qsub2">qsub2</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::qsub3" title='llvm::AArch64::qsub3' data-ref="llvm::AArch64::qsub3" data-ref-filename="llvm..AArch64..qsub3">qsub3</a>};</td></tr>
<tr><th id="3061">3061</th><td>    <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" title='llvm::AArch64InstrInfo::copyPhysRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068">copyPhysRegTuple</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRv16i8" title='llvm::AArch64::ORRv16i8' data-ref="llvm::AArch64::ORRv16i8" data-ref-filename="llvm..AArch64..ORRv16i8">ORRv16i8</a>,</td></tr>
<tr><th id="3062">3062</th><td>                     <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="local col3 ref" href="#373Indices" title='Indices' data-ref="373Indices" data-ref-filename="373Indices">Indices</a>);</td></tr>
<tr><th id="3063">3063</th><td>    <b>return</b>;</td></tr>
<tr><th id="3064">3064</th><td>  }</td></tr>
<tr><th id="3065">3065</th><td></td></tr>
<tr><th id="3066">3066</th><td>  <i>// Copy a QQQ register triple by copying the individual sub-registers.</i></td></tr>
<tr><th id="3067">3067</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQQRegClass" title='llvm::AArch64::QQQRegClass' data-ref="llvm::AArch64::QQQRegClass" data-ref-filename="llvm..AArch64..QQQRegClass">QQQRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3068">3068</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQQRegClass" title='llvm::AArch64::QQQRegClass' data-ref="llvm::AArch64::QQQRegClass" data-ref-filename="llvm..AArch64..QQQRegClass">QQQRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3069">3069</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="374Indices" title='Indices' data-type='const unsigned int [3]' data-ref="374Indices" data-ref-filename="374Indices">Indices</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::qsub0" title='llvm::AArch64::qsub0' data-ref="llvm::AArch64::qsub0" data-ref-filename="llvm..AArch64..qsub0">qsub0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::qsub1" title='llvm::AArch64::qsub1' data-ref="llvm::AArch64::qsub1" data-ref-filename="llvm..AArch64..qsub1">qsub1</a>,</td></tr>
<tr><th id="3070">3070</th><td>                                       <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::qsub2" title='llvm::AArch64::qsub2' data-ref="llvm::AArch64::qsub2" data-ref-filename="llvm..AArch64..qsub2">qsub2</a>};</td></tr>
<tr><th id="3071">3071</th><td>    <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" title='llvm::AArch64InstrInfo::copyPhysRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068">copyPhysRegTuple</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRv16i8" title='llvm::AArch64::ORRv16i8' data-ref="llvm::AArch64::ORRv16i8" data-ref-filename="llvm..AArch64..ORRv16i8">ORRv16i8</a>,</td></tr>
<tr><th id="3072">3072</th><td>                     <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="local col4 ref" href="#374Indices" title='Indices' data-ref="374Indices" data-ref-filename="374Indices">Indices</a>);</td></tr>
<tr><th id="3073">3073</th><td>    <b>return</b>;</td></tr>
<tr><th id="3074">3074</th><td>  }</td></tr>
<tr><th id="3075">3075</th><td></td></tr>
<tr><th id="3076">3076</th><td>  <i>// Copy a QQ register pair by copying the individual sub-registers.</i></td></tr>
<tr><th id="3077">3077</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQRegClass" title='llvm::AArch64::QQRegClass' data-ref="llvm::AArch64::QQRegClass" data-ref-filename="llvm..AArch64..QQRegClass">QQRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3078">3078</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQRegClass" title='llvm::AArch64::QQRegClass' data-ref="llvm::AArch64::QQRegClass" data-ref-filename="llvm..AArch64..QQRegClass">QQRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3079">3079</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="375Indices" title='Indices' data-type='const unsigned int [2]' data-ref="375Indices" data-ref-filename="375Indices">Indices</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::qsub0" title='llvm::AArch64::qsub0' data-ref="llvm::AArch64::qsub0" data-ref-filename="llvm..AArch64..qsub0">qsub0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::qsub1" title='llvm::AArch64::qsub1' data-ref="llvm::AArch64::qsub1" data-ref-filename="llvm..AArch64..qsub1">qsub1</a>};</td></tr>
<tr><th id="3080">3080</th><td>    <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" title='llvm::AArch64InstrInfo::copyPhysRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068">copyPhysRegTuple</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRv16i8" title='llvm::AArch64::ORRv16i8' data-ref="llvm::AArch64::ORRv16i8" data-ref-filename="llvm..AArch64..ORRv16i8">ORRv16i8</a>,</td></tr>
<tr><th id="3081">3081</th><td>                     <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="local col5 ref" href="#375Indices" title='Indices' data-ref="375Indices" data-ref-filename="375Indices">Indices</a>);</td></tr>
<tr><th id="3082">3082</th><td>    <b>return</b>;</td></tr>
<tr><th id="3083">3083</th><td>  }</td></tr>
<tr><th id="3084">3084</th><td></td></tr>
<tr><th id="3085">3085</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XSeqPairsClassRegClass" title='llvm::AArch64::XSeqPairsClassRegClass' data-ref="llvm::AArch64::XSeqPairsClassRegClass" data-ref-filename="llvm..AArch64..XSeqPairsClassRegClass">XSeqPairsClassRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3086">3086</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XSeqPairsClassRegClass" title='llvm::AArch64::XSeqPairsClassRegClass' data-ref="llvm::AArch64::XSeqPairsClassRegClass" data-ref-filename="llvm..AArch64..XSeqPairsClassRegClass">XSeqPairsClassRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3087">3087</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="376Indices" title='Indices' data-type='const unsigned int [2]' data-ref="376Indices" data-ref-filename="376Indices">Indices</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sube64" title='llvm::AArch64::sube64' data-ref="llvm::AArch64::sube64" data-ref-filename="llvm..AArch64..sube64">sube64</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::subo64" title='llvm::AArch64::subo64' data-ref="llvm::AArch64::subo64" data-ref-filename="llvm..AArch64..subo64">subo64</a>};</td></tr>
<tr><th id="3088">3088</th><td>    <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE" title='llvm::AArch64InstrInfo::copyGPRRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE">copyGPRRegTuple</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrs" title='llvm::AArch64::ORRXrs' data-ref="llvm::AArch64::ORRXrs" data-ref-filename="llvm..AArch64..ORRXrs">ORRXrs</a>,</td></tr>
<tr><th id="3089">3089</th><td>                    <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="local col6 ref" href="#376Indices" title='Indices' data-ref="376Indices" data-ref-filename="376Indices">Indices</a>);</td></tr>
<tr><th id="3090">3090</th><td>    <b>return</b>;</td></tr>
<tr><th id="3091">3091</th><td>  }</td></tr>
<tr><th id="3092">3092</th><td></td></tr>
<tr><th id="3093">3093</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WSeqPairsClassRegClass" title='llvm::AArch64::WSeqPairsClassRegClass' data-ref="llvm::AArch64::WSeqPairsClassRegClass" data-ref-filename="llvm..AArch64..WSeqPairsClassRegClass">WSeqPairsClassRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3094">3094</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WSeqPairsClassRegClass" title='llvm::AArch64::WSeqPairsClassRegClass' data-ref="llvm::AArch64::WSeqPairsClassRegClass" data-ref-filename="llvm..AArch64..WSeqPairsClassRegClass">WSeqPairsClassRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3095">3095</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="377Indices" title='Indices' data-type='const unsigned int [2]' data-ref="377Indices" data-ref-filename="377Indices">Indices</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sube32" title='llvm::AArch64::sube32' data-ref="llvm::AArch64::sube32" data-ref-filename="llvm..AArch64..sube32">sube32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::subo32" title='llvm::AArch64::subo32' data-ref="llvm::AArch64::subo32" data-ref-filename="llvm..AArch64..subo32">subo32</a>};</td></tr>
<tr><th id="3096">3096</th><td>    <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE" title='llvm::AArch64InstrInfo::copyGPRRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE">copyGPRRegTuple</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrs" title='llvm::AArch64::ORRWrs' data-ref="llvm::AArch64::ORRWrs" data-ref-filename="llvm..AArch64..ORRWrs">ORRWrs</a>,</td></tr>
<tr><th id="3097">3097</th><td>                    <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="local col7 ref" href="#377Indices" title='Indices' data-ref="377Indices" data-ref-filename="377Indices">Indices</a>);</td></tr>
<tr><th id="3098">3098</th><td>    <b>return</b>;</td></tr>
<tr><th id="3099">3099</th><td>  }</td></tr>
<tr><th id="3100">3100</th><td></td></tr>
<tr><th id="3101">3101</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3102">3102</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3103">3103</th><td>    <b>if</b> (<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="3104">3104</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRv16i8" title='llvm::AArch64::ORRv16i8' data-ref="llvm::AArch64::ORRv16i8" data-ref-filename="llvm..AArch64..ORRv16i8">ORRv16i8</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3105">3105</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3106">3106</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3107">3107</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3108">3108</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQpre" title='llvm::AArch64::STRQpre' data-ref="llvm::AArch64::STRQpre" data-ref-filename="llvm..AArch64..STRQpre">STRQpre</a>))</td></tr>
<tr><th id="3109">3109</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="3110">3110</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>))</td></tr>
<tr><th id="3111">3111</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>)</td></tr>
<tr><th id="3112">3112</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>16</var>);</td></tr>
<tr><th id="3113">3113</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQpre" title='llvm::AArch64::LDRQpre' data-ref="llvm::AArch64::LDRQpre" data-ref-filename="llvm..AArch64..LDRQpre">LDRQpre</a>))</td></tr>
<tr><th id="3114">3114</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="3115">3115</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="3116">3116</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>)</td></tr>
<tr><th id="3117">3117</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>);</td></tr>
<tr><th id="3118">3118</th><td>    }</td></tr>
<tr><th id="3119">3119</th><td>    <b>return</b>;</td></tr>
<tr><th id="3120">3120</th><td>  }</td></tr>
<tr><th id="3121">3121</th><td></td></tr>
<tr><th id="3122">3122</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3123">3123</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3124">3124</th><td>    <b>if</b> (<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="3125">3125</th><td>      <a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>,</td></tr>
<tr><th id="3126">3126</th><td>                                       &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>);</td></tr>
<tr><th id="3127">3127</th><td>      <a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>,</td></tr>
<tr><th id="3128">3128</th><td>                                      &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>);</td></tr>
<tr><th id="3129">3129</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRv16i8" title='llvm::AArch64::ORRv16i8' data-ref="llvm::AArch64::ORRv16i8" data-ref-filename="llvm..AArch64..ORRv16i8">ORRv16i8</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3130">3130</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3131">3131</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3132">3132</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3133">3133</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVDr" title='llvm::AArch64::FMOVDr' data-ref="llvm::AArch64::FMOVDr" data-ref-filename="llvm..AArch64..FMOVDr">FMOVDr</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3134">3134</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3135">3135</th><td>    }</td></tr>
<tr><th id="3136">3136</th><td>    <b>return</b>;</td></tr>
<tr><th id="3137">3137</th><td>  }</td></tr>
<tr><th id="3138">3138</th><td></td></tr>
<tr><th id="3139">3139</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3140">3140</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3141">3141</th><td>    <b>if</b> (<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="3142">3142</th><td>      <a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ssub" title='llvm::AArch64::ssub' data-ref="llvm::AArch64::ssub" data-ref-filename="llvm..AArch64..ssub">ssub</a>,</td></tr>
<tr><th id="3143">3143</th><td>                                       &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>);</td></tr>
<tr><th id="3144">3144</th><td>      <a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ssub" title='llvm::AArch64::ssub' data-ref="llvm::AArch64::ssub" data-ref-filename="llvm..AArch64..ssub">ssub</a>,</td></tr>
<tr><th id="3145">3145</th><td>                                      &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>);</td></tr>
<tr><th id="3146">3146</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRv16i8" title='llvm::AArch64::ORRv16i8' data-ref="llvm::AArch64::ORRv16i8" data-ref-filename="llvm..AArch64..ORRv16i8">ORRv16i8</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3147">3147</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3148">3148</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3149">3149</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3150">3150</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVSr" title='llvm::AArch64::FMOVSr' data-ref="llvm::AArch64::FMOVSr" data-ref-filename="llvm..AArch64..FMOVSr">FMOVSr</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3151">3151</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3152">3152</th><td>    }</td></tr>
<tr><th id="3153">3153</th><td>    <b>return</b>;</td></tr>
<tr><th id="3154">3154</th><td>  }</td></tr>
<tr><th id="3155">3155</th><td></td></tr>
<tr><th id="3156">3156</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16RegClass" title='llvm::AArch64::FPR16RegClass' data-ref="llvm::AArch64::FPR16RegClass" data-ref-filename="llvm..AArch64..FPR16RegClass">FPR16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3157">3157</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16RegClass" title='llvm::AArch64::FPR16RegClass' data-ref="llvm::AArch64::FPR16RegClass" data-ref-filename="llvm..AArch64..FPR16RegClass">FPR16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3158">3158</th><td>    <b>if</b> (<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="3159">3159</th><td>      <a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::hsub" title='llvm::AArch64::hsub' data-ref="llvm::AArch64::hsub" data-ref-filename="llvm..AArch64..hsub">hsub</a>,</td></tr>
<tr><th id="3160">3160</th><td>                                       &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>);</td></tr>
<tr><th id="3161">3161</th><td>      <a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::hsub" title='llvm::AArch64::hsub' data-ref="llvm::AArch64::hsub" data-ref-filename="llvm..AArch64..hsub">hsub</a>,</td></tr>
<tr><th id="3162">3162</th><td>                                      &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>);</td></tr>
<tr><th id="3163">3163</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRv16i8" title='llvm::AArch64::ORRv16i8' data-ref="llvm::AArch64::ORRv16i8" data-ref-filename="llvm..AArch64..ORRv16i8">ORRv16i8</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3164">3164</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3165">3165</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3166">3166</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3167">3167</th><td>      <a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::hsub" title='llvm::AArch64::hsub' data-ref="llvm::AArch64::hsub" data-ref-filename="llvm..AArch64..hsub">hsub</a>,</td></tr>
<tr><th id="3168">3168</th><td>                                       &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>);</td></tr>
<tr><th id="3169">3169</th><td>      <a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::hsub" title='llvm::AArch64::hsub' data-ref="llvm::AArch64::hsub" data-ref-filename="llvm..AArch64..hsub">hsub</a>,</td></tr>
<tr><th id="3170">3170</th><td>                                      &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>);</td></tr>
<tr><th id="3171">3171</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVSr" title='llvm::AArch64::FMOVSr' data-ref="llvm::AArch64::FMOVSr" data-ref-filename="llvm..AArch64..FMOVSr">FMOVSr</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3172">3172</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3173">3173</th><td>    }</td></tr>
<tr><th id="3174">3174</th><td>    <b>return</b>;</td></tr>
<tr><th id="3175">3175</th><td>  }</td></tr>
<tr><th id="3176">3176</th><td></td></tr>
<tr><th id="3177">3177</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR8RegClass" title='llvm::AArch64::FPR8RegClass' data-ref="llvm::AArch64::FPR8RegClass" data-ref-filename="llvm..AArch64..FPR8RegClass">FPR8RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3178">3178</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR8RegClass" title='llvm::AArch64::FPR8RegClass' data-ref="llvm::AArch64::FPR8RegClass" data-ref-filename="llvm..AArch64..FPR8RegClass">FPR8RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3179">3179</th><td>    <b>if</b> (<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="3180">3180</th><td>      <a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::bsub" title='llvm::AArch64::bsub' data-ref="llvm::AArch64::bsub" data-ref-filename="llvm..AArch64..bsub">bsub</a>,</td></tr>
<tr><th id="3181">3181</th><td>                                       &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>);</td></tr>
<tr><th id="3182">3182</th><td>      <a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::bsub" title='llvm::AArch64::bsub' data-ref="llvm::AArch64::bsub" data-ref-filename="llvm..AArch64..bsub">bsub</a>,</td></tr>
<tr><th id="3183">3183</th><td>                                      &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>);</td></tr>
<tr><th id="3184">3184</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRv16i8" title='llvm::AArch64::ORRv16i8' data-ref="llvm::AArch64::ORRv16i8" data-ref-filename="llvm..AArch64..ORRv16i8">ORRv16i8</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3185">3185</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3186">3186</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3187">3187</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3188">3188</th><td>      <a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::bsub" title='llvm::AArch64::bsub' data-ref="llvm::AArch64::bsub" data-ref-filename="llvm..AArch64..bsub">bsub</a>,</td></tr>
<tr><th id="3189">3189</th><td>                                       &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>);</td></tr>
<tr><th id="3190">3190</th><td>      <a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::bsub" title='llvm::AArch64::bsub' data-ref="llvm::AArch64::bsub" data-ref-filename="llvm..AArch64..bsub">bsub</a>,</td></tr>
<tr><th id="3191">3191</th><td>                                      &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>);</td></tr>
<tr><th id="3192">3192</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVSr" title='llvm::AArch64::FMOVSr' data-ref="llvm::AArch64::FMOVSr" data-ref-filename="llvm..AArch64..FMOVSr">FMOVSr</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3193">3193</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3194">3194</th><td>    }</td></tr>
<tr><th id="3195">3195</th><td>    <b>return</b>;</td></tr>
<tr><th id="3196">3196</th><td>  }</td></tr>
<tr><th id="3197">3197</th><td></td></tr>
<tr><th id="3198">3198</th><td>  <i>// Copies between GPR64 and FPR64.</i></td></tr>
<tr><th id="3199">3199</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3200">3200</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3201">3201</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVXDr" title='llvm::AArch64::FMOVXDr' data-ref="llvm::AArch64::FMOVXDr" data-ref-filename="llvm..AArch64..FMOVXDr">FMOVXDr</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3202">3202</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3203">3203</th><td>    <b>return</b>;</td></tr>
<tr><th id="3204">3204</th><td>  }</td></tr>
<tr><th id="3205">3205</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3206">3206</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3207">3207</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVDXr" title='llvm::AArch64::FMOVDXr' data-ref="llvm::AArch64::FMOVDXr" data-ref-filename="llvm..AArch64..FMOVDXr">FMOVDXr</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3208">3208</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3209">3209</th><td>    <b>return</b>;</td></tr>
<tr><th id="3210">3210</th><td>  }</td></tr>
<tr><th id="3211">3211</th><td>  <i>// Copies between GPR32 and FPR32.</i></td></tr>
<tr><th id="3212">3212</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3213">3213</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3214">3214</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVWSr" title='llvm::AArch64::FMOVWSr' data-ref="llvm::AArch64::FMOVWSr" data-ref-filename="llvm..AArch64..FMOVWSr">FMOVWSr</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3215">3215</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3216">3216</th><td>    <b>return</b>;</td></tr>
<tr><th id="3217">3217</th><td>  }</td></tr>
<tr><th id="3218">3218</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3219">3219</th><td>      <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3220">3220</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVSWr" title='llvm::AArch64::FMOVSWr' data-ref="llvm::AArch64::FMOVSWr" data-ref-filename="llvm..AArch64..FMOVSWr">FMOVSWr</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3221">3221</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3222">3222</th><td>    <b>return</b>;</td></tr>
<tr><th id="3223">3223</th><td>  }</td></tr>
<tr><th id="3224">3224</th><td></td></tr>
<tr><th id="3225">3225</th><td>  <b>if</b> (<a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>) {</td></tr>
<tr><th id="3226">3226</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AArch64::GPR64RegClass.contains(SrcReg) &amp;&amp; <q>"Invalid NZCV copy"</q>);</td></tr>
<tr><th id="3227">3227</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MSR" title='llvm::AArch64::MSR' data-ref="llvm::AArch64::MSR" data-ref-filename="llvm..AArch64..MSR">MSR</a>))</td></tr>
<tr><th id="3228">3228</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64SysReg::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenSystemOperands.inc.html#llvm::AArch64SysReg::NZCV" title='llvm::AArch64SysReg::NZCV' data-ref="llvm::AArch64SysReg::NZCV" data-ref-filename="llvm..AArch64SysReg..NZCV">NZCV</a>)</td></tr>
<tr><th id="3229">3229</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>))</td></tr>
<tr><th id="3230">3230</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="3231">3231</th><td>    <b>return</b>;</td></tr>
<tr><th id="3232">3232</th><td>  }</td></tr>
<tr><th id="3233">3233</th><td></td></tr>
<tr><th id="3234">3234</th><td>  <b>if</b> (<a class="local col0 ref" href="#360SrcReg" title='SrcReg' data-ref="360SrcReg" data-ref-filename="360SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>) {</td></tr>
<tr><th id="3235">3235</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AArch64::GPR64RegClass.contains(DestReg) &amp;&amp; <q>"Invalid NZCV copy"</q>);</td></tr>
<tr><th id="3236">3236</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357I" title='I' data-ref="357I" data-ref-filename="357I">I</a>, <a class="local col8 ref" href="#358DL" title='DL' data-ref="358DL" data-ref-filename="358DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MRS" title='llvm::AArch64::MRS' data-ref="llvm::AArch64::MRS" data-ref-filename="llvm..AArch64..MRS">MRS</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#359DestReg" title='DestReg' data-ref="359DestReg" data-ref-filename="359DestReg">DestReg</a>)</td></tr>
<tr><th id="3237">3237</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64SysReg::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenSystemOperands.inc.html#llvm::AArch64SysReg::NZCV" title='llvm::AArch64SysReg::NZCV' data-ref="llvm::AArch64SysReg::NZCV" data-ref-filename="llvm..AArch64SysReg..NZCV">NZCV</a>)</td></tr>
<tr><th id="3238">3238</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#361KillSrc" title='KillSrc' data-ref="361KillSrc" data-ref-filename="361KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3239">3239</th><td>    <b>return</b>;</td></tr>
<tr><th id="3240">3240</th><td>  }</td></tr>
<tr><th id="3241">3241</th><td></td></tr>
<tr><th id="3242">3242</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unimplemented reg-to-reg copy"</q>);</td></tr>
<tr><th id="3243">3243</th><td>}</td></tr>
<tr><th id="3244">3244</th><td></td></tr>
<tr><th id="3245">3245</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL23storeRegPairToStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCInst12089911" title='storeRegPairToStackSlot' data-type='void storeRegPairToStackSlot(const llvm::TargetRegisterInfo &amp; TRI, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::MCInstrDesc &amp; MCID, llvm::Register SrcReg, bool IsKill, unsigned int SubIdx0, unsigned int SubIdx1, int FI, llvm::MachineMemOperand * MMO)' data-ref="_ZL23storeRegPairToStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCInst12089911" data-ref-filename="_ZL23storeRegPairToStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCInst12089911">storeRegPairToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="378TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="378TRI" data-ref-filename="378TRI">TRI</dfn>,</td></tr>
<tr><th id="3246">3246</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="379MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="379MBB" data-ref-filename="379MBB">MBB</dfn>,</td></tr>
<tr><th id="3247">3247</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="380InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="380InsertBefore" data-ref-filename="380InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="3248">3248</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="381MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="381MCID" data-ref-filename="381MCID">MCID</dfn>,</td></tr>
<tr><th id="3249">3249</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="382SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="382SrcReg" data-ref-filename="382SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col3 decl" id="383IsKill" title='IsKill' data-type='bool' data-ref="383IsKill" data-ref-filename="383IsKill">IsKill</dfn>,</td></tr>
<tr><th id="3250">3250</th><td>                                    <em>unsigned</em> <dfn class="local col4 decl" id="384SubIdx0" title='SubIdx0' data-type='unsigned int' data-ref="384SubIdx0" data-ref-filename="384SubIdx0">SubIdx0</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="385SubIdx1" title='SubIdx1' data-type='unsigned int' data-ref="385SubIdx1" data-ref-filename="385SubIdx1">SubIdx1</dfn>, <em>int</em> <dfn class="local col6 decl" id="386FI" title='FI' data-type='int' data-ref="386FI" data-ref-filename="386FI">FI</dfn>,</td></tr>
<tr><th id="3251">3251</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="387MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="387MMO" data-ref-filename="387MMO">MMO</dfn>) {</td></tr>
<tr><th id="3252">3252</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="388SrcReg0" title='SrcReg0' data-type='llvm::Register' data-ref="388SrcReg0" data-ref-filename="388SrcReg0">SrcReg0</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#382SrcReg" title='SrcReg' data-ref="382SrcReg" data-ref-filename="382SrcReg">SrcReg</a>;</td></tr>
<tr><th id="3253">3253</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="389SrcReg1" title='SrcReg1' data-type='llvm::Register' data-ref="389SrcReg1" data-ref-filename="389SrcReg1">SrcReg1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#382SrcReg" title='SrcReg' data-ref="382SrcReg" data-ref-filename="382SrcReg">SrcReg</a>;</td></tr>
<tr><th id="3254">3254</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#382SrcReg" title='SrcReg' data-ref="382SrcReg" data-ref-filename="382SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3255">3255</th><td>    <a class="local col8 ref" href="#388SrcReg0" title='SrcReg0' data-ref="388SrcReg0" data-ref-filename="388SrcReg0">SrcReg0</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378TRI" title='TRI' data-ref="378TRI" data-ref-filename="378TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#382SrcReg" title='SrcReg' data-ref="382SrcReg" data-ref-filename="382SrcReg">SrcReg</a>, <a class="local col4 ref" href="#384SubIdx0" title='SubIdx0' data-ref="384SubIdx0" data-ref-filename="384SubIdx0">SubIdx0</a>);</td></tr>
<tr><th id="3256">3256</th><td>    <a class="local col4 ref" href="#384SubIdx0" title='SubIdx0' data-ref="384SubIdx0" data-ref-filename="384SubIdx0">SubIdx0</a> = <var>0</var>;</td></tr>
<tr><th id="3257">3257</th><td>    <a class="local col9 ref" href="#389SrcReg1" title='SrcReg1' data-ref="389SrcReg1" data-ref-filename="389SrcReg1">SrcReg1</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378TRI" title='TRI' data-ref="378TRI" data-ref-filename="378TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#382SrcReg" title='SrcReg' data-ref="382SrcReg" data-ref-filename="382SrcReg">SrcReg</a>, <a class="local col5 ref" href="#385SubIdx1" title='SubIdx1' data-ref="385SubIdx1" data-ref-filename="385SubIdx1">SubIdx1</a>);</td></tr>
<tr><th id="3258">3258</th><td>    <a class="local col5 ref" href="#385SubIdx1" title='SubIdx1' data-ref="385SubIdx1" data-ref-filename="385SubIdx1">SubIdx1</a> = <var>0</var>;</td></tr>
<tr><th id="3259">3259</th><td>  }</td></tr>
<tr><th id="3260">3260</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#379MBB" title='MBB' data-ref="379MBB" data-ref-filename="379MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#380InsertBefore" title='InsertBefore' data-ref="380InsertBefore" data-ref-filename="380InsertBefore">InsertBefore</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col1 ref" href="#381MCID" title='MCID' data-ref="381MCID" data-ref-filename="381MCID">MCID</a>)</td></tr>
<tr><th id="3261">3261</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#388SrcReg0" title='SrcReg0' data-ref="388SrcReg0" data-ref-filename="388SrcReg0">SrcReg0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#383IsKill" title='IsKill' data-ref="383IsKill" data-ref-filename="383IsKill">IsKill</a>), <a class="local col4 ref" href="#384SubIdx0" title='SubIdx0' data-ref="384SubIdx0" data-ref-filename="384SubIdx0">SubIdx0</a>)</td></tr>
<tr><th id="3262">3262</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#389SrcReg1" title='SrcReg1' data-ref="389SrcReg1" data-ref-filename="389SrcReg1">SrcReg1</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#383IsKill" title='IsKill' data-ref="383IsKill" data-ref-filename="383IsKill">IsKill</a>), <a class="local col5 ref" href="#385SubIdx1" title='SubIdx1' data-ref="385SubIdx1" data-ref-filename="385SubIdx1">SubIdx1</a>)</td></tr>
<tr><th id="3263">3263</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col6 ref" href="#386FI" title='FI' data-ref="386FI" data-ref-filename="386FI">FI</a>)</td></tr>
<tr><th id="3264">3264</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="3265">3265</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col7 ref" href="#387MMO" title='MMO' data-ref="387MMO" data-ref-filename="387MMO">MMO</a>);</td></tr>
<tr><th id="3266">3266</th><td>}</td></tr>
<tr><th id="3267">3267</th><td></td></tr>
<tr><th id="3268">3268</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19819528" title='llvm::AArch64InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19819528" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19819528">storeRegToStackSlot</dfn>(</td></tr>
<tr><th id="3269">3269</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="390MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="390MBB" data-ref-filename="390MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="391MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="391MBBI" data-ref-filename="391MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="392SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="392SrcReg" data-ref-filename="392SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="3270">3270</th><td>    <em>bool</em> <dfn class="local col3 decl" id="393isKill" title='isKill' data-type='bool' data-ref="393isKill" data-ref-filename="393isKill">isKill</dfn>, <em>int</em> <dfn class="local col4 decl" id="394FI" title='FI' data-type='int' data-ref="394FI" data-ref-filename="394FI">FI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="395RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="395RC" data-ref-filename="395RC">RC</dfn>,</td></tr>
<tr><th id="3271">3271</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="396TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="396TRI" data-ref-filename="396TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3272">3272</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="397MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="397MF" data-ref-filename="397MF">MF</dfn> = *<a class="local col0 ref" href="#390MBB" title='MBB' data-ref="390MBB" data-ref-filename="390MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3273">3273</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="398MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="398MFI" data-ref-filename="398MFI">MFI</dfn> = <a class="local col7 ref" href="#397MF" title='MF' data-ref="397MF" data-ref-filename="397MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="3274">3274</th><td></td></tr>
<tr><th id="3275">3275</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col9 decl" id="399PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="399PtrInfo" data-ref-filename="399PtrInfo">PtrInfo</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col7 ref" href="#397MF" title='MF' data-ref="397MF" data-ref-filename="397MF">MF</a></span>, <a class="local col4 ref" href="#394FI" title='FI' data-ref="394FI" data-ref-filename="394FI">FI</a>);</td></tr>
<tr><th id="3276">3276</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="400MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="400MMO" data-ref-filename="400MMO">MMO</dfn> =</td></tr>
<tr><th id="3277">3277</th><td>      <a class="local col7 ref" href="#397MF" title='MF' data-ref="397MF" data-ref-filename="397MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col9 ref" href="#399PtrInfo" title='PtrInfo' data-ref="399PtrInfo" data-ref-filename="399PtrInfo">PtrInfo</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>,</td></tr>
<tr><th id="3278">3278</th><td>                              <a class="local col8 ref" href="#398MFI" title='MFI' data-ref="398MFI" data-ref-filename="398MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col4 ref" href="#394FI" title='FI' data-ref="394FI" data-ref-filename="394FI">FI</a>), <a class="local col8 ref" href="#398MFI" title='MFI' data-ref="398MFI" data-ref-filename="398MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col4 ref" href="#394FI" title='FI' data-ref="394FI" data-ref-filename="394FI">FI</a>));</td></tr>
<tr><th id="3279">3279</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="401Opc" title='Opc' data-type='unsigned int' data-ref="401Opc" data-ref-filename="401Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3280">3280</th><td>  <em>bool</em> <dfn class="local col2 decl" id="402Offset" title='Offset' data-type='bool' data-ref="402Offset" data-ref-filename="402Offset">Offset</dfn> = <b>true</b>;</td></tr>
<tr><th id="3281">3281</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="403StackID" title='StackID' data-type='unsigned int' data-ref="403StackID" data-ref-filename="403StackID">StackID</dfn> = <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::Default" title='llvm::TargetStackID::Default' data-ref="llvm::TargetStackID::Default" data-ref-filename="llvm..TargetStackID..Default">Default</a>;</td></tr>
<tr><th id="3282">3282</th><td>  <b>switch</b> (<a class="local col6 ref" href="#396TRI" title='TRI' data-ref="396TRI" data-ref-filename="396TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3283">3283</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="3284">3284</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR8RegClass" title='llvm::AArch64::FPR8RegClass' data-ref="llvm::AArch64::FPR8RegClass" data-ref-filename="llvm..AArch64..FPR8RegClass">FPR8RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>))</td></tr>
<tr><th id="3285">3285</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBui" title='llvm::AArch64::STRBui' data-ref="llvm::AArch64::STRBui" data-ref-filename="llvm..AArch64..STRBui">STRBui</a>;</td></tr>
<tr><th id="3286">3286</th><td>    <b>break</b>;</td></tr>
<tr><th id="3287">3287</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="3288">3288</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16RegClass" title='llvm::AArch64::FPR16RegClass' data-ref="llvm::AArch64::FPR16RegClass" data-ref-filename="llvm..AArch64..FPR16RegClass">FPR16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>))</td></tr>
<tr><th id="3289">3289</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHui" title='llvm::AArch64::STRHui' data-ref="llvm::AArch64::STRHui" data-ref-filename="llvm..AArch64..STRHui">STRHui</a>;</td></tr>
<tr><th id="3290">3290</th><td>    <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::PPRRegClass" title='llvm::AArch64::PPRRegClass' data-ref="llvm::AArch64::PPRRegClass" data-ref-filename="llvm..AArch64..PPRRegClass">PPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3291">3291</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasSVE() &amp;&amp; <q>"Unexpected register store without SVE"</q>);</td></tr>
<tr><th id="3292">3292</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STR_PXI" title='llvm::AArch64::STR_PXI' data-ref="llvm::AArch64::STR_PXI" data-ref-filename="llvm..AArch64..STR_PXI">STR_PXI</a>;</td></tr>
<tr><th id="3293">3293</th><td>      <a class="local col3 ref" href="#403StackID" title='StackID' data-ref="403StackID" data-ref-filename="403StackID">StackID</a> = <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::ScalableVector" title='llvm::TargetStackID::ScalableVector' data-ref="llvm::TargetStackID::ScalableVector" data-ref-filename="llvm..TargetStackID..ScalableVector">ScalableVector</a>;</td></tr>
<tr><th id="3294">3294</th><td>    }</td></tr>
<tr><th id="3295">3295</th><td>    <b>break</b>;</td></tr>
<tr><th id="3296">3296</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="3297">3297</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32allRegClass" title='llvm::AArch64::GPR32allRegClass' data-ref="llvm::AArch64::GPR32allRegClass" data-ref-filename="llvm..AArch64..GPR32allRegClass">GPR32allRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3298">3298</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>;</td></tr>
<tr><th id="3299">3299</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#392SrcReg" title='SrcReg' data-ref="392SrcReg" data-ref-filename="392SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3300">3300</th><td>        <a class="local col7 ref" href="#397MF" title='MF' data-ref="397MF" data-ref-filename="397MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#392SrcReg" title='SrcReg' data-ref="392SrcReg" data-ref-filename="392SrcReg">SrcReg</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>);</td></tr>
<tr><th id="3301">3301</th><td>      <b>else</b></td></tr>
<tr><th id="3302">3302</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcReg != AArch64::WSP);</td></tr>
<tr><th id="3303">3303</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>))</td></tr>
<tr><th id="3304">3304</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>;</td></tr>
<tr><th id="3305">3305</th><td>    <b>break</b>;</td></tr>
<tr><th id="3306">3306</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="3307">3307</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64allRegClass" title='llvm::AArch64::GPR64allRegClass' data-ref="llvm::AArch64::GPR64allRegClass" data-ref-filename="llvm..AArch64..GPR64allRegClass">GPR64allRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3308">3308</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>;</td></tr>
<tr><th id="3309">3309</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#392SrcReg" title='SrcReg' data-ref="392SrcReg" data-ref-filename="392SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3310">3310</th><td>        <a class="local col7 ref" href="#397MF" title='MF' data-ref="397MF" data-ref-filename="397MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#392SrcReg" title='SrcReg' data-ref="392SrcReg" data-ref-filename="392SrcReg">SrcReg</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="3311">3311</th><td>      <b>else</b></td></tr>
<tr><th id="3312">3312</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcReg != AArch64::SP);</td></tr>
<tr><th id="3313">3313</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3314">3314</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a>;</td></tr>
<tr><th id="3315">3315</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WSeqPairsClassRegClass" title='llvm::AArch64::WSeqPairsClassRegClass' data-ref="llvm::AArch64::WSeqPairsClassRegClass" data-ref-filename="llvm..AArch64..WSeqPairsClassRegClass">WSeqPairsClassRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3316">3316</th><td>      <a class="tu ref fn" href="#_ZL23storeRegPairToStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCInst12089911" title='storeRegPairToStackSlot' data-use='c' data-ref="_ZL23storeRegPairToStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCInst12089911" data-ref-filename="_ZL23storeRegPairToStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCInst12089911">storeRegPairToStackSlot</a>(<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <span class='refarg'><a class="local col0 ref" href="#390MBB" title='MBB' data-ref="390MBB" data-ref-filename="390MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#391MBBI" title='MBBI' data-ref="391MBBI" data-ref-filename="391MBBI">MBBI</a>,</td></tr>
<tr><th id="3317">3317</th><td>                              <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWi" title='llvm::AArch64::STPWi' data-ref="llvm::AArch64::STPWi" data-ref-filename="llvm..AArch64..STPWi">STPWi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#392SrcReg" title='SrcReg' data-ref="392SrcReg" data-ref-filename="392SrcReg">SrcReg</a>, <a class="local col3 ref" href="#393isKill" title='isKill' data-ref="393isKill" data-ref-filename="393isKill">isKill</a>,</td></tr>
<tr><th id="3318">3318</th><td>                              <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sube32" title='llvm::AArch64::sube32' data-ref="llvm::AArch64::sube32" data-ref-filename="llvm..AArch64..sube32">sube32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::subo32" title='llvm::AArch64::subo32' data-ref="llvm::AArch64::subo32" data-ref-filename="llvm..AArch64..subo32">subo32</a>, <a class="local col4 ref" href="#394FI" title='FI' data-ref="394FI" data-ref-filename="394FI">FI</a>, <a class="local col0 ref" href="#400MMO" title='MMO' data-ref="400MMO" data-ref-filename="400MMO">MMO</a>);</td></tr>
<tr><th id="3319">3319</th><td>      <b>return</b>;</td></tr>
<tr><th id="3320">3320</th><td>    }</td></tr>
<tr><th id="3321">3321</th><td>    <b>break</b>;</td></tr>
<tr><th id="3322">3322</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="3323">3323</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>))</td></tr>
<tr><th id="3324">3324</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>;</td></tr>
<tr><th id="3325">3325</th><td>    <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDRegClass" title='llvm::AArch64::DDRegClass' data-ref="llvm::AArch64::DDRegClass" data-ref-filename="llvm..AArch64..DDRegClass">DDRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3326">3326</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"Unexpected register store without NEON"</q>);</td></tr>
<tr><th id="3327">3327</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1Twov1d" title='llvm::AArch64::ST1Twov1d' data-ref="llvm::AArch64::ST1Twov1d" data-ref-filename="llvm..AArch64..ST1Twov1d">ST1Twov1d</a>;</td></tr>
<tr><th id="3328">3328</th><td>      <a class="local col2 ref" href="#402Offset" title='Offset' data-ref="402Offset" data-ref-filename="402Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="3329">3329</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XSeqPairsClassRegClass" title='llvm::AArch64::XSeqPairsClassRegClass' data-ref="llvm::AArch64::XSeqPairsClassRegClass" data-ref-filename="llvm..AArch64..XSeqPairsClassRegClass">XSeqPairsClassRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3330">3330</th><td>      <a class="tu ref fn" href="#_ZL23storeRegPairToStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCInst12089911" title='storeRegPairToStackSlot' data-use='c' data-ref="_ZL23storeRegPairToStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCInst12089911" data-ref-filename="_ZL23storeRegPairToStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCInst12089911">storeRegPairToStackSlot</a>(<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <span class='refarg'><a class="local col0 ref" href="#390MBB" title='MBB' data-ref="390MBB" data-ref-filename="390MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#391MBBI" title='MBBI' data-ref="391MBBI" data-ref-filename="391MBBI">MBBI</a>,</td></tr>
<tr><th id="3331">3331</th><td>                              <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXi" title='llvm::AArch64::STPXi' data-ref="llvm::AArch64::STPXi" data-ref-filename="llvm..AArch64..STPXi">STPXi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#392SrcReg" title='SrcReg' data-ref="392SrcReg" data-ref-filename="392SrcReg">SrcReg</a>, <a class="local col3 ref" href="#393isKill" title='isKill' data-ref="393isKill" data-ref-filename="393isKill">isKill</a>,</td></tr>
<tr><th id="3332">3332</th><td>                              <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sube64" title='llvm::AArch64::sube64' data-ref="llvm::AArch64::sube64" data-ref-filename="llvm..AArch64..sube64">sube64</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::subo64" title='llvm::AArch64::subo64' data-ref="llvm::AArch64::subo64" data-ref-filename="llvm..AArch64..subo64">subo64</a>, <a class="local col4 ref" href="#394FI" title='FI' data-ref="394FI" data-ref-filename="394FI">FI</a>, <a class="local col0 ref" href="#400MMO" title='MMO' data-ref="400MMO" data-ref-filename="400MMO">MMO</a>);</td></tr>
<tr><th id="3333">3333</th><td>      <b>return</b>;</td></tr>
<tr><th id="3334">3334</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPRRegClass" title='llvm::AArch64::ZPRRegClass' data-ref="llvm::AArch64::ZPRRegClass" data-ref-filename="llvm..AArch64..ZPRRegClass">ZPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3335">3335</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasSVE() &amp;&amp; <q>"Unexpected register store without SVE"</q>);</td></tr>
<tr><th id="3336">3336</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STR_ZXI" title='llvm::AArch64::STR_ZXI' data-ref="llvm::AArch64::STR_ZXI" data-ref-filename="llvm..AArch64..STR_ZXI">STR_ZXI</a>;</td></tr>
<tr><th id="3337">3337</th><td>      <a class="local col3 ref" href="#403StackID" title='StackID' data-ref="403StackID" data-ref-filename="403StackID">StackID</a> = <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::ScalableVector" title='llvm::TargetStackID::ScalableVector' data-ref="llvm::TargetStackID::ScalableVector" data-ref-filename="llvm..TargetStackID..ScalableVector">ScalableVector</a>;</td></tr>
<tr><th id="3338">3338</th><td>    }</td></tr>
<tr><th id="3339">3339</th><td>    <b>break</b>;</td></tr>
<tr><th id="3340">3340</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="3341">3341</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDDRegClass" title='llvm::AArch64::DDDRegClass' data-ref="llvm::AArch64::DDDRegClass" data-ref-filename="llvm..AArch64..DDDRegClass">DDDRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3342">3342</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"Unexpected register store without NEON"</q>);</td></tr>
<tr><th id="3343">3343</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1Threev1d" title='llvm::AArch64::ST1Threev1d' data-ref="llvm::AArch64::ST1Threev1d" data-ref-filename="llvm..AArch64..ST1Threev1d">ST1Threev1d</a>;</td></tr>
<tr><th id="3344">3344</th><td>      <a class="local col2 ref" href="#402Offset" title='Offset' data-ref="402Offset" data-ref-filename="402Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="3345">3345</th><td>    }</td></tr>
<tr><th id="3346">3346</th><td>    <b>break</b>;</td></tr>
<tr><th id="3347">3347</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="3348">3348</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDDDRegClass" title='llvm::AArch64::DDDDRegClass' data-ref="llvm::AArch64::DDDDRegClass" data-ref-filename="llvm..AArch64..DDDDRegClass">DDDDRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3349">3349</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"Unexpected register store without NEON"</q>);</td></tr>
<tr><th id="3350">3350</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1Fourv1d" title='llvm::AArch64::ST1Fourv1d' data-ref="llvm::AArch64::ST1Fourv1d" data-ref-filename="llvm..AArch64..ST1Fourv1d">ST1Fourv1d</a>;</td></tr>
<tr><th id="3351">3351</th><td>      <a class="local col2 ref" href="#402Offset" title='Offset' data-ref="402Offset" data-ref-filename="402Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="3352">3352</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQRegClass" title='llvm::AArch64::QQRegClass' data-ref="llvm::AArch64::QQRegClass" data-ref-filename="llvm..AArch64..QQRegClass">QQRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3353">3353</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"Unexpected register store without NEON"</q>);</td></tr>
<tr><th id="3354">3354</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1Twov2d" title='llvm::AArch64::ST1Twov2d' data-ref="llvm::AArch64::ST1Twov2d" data-ref-filename="llvm..AArch64..ST1Twov2d">ST1Twov2d</a>;</td></tr>
<tr><th id="3355">3355</th><td>      <a class="local col2 ref" href="#402Offset" title='Offset' data-ref="402Offset" data-ref-filename="402Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="3356">3356</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPR2RegClass" title='llvm::AArch64::ZPR2RegClass' data-ref="llvm::AArch64::ZPR2RegClass" data-ref-filename="llvm..AArch64..ZPR2RegClass">ZPR2RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3357">3357</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasSVE() &amp;&amp; <q>"Unexpected register store without SVE"</q>);</td></tr>
<tr><th id="3358">3358</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STR_ZZXI" title='llvm::AArch64::STR_ZZXI' data-ref="llvm::AArch64::STR_ZZXI" data-ref-filename="llvm..AArch64..STR_ZZXI">STR_ZZXI</a>;</td></tr>
<tr><th id="3359">3359</th><td>      <a class="local col3 ref" href="#403StackID" title='StackID' data-ref="403StackID" data-ref-filename="403StackID">StackID</a> = <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::ScalableVector" title='llvm::TargetStackID::ScalableVector' data-ref="llvm::TargetStackID::ScalableVector" data-ref-filename="llvm..TargetStackID..ScalableVector">ScalableVector</a>;</td></tr>
<tr><th id="3360">3360</th><td>    }</td></tr>
<tr><th id="3361">3361</th><td>    <b>break</b>;</td></tr>
<tr><th id="3362">3362</th><td>  <b>case</b> <var>48</var>:</td></tr>
<tr><th id="3363">3363</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQQRegClass" title='llvm::AArch64::QQQRegClass' data-ref="llvm::AArch64::QQQRegClass" data-ref-filename="llvm..AArch64..QQQRegClass">QQQRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3364">3364</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"Unexpected register store without NEON"</q>);</td></tr>
<tr><th id="3365">3365</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1Threev2d" title='llvm::AArch64::ST1Threev2d' data-ref="llvm::AArch64::ST1Threev2d" data-ref-filename="llvm..AArch64..ST1Threev2d">ST1Threev2d</a>;</td></tr>
<tr><th id="3366">3366</th><td>      <a class="local col2 ref" href="#402Offset" title='Offset' data-ref="402Offset" data-ref-filename="402Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="3367">3367</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPR3RegClass" title='llvm::AArch64::ZPR3RegClass' data-ref="llvm::AArch64::ZPR3RegClass" data-ref-filename="llvm..AArch64..ZPR3RegClass">ZPR3RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3368">3368</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasSVE() &amp;&amp; <q>"Unexpected register store without SVE"</q>);</td></tr>
<tr><th id="3369">3369</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STR_ZZZXI" title='llvm::AArch64::STR_ZZZXI' data-ref="llvm::AArch64::STR_ZZZXI" data-ref-filename="llvm..AArch64..STR_ZZZXI">STR_ZZZXI</a>;</td></tr>
<tr><th id="3370">3370</th><td>      <a class="local col3 ref" href="#403StackID" title='StackID' data-ref="403StackID" data-ref-filename="403StackID">StackID</a> = <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::ScalableVector" title='llvm::TargetStackID::ScalableVector' data-ref="llvm::TargetStackID::ScalableVector" data-ref-filename="llvm..TargetStackID..ScalableVector">ScalableVector</a>;</td></tr>
<tr><th id="3371">3371</th><td>    }</td></tr>
<tr><th id="3372">3372</th><td>    <b>break</b>;</td></tr>
<tr><th id="3373">3373</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="3374">3374</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQQQRegClass" title='llvm::AArch64::QQQQRegClass' data-ref="llvm::AArch64::QQQQRegClass" data-ref-filename="llvm..AArch64..QQQQRegClass">QQQQRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3375">3375</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"Unexpected register store without NEON"</q>);</td></tr>
<tr><th id="3376">3376</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1Fourv2d" title='llvm::AArch64::ST1Fourv2d' data-ref="llvm::AArch64::ST1Fourv2d" data-ref-filename="llvm..AArch64..ST1Fourv2d">ST1Fourv2d</a>;</td></tr>
<tr><th id="3377">3377</th><td>      <a class="local col2 ref" href="#402Offset" title='Offset' data-ref="402Offset" data-ref-filename="402Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="3378">3378</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPR4RegClass" title='llvm::AArch64::ZPR4RegClass' data-ref="llvm::AArch64::ZPR4RegClass" data-ref-filename="llvm..AArch64..ZPR4RegClass">ZPR4RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#395RC" title='RC' data-ref="395RC" data-ref-filename="395RC">RC</a>)) {</td></tr>
<tr><th id="3379">3379</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasSVE() &amp;&amp; <q>"Unexpected register store without SVE"</q>);</td></tr>
<tr><th id="3380">3380</th><td>      <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STR_ZZZZXI" title='llvm::AArch64::STR_ZZZZXI' data-ref="llvm::AArch64::STR_ZZZZXI" data-ref-filename="llvm..AArch64..STR_ZZZZXI">STR_ZZZZXI</a>;</td></tr>
<tr><th id="3381">3381</th><td>      <a class="local col3 ref" href="#403StackID" title='StackID' data-ref="403StackID" data-ref-filename="403StackID">StackID</a> = <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::ScalableVector" title='llvm::TargetStackID::ScalableVector' data-ref="llvm::TargetStackID::ScalableVector" data-ref-filename="llvm..TargetStackID..ScalableVector">ScalableVector</a>;</td></tr>
<tr><th id="3382">3382</th><td>    }</td></tr>
<tr><th id="3383">3383</th><td>    <b>break</b>;</td></tr>
<tr><th id="3384">3384</th><td>  }</td></tr>
<tr><th id="3385">3385</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc &amp;&amp; <q>"Unknown register class"</q>);</td></tr>
<tr><th id="3386">3386</th><td>  <a class="local col8 ref" href="#398MFI" title='MFI' data-ref="398MFI" data-ref-filename="398MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo10setStackIDEih" title='llvm::MachineFrameInfo::setStackID' data-ref="_ZN4llvm16MachineFrameInfo10setStackIDEih" data-ref-filename="_ZN4llvm16MachineFrameInfo10setStackIDEih">setStackID</a>(<a class="local col4 ref" href="#394FI" title='FI' data-ref="394FI" data-ref-filename="394FI">FI</a>, <a class="local col3 ref" href="#403StackID" title='StackID' data-ref="403StackID" data-ref-filename="403StackID">StackID</a>);</td></tr>
<tr><th id="3387">3387</th><td></td></tr>
<tr><th id="3388">3388</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="404MI" title='MI' data-type='const llvm::MachineInstrBuilder' data-ref="404MI" data-ref-filename="404MI">MI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#390MBB" title='MBB' data-ref="390MBB" data-ref-filename="390MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#391MBBI" title='MBBI' data-ref="391MBBI" data-ref-filename="391MBBI">MBBI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a>))</td></tr>
<tr><th id="3389">3389</th><td>                                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#392SrcReg" title='SrcReg' data-ref="392SrcReg" data-ref-filename="392SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#393isKill" title='isKill' data-ref="393isKill" data-ref-filename="393isKill">isKill</a>))</td></tr>
<tr><th id="3390">3390</th><td>                                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#394FI" title='FI' data-ref="394FI" data-ref-filename="394FI">FI</a>);</td></tr>
<tr><th id="3391">3391</th><td></td></tr>
<tr><th id="3392">3392</th><td>  <b>if</b> (<a class="local col2 ref" href="#402Offset" title='Offset' data-ref="402Offset" data-ref-filename="402Offset">Offset</a>)</td></tr>
<tr><th id="3393">3393</th><td>    <a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI" data-ref-filename="404MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3394">3394</th><td>  <a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI" data-ref-filename="404MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col0 ref" href="#400MMO" title='MMO' data-ref="400MMO" data-ref-filename="400MMO">MMO</a>);</td></tr>
<tr><th id="3395">3395</th><td>}</td></tr>
<tr><th id="3396">3396</th><td></td></tr>
<tr><th id="3397">3397</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL24loadRegPairFromStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCIns8803472" title='loadRegPairFromStackSlot' data-type='void loadRegPairFromStackSlot(const llvm::TargetRegisterInfo &amp; TRI, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::MCInstrDesc &amp; MCID, llvm::Register DestReg, unsigned int SubIdx0, unsigned int SubIdx1, int FI, llvm::MachineMemOperand * MMO)' data-ref="_ZL24loadRegPairFromStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCIns8803472" data-ref-filename="_ZL24loadRegPairFromStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCIns8803472">loadRegPairFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col5 decl" id="405TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="405TRI" data-ref-filename="405TRI">TRI</dfn>,</td></tr>
<tr><th id="3398">3398</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="406MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="406MBB" data-ref-filename="406MBB">MBB</dfn>,</td></tr>
<tr><th id="3399">3399</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="407InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="407InsertBefore" data-ref-filename="407InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="3400">3400</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="408MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="408MCID" data-ref-filename="408MCID">MCID</dfn>,</td></tr>
<tr><th id="3401">3401</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="409DestReg" title='DestReg' data-type='llvm::Register' data-ref="409DestReg" data-ref-filename="409DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="410SubIdx0" title='SubIdx0' data-type='unsigned int' data-ref="410SubIdx0" data-ref-filename="410SubIdx0">SubIdx0</dfn>,</td></tr>
<tr><th id="3402">3402</th><td>                                     <em>unsigned</em> <dfn class="local col1 decl" id="411SubIdx1" title='SubIdx1' data-type='unsigned int' data-ref="411SubIdx1" data-ref-filename="411SubIdx1">SubIdx1</dfn>, <em>int</em> <dfn class="local col2 decl" id="412FI" title='FI' data-type='int' data-ref="412FI" data-ref-filename="412FI">FI</dfn>,</td></tr>
<tr><th id="3403">3403</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="413MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="413MMO" data-ref-filename="413MMO">MMO</dfn>) {</td></tr>
<tr><th id="3404">3404</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="414DestReg0" title='DestReg0' data-type='llvm::Register' data-ref="414DestReg0" data-ref-filename="414DestReg0">DestReg0</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#409DestReg" title='DestReg' data-ref="409DestReg" data-ref-filename="409DestReg">DestReg</a>;</td></tr>
<tr><th id="3405">3405</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="415DestReg1" title='DestReg1' data-type='llvm::Register' data-ref="415DestReg1" data-ref-filename="415DestReg1">DestReg1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#409DestReg" title='DestReg' data-ref="409DestReg" data-ref-filename="409DestReg">DestReg</a>;</td></tr>
<tr><th id="3406">3406</th><td>  <em>bool</em> <dfn class="local col6 decl" id="416IsUndef" title='IsUndef' data-type='bool' data-ref="416IsUndef" data-ref-filename="416IsUndef">IsUndef</dfn> = <b>true</b>;</td></tr>
<tr><th id="3407">3407</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#409DestReg" title='DestReg' data-ref="409DestReg" data-ref-filename="409DestReg">DestReg</a>)) {</td></tr>
<tr><th id="3408">3408</th><td>    <a class="local col4 ref" href="#414DestReg0" title='DestReg0' data-ref="414DestReg0" data-ref-filename="414DestReg0">DestReg0</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#405TRI" title='TRI' data-ref="405TRI" data-ref-filename="405TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#409DestReg" title='DestReg' data-ref="409DestReg" data-ref-filename="409DestReg">DestReg</a>, <a class="local col0 ref" href="#410SubIdx0" title='SubIdx0' data-ref="410SubIdx0" data-ref-filename="410SubIdx0">SubIdx0</a>);</td></tr>
<tr><th id="3409">3409</th><td>    <a class="local col0 ref" href="#410SubIdx0" title='SubIdx0' data-ref="410SubIdx0" data-ref-filename="410SubIdx0">SubIdx0</a> = <var>0</var>;</td></tr>
<tr><th id="3410">3410</th><td>    <a class="local col5 ref" href="#415DestReg1" title='DestReg1' data-ref="415DestReg1" data-ref-filename="415DestReg1">DestReg1</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#405TRI" title='TRI' data-ref="405TRI" data-ref-filename="405TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#409DestReg" title='DestReg' data-ref="409DestReg" data-ref-filename="409DestReg">DestReg</a>, <a class="local col1 ref" href="#411SubIdx1" title='SubIdx1' data-ref="411SubIdx1" data-ref-filename="411SubIdx1">SubIdx1</a>);</td></tr>
<tr><th id="3411">3411</th><td>    <a class="local col1 ref" href="#411SubIdx1" title='SubIdx1' data-ref="411SubIdx1" data-ref-filename="411SubIdx1">SubIdx1</a> = <var>0</var>;</td></tr>
<tr><th id="3412">3412</th><td>    <a class="local col6 ref" href="#416IsUndef" title='IsUndef' data-ref="416IsUndef" data-ref-filename="416IsUndef">IsUndef</a> = <b>false</b>;</td></tr>
<tr><th id="3413">3413</th><td>  }</td></tr>
<tr><th id="3414">3414</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#406MBB" title='MBB' data-ref="406MBB" data-ref-filename="406MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#407InsertBefore" title='InsertBefore' data-ref="407InsertBefore" data-ref-filename="407InsertBefore">InsertBefore</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col8 ref" href="#408MCID" title='MCID' data-ref="408MCID" data-ref-filename="408MCID">MCID</a>)</td></tr>
<tr><th id="3415">3415</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#414DestReg0" title='DestReg0' data-ref="414DestReg0" data-ref-filename="414DestReg0">DestReg0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col6 ref" href="#416IsUndef" title='IsUndef' data-ref="416IsUndef" data-ref-filename="416IsUndef">IsUndef</a>), <a class="local col0 ref" href="#410SubIdx0" title='SubIdx0' data-ref="410SubIdx0" data-ref-filename="410SubIdx0">SubIdx0</a>)</td></tr>
<tr><th id="3416">3416</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#415DestReg1" title='DestReg1' data-ref="415DestReg1" data-ref-filename="415DestReg1">DestReg1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col6 ref" href="#416IsUndef" title='IsUndef' data-ref="416IsUndef" data-ref-filename="416IsUndef">IsUndef</a>), <a class="local col1 ref" href="#411SubIdx1" title='SubIdx1' data-ref="411SubIdx1" data-ref-filename="411SubIdx1">SubIdx1</a>)</td></tr>
<tr><th id="3417">3417</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col2 ref" href="#412FI" title='FI' data-ref="412FI" data-ref-filename="412FI">FI</a>)</td></tr>
<tr><th id="3418">3418</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="3419">3419</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col3 ref" href="#413MMO" title='MMO' data-ref="413MMO" data-ref-filename="413MMO">MMO</a>);</td></tr>
<tr><th id="3420">3420</th><td>}</td></tr>
<tr><th id="3421">3421</th><td></td></tr>
<tr><th id="3422">3422</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_111584307" title='llvm::AArch64InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_111584307" data-ref-filename="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_111584307">loadRegFromStackSlot</dfn>(</td></tr>
<tr><th id="3423">3423</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="417MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="417MBB" data-ref-filename="417MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="418MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="418MBBI" data-ref-filename="418MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="419DestReg" title='DestReg' data-type='llvm::Register' data-ref="419DestReg" data-ref-filename="419DestReg">DestReg</dfn>,</td></tr>
<tr><th id="3424">3424</th><td>    <em>int</em> <dfn class="local col0 decl" id="420FI" title='FI' data-type='int' data-ref="420FI" data-ref-filename="420FI">FI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="421RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="421RC" data-ref-filename="421RC">RC</dfn>,</td></tr>
<tr><th id="3425">3425</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="422TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="422TRI" data-ref-filename="422TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3426">3426</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="423MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="423MF" data-ref-filename="423MF">MF</dfn> = *<a class="local col7 ref" href="#417MBB" title='MBB' data-ref="417MBB" data-ref-filename="417MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3427">3427</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="424MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="424MFI" data-ref-filename="424MFI">MFI</dfn> = <a class="local col3 ref" href="#423MF" title='MF' data-ref="423MF" data-ref-filename="423MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="3428">3428</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col5 decl" id="425PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="425PtrInfo" data-ref-filename="425PtrInfo">PtrInfo</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col3 ref" href="#423MF" title='MF' data-ref="423MF" data-ref-filename="423MF">MF</a></span>, <a class="local col0 ref" href="#420FI" title='FI' data-ref="420FI" data-ref-filename="420FI">FI</a>);</td></tr>
<tr><th id="3429">3429</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="426MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="426MMO" data-ref-filename="426MMO">MMO</dfn> =</td></tr>
<tr><th id="3430">3430</th><td>      <a class="local col3 ref" href="#423MF" title='MF' data-ref="423MF" data-ref-filename="423MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col5 ref" href="#425PtrInfo" title='PtrInfo' data-ref="425PtrInfo" data-ref-filename="425PtrInfo">PtrInfo</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>,</td></tr>
<tr><th id="3431">3431</th><td>                              <a class="local col4 ref" href="#424MFI" title='MFI' data-ref="424MFI" data-ref-filename="424MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col0 ref" href="#420FI" title='FI' data-ref="420FI" data-ref-filename="420FI">FI</a>), <a class="local col4 ref" href="#424MFI" title='MFI' data-ref="424MFI" data-ref-filename="424MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col0 ref" href="#420FI" title='FI' data-ref="420FI" data-ref-filename="420FI">FI</a>));</td></tr>
<tr><th id="3432">3432</th><td></td></tr>
<tr><th id="3433">3433</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="427Opc" title='Opc' data-type='unsigned int' data-ref="427Opc" data-ref-filename="427Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3434">3434</th><td>  <em>bool</em> <dfn class="local col8 decl" id="428Offset" title='Offset' data-type='bool' data-ref="428Offset" data-ref-filename="428Offset">Offset</dfn> = <b>true</b>;</td></tr>
<tr><th id="3435">3435</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="429StackID" title='StackID' data-type='unsigned int' data-ref="429StackID" data-ref-filename="429StackID">StackID</dfn> = <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::Default" title='llvm::TargetStackID::Default' data-ref="llvm::TargetStackID::Default" data-ref-filename="llvm..TargetStackID..Default">Default</a>;</td></tr>
<tr><th id="3436">3436</th><td>  <b>switch</b> (<a class="local col2 ref" href="#422TRI" title='TRI' data-ref="422TRI" data-ref-filename="422TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3437">3437</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="3438">3438</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR8RegClass" title='llvm::AArch64::FPR8RegClass' data-ref="llvm::AArch64::FPR8RegClass" data-ref-filename="llvm..AArch64..FPR8RegClass">FPR8RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>))</td></tr>
<tr><th id="3439">3439</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBui" title='llvm::AArch64::LDRBui' data-ref="llvm::AArch64::LDRBui" data-ref-filename="llvm..AArch64..LDRBui">LDRBui</a>;</td></tr>
<tr><th id="3440">3440</th><td>    <b>break</b>;</td></tr>
<tr><th id="3441">3441</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="3442">3442</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16RegClass" title='llvm::AArch64::FPR16RegClass' data-ref="llvm::AArch64::FPR16RegClass" data-ref-filename="llvm..AArch64..FPR16RegClass">FPR16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>))</td></tr>
<tr><th id="3443">3443</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHui" title='llvm::AArch64::LDRHui' data-ref="llvm::AArch64::LDRHui" data-ref-filename="llvm..AArch64..LDRHui">LDRHui</a>;</td></tr>
<tr><th id="3444">3444</th><td>    <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::PPRRegClass" title='llvm::AArch64::PPRRegClass' data-ref="llvm::AArch64::PPRRegClass" data-ref-filename="llvm..AArch64..PPRRegClass">PPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3445">3445</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasSVE() &amp;&amp; <q>"Unexpected register load without SVE"</q>);</td></tr>
<tr><th id="3446">3446</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDR_PXI" title='llvm::AArch64::LDR_PXI' data-ref="llvm::AArch64::LDR_PXI" data-ref-filename="llvm..AArch64..LDR_PXI">LDR_PXI</a>;</td></tr>
<tr><th id="3447">3447</th><td>      <a class="local col9 ref" href="#429StackID" title='StackID' data-ref="429StackID" data-ref-filename="429StackID">StackID</a> = <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::ScalableVector" title='llvm::TargetStackID::ScalableVector' data-ref="llvm::TargetStackID::ScalableVector" data-ref-filename="llvm..TargetStackID..ScalableVector">ScalableVector</a>;</td></tr>
<tr><th id="3448">3448</th><td>    }</td></tr>
<tr><th id="3449">3449</th><td>    <b>break</b>;</td></tr>
<tr><th id="3450">3450</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="3451">3451</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32allRegClass" title='llvm::AArch64::GPR32allRegClass' data-ref="llvm::AArch64::GPR32allRegClass" data-ref-filename="llvm..AArch64..GPR32allRegClass">GPR32allRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3452">3452</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>;</td></tr>
<tr><th id="3453">3453</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#419DestReg" title='DestReg' data-ref="419DestReg" data-ref-filename="419DestReg">DestReg</a>))</td></tr>
<tr><th id="3454">3454</th><td>        <a class="local col3 ref" href="#423MF" title='MF' data-ref="423MF" data-ref-filename="423MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#419DestReg" title='DestReg' data-ref="419DestReg" data-ref-filename="419DestReg">DestReg</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>);</td></tr>
<tr><th id="3455">3455</th><td>      <b>else</b></td></tr>
<tr><th id="3456">3456</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DestReg != AArch64::WSP);</td></tr>
<tr><th id="3457">3457</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>))</td></tr>
<tr><th id="3458">3458</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>;</td></tr>
<tr><th id="3459">3459</th><td>    <b>break</b>;</td></tr>
<tr><th id="3460">3460</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="3461">3461</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64allRegClass" title='llvm::AArch64::GPR64allRegClass' data-ref="llvm::AArch64::GPR64allRegClass" data-ref-filename="llvm..AArch64..GPR64allRegClass">GPR64allRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3462">3462</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>;</td></tr>
<tr><th id="3463">3463</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#419DestReg" title='DestReg' data-ref="419DestReg" data-ref-filename="419DestReg">DestReg</a>))</td></tr>
<tr><th id="3464">3464</th><td>        <a class="local col3 ref" href="#423MF" title='MF' data-ref="423MF" data-ref-filename="423MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#419DestReg" title='DestReg' data-ref="419DestReg" data-ref-filename="419DestReg">DestReg</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="3465">3465</th><td>      <b>else</b></td></tr>
<tr><th id="3466">3466</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DestReg != AArch64::SP);</td></tr>
<tr><th id="3467">3467</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3468">3468</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>;</td></tr>
<tr><th id="3469">3469</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WSeqPairsClassRegClass" title='llvm::AArch64::WSeqPairsClassRegClass' data-ref="llvm::AArch64::WSeqPairsClassRegClass" data-ref-filename="llvm..AArch64..WSeqPairsClassRegClass">WSeqPairsClassRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3470">3470</th><td>      <a class="tu ref fn" href="#_ZL24loadRegPairFromStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCIns8803472" title='loadRegPairFromStackSlot' data-use='c' data-ref="_ZL24loadRegPairFromStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCIns8803472" data-ref-filename="_ZL24loadRegPairFromStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCIns8803472">loadRegPairFromStackSlot</a>(<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <span class='refarg'><a class="local col7 ref" href="#417MBB" title='MBB' data-ref="417MBB" data-ref-filename="417MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#418MBBI" title='MBBI' data-ref="418MBBI" data-ref-filename="418MBBI">MBBI</a>,</td></tr>
<tr><th id="3471">3471</th><td>                               <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWi" title='llvm::AArch64::LDPWi' data-ref="llvm::AArch64::LDPWi" data-ref-filename="llvm..AArch64..LDPWi">LDPWi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#419DestReg" title='DestReg' data-ref="419DestReg" data-ref-filename="419DestReg">DestReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sube32" title='llvm::AArch64::sube32' data-ref="llvm::AArch64::sube32" data-ref-filename="llvm..AArch64..sube32">sube32</a>,</td></tr>
<tr><th id="3472">3472</th><td>                               <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::subo32" title='llvm::AArch64::subo32' data-ref="llvm::AArch64::subo32" data-ref-filename="llvm..AArch64..subo32">subo32</a>, <a class="local col0 ref" href="#420FI" title='FI' data-ref="420FI" data-ref-filename="420FI">FI</a>, <a class="local col6 ref" href="#426MMO" title='MMO' data-ref="426MMO" data-ref-filename="426MMO">MMO</a>);</td></tr>
<tr><th id="3473">3473</th><td>      <b>return</b>;</td></tr>
<tr><th id="3474">3474</th><td>    }</td></tr>
<tr><th id="3475">3475</th><td>    <b>break</b>;</td></tr>
<tr><th id="3476">3476</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="3477">3477</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>))</td></tr>
<tr><th id="3478">3478</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>;</td></tr>
<tr><th id="3479">3479</th><td>    <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDRegClass" title='llvm::AArch64::DDRegClass' data-ref="llvm::AArch64::DDRegClass" data-ref-filename="llvm..AArch64..DDRegClass">DDRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3480">3480</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"Unexpected register load without NEON"</q>);</td></tr>
<tr><th id="3481">3481</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1Twov1d" title='llvm::AArch64::LD1Twov1d' data-ref="llvm::AArch64::LD1Twov1d" data-ref-filename="llvm..AArch64..LD1Twov1d">LD1Twov1d</a>;</td></tr>
<tr><th id="3482">3482</th><td>      <a class="local col8 ref" href="#428Offset" title='Offset' data-ref="428Offset" data-ref-filename="428Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="3483">3483</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XSeqPairsClassRegClass" title='llvm::AArch64::XSeqPairsClassRegClass' data-ref="llvm::AArch64::XSeqPairsClassRegClass" data-ref-filename="llvm..AArch64..XSeqPairsClassRegClass">XSeqPairsClassRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3484">3484</th><td>      <a class="tu ref fn" href="#_ZL24loadRegPairFromStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCIns8803472" title='loadRegPairFromStackSlot' data-use='c' data-ref="_ZL24loadRegPairFromStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCIns8803472" data-ref-filename="_ZL24loadRegPairFromStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCIns8803472">loadRegPairFromStackSlot</a>(<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <span class='refarg'><a class="local col7 ref" href="#417MBB" title='MBB' data-ref="417MBB" data-ref-filename="417MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#418MBBI" title='MBBI' data-ref="418MBBI" data-ref-filename="418MBBI">MBBI</a>,</td></tr>
<tr><th id="3485">3485</th><td>                               <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXi" title='llvm::AArch64::LDPXi' data-ref="llvm::AArch64::LDPXi" data-ref-filename="llvm..AArch64..LDPXi">LDPXi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#419DestReg" title='DestReg' data-ref="419DestReg" data-ref-filename="419DestReg">DestReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sube64" title='llvm::AArch64::sube64' data-ref="llvm::AArch64::sube64" data-ref-filename="llvm..AArch64..sube64">sube64</a>,</td></tr>
<tr><th id="3486">3486</th><td>                               <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::subo64" title='llvm::AArch64::subo64' data-ref="llvm::AArch64::subo64" data-ref-filename="llvm..AArch64..subo64">subo64</a>, <a class="local col0 ref" href="#420FI" title='FI' data-ref="420FI" data-ref-filename="420FI">FI</a>, <a class="local col6 ref" href="#426MMO" title='MMO' data-ref="426MMO" data-ref-filename="426MMO">MMO</a>);</td></tr>
<tr><th id="3487">3487</th><td>      <b>return</b>;</td></tr>
<tr><th id="3488">3488</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPRRegClass" title='llvm::AArch64::ZPRRegClass' data-ref="llvm::AArch64::ZPRRegClass" data-ref-filename="llvm..AArch64..ZPRRegClass">ZPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3489">3489</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasSVE() &amp;&amp; <q>"Unexpected register load without SVE"</q>);</td></tr>
<tr><th id="3490">3490</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDR_ZXI" title='llvm::AArch64::LDR_ZXI' data-ref="llvm::AArch64::LDR_ZXI" data-ref-filename="llvm..AArch64..LDR_ZXI">LDR_ZXI</a>;</td></tr>
<tr><th id="3491">3491</th><td>      <a class="local col9 ref" href="#429StackID" title='StackID' data-ref="429StackID" data-ref-filename="429StackID">StackID</a> = <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::ScalableVector" title='llvm::TargetStackID::ScalableVector' data-ref="llvm::TargetStackID::ScalableVector" data-ref-filename="llvm..TargetStackID..ScalableVector">ScalableVector</a>;</td></tr>
<tr><th id="3492">3492</th><td>    }</td></tr>
<tr><th id="3493">3493</th><td>    <b>break</b>;</td></tr>
<tr><th id="3494">3494</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="3495">3495</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDDRegClass" title='llvm::AArch64::DDDRegClass' data-ref="llvm::AArch64::DDDRegClass" data-ref-filename="llvm..AArch64..DDDRegClass">DDDRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3496">3496</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"Unexpected register load without NEON"</q>);</td></tr>
<tr><th id="3497">3497</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1Threev1d" title='llvm::AArch64::LD1Threev1d' data-ref="llvm::AArch64::LD1Threev1d" data-ref-filename="llvm..AArch64..LD1Threev1d">LD1Threev1d</a>;</td></tr>
<tr><th id="3498">3498</th><td>      <a class="local col8 ref" href="#428Offset" title='Offset' data-ref="428Offset" data-ref-filename="428Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="3499">3499</th><td>    }</td></tr>
<tr><th id="3500">3500</th><td>    <b>break</b>;</td></tr>
<tr><th id="3501">3501</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="3502">3502</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDDDRegClass" title='llvm::AArch64::DDDDRegClass' data-ref="llvm::AArch64::DDDDRegClass" data-ref-filename="llvm..AArch64..DDDDRegClass">DDDDRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3503">3503</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"Unexpected register load without NEON"</q>);</td></tr>
<tr><th id="3504">3504</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1Fourv1d" title='llvm::AArch64::LD1Fourv1d' data-ref="llvm::AArch64::LD1Fourv1d" data-ref-filename="llvm..AArch64..LD1Fourv1d">LD1Fourv1d</a>;</td></tr>
<tr><th id="3505">3505</th><td>      <a class="local col8 ref" href="#428Offset" title='Offset' data-ref="428Offset" data-ref-filename="428Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="3506">3506</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQRegClass" title='llvm::AArch64::QQRegClass' data-ref="llvm::AArch64::QQRegClass" data-ref-filename="llvm..AArch64..QQRegClass">QQRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3507">3507</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"Unexpected register load without NEON"</q>);</td></tr>
<tr><th id="3508">3508</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1Twov2d" title='llvm::AArch64::LD1Twov2d' data-ref="llvm::AArch64::LD1Twov2d" data-ref-filename="llvm..AArch64..LD1Twov2d">LD1Twov2d</a>;</td></tr>
<tr><th id="3509">3509</th><td>      <a class="local col8 ref" href="#428Offset" title='Offset' data-ref="428Offset" data-ref-filename="428Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="3510">3510</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPR2RegClass" title='llvm::AArch64::ZPR2RegClass' data-ref="llvm::AArch64::ZPR2RegClass" data-ref-filename="llvm..AArch64..ZPR2RegClass">ZPR2RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3511">3511</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasSVE() &amp;&amp; <q>"Unexpected register load without SVE"</q>);</td></tr>
<tr><th id="3512">3512</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDR_ZZXI" title='llvm::AArch64::LDR_ZZXI' data-ref="llvm::AArch64::LDR_ZZXI" data-ref-filename="llvm..AArch64..LDR_ZZXI">LDR_ZZXI</a>;</td></tr>
<tr><th id="3513">3513</th><td>      <a class="local col9 ref" href="#429StackID" title='StackID' data-ref="429StackID" data-ref-filename="429StackID">StackID</a> = <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::ScalableVector" title='llvm::TargetStackID::ScalableVector' data-ref="llvm::TargetStackID::ScalableVector" data-ref-filename="llvm..TargetStackID..ScalableVector">ScalableVector</a>;</td></tr>
<tr><th id="3514">3514</th><td>    }</td></tr>
<tr><th id="3515">3515</th><td>    <b>break</b>;</td></tr>
<tr><th id="3516">3516</th><td>  <b>case</b> <var>48</var>:</td></tr>
<tr><th id="3517">3517</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQQRegClass" title='llvm::AArch64::QQQRegClass' data-ref="llvm::AArch64::QQQRegClass" data-ref-filename="llvm..AArch64..QQQRegClass">QQQRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3518">3518</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"Unexpected register load without NEON"</q>);</td></tr>
<tr><th id="3519">3519</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1Threev2d" title='llvm::AArch64::LD1Threev2d' data-ref="llvm::AArch64::LD1Threev2d" data-ref-filename="llvm..AArch64..LD1Threev2d">LD1Threev2d</a>;</td></tr>
<tr><th id="3520">3520</th><td>      <a class="local col8 ref" href="#428Offset" title='Offset' data-ref="428Offset" data-ref-filename="428Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="3521">3521</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPR3RegClass" title='llvm::AArch64::ZPR3RegClass' data-ref="llvm::AArch64::ZPR3RegClass" data-ref-filename="llvm..AArch64..ZPR3RegClass">ZPR3RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3522">3522</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasSVE() &amp;&amp; <q>"Unexpected register load without SVE"</q>);</td></tr>
<tr><th id="3523">3523</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDR_ZZZXI" title='llvm::AArch64::LDR_ZZZXI' data-ref="llvm::AArch64::LDR_ZZZXI" data-ref-filename="llvm..AArch64..LDR_ZZZXI">LDR_ZZZXI</a>;</td></tr>
<tr><th id="3524">3524</th><td>      <a class="local col9 ref" href="#429StackID" title='StackID' data-ref="429StackID" data-ref-filename="429StackID">StackID</a> = <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::ScalableVector" title='llvm::TargetStackID::ScalableVector' data-ref="llvm::TargetStackID::ScalableVector" data-ref-filename="llvm..TargetStackID..ScalableVector">ScalableVector</a>;</td></tr>
<tr><th id="3525">3525</th><td>    }</td></tr>
<tr><th id="3526">3526</th><td>    <b>break</b>;</td></tr>
<tr><th id="3527">3527</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="3528">3528</th><td>    <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQQQRegClass" title='llvm::AArch64::QQQQRegClass' data-ref="llvm::AArch64::QQQQRegClass" data-ref-filename="llvm..AArch64..QQQQRegClass">QQQQRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3529">3529</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"Unexpected register load without NEON"</q>);</td></tr>
<tr><th id="3530">3530</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1Fourv2d" title='llvm::AArch64::LD1Fourv2d' data-ref="llvm::AArch64::LD1Fourv2d" data-ref-filename="llvm..AArch64..LD1Fourv2d">LD1Fourv2d</a>;</td></tr>
<tr><th id="3531">3531</th><td>      <a class="local col8 ref" href="#428Offset" title='Offset' data-ref="428Offset" data-ref-filename="428Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="3532">3532</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPR4RegClass" title='llvm::AArch64::ZPR4RegClass' data-ref="llvm::AArch64::ZPR4RegClass" data-ref-filename="llvm..AArch64..ZPR4RegClass">ZPR4RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col1 ref" href="#421RC" title='RC' data-ref="421RC" data-ref-filename="421RC">RC</a>)) {</td></tr>
<tr><th id="3533">3533</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasSVE() &amp;&amp; <q>"Unexpected register load without SVE"</q>);</td></tr>
<tr><th id="3534">3534</th><td>      <a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDR_ZZZZXI" title='llvm::AArch64::LDR_ZZZZXI' data-ref="llvm::AArch64::LDR_ZZZZXI" data-ref-filename="llvm..AArch64..LDR_ZZZZXI">LDR_ZZZZXI</a>;</td></tr>
<tr><th id="3535">3535</th><td>      <a class="local col9 ref" href="#429StackID" title='StackID' data-ref="429StackID" data-ref-filename="429StackID">StackID</a> = <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::ScalableVector" title='llvm::TargetStackID::ScalableVector' data-ref="llvm::TargetStackID::ScalableVector" data-ref-filename="llvm..TargetStackID..ScalableVector">ScalableVector</a>;</td></tr>
<tr><th id="3536">3536</th><td>    }</td></tr>
<tr><th id="3537">3537</th><td>    <b>break</b>;</td></tr>
<tr><th id="3538">3538</th><td>  }</td></tr>
<tr><th id="3539">3539</th><td></td></tr>
<tr><th id="3540">3540</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc &amp;&amp; <q>"Unknown register class"</q>);</td></tr>
<tr><th id="3541">3541</th><td>  <a class="local col4 ref" href="#424MFI" title='MFI' data-ref="424MFI" data-ref-filename="424MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo10setStackIDEih" title='llvm::MachineFrameInfo::setStackID' data-ref="_ZN4llvm16MachineFrameInfo10setStackIDEih" data-ref-filename="_ZN4llvm16MachineFrameInfo10setStackIDEih">setStackID</a>(<a class="local col0 ref" href="#420FI" title='FI' data-ref="420FI" data-ref-filename="420FI">FI</a>, <a class="local col9 ref" href="#429StackID" title='StackID' data-ref="429StackID" data-ref-filename="429StackID">StackID</a>);</td></tr>
<tr><th id="3542">3542</th><td></td></tr>
<tr><th id="3543">3543</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="430MI" title='MI' data-type='const llvm::MachineInstrBuilder' data-ref="430MI" data-ref-filename="430MI">MI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#417MBB" title='MBB' data-ref="417MBB" data-ref-filename="417MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#418MBBI" title='MBBI' data-ref="418MBBI" data-ref-filename="418MBBI">MBBI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#427Opc" title='Opc' data-ref="427Opc" data-ref-filename="427Opc">Opc</a>))</td></tr>
<tr><th id="3544">3544</th><td>                                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#419DestReg" title='DestReg' data-ref="419DestReg" data-ref-filename="419DestReg">DestReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb" data-ref-filename="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<b>true</b>))</td></tr>
<tr><th id="3545">3545</th><td>                                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col0 ref" href="#420FI" title='FI' data-ref="420FI" data-ref-filename="420FI">FI</a>);</td></tr>
<tr><th id="3546">3546</th><td>  <b>if</b> (<a class="local col8 ref" href="#428Offset" title='Offset' data-ref="428Offset" data-ref-filename="428Offset">Offset</a>)</td></tr>
<tr><th id="3547">3547</th><td>    <a class="local col0 ref" href="#430MI" title='MI' data-ref="430MI" data-ref-filename="430MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3548">3548</th><td>  <a class="local col0 ref" href="#430MI" title='MI' data-ref="430MI" data-ref-filename="430MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col6 ref" href="#426MMO" title='MMO' data-ref="426MMO" data-ref-filename="426MMO">MMO</a>);</td></tr>
<tr><th id="3549">3549</th><td>}</td></tr>
<tr><th id="3550">3550</th><td></td></tr>
<tr><th id="3551">3551</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm31isNZCVTouchedInInstructionRangeERKNS_12MachineInstrES2_PKNS_18TargetRegisterInfoE" title='llvm::isNZCVTouchedInInstructionRange' data-ref="_ZN4llvm31isNZCVTouchedInInstructionRangeERKNS_12MachineInstrES2_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm31isNZCVTouchedInInstructionRangeERKNS_12MachineInstrES2_PKNS_18TargetRegisterInfoE">isNZCVTouchedInInstructionRange</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="431DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="431DefMI" data-ref-filename="431DefMI">DefMI</dfn>,</td></tr>
<tr><th id="3552">3552</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="432UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="432UseMI" data-ref-filename="432UseMI">UseMI</dfn>,</td></tr>
<tr><th id="3553">3553</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="433TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="433TRI" data-ref-filename="433TRI">TRI</dfn>) {</td></tr>
<tr><th id="3554">3554</th><td>  <b>return</b> <a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm24instructionsWithoutDebugET_S0_" title='llvm::instructionsWithoutDebug' data-ref="_ZN4llvm24instructionsWithoutDebugET_S0_" data-ref-filename="_ZN4llvm24instructionsWithoutDebugET_S0_">instructionsWithoutDebug</a>(<span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col1 ref" href="#431DefMI" title='DefMI' data-ref="431DefMI" data-ref-filename="431DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()),</td></tr>
<tr><th id="3555">3555</th><td>                                         <a class="local col2 ref" href="#432UseMI" title='UseMI' data-ref="432UseMI" data-ref-filename="432UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()),</td></tr>
<tr><th id="3556">3556</th><td>                [<a class="local col3 ref" href="#433TRI" title='TRI' data-ref="433TRI" data-ref-filename="433TRI">TRI</a>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="434I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="434I" data-ref-filename="434I">I</dfn>) {</td></tr>
<tr><th id="3557">3557</th><td>                  <b>return</b> <a class="local col4 ref" href="#434I" title='I' data-ref="434I" data-ref-filename="434I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <a class="local col3 ref" href="#433TRI" title='TRI' data-ref="433TRI" data-ref-filename="433TRI">TRI</a>) ||</td></tr>
<tr><th id="3558">3558</th><td>                         <a class="local col4 ref" href="#434I" title='I' data-ref="434I" data-ref-filename="434I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <a class="local col3 ref" href="#433TRI" title='TRI' data-ref="433TRI" data-ref-filename="433TRI">TRI</a>);</td></tr>
<tr><th id="3559">3559</th><td>                });</td></tr>
<tr><th id="3560">3560</th><td>}</td></tr>
<tr><th id="3561">3561</th><td></td></tr>
<tr><th id="3562">3562</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForDwarfOffsetsERKNS_11StackOffsetERlS4_" title='llvm::AArch64InstrInfo::decomposeStackOffsetForDwarfOffsets' data-ref="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForDwarfOffsetsERKNS_11StackOffsetERlS4_" data-ref-filename="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForDwarfOffsetsERKNS_11StackOffsetERlS4_">decomposeStackOffsetForDwarfOffsets</dfn>(</td></tr>
<tr><th id="3563">3563</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> &amp;<dfn class="local col5 decl" id="435Offset" title='Offset' data-type='const llvm::StackOffset &amp;' data-ref="435Offset" data-ref-filename="435Offset">Offset</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="436ByteSized" title='ByteSized' data-type='int64_t &amp;' data-ref="436ByteSized" data-ref-filename="436ByteSized">ByteSized</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col7 decl" id="437VGSized" title='VGSized' data-type='int64_t &amp;' data-ref="437VGSized" data-ref-filename="437VGSized">VGSized</dfn>) {</td></tr>
<tr><th id="3564">3564</th><td>  <i>// The smallest scalable element supported by scaled SVE addressing</i></td></tr>
<tr><th id="3565">3565</th><td><i>  // modes are predicates, which are 2 scalable bytes in size. So the scalable</i></td></tr>
<tr><th id="3566">3566</th><td><i>  // byte offset must always be a multiple of 2.</i></td></tr>
<tr><th id="3567">3567</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset.getScalable() % <var>2</var> == <var>0</var> &amp;&amp; <q>"Invalid frame offset"</q>);</td></tr>
<tr><th id="3568">3568</th><td></td></tr>
<tr><th id="3569">3569</th><td>  <i>// VGSized offsets are divided by '2', because the VG register is the</i></td></tr>
<tr><th id="3570">3570</th><td><i>  // the number of 64bit granules as opposed to 128bit vector chunks,</i></td></tr>
<tr><th id="3571">3571</th><td><i>  // which is how the 'n' in e.g. MVT::nxv1i8 is modelled.</i></td></tr>
<tr><th id="3572">3572</th><td><i>  // So, for a stack offset of 16 MVT::nxv1i8's, the size is n x 16 bytes.</i></td></tr>
<tr><th id="3573">3573</th><td><i>  // VG = n * 2 and the dwarf offset must be VG * 8 bytes.</i></td></tr>
<tr><th id="3574">3574</th><td>  <a class="local col6 ref" href="#436ByteSized" title='ByteSized' data-ref="436ByteSized" data-ref-filename="436ByteSized">ByteSized</a> = <a class="local col5 ref" href="#435Offset" title='Offset' data-ref="435Offset" data-ref-filename="435Offset">Offset</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset8getFixedEv" title='llvm::StackOffset::getFixed' data-ref="_ZNK4llvm11StackOffset8getFixedEv" data-ref-filename="_ZNK4llvm11StackOffset8getFixedEv">getFixed</a>();</td></tr>
<tr><th id="3575">3575</th><td>  <a class="local col7 ref" href="#437VGSized" title='VGSized' data-ref="437VGSized" data-ref-filename="437VGSized">VGSized</a> = <a class="local col5 ref" href="#435Offset" title='Offset' data-ref="435Offset" data-ref-filename="435Offset">Offset</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset11getScalableEv" title='llvm::StackOffset::getScalable' data-ref="_ZNK4llvm11StackOffset11getScalableEv" data-ref-filename="_ZNK4llvm11StackOffset11getScalableEv">getScalable</a>() / <var>2</var>;</td></tr>
<tr><th id="3576">3576</th><td>}</td></tr>
<tr><th id="3577">3577</th><td></td></tr>
<tr><th id="3578">3578</th><td><i class="doc">/// Returns the offset in parts to which this frame offset can be</i></td></tr>
<tr><th id="3579">3579</th><td><i class="doc">/// decomposed for the purpose of describing a frame offset.</i></td></tr>
<tr><th id="3580">3580</th><td><i class="doc">/// For non-scalable offsets this is simply its byte size.</i></td></tr>
<tr><th id="3581">3581</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForFrameOffsetsERKNS_11StackOffsetERlS4_S4_" title='llvm::AArch64InstrInfo::decomposeStackOffsetForFrameOffsets' data-ref="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForFrameOffsetsERKNS_11StackOffsetERlS4_S4_" data-ref-filename="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForFrameOffsetsERKNS_11StackOffsetERlS4_S4_">decomposeStackOffsetForFrameOffsets</dfn>(</td></tr>
<tr><th id="3582">3582</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> &amp;<dfn class="local col8 decl" id="438Offset" title='Offset' data-type='const llvm::StackOffset &amp;' data-ref="438Offset" data-ref-filename="438Offset">Offset</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col9 decl" id="439NumBytes" title='NumBytes' data-type='int64_t &amp;' data-ref="439NumBytes" data-ref-filename="439NumBytes">NumBytes</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="440NumPredicateVectors" title='NumPredicateVectors' data-type='int64_t &amp;' data-ref="440NumPredicateVectors" data-ref-filename="440NumPredicateVectors">NumPredicateVectors</dfn>,</td></tr>
<tr><th id="3583">3583</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="441NumDataVectors" title='NumDataVectors' data-type='int64_t &amp;' data-ref="441NumDataVectors" data-ref-filename="441NumDataVectors">NumDataVectors</dfn>) {</td></tr>
<tr><th id="3584">3584</th><td>  <i>// The smallest scalable element supported by scaled SVE addressing</i></td></tr>
<tr><th id="3585">3585</th><td><i>  // modes are predicates, which are 2 scalable bytes in size. So the scalable</i></td></tr>
<tr><th id="3586">3586</th><td><i>  // byte offset must always be a multiple of 2.</i></td></tr>
<tr><th id="3587">3587</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset.getScalable() % <var>2</var> == <var>0</var> &amp;&amp; <q>"Invalid frame offset"</q>);</td></tr>
<tr><th id="3588">3588</th><td></td></tr>
<tr><th id="3589">3589</th><td>  <a class="local col9 ref" href="#439NumBytes" title='NumBytes' data-ref="439NumBytes" data-ref-filename="439NumBytes">NumBytes</a> = <a class="local col8 ref" href="#438Offset" title='Offset' data-ref="438Offset" data-ref-filename="438Offset">Offset</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset8getFixedEv" title='llvm::StackOffset::getFixed' data-ref="_ZNK4llvm11StackOffset8getFixedEv" data-ref-filename="_ZNK4llvm11StackOffset8getFixedEv">getFixed</a>();</td></tr>
<tr><th id="3590">3590</th><td>  <a class="local col1 ref" href="#441NumDataVectors" title='NumDataVectors' data-ref="441NumDataVectors" data-ref-filename="441NumDataVectors">NumDataVectors</a> = <var>0</var>;</td></tr>
<tr><th id="3591">3591</th><td>  <a class="local col0 ref" href="#440NumPredicateVectors" title='NumPredicateVectors' data-ref="440NumPredicateVectors" data-ref-filename="440NumPredicateVectors">NumPredicateVectors</a> = <a class="local col8 ref" href="#438Offset" title='Offset' data-ref="438Offset" data-ref-filename="438Offset">Offset</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset11getScalableEv" title='llvm::StackOffset::getScalable' data-ref="_ZNK4llvm11StackOffset11getScalableEv" data-ref-filename="_ZNK4llvm11StackOffset11getScalableEv">getScalable</a>() / <var>2</var>;</td></tr>
<tr><th id="3592">3592</th><td>  <i>// This method is used to get the offsets to adjust the frame offset.</i></td></tr>
<tr><th id="3593">3593</th><td><i>  // If the function requires ADDPL to be used and needs more than two ADDPL</i></td></tr>
<tr><th id="3594">3594</th><td><i>  // instructions, part of the offset is folded into NumDataVectors so that it</i></td></tr>
<tr><th id="3595">3595</th><td><i>  // uses ADDVL for part of it, reducing the number of ADDPL instructions.</i></td></tr>
<tr><th id="3596">3596</th><td>  <b>if</b> (<a class="local col0 ref" href="#440NumPredicateVectors" title='NumPredicateVectors' data-ref="440NumPredicateVectors" data-ref-filename="440NumPredicateVectors">NumPredicateVectors</a> % <var>8</var> == <var>0</var> || <a class="local col0 ref" href="#440NumPredicateVectors" title='NumPredicateVectors' data-ref="440NumPredicateVectors" data-ref-filename="440NumPredicateVectors">NumPredicateVectors</a> &lt; -<var>64</var> ||</td></tr>
<tr><th id="3597">3597</th><td>      <a class="local col0 ref" href="#440NumPredicateVectors" title='NumPredicateVectors' data-ref="440NumPredicateVectors" data-ref-filename="440NumPredicateVectors">NumPredicateVectors</a> &gt; <var>62</var>) {</td></tr>
<tr><th id="3598">3598</th><td>    <a class="local col1 ref" href="#441NumDataVectors" title='NumDataVectors' data-ref="441NumDataVectors" data-ref-filename="441NumDataVectors">NumDataVectors</a> = <a class="local col0 ref" href="#440NumPredicateVectors" title='NumPredicateVectors' data-ref="440NumPredicateVectors" data-ref-filename="440NumPredicateVectors">NumPredicateVectors</a> / <var>8</var>;</td></tr>
<tr><th id="3599">3599</th><td>    <a class="local col0 ref" href="#440NumPredicateVectors" title='NumPredicateVectors' data-ref="440NumPredicateVectors" data-ref-filename="440NumPredicateVectors">NumPredicateVectors</a> -= <a class="local col1 ref" href="#441NumDataVectors" title='NumDataVectors' data-ref="441NumDataVectors" data-ref-filename="441NumDataVectors">NumDataVectors</a> * <var>8</var>;</td></tr>
<tr><th id="3600">3600</th><td>  }</td></tr>
<tr><th id="3601">3601</th><td>}</td></tr>
<tr><th id="3602">3602</th><td></td></tr>
<tr><th id="3603">3603</th><td><i  data-doc="_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb">// Helper function to emit a frame offset adjustment from a given</i></td></tr>
<tr><th id="3604">3604</th><td><i  data-doc="_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb">// pointer (SrcReg), stored into DestReg. This function is explicit</i></td></tr>
<tr><th id="3605">3605</th><td><i  data-doc="_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb">// in that it requires the opcode.</i></td></tr>
<tr><th id="3606">3606</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb" title='emitFrameOffsetAdj' data-type='void emitFrameOffsetAdj(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, const llvm::DebugLoc &amp; DL, unsigned int DestReg, unsigned int SrcReg, int64_t Offset, unsigned int Opc, const llvm::TargetInstrInfo * TII, MachineInstr::MIFlag Flag, bool NeedsWinCFI, bool * HasWinCFI)' data-ref="_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb" data-ref-filename="_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb">emitFrameOffsetAdj</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="442MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="442MBB" data-ref-filename="442MBB">MBB</dfn>,</td></tr>
<tr><th id="3607">3607</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="443MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="443MBBI" data-ref-filename="443MBBI">MBBI</dfn>,</td></tr>
<tr><th id="3608">3608</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="444DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="444DL" data-ref-filename="444DL">DL</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="445DestReg" title='DestReg' data-type='unsigned int' data-ref="445DestReg" data-ref-filename="445DestReg">DestReg</dfn>,</td></tr>
<tr><th id="3609">3609</th><td>                               <em>unsigned</em> <dfn class="local col6 decl" id="446SrcReg" title='SrcReg' data-type='unsigned int' data-ref="446SrcReg" data-ref-filename="446SrcReg">SrcReg</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="447Offset" title='Offset' data-type='int64_t' data-ref="447Offset" data-ref-filename="447Offset">Offset</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="448Opc" title='Opc' data-type='unsigned int' data-ref="448Opc" data-ref-filename="448Opc">Opc</dfn>,</td></tr>
<tr><th id="3610">3610</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col9 decl" id="449TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="449TII" data-ref-filename="449TII">TII</dfn>,</td></tr>
<tr><th id="3611">3611</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a> <dfn class="local col0 decl" id="450Flag" title='Flag' data-type='MachineInstr::MIFlag' data-ref="450Flag" data-ref-filename="450Flag">Flag</dfn>, <em>bool</em> <dfn class="local col1 decl" id="451NeedsWinCFI" title='NeedsWinCFI' data-type='bool' data-ref="451NeedsWinCFI" data-ref-filename="451NeedsWinCFI">NeedsWinCFI</dfn>,</td></tr>
<tr><th id="3612">3612</th><td>                               <em>bool</em> *<dfn class="local col2 decl" id="452HasWinCFI" title='HasWinCFI' data-type='bool *' data-ref="452HasWinCFI" data-ref-filename="452HasWinCFI">HasWinCFI</dfn>) {</td></tr>
<tr><th id="3613">3613</th><td>  <em>int</em> <dfn class="local col3 decl" id="453Sign" title='Sign' data-type='int' data-ref="453Sign" data-ref-filename="453Sign">Sign</dfn> = <var>1</var>;</td></tr>
<tr><th id="3614">3614</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="454MaxEncoding" title='MaxEncoding' data-type='unsigned int' data-ref="454MaxEncoding" data-ref-filename="454MaxEncoding">MaxEncoding</dfn>, <dfn class="local col5 decl" id="455ShiftSize" title='ShiftSize' data-type='unsigned int' data-ref="455ShiftSize" data-ref-filename="455ShiftSize">ShiftSize</dfn>;</td></tr>
<tr><th id="3615">3615</th><td>  <b>switch</b> (<a class="local col8 ref" href="#448Opc" title='Opc' data-ref="448Opc" data-ref-filename="448Opc">Opc</a>) {</td></tr>
<tr><th id="3616">3616</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>:</td></tr>
<tr><th id="3617">3617</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>:</td></tr>
<tr><th id="3618">3618</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>:</td></tr>
<tr><th id="3619">3619</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>:</td></tr>
<tr><th id="3620">3620</th><td>    <a class="local col4 ref" href="#454MaxEncoding" title='MaxEncoding' data-ref="454MaxEncoding" data-ref-filename="454MaxEncoding">MaxEncoding</a> = <var>0xfff</var>;</td></tr>
<tr><th id="3621">3621</th><td>    <a class="local col5 ref" href="#455ShiftSize" title='ShiftSize' data-ref="455ShiftSize" data-ref-filename="455ShiftSize">ShiftSize</a> = <var>12</var>;</td></tr>
<tr><th id="3622">3622</th><td>    <b>break</b>;</td></tr>
<tr><th id="3623">3623</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDVL_XXI" title='llvm::AArch64::ADDVL_XXI' data-ref="llvm::AArch64::ADDVL_XXI" data-ref-filename="llvm..AArch64..ADDVL_XXI">ADDVL_XXI</a>:</td></tr>
<tr><th id="3624">3624</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDPL_XXI" title='llvm::AArch64::ADDPL_XXI' data-ref="llvm::AArch64::ADDPL_XXI" data-ref-filename="llvm..AArch64..ADDPL_XXI">ADDPL_XXI</a>:</td></tr>
<tr><th id="3625">3625</th><td>    <a class="local col4 ref" href="#454MaxEncoding" title='MaxEncoding' data-ref="454MaxEncoding" data-ref-filename="454MaxEncoding">MaxEncoding</a> = <var>31</var>;</td></tr>
<tr><th id="3626">3626</th><td>    <a class="local col5 ref" href="#455ShiftSize" title='ShiftSize' data-ref="455ShiftSize" data-ref-filename="455ShiftSize">ShiftSize</a> = <var>0</var>;</td></tr>
<tr><th id="3627">3627</th><td>    <b>if</b> (<a class="local col7 ref" href="#447Offset" title='Offset' data-ref="447Offset" data-ref-filename="447Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="3628">3628</th><td>      <a class="local col4 ref" href="#454MaxEncoding" title='MaxEncoding' data-ref="454MaxEncoding" data-ref-filename="454MaxEncoding">MaxEncoding</a> = <var>32</var>;</td></tr>
<tr><th id="3629">3629</th><td>      <a class="local col3 ref" href="#453Sign" title='Sign' data-ref="453Sign" data-ref-filename="453Sign">Sign</a> = -<var>1</var>;</td></tr>
<tr><th id="3630">3630</th><td>      <a class="local col7 ref" href="#447Offset" title='Offset' data-ref="447Offset" data-ref-filename="447Offset">Offset</a> = -<a class="local col7 ref" href="#447Offset" title='Offset' data-ref="447Offset" data-ref-filename="447Offset">Offset</a>;</td></tr>
<tr><th id="3631">3631</th><td>    }</td></tr>
<tr><th id="3632">3632</th><td>    <b>break</b>;</td></tr>
<tr><th id="3633">3633</th><td>  <b>default</b>:</td></tr>
<tr><th id="3634">3634</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported opcode"</q>);</td></tr>
<tr><th id="3635">3635</th><td>  }</td></tr>
<tr><th id="3636">3636</th><td></td></tr>
<tr><th id="3637">3637</th><td>  <i>// FIXME: If the offset won't fit in 24-bits, compute the offset into a</i></td></tr>
<tr><th id="3638">3638</th><td><i>  // scratch register.  If DestReg is a virtual register, use it as the</i></td></tr>
<tr><th id="3639">3639</th><td><i>  // scratch register; otherwise, create a new virtual register (to be</i></td></tr>
<tr><th id="3640">3640</th><td><i>  // replaced by the scavenger at the end of PEI).  That case can be optimized</i></td></tr>
<tr><th id="3641">3641</th><td><i>  // slightly if DestReg is SP which is always 16-byte aligned, so the scratch</i></td></tr>
<tr><th id="3642">3642</th><td><i>  // register can be loaded with offset%8 and the add/sub can use an extending</i></td></tr>
<tr><th id="3643">3643</th><td><i>  // instruction with LSL#3.</i></td></tr>
<tr><th id="3644">3644</th><td><i>  // Currently the function handles any offsets but generates a poor sequence</i></td></tr>
<tr><th id="3645">3645</th><td><i>  // of code.</i></td></tr>
<tr><th id="3646">3646</th><td><i>  //  assert(Offset &lt; (1 &lt;&lt; 24) &amp;&amp; "unimplemented reg plus immediate");</i></td></tr>
<tr><th id="3647">3647</th><td></td></tr>
<tr><th id="3648">3648</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="456MaxEncodableValue" title='MaxEncodableValue' data-type='const unsigned int' data-ref="456MaxEncodableValue" data-ref-filename="456MaxEncodableValue">MaxEncodableValue</dfn> = <a class="local col4 ref" href="#454MaxEncoding" title='MaxEncoding' data-ref="454MaxEncoding" data-ref-filename="454MaxEncoding">MaxEncoding</a> &lt;&lt; <a class="local col5 ref" href="#455ShiftSize" title='ShiftSize' data-ref="455ShiftSize" data-ref-filename="455ShiftSize">ShiftSize</a>;</td></tr>
<tr><th id="3649">3649</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="457TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="457TmpReg" data-ref-filename="457TmpReg">TmpReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#445DestReg" title='DestReg' data-ref="445DestReg" data-ref-filename="445DestReg">DestReg</a>;</td></tr>
<tr><th id="3650">3650</th><td>  <b>if</b> (<a class="local col7 ref" href="#457TmpReg" title='TmpReg' data-ref="457TmpReg" data-ref-filename="457TmpReg">TmpReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>)</td></tr>
<tr><th id="3651">3651</th><td>    <a class="local col7 ref" href="#457TmpReg" title='TmpReg' data-ref="457TmpReg" data-ref-filename="457TmpReg">TmpReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#442MBB" title='MBB' data-ref="442MBB" data-ref-filename="442MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(</td></tr>
<tr><th id="3652">3652</th><td>        &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="3653">3653</th><td>  <b>do</b> {</td></tr>
<tr><th id="3654">3654</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="458ThisVal" title='ThisVal' data-type='uint64_t' data-ref="458ThisVal" data-ref-filename="458ThisVal">ThisVal</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt;(<a class="local col7 ref" href="#447Offset" title='Offset' data-ref="447Offset" data-ref-filename="447Offset">Offset</a>, <a class="local col6 ref" href="#456MaxEncodableValue" title='MaxEncodableValue' data-ref="456MaxEncodableValue" data-ref-filename="456MaxEncodableValue">MaxEncodableValue</a>);</td></tr>
<tr><th id="3655">3655</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="459LocalShiftSize" title='LocalShiftSize' data-type='unsigned int' data-ref="459LocalShiftSize" data-ref-filename="459LocalShiftSize">LocalShiftSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="3656">3656</th><td>    <b>if</b> (<a class="local col8 ref" href="#458ThisVal" title='ThisVal' data-ref="458ThisVal" data-ref-filename="458ThisVal">ThisVal</a> &gt; <a class="local col4 ref" href="#454MaxEncoding" title='MaxEncoding' data-ref="454MaxEncoding" data-ref-filename="454MaxEncoding">MaxEncoding</a>) {</td></tr>
<tr><th id="3657">3657</th><td>      <a class="local col8 ref" href="#458ThisVal" title='ThisVal' data-ref="458ThisVal" data-ref-filename="458ThisVal">ThisVal</a> = <a class="local col8 ref" href="#458ThisVal" title='ThisVal' data-ref="458ThisVal" data-ref-filename="458ThisVal">ThisVal</a> &gt;&gt; <a class="local col5 ref" href="#455ShiftSize" title='ShiftSize' data-ref="455ShiftSize" data-ref-filename="455ShiftSize">ShiftSize</a>;</td></tr>
<tr><th id="3658">3658</th><td>      <a class="local col9 ref" href="#459LocalShiftSize" title='LocalShiftSize' data-ref="459LocalShiftSize" data-ref-filename="459LocalShiftSize">LocalShiftSize</a> = <a class="local col5 ref" href="#455ShiftSize" title='ShiftSize' data-ref="455ShiftSize" data-ref-filename="455ShiftSize">ShiftSize</a>;</td></tr>
<tr><th id="3659">3659</th><td>    }</td></tr>
<tr><th id="3660">3660</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((ThisVal &gt;&gt; ShiftSize) &lt;= MaxEncoding &amp;&amp;</td></tr>
<tr><th id="3661">3661</th><td>           <q>"Encoding cannot handle value that big"</q>);</td></tr>
<tr><th id="3662">3662</th><td></td></tr>
<tr><th id="3663">3663</th><td>    <a class="local col7 ref" href="#447Offset" title='Offset' data-ref="447Offset" data-ref-filename="447Offset">Offset</a> -= <a class="local col8 ref" href="#458ThisVal" title='ThisVal' data-ref="458ThisVal" data-ref-filename="458ThisVal">ThisVal</a> &lt;&lt; <a class="local col9 ref" href="#459LocalShiftSize" title='LocalShiftSize' data-ref="459LocalShiftSize" data-ref-filename="459LocalShiftSize">LocalShiftSize</a>;</td></tr>
<tr><th id="3664">3664</th><td>    <b>if</b> (<a class="local col7 ref" href="#447Offset" title='Offset' data-ref="447Offset" data-ref-filename="447Offset">Offset</a> == <var>0</var>)</td></tr>
<tr><th id="3665">3665</th><td>      <a class="local col7 ref" href="#457TmpReg" title='TmpReg' data-ref="457TmpReg" data-ref-filename="457TmpReg">TmpReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#445DestReg" title='DestReg' data-ref="445DestReg" data-ref-filename="445DestReg">DestReg</a>;</td></tr>
<tr><th id="3666">3666</th><td>    <em>auto</em> <dfn class="local col0 decl" id="460MBI" title='MBI' data-type='llvm::MachineInstrBuilder' data-ref="460MBI" data-ref-filename="460MBI">MBI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#442MBB" title='MBB' data-ref="442MBB" data-ref-filename="442MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#443MBBI" title='MBBI' data-ref="443MBBI" data-ref-filename="443MBBI">MBBI</a>, <a class="local col4 ref" href="#444DL" title='DL' data-ref="444DL" data-ref-filename="444DL">DL</a>, <a class="local col9 ref" href="#449TII" title='TII' data-ref="449TII" data-ref-filename="449TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#448Opc" title='Opc' data-ref="448Opc" data-ref-filename="448Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#457TmpReg" title='TmpReg' data-ref="457TmpReg" data-ref-filename="457TmpReg">TmpReg</a>)</td></tr>
<tr><th id="3667">3667</th><td>                   .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#446SrcReg" title='SrcReg' data-ref="446SrcReg" data-ref-filename="446SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3668">3668</th><td>                   .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#453Sign" title='Sign' data-ref="453Sign" data-ref-filename="453Sign">Sign</a> * (<em>int</em>)<a class="local col8 ref" href="#458ThisVal" title='ThisVal' data-ref="458ThisVal" data-ref-filename="458ThisVal">ThisVal</a>);</td></tr>
<tr><th id="3669">3669</th><td>    <b>if</b> (<a class="local col5 ref" href="#455ShiftSize" title='ShiftSize' data-ref="455ShiftSize" data-ref-filename="455ShiftSize">ShiftSize</a>)</td></tr>
<tr><th id="3670">3670</th><td>      <a class="local col0 ref" href="#460MBI" title='MBI' data-ref="460MBI" data-ref-filename="460MBI">MBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col0 ref" href="#460MBI" title='MBI' data-ref="460MBI" data-ref-filename="460MBI">MBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(</td></tr>
<tr><th id="3671">3671</th><td>          <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>, <a class="local col9 ref" href="#459LocalShiftSize" title='LocalShiftSize' data-ref="459LocalShiftSize" data-ref-filename="459LocalShiftSize">LocalShiftSize</a>));</td></tr>
<tr><th id="3672">3672</th><td>    <a class="local col0 ref" href="#460MBI" title='MBI' data-ref="460MBI" data-ref-filename="460MBI">MBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col0 ref" href="#460MBI" title='MBI' data-ref="460MBI" data-ref-filename="460MBI">MBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="local col0 ref" href="#450Flag" title='Flag' data-ref="450Flag" data-ref-filename="450Flag">Flag</a>);</td></tr>
<tr><th id="3673">3673</th><td></td></tr>
<tr><th id="3674">3674</th><td>    <b>if</b> (<a class="local col1 ref" href="#451NeedsWinCFI" title='NeedsWinCFI' data-ref="451NeedsWinCFI" data-ref-filename="451NeedsWinCFI">NeedsWinCFI</a>) {</td></tr>
<tr><th id="3675">3675</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Sign == <var>1</var> &amp;&amp; <q>"SEH directives should always have a positive sign"</q>);</td></tr>
<tr><th id="3676">3676</th><td>      <em>int</em> <dfn class="local col1 decl" id="461Imm" title='Imm' data-type='int' data-ref="461Imm" data-ref-filename="461Imm">Imm</dfn> = (<em>int</em>)(<a class="local col8 ref" href="#458ThisVal" title='ThisVal' data-ref="458ThisVal" data-ref-filename="458ThisVal">ThisVal</a> &lt;&lt; <a class="local col9 ref" href="#459LocalShiftSize" title='LocalShiftSize' data-ref="459LocalShiftSize" data-ref-filename="459LocalShiftSize">LocalShiftSize</a>);</td></tr>
<tr><th id="3677">3677</th><td>      <b>if</b> ((<a class="local col5 ref" href="#445DestReg" title='DestReg' data-ref="445DestReg" data-ref-filename="445DestReg">DestReg</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FP" title='llvm::AArch64::FP' data-ref="llvm::AArch64::FP" data-ref-filename="llvm..AArch64..FP">FP</a> &amp;&amp; <a class="local col6 ref" href="#446SrcReg" title='SrcReg' data-ref="446SrcReg" data-ref-filename="446SrcReg">SrcReg</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>) ||</td></tr>
<tr><th id="3678">3678</th><td>          (<a class="local col6 ref" href="#446SrcReg" title='SrcReg' data-ref="446SrcReg" data-ref-filename="446SrcReg">SrcReg</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FP" title='llvm::AArch64::FP' data-ref="llvm::AArch64::FP" data-ref-filename="llvm..AArch64..FP">FP</a> &amp;&amp; <a class="local col5 ref" href="#445DestReg" title='DestReg' data-ref="445DestReg" data-ref-filename="445DestReg">DestReg</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>)) {</td></tr>
<tr><th id="3679">3679</th><td>        <b>if</b> (<a class="local col2 ref" href="#452HasWinCFI" title='HasWinCFI' data-ref="452HasWinCFI" data-ref-filename="452HasWinCFI">HasWinCFI</a>)</td></tr>
<tr><th id="3680">3680</th><td>          *<a class="local col2 ref" href="#452HasWinCFI" title='HasWinCFI' data-ref="452HasWinCFI" data-ref-filename="452HasWinCFI">HasWinCFI</a> = <b>true</b>;</td></tr>
<tr><th id="3681">3681</th><td>        <b>if</b> (<a class="local col1 ref" href="#461Imm" title='Imm' data-ref="461Imm" data-ref-filename="461Imm">Imm</a> == <var>0</var>)</td></tr>
<tr><th id="3682">3682</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#442MBB" title='MBB' data-ref="442MBB" data-ref-filename="442MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#443MBBI" title='MBBI' data-ref="443MBBI" data-ref-filename="443MBBI">MBBI</a>, <a class="local col4 ref" href="#444DL" title='DL' data-ref="444DL" data-ref-filename="444DL">DL</a>, <a class="local col9 ref" href="#449TII" title='TII' data-ref="449TII" data-ref-filename="449TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_SetFP" title='llvm::AArch64::SEH_SetFP' data-ref="llvm::AArch64::SEH_SetFP" data-ref-filename="llvm..AArch64..SEH_SetFP">SEH_SetFP</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="local col0 ref" href="#450Flag" title='Flag' data-ref="450Flag" data-ref-filename="450Flag">Flag</a>);</td></tr>
<tr><th id="3683">3683</th><td>        <b>else</b></td></tr>
<tr><th id="3684">3684</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#442MBB" title='MBB' data-ref="442MBB" data-ref-filename="442MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#443MBBI" title='MBBI' data-ref="443MBBI" data-ref-filename="443MBBI">MBBI</a>, <a class="local col4 ref" href="#444DL" title='DL' data-ref="444DL" data-ref-filename="444DL">DL</a>, <a class="local col9 ref" href="#449TII" title='TII' data-ref="449TII" data-ref-filename="449TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_AddFP" title='llvm::AArch64::SEH_AddFP' data-ref="llvm::AArch64::SEH_AddFP" data-ref-filename="llvm..AArch64..SEH_AddFP">SEH_AddFP</a>))</td></tr>
<tr><th id="3685">3685</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#461Imm" title='Imm' data-ref="461Imm" data-ref-filename="461Imm">Imm</a>)</td></tr>
<tr><th id="3686">3686</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="local col0 ref" href="#450Flag" title='Flag' data-ref="450Flag" data-ref-filename="450Flag">Flag</a>);</td></tr>
<tr><th id="3687">3687</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset == <var>0</var> &amp;&amp; <q>"Expected remaining offset to be zero to "</q></td></tr>
<tr><th id="3688">3688</th><td>                              <q>"emit a single SEH directive"</q>);</td></tr>
<tr><th id="3689">3689</th><td>      } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#445DestReg" title='DestReg' data-ref="445DestReg" data-ref-filename="445DestReg">DestReg</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>) {</td></tr>
<tr><th id="3690">3690</th><td>        <b>if</b> (<a class="local col2 ref" href="#452HasWinCFI" title='HasWinCFI' data-ref="452HasWinCFI" data-ref-filename="452HasWinCFI">HasWinCFI</a>)</td></tr>
<tr><th id="3691">3691</th><td>          *<a class="local col2 ref" href="#452HasWinCFI" title='HasWinCFI' data-ref="452HasWinCFI" data-ref-filename="452HasWinCFI">HasWinCFI</a> = <b>true</b>;</td></tr>
<tr><th id="3692">3692</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcReg == AArch64::SP &amp;&amp; <q>"Unexpected SrcReg for SEH_StackAlloc"</q>);</td></tr>
<tr><th id="3693">3693</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#442MBB" title='MBB' data-ref="442MBB" data-ref-filename="442MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#443MBBI" title='MBBI' data-ref="443MBBI" data-ref-filename="443MBBI">MBBI</a>, <a class="local col4 ref" href="#444DL" title='DL' data-ref="444DL" data-ref-filename="444DL">DL</a>, <a class="local col9 ref" href="#449TII" title='TII' data-ref="449TII" data-ref-filename="449TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SEH_StackAlloc" title='llvm::AArch64::SEH_StackAlloc' data-ref="llvm::AArch64::SEH_StackAlloc" data-ref-filename="llvm..AArch64..SEH_StackAlloc">SEH_StackAlloc</a>))</td></tr>
<tr><th id="3694">3694</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#461Imm" title='Imm' data-ref="461Imm" data-ref-filename="461Imm">Imm</a>)</td></tr>
<tr><th id="3695">3695</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="local col0 ref" href="#450Flag" title='Flag' data-ref="450Flag" data-ref-filename="450Flag">Flag</a>);</td></tr>
<tr><th id="3696">3696</th><td>      }</td></tr>
<tr><th id="3697">3697</th><td>      <b>if</b> (<a class="local col2 ref" href="#452HasWinCFI" title='HasWinCFI' data-ref="452HasWinCFI" data-ref-filename="452HasWinCFI">HasWinCFI</a>)</td></tr>
<tr><th id="3698">3698</th><td>        *<a class="local col2 ref" href="#452HasWinCFI" title='HasWinCFI' data-ref="452HasWinCFI" data-ref-filename="452HasWinCFI">HasWinCFI</a> = <b>true</b>;</td></tr>
<tr><th id="3699">3699</th><td>    }</td></tr>
<tr><th id="3700">3700</th><td></td></tr>
<tr><th id="3701">3701</th><td>    <a class="local col6 ref" href="#446SrcReg" title='SrcReg' data-ref="446SrcReg" data-ref-filename="446SrcReg">SrcReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#457TmpReg" title='TmpReg' data-ref="457TmpReg" data-ref-filename="457TmpReg">TmpReg</a>;</td></tr>
<tr><th id="3702">3702</th><td>  } <b>while</b> (<a class="local col7 ref" href="#447Offset" title='Offset' data-ref="447Offset" data-ref-filename="447Offset">Offset</a>);</td></tr>
<tr><th id="3703">3703</th><td>}</td></tr>
<tr><th id="3704">3704</th><td></td></tr>
<tr><th id="3705">3705</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832" title='llvm::emitFrameOffset' data-ref="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832" data-ref-filename="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832">emitFrameOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="462MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="462MBB" data-ref-filename="462MBB">MBB</dfn>,</td></tr>
<tr><th id="3706">3706</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="463MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="463MBBI" data-ref-filename="463MBBI">MBBI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="464DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="464DL" data-ref-filename="464DL">DL</dfn>,</td></tr>
<tr><th id="3707">3707</th><td>                           <em>unsigned</em> <dfn class="local col5 decl" id="465DestReg" title='DestReg' data-type='unsigned int' data-ref="465DestReg" data-ref-filename="465DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="466SrcReg" title='SrcReg' data-type='unsigned int' data-ref="466SrcReg" data-ref-filename="466SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="3708">3708</th><td>                           <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> <dfn class="local col7 decl" id="467Offset" title='Offset' data-type='llvm::StackOffset' data-ref="467Offset" data-ref-filename="467Offset">Offset</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="468TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="468TII" data-ref-filename="468TII">TII</dfn>,</td></tr>
<tr><th id="3709">3709</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a> <dfn class="local col9 decl" id="469Flag" title='Flag' data-type='MachineInstr::MIFlag' data-ref="469Flag" data-ref-filename="469Flag">Flag</dfn>, <em>bool</em> <dfn class="local col0 decl" id="470SetNZCV" title='SetNZCV' data-type='bool' data-ref="470SetNZCV" data-ref-filename="470SetNZCV">SetNZCV</dfn>,</td></tr>
<tr><th id="3710">3710</th><td>                           <em>bool</em> <dfn class="local col1 decl" id="471NeedsWinCFI" title='NeedsWinCFI' data-type='bool' data-ref="471NeedsWinCFI" data-ref-filename="471NeedsWinCFI">NeedsWinCFI</dfn>, <em>bool</em> *<dfn class="local col2 decl" id="472HasWinCFI" title='HasWinCFI' data-type='bool *' data-ref="472HasWinCFI" data-ref-filename="472HasWinCFI">HasWinCFI</dfn>) {</td></tr>
<tr><th id="3711">3711</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="473Bytes" title='Bytes' data-type='int64_t' data-ref="473Bytes" data-ref-filename="473Bytes">Bytes</dfn>, <dfn class="local col4 decl" id="474NumPredicateVectors" title='NumPredicateVectors' data-type='int64_t' data-ref="474NumPredicateVectors" data-ref-filename="474NumPredicateVectors">NumPredicateVectors</dfn>, <dfn class="local col5 decl" id="475NumDataVectors" title='NumDataVectors' data-type='int64_t' data-ref="475NumDataVectors" data-ref-filename="475NumDataVectors">NumDataVectors</dfn>;</td></tr>
<tr><th id="3712">3712</th><td>  <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="#_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForFrameOffsetsERKNS_11StackOffsetERlS4_S4_" title='llvm::AArch64InstrInfo::decomposeStackOffsetForFrameOffsets' data-ref="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForFrameOffsetsERKNS_11StackOffsetERlS4_S4_" data-ref-filename="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForFrameOffsetsERKNS_11StackOffsetERlS4_S4_">decomposeStackOffsetForFrameOffsets</a>(</td></tr>
<tr><th id="3713">3713</th><td>      <a class="local col7 ref" href="#467Offset" title='Offset' data-ref="467Offset" data-ref-filename="467Offset">Offset</a>, <span class='refarg'><a class="local col3 ref" href="#473Bytes" title='Bytes' data-ref="473Bytes" data-ref-filename="473Bytes">Bytes</a></span>, <span class='refarg'><a class="local col4 ref" href="#474NumPredicateVectors" title='NumPredicateVectors' data-ref="474NumPredicateVectors" data-ref-filename="474NumPredicateVectors">NumPredicateVectors</a></span>, <span class='refarg'><a class="local col5 ref" href="#475NumDataVectors" title='NumDataVectors' data-ref="475NumDataVectors" data-ref-filename="475NumDataVectors">NumDataVectors</a></span>);</td></tr>
<tr><th id="3714">3714</th><td></td></tr>
<tr><th id="3715">3715</th><td>  <i>// First emit non-scalable frame offsets, or a simple 'mov'.</i></td></tr>
<tr><th id="3716">3716</th><td>  <b>if</b> (<a class="local col3 ref" href="#473Bytes" title='Bytes' data-ref="473Bytes" data-ref-filename="473Bytes">Bytes</a> || (!<a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm14LinearPolyBasecvbEv" title='llvm::LinearPolyBase::operator bool' data-ref="_ZNK4llvm14LinearPolyBasecvbEv" data-ref-filename="_ZNK4llvm14LinearPolyBasecvbEv"></a><a class="local col7 ref" href="#467Offset" title='Offset' data-ref="467Offset" data-ref-filename="467Offset">Offset</a> &amp;&amp; <a class="local col6 ref" href="#466SrcReg" title='SrcReg' data-ref="466SrcReg" data-ref-filename="466SrcReg">SrcReg</a> != <a class="local col5 ref" href="#465DestReg" title='DestReg' data-ref="465DestReg" data-ref-filename="465DestReg">DestReg</a>)) {</td></tr>
<tr><th id="3717">3717</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((DestReg != AArch64::SP || Bytes % <var>8</var> == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="3718">3718</th><td>           <q>"SP increment/decrement not 8-byte aligned"</q>);</td></tr>
<tr><th id="3719">3719</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="476Opc" title='Opc' data-type='unsigned int' data-ref="476Opc" data-ref-filename="476Opc">Opc</dfn> = <a class="local col0 ref" href="#470SetNZCV" title='SetNZCV' data-ref="470SetNZCV" data-ref-filename="470SetNZCV">SetNZCV</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>;</td></tr>
<tr><th id="3720">3720</th><td>    <b>if</b> (<a class="local col3 ref" href="#473Bytes" title='Bytes' data-ref="473Bytes" data-ref-filename="473Bytes">Bytes</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="3721">3721</th><td>      <a class="local col3 ref" href="#473Bytes" title='Bytes' data-ref="473Bytes" data-ref-filename="473Bytes">Bytes</a> = -<a class="local col3 ref" href="#473Bytes" title='Bytes' data-ref="473Bytes" data-ref-filename="473Bytes">Bytes</a>;</td></tr>
<tr><th id="3722">3722</th><td>      <a class="local col6 ref" href="#476Opc" title='Opc' data-ref="476Opc" data-ref-filename="476Opc">Opc</a> = <a class="local col0 ref" href="#470SetNZCV" title='SetNZCV' data-ref="470SetNZCV" data-ref-filename="470SetNZCV">SetNZCV</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>;</td></tr>
<tr><th id="3723">3723</th><td>    }</td></tr>
<tr><th id="3724">3724</th><td>    <a class="tu ref fn" href="#_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb" title='emitFrameOffsetAdj' data-use='c' data-ref="_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb" data-ref-filename="_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb">emitFrameOffsetAdj</a>(<span class='refarg'><a class="local col2 ref" href="#462MBB" title='MBB' data-ref="462MBB" data-ref-filename="462MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#463MBBI" title='MBBI' data-ref="463MBBI" data-ref-filename="463MBBI">MBBI</a>, <a class="local col4 ref" href="#464DL" title='DL' data-ref="464DL" data-ref-filename="464DL">DL</a>, <a class="local col5 ref" href="#465DestReg" title='DestReg' data-ref="465DestReg" data-ref-filename="465DestReg">DestReg</a>, <a class="local col6 ref" href="#466SrcReg" title='SrcReg' data-ref="466SrcReg" data-ref-filename="466SrcReg">SrcReg</a>, <a class="local col3 ref" href="#473Bytes" title='Bytes' data-ref="473Bytes" data-ref-filename="473Bytes">Bytes</a>, <a class="local col6 ref" href="#476Opc" title='Opc' data-ref="476Opc" data-ref-filename="476Opc">Opc</a>, <a class="local col8 ref" href="#468TII" title='TII' data-ref="468TII" data-ref-filename="468TII">TII</a>, <a class="local col9 ref" href="#469Flag" title='Flag' data-ref="469Flag" data-ref-filename="469Flag">Flag</a>,</td></tr>
<tr><th id="3725">3725</th><td>                       <a class="local col1 ref" href="#471NeedsWinCFI" title='NeedsWinCFI' data-ref="471NeedsWinCFI" data-ref-filename="471NeedsWinCFI">NeedsWinCFI</a>, <a class="local col2 ref" href="#472HasWinCFI" title='HasWinCFI' data-ref="472HasWinCFI" data-ref-filename="472HasWinCFI">HasWinCFI</a>);</td></tr>
<tr><th id="3726">3726</th><td>    <a class="local col6 ref" href="#466SrcReg" title='SrcReg' data-ref="466SrcReg" data-ref-filename="466SrcReg">SrcReg</a> = <a class="local col5 ref" href="#465DestReg" title='DestReg' data-ref="465DestReg" data-ref-filename="465DestReg">DestReg</a>;</td></tr>
<tr><th id="3727">3727</th><td>  }</td></tr>
<tr><th id="3728">3728</th><td></td></tr>
<tr><th id="3729">3729</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(SetNZCV &amp;&amp; (NumPredicateVectors || NumDataVectors)) &amp;&amp;</td></tr>
<tr><th id="3730">3730</th><td>         <q>"SetNZCV not supported with SVE vectors"</q>);</td></tr>
<tr><th id="3731">3731</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(NeedsWinCFI &amp;&amp; (NumPredicateVectors || NumDataVectors)) &amp;&amp;</td></tr>
<tr><th id="3732">3732</th><td>         <q>"WinCFI not supported with SVE vectors"</q>);</td></tr>
<tr><th id="3733">3733</th><td></td></tr>
<tr><th id="3734">3734</th><td>  <b>if</b> (<a class="local col5 ref" href="#475NumDataVectors" title='NumDataVectors' data-ref="475NumDataVectors" data-ref-filename="475NumDataVectors">NumDataVectors</a>) {</td></tr>
<tr><th id="3735">3735</th><td>    <a class="tu ref fn" href="#_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb" title='emitFrameOffsetAdj' data-use='c' data-ref="_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb" data-ref-filename="_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb">emitFrameOffsetAdj</a>(<span class='refarg'><a class="local col2 ref" href="#462MBB" title='MBB' data-ref="462MBB" data-ref-filename="462MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#463MBBI" title='MBBI' data-ref="463MBBI" data-ref-filename="463MBBI">MBBI</a>, <a class="local col4 ref" href="#464DL" title='DL' data-ref="464DL" data-ref-filename="464DL">DL</a>, <a class="local col5 ref" href="#465DestReg" title='DestReg' data-ref="465DestReg" data-ref-filename="465DestReg">DestReg</a>, <a class="local col6 ref" href="#466SrcReg" title='SrcReg' data-ref="466SrcReg" data-ref-filename="466SrcReg">SrcReg</a>, <a class="local col5 ref" href="#475NumDataVectors" title='NumDataVectors' data-ref="475NumDataVectors" data-ref-filename="475NumDataVectors">NumDataVectors</a>,</td></tr>
<tr><th id="3736">3736</th><td>                       <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDVL_XXI" title='llvm::AArch64::ADDVL_XXI' data-ref="llvm::AArch64::ADDVL_XXI" data-ref-filename="llvm..AArch64..ADDVL_XXI">ADDVL_XXI</a>, <a class="local col8 ref" href="#468TII" title='TII' data-ref="468TII" data-ref-filename="468TII">TII</a>, <a class="local col9 ref" href="#469Flag" title='Flag' data-ref="469Flag" data-ref-filename="469Flag">Flag</a>, <a class="local col1 ref" href="#471NeedsWinCFI" title='NeedsWinCFI' data-ref="471NeedsWinCFI" data-ref-filename="471NeedsWinCFI">NeedsWinCFI</a>, <b>nullptr</b>);</td></tr>
<tr><th id="3737">3737</th><td>    <a class="local col6 ref" href="#466SrcReg" title='SrcReg' data-ref="466SrcReg" data-ref-filename="466SrcReg">SrcReg</a> = <a class="local col5 ref" href="#465DestReg" title='DestReg' data-ref="465DestReg" data-ref-filename="465DestReg">DestReg</a>;</td></tr>
<tr><th id="3738">3738</th><td>  }</td></tr>
<tr><th id="3739">3739</th><td></td></tr>
<tr><th id="3740">3740</th><td>  <b>if</b> (<a class="local col4 ref" href="#474NumPredicateVectors" title='NumPredicateVectors' data-ref="474NumPredicateVectors" data-ref-filename="474NumPredicateVectors">NumPredicateVectors</a>) {</td></tr>
<tr><th id="3741">3741</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DestReg != AArch64::SP &amp;&amp; <q>"Unaligned access to SP"</q>);</td></tr>
<tr><th id="3742">3742</th><td>    <a class="tu ref fn" href="#_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb" title='emitFrameOffsetAdj' data-use='c' data-ref="_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb" data-ref-filename="_ZL18emitFrameOffsetAdjRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjljPKNS_15TargetInstrInfoENS3_6MIFlagEbPb">emitFrameOffsetAdj</a>(<span class='refarg'><a class="local col2 ref" href="#462MBB" title='MBB' data-ref="462MBB" data-ref-filename="462MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#463MBBI" title='MBBI' data-ref="463MBBI" data-ref-filename="463MBBI">MBBI</a>, <a class="local col4 ref" href="#464DL" title='DL' data-ref="464DL" data-ref-filename="464DL">DL</a>, <a class="local col5 ref" href="#465DestReg" title='DestReg' data-ref="465DestReg" data-ref-filename="465DestReg">DestReg</a>, <a class="local col6 ref" href="#466SrcReg" title='SrcReg' data-ref="466SrcReg" data-ref-filename="466SrcReg">SrcReg</a>, <a class="local col4 ref" href="#474NumPredicateVectors" title='NumPredicateVectors' data-ref="474NumPredicateVectors" data-ref-filename="474NumPredicateVectors">NumPredicateVectors</a>,</td></tr>
<tr><th id="3743">3743</th><td>                       <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDPL_XXI" title='llvm::AArch64::ADDPL_XXI' data-ref="llvm::AArch64::ADDPL_XXI" data-ref-filename="llvm..AArch64..ADDPL_XXI">ADDPL_XXI</a>, <a class="local col8 ref" href="#468TII" title='TII' data-ref="468TII" data-ref-filename="468TII">TII</a>, <a class="local col9 ref" href="#469Flag" title='Flag' data-ref="469Flag" data-ref-filename="469Flag">Flag</a>, <a class="local col1 ref" href="#471NeedsWinCFI" title='NeedsWinCFI' data-ref="471NeedsWinCFI" data-ref-filename="471NeedsWinCFI">NeedsWinCFI</a>, <b>nullptr</b>);</td></tr>
<tr><th id="3744">3744</th><td>  }</td></tr>
<tr><th id="3745">3745</th><td>}</td></tr>
<tr><th id="3746">3746</th><td></td></tr>
<tr><th id="3747">3747</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi14474806" title='llvm::AArch64InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi14474806" data-ref-filename="_ZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi14474806">foldMemoryOperandImpl</dfn>(</td></tr>
<tr><th id="3748">3748</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="477MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="477MF" data-ref-filename="477MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="478MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="478MI" data-ref-filename="478MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="479Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="479Ops" data-ref-filename="479Ops">Ops</dfn>,</td></tr>
<tr><th id="3749">3749</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="480InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="480InsertPt" data-ref-filename="480InsertPt">InsertPt</dfn>, <em>int</em> <dfn class="local col1 decl" id="481FrameIndex" title='FrameIndex' data-type='int' data-ref="481FrameIndex" data-ref-filename="481FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="3750">3750</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col2 decl" id="482LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="482LIS" data-ref-filename="482LIS">LIS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> *<dfn class="local col3 decl" id="483VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="483VRM" data-ref-filename="483VRM">VRM</dfn>) <em>const</em> {</td></tr>
<tr><th id="3751">3751</th><td>  <i>// This is a bit of a hack. Consider this instruction:</i></td></tr>
<tr><th id="3752">3752</th><td><i>  //</i></td></tr>
<tr><th id="3753">3753</th><td><i>  //   %0 = COPY %sp; GPR64all:%0</i></td></tr>
<tr><th id="3754">3754</th><td><i>  //</i></td></tr>
<tr><th id="3755">3755</th><td><i>  // We explicitly chose GPR64all for the virtual register so such a copy might</i></td></tr>
<tr><th id="3756">3756</th><td><i>  // be eliminated by RegisterCoalescer. However, that may not be possible, and</i></td></tr>
<tr><th id="3757">3757</th><td><i>  // %0 may even spill. We can't spill %sp, and since it is in the GPR64all</i></td></tr>
<tr><th id="3758">3758</th><td><i>  // register class, TargetInstrInfo::foldMemoryOperand() is going to try.</i></td></tr>
<tr><th id="3759">3759</th><td><i>  //</i></td></tr>
<tr><th id="3760">3760</th><td><i>  // To prevent that, we are going to constrain the %0 register class here.</i></td></tr>
<tr><th id="3761">3761</th><td><i>  //</i></td></tr>
<tr><th id="3762">3762</th><td><i>  // &lt;rdar://problem/11522048&gt;</i></td></tr>
<tr><th id="3763">3763</th><td><i>  //</i></td></tr>
<tr><th id="3764">3764</th><td>  <b>if</b> (<a class="local col8 ref" href="#478MI" title='MI' data-ref="478MI" data-ref-filename="478MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>()) {</td></tr>
<tr><th id="3765">3765</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="484DstReg" title='DstReg' data-type='llvm::Register' data-ref="484DstReg" data-ref-filename="484DstReg">DstReg</dfn> = <a class="local col8 ref" href="#478MI" title='MI' data-ref="478MI" data-ref-filename="478MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3766">3766</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="485SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="485SrcReg" data-ref-filename="485SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#478MI" title='MI' data-ref="478MI" data-ref-filename="478MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3767">3767</th><td>    <b>if</b> (<a class="local col5 ref" href="#485SrcReg" title='SrcReg' data-ref="485SrcReg" data-ref-filename="485SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a> &amp;&amp; <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#484DstReg" title='DstReg' data-ref="484DstReg" data-ref-filename="484DstReg">DstReg</a>)) {</td></tr>
<tr><th id="3768">3768</th><td>      <a class="local col7 ref" href="#477MF" title='MF' data-ref="477MF" data-ref-filename="477MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#484DstReg" title='DstReg' data-ref="484DstReg" data-ref-filename="484DstReg">DstReg</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="3769">3769</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3770">3770</th><td>    }</td></tr>
<tr><th id="3771">3771</th><td>    <b>if</b> (<a class="local col4 ref" href="#484DstReg" title='DstReg' data-ref="484DstReg" data-ref-filename="484DstReg">DstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a> &amp;&amp; <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#485SrcReg" title='SrcReg' data-ref="485SrcReg" data-ref-filename="485SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3772">3772</th><td>      <a class="local col7 ref" href="#477MF" title='MF' data-ref="477MF" data-ref-filename="477MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#485SrcReg" title='SrcReg' data-ref="485SrcReg" data-ref-filename="485SrcReg">SrcReg</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="3773">3773</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3774">3774</th><td>    }</td></tr>
<tr><th id="3775">3775</th><td>  }</td></tr>
<tr><th id="3776">3776</th><td></td></tr>
<tr><th id="3777">3777</th><td>  <i>// Handle the case where a copy is being spilled or filled but the source</i></td></tr>
<tr><th id="3778">3778</th><td><i>  // and destination register class don't match.  For example:</i></td></tr>
<tr><th id="3779">3779</th><td><i>  //</i></td></tr>
<tr><th id="3780">3780</th><td><i>  //   %0 = COPY %xzr; GPR64common:%0</i></td></tr>
<tr><th id="3781">3781</th><td><i>  //</i></td></tr>
<tr><th id="3782">3782</th><td><i>  // In this case we can still safely fold away the COPY and generate the</i></td></tr>
<tr><th id="3783">3783</th><td><i>  // following spill code:</i></td></tr>
<tr><th id="3784">3784</th><td><i>  //</i></td></tr>
<tr><th id="3785">3785</th><td><i>  //   STRXui %xzr, %stack.0</i></td></tr>
<tr><th id="3786">3786</th><td><i>  //</i></td></tr>
<tr><th id="3787">3787</th><td><i>  // This also eliminates spilled cross register class COPYs (e.g. between x and</i></td></tr>
<tr><th id="3788">3788</th><td><i>  // d regs) of the same size.  For example:</i></td></tr>
<tr><th id="3789">3789</th><td><i>  //</i></td></tr>
<tr><th id="3790">3790</th><td><i>  //   %0 = COPY %1; GPR64:%0, FPR64:%1</i></td></tr>
<tr><th id="3791">3791</th><td><i>  //</i></td></tr>
<tr><th id="3792">3792</th><td><i>  // will be filled as</i></td></tr>
<tr><th id="3793">3793</th><td><i>  //</i></td></tr>
<tr><th id="3794">3794</th><td><i>  //   LDRDui %0, fi&lt;#0&gt;</i></td></tr>
<tr><th id="3795">3795</th><td><i>  //</i></td></tr>
<tr><th id="3796">3796</th><td><i>  // instead of</i></td></tr>
<tr><th id="3797">3797</th><td><i>  //</i></td></tr>
<tr><th id="3798">3798</th><td><i>  //   LDRXui %Temp, fi&lt;#0&gt;</i></td></tr>
<tr><th id="3799">3799</th><td><i>  //   %0 = FMOV %Temp</i></td></tr>
<tr><th id="3800">3800</th><td><i>  //</i></td></tr>
<tr><th id="3801">3801</th><td>  <b>if</b> (<a class="local col8 ref" href="#478MI" title='MI' data-ref="478MI" data-ref-filename="478MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col9 ref" href="#479Ops" title='Ops' data-ref="479Ops" data-ref-filename="479Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="3802">3802</th><td>      <i>// Make sure we're only folding the explicit COPY defs/uses.</i></td></tr>
<tr><th id="3803">3803</th><td>      (<a class="local col9 ref" href="#479Ops" title='Ops' data-ref="479Ops" data-ref-filename="479Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == <var>0</var> || <a class="local col9 ref" href="#479Ops" title='Ops' data-ref="479Ops" data-ref-filename="479Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == <var>1</var>)) {</td></tr>
<tr><th id="3804">3804</th><td>    <em>bool</em> <dfn class="local col6 decl" id="486IsSpill" title='IsSpill' data-type='bool' data-ref="486IsSpill" data-ref-filename="486IsSpill">IsSpill</dfn> = <a class="local col9 ref" href="#479Ops" title='Ops' data-ref="479Ops" data-ref-filename="479Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == <var>0</var>;</td></tr>
<tr><th id="3805">3805</th><td>    <em>bool</em> <dfn class="local col7 decl" id="487IsFill" title='IsFill' data-type='bool' data-ref="487IsFill" data-ref-filename="487IsFill">IsFill</dfn> = !<a class="local col6 ref" href="#486IsSpill" title='IsSpill' data-ref="486IsSpill" data-ref-filename="486IsSpill">IsSpill</a>;</td></tr>
<tr><th id="3806">3806</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="488TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="488TRI" data-ref-filename="488TRI">TRI</dfn> = *<a class="local col7 ref" href="#477MF" title='MF' data-ref="477MF" data-ref-filename="477MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3807">3807</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="489MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="489MRI" data-ref-filename="489MRI">MRI</dfn> = <a class="local col7 ref" href="#477MF" title='MF' data-ref="477MF" data-ref-filename="477MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3808">3808</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="490MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="490MBB" data-ref-filename="490MBB">MBB</dfn> = *<a class="local col8 ref" href="#478MI" title='MI' data-ref="478MI" data-ref-filename="478MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3809">3809</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="491DstMO" title='DstMO' data-type='const llvm::MachineOperand &amp;' data-ref="491DstMO" data-ref-filename="491DstMO">DstMO</dfn> = <a class="local col8 ref" href="#478MI" title='MI' data-ref="478MI" data-ref-filename="478MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3810">3810</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="492SrcMO" title='SrcMO' data-type='const llvm::MachineOperand &amp;' data-ref="492SrcMO" data-ref-filename="492SrcMO">SrcMO</dfn> = <a class="local col8 ref" href="#478MI" title='MI' data-ref="478MI" data-ref-filename="478MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3811">3811</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="493DstReg" title='DstReg' data-type='llvm::Register' data-ref="493DstReg" data-ref-filename="493DstReg">DstReg</dfn> = <a class="local col1 ref" href="#491DstMO" title='DstMO' data-ref="491DstMO" data-ref-filename="491DstMO">DstMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3812">3812</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="494SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="494SrcReg" data-ref-filename="494SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#492SrcMO" title='SrcMO' data-ref="492SrcMO" data-ref-filename="492SrcMO">SrcMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3813">3813</th><td>    <i>// This is slightly expensive to compute for physical regs since</i></td></tr>
<tr><th id="3814">3814</th><td><i>    // getMinimalPhysRegClass is slow.</i></td></tr>
<tr><th id="3815">3815</th><td>    <em>auto</em> <dfn class="local col5 decl" id="495getRegClass" title='getRegClass' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:3815:24)' data-ref="495getRegClass" data-ref-filename="495getRegClass">getRegClass</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col6 decl" id="496Reg" title='Reg' data-type='unsigned int' data-ref="496Reg" data-ref-filename="496Reg">Reg</dfn>) {</td></tr>
<tr><th id="3816">3816</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#496Reg" title='Reg' data-ref="496Reg" data-ref-filename="496Reg">Reg</a>) ? <a class="local col9 ref" href="#489MRI" title='MRI' data-ref="489MRI" data-ref-filename="489MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#496Reg" title='Reg' data-ref="496Reg" data-ref-filename="496Reg">Reg</a>)</td></tr>
<tr><th id="3817">3817</th><td>                                              : <a class="local col8 ref" href="#488TRI" title='TRI' data-ref="488TRI" data-ref-filename="488TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col6 ref" href="#496Reg" title='Reg' data-ref="496Reg" data-ref-filename="496Reg">Reg</a>);</td></tr>
<tr><th id="3818">3818</th><td>    };</td></tr>
<tr><th id="3819">3819</th><td></td></tr>
<tr><th id="3820">3820</th><td>    <b>if</b> (<a class="local col1 ref" href="#491DstMO" title='DstMO' data-ref="491DstMO" data-ref-filename="491DstMO">DstMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp; <a class="local col2 ref" href="#492SrcMO" title='SrcMO' data-ref="492SrcMO" data-ref-filename="492SrcMO">SrcMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>) {</td></tr>
<tr><th id="3821">3821</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TRI.getRegSizeInBits(*getRegClass(DstReg)) ==</td></tr>
<tr><th id="3822">3822</th><td>                 TRI.getRegSizeInBits(*getRegClass(SrcReg)) &amp;&amp;</td></tr>
<tr><th id="3823">3823</th><td>             <q>"Mismatched register size in non subreg COPY"</q>);</td></tr>
<tr><th id="3824">3824</th><td>      <b>if</b> (<a class="local col6 ref" href="#486IsSpill" title='IsSpill' data-ref="486IsSpill" data-ref-filename="486IsSpill">IsSpill</a>)</td></tr>
<tr><th id="3825">3825</th><td>        <a class="virtual member fn" href="#_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19819528" title='llvm::AArch64InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19819528" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19819528">storeRegToStackSlot</a>(<span class='refarg'><a class="local col0 ref" href="#490MBB" title='MBB' data-ref="490MBB" data-ref-filename="490MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#480InsertPt" title='InsertPt' data-ref="480InsertPt" data-ref-filename="480InsertPt">InsertPt</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#494SrcReg" title='SrcReg' data-ref="494SrcReg" data-ref-filename="494SrcReg">SrcReg</a>, <a class="local col2 ref" href="#492SrcMO" title='SrcMO' data-ref="492SrcMO" data-ref-filename="492SrcMO">SrcMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>(), <a class="local col1 ref" href="#481FrameIndex" title='FrameIndex' data-ref="481FrameIndex" data-ref-filename="481FrameIndex">FrameIndex</a>,</td></tr>
<tr><th id="3826">3826</th><td>                            <a class="local col5 ref" href="#495getRegClass" title='getRegClass' data-ref="495getRegClass" data-ref-filename="495getRegClass">getRegClass</a><a class="tu ref fn" href="#_ZZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEE5925809" title='llvm::AArch64InstrInfo::foldMemoryOperandImpl(llvm::MachineFunction &amp;, llvm::MachineInstr &amp;, ArrayRef&lt;unsigned int&gt;, MachineBasicBlock::iterator, int, llvm::LiveIntervals *, llvm::VirtRegMap *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEE5925809" data-ref-filename="_ZZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEE5925809">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#494SrcReg" title='SrcReg' data-ref="494SrcReg" data-ref-filename="494SrcReg">SrcReg</a>)</a>, &amp;<a class="local col8 ref" href="#488TRI" title='TRI' data-ref="488TRI" data-ref-filename="488TRI">TRI</a>);</td></tr>
<tr><th id="3827">3827</th><td>      <b>else</b></td></tr>
<tr><th id="3828">3828</th><td>        <a class="virtual member fn" href="#_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_111584307" title='llvm::AArch64InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_111584307" data-ref-filename="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_111584307">loadRegFromStackSlot</a>(<span class='refarg'><a class="local col0 ref" href="#490MBB" title='MBB' data-ref="490MBB" data-ref-filename="490MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#480InsertPt" title='InsertPt' data-ref="480InsertPt" data-ref-filename="480InsertPt">InsertPt</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#493DstReg" title='DstReg' data-ref="493DstReg" data-ref-filename="493DstReg">DstReg</a>, <a class="local col1 ref" href="#481FrameIndex" title='FrameIndex' data-ref="481FrameIndex" data-ref-filename="481FrameIndex">FrameIndex</a>,</td></tr>
<tr><th id="3829">3829</th><td>                             <a class="local col5 ref" href="#495getRegClass" title='getRegClass' data-ref="495getRegClass" data-ref-filename="495getRegClass">getRegClass</a><a class="tu ref fn" href="#_ZZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEE5925809" title='llvm::AArch64InstrInfo::foldMemoryOperandImpl(llvm::MachineFunction &amp;, llvm::MachineInstr &amp;, ArrayRef&lt;unsigned int&gt;, MachineBasicBlock::iterator, int, llvm::LiveIntervals *, llvm::VirtRegMap *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEE5925809" data-ref-filename="_ZZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEE5925809">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#493DstReg" title='DstReg' data-ref="493DstReg" data-ref-filename="493DstReg">DstReg</a>)</a>, &amp;<a class="local col8 ref" href="#488TRI" title='TRI' data-ref="488TRI" data-ref-filename="488TRI">TRI</a>);</td></tr>
<tr><th id="3830">3830</th><td>      <b>return</b> &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col0 ref" href="#480InsertPt" title='InsertPt' data-ref="480InsertPt" data-ref-filename="480InsertPt">InsertPt</a>;</td></tr>
<tr><th id="3831">3831</th><td>    }</td></tr>
<tr><th id="3832">3832</th><td></td></tr>
<tr><th id="3833">3833</th><td>    <i>// Handle cases like spilling def of:</i></td></tr>
<tr><th id="3834">3834</th><td><i>    //</i></td></tr>
<tr><th id="3835">3835</th><td><i>    //   %0:sub_32&lt;def,read-undef&gt; = COPY %wzr; GPR64common:%0</i></td></tr>
<tr><th id="3836">3836</th><td><i>    //</i></td></tr>
<tr><th id="3837">3837</th><td><i>    // where the physical register source can be widened and stored to the full</i></td></tr>
<tr><th id="3838">3838</th><td><i>    // virtual reg destination stack slot, in this case producing:</i></td></tr>
<tr><th id="3839">3839</th><td><i>    //</i></td></tr>
<tr><th id="3840">3840</th><td><i>    //   STRXui %xzr, %stack.0</i></td></tr>
<tr><th id="3841">3841</th><td><i>    //</i></td></tr>
<tr><th id="3842">3842</th><td>    <b>if</b> (<a class="local col6 ref" href="#486IsSpill" title='IsSpill' data-ref="486IsSpill" data-ref-filename="486IsSpill">IsSpill</a> &amp;&amp; <a class="local col1 ref" href="#491DstMO" title='DstMO' data-ref="491DstMO" data-ref-filename="491DstMO">DstMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#494SrcReg" title='SrcReg' data-ref="494SrcReg" data-ref-filename="494SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3843">3843</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcMO.getSubReg() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="3844">3844</th><td>             <q>"Unexpected subreg on physical register"</q>);</td></tr>
<tr><th id="3845">3845</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="497SpillRC" title='SpillRC' data-type='const llvm::TargetRegisterClass *' data-ref="497SpillRC" data-ref-filename="497SpillRC">SpillRC</dfn>;</td></tr>
<tr><th id="3846">3846</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="498SpillSubreg" title='SpillSubreg' data-type='unsigned int' data-ref="498SpillSubreg" data-ref-filename="498SpillSubreg">SpillSubreg</dfn>;</td></tr>
<tr><th id="3847">3847</th><td>      <b>switch</b> (<a class="local col1 ref" href="#491DstMO" title='DstMO' data-ref="491DstMO" data-ref-filename="491DstMO">DstMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="3848">3848</th><td>      <b>default</b>:</td></tr>
<tr><th id="3849">3849</th><td>        <a class="local col7 ref" href="#497SpillRC" title='SpillRC' data-ref="497SpillRC" data-ref-filename="497SpillRC">SpillRC</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3850">3850</th><td>        <b>break</b>;</td></tr>
<tr><th id="3851">3851</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>:</td></tr>
<tr><th id="3852">3852</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ssub" title='llvm::AArch64::ssub' data-ref="llvm::AArch64::ssub" data-ref-filename="llvm..AArch64..ssub">ssub</a>:</td></tr>
<tr><th id="3853">3853</th><td>        <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#494SrcReg" title='SrcReg' data-ref="494SrcReg" data-ref-filename="494SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3854">3854</th><td>          <a class="local col7 ref" href="#497SpillRC" title='SpillRC' data-ref="497SpillRC" data-ref-filename="497SpillRC">SpillRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="3855">3855</th><td>          <a class="local col8 ref" href="#498SpillSubreg" title='SpillSubreg' data-ref="498SpillSubreg" data-ref-filename="498SpillSubreg">SpillSubreg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>;</td></tr>
<tr><th id="3856">3856</th><td>        } <b>else</b> <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#494SrcReg" title='SrcReg' data-ref="494SrcReg" data-ref-filename="494SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3857">3857</th><td>          <a class="local col7 ref" href="#497SpillRC" title='SpillRC' data-ref="497SpillRC" data-ref-filename="497SpillRC">SpillRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="3858">3858</th><td>          <a class="local col8 ref" href="#498SpillSubreg" title='SpillSubreg' data-ref="498SpillSubreg" data-ref-filename="498SpillSubreg">SpillSubreg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ssub" title='llvm::AArch64::ssub' data-ref="llvm::AArch64::ssub" data-ref-filename="llvm..AArch64..ssub">ssub</a>;</td></tr>
<tr><th id="3859">3859</th><td>        } <b>else</b></td></tr>
<tr><th id="3860">3860</th><td>          <a class="local col7 ref" href="#497SpillRC" title='SpillRC' data-ref="497SpillRC" data-ref-filename="497SpillRC">SpillRC</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3861">3861</th><td>        <b>break</b>;</td></tr>
<tr><th id="3862">3862</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>:</td></tr>
<tr><th id="3863">3863</th><td>        <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#494SrcReg" title='SrcReg' data-ref="494SrcReg" data-ref-filename="494SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3864">3864</th><td>          <a class="local col7 ref" href="#497SpillRC" title='SpillRC' data-ref="497SpillRC" data-ref-filename="497SpillRC">SpillRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="3865">3865</th><td>          <a class="local col8 ref" href="#498SpillSubreg" title='SpillSubreg' data-ref="498SpillSubreg" data-ref-filename="498SpillSubreg">SpillSubreg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>;</td></tr>
<tr><th id="3866">3866</th><td>        } <b>else</b></td></tr>
<tr><th id="3867">3867</th><td>          <a class="local col7 ref" href="#497SpillRC" title='SpillRC' data-ref="497SpillRC" data-ref-filename="497SpillRC">SpillRC</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3868">3868</th><td>        <b>break</b>;</td></tr>
<tr><th id="3869">3869</th><td>      }</td></tr>
<tr><th id="3870">3870</th><td></td></tr>
<tr><th id="3871">3871</th><td>      <b>if</b> (<a class="local col7 ref" href="#497SpillRC" title='SpillRC' data-ref="497SpillRC" data-ref-filename="497SpillRC">SpillRC</a>)</td></tr>
<tr><th id="3872">3872</th><td>        <b>if</b> (<em>unsigned</em> <dfn class="local col9 decl" id="499WidenedSrcReg" title='WidenedSrcReg' data-type='unsigned int' data-ref="499WidenedSrcReg" data-ref-filename="499WidenedSrcReg"><a class="local col9 ref" href="#499WidenedSrcReg" title='WidenedSrcReg' data-ref="499WidenedSrcReg" data-ref-filename="499WidenedSrcReg">WidenedSrcReg</a></dfn> =</td></tr>
<tr><th id="3873">3873</th><td>                <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#488TRI" title='TRI' data-ref="488TRI" data-ref-filename="488TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#494SrcReg" title='SrcReg' data-ref="494SrcReg" data-ref-filename="494SrcReg">SrcReg</a>, <a class="local col8 ref" href="#498SpillSubreg" title='SpillSubreg' data-ref="498SpillSubreg" data-ref-filename="498SpillSubreg">SpillSubreg</a>, <a class="local col7 ref" href="#497SpillRC" title='SpillRC' data-ref="497SpillRC" data-ref-filename="497SpillRC">SpillRC</a>)) {</td></tr>
<tr><th id="3874">3874</th><td>          <a class="virtual member fn" href="#_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19819528" title='llvm::AArch64InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19819528" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19819528">storeRegToStackSlot</a>(<span class='refarg'><a class="local col0 ref" href="#490MBB" title='MBB' data-ref="490MBB" data-ref-filename="490MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#480InsertPt" title='InsertPt' data-ref="480InsertPt" data-ref-filename="480InsertPt">InsertPt</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#499WidenedSrcReg" title='WidenedSrcReg' data-ref="499WidenedSrcReg" data-ref-filename="499WidenedSrcReg">WidenedSrcReg</a>, <a class="local col2 ref" href="#492SrcMO" title='SrcMO' data-ref="492SrcMO" data-ref-filename="492SrcMO">SrcMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>(),</td></tr>
<tr><th id="3875">3875</th><td>                              <a class="local col1 ref" href="#481FrameIndex" title='FrameIndex' data-ref="481FrameIndex" data-ref-filename="481FrameIndex">FrameIndex</a>, <a class="local col7 ref" href="#497SpillRC" title='SpillRC' data-ref="497SpillRC" data-ref-filename="497SpillRC">SpillRC</a>, &amp;<a class="local col8 ref" href="#488TRI" title='TRI' data-ref="488TRI" data-ref-filename="488TRI">TRI</a>);</td></tr>
<tr><th id="3876">3876</th><td>          <b>return</b> &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col0 ref" href="#480InsertPt" title='InsertPt' data-ref="480InsertPt" data-ref-filename="480InsertPt">InsertPt</a>;</td></tr>
<tr><th id="3877">3877</th><td>        }</td></tr>
<tr><th id="3878">3878</th><td>    }</td></tr>
<tr><th id="3879">3879</th><td></td></tr>
<tr><th id="3880">3880</th><td>    <i>// Handle cases like filling use of:</i></td></tr>
<tr><th id="3881">3881</th><td><i>    //</i></td></tr>
<tr><th id="3882">3882</th><td><i>    //   %0:sub_32&lt;def,read-undef&gt; = COPY %1; GPR64:%0, GPR32:%1</i></td></tr>
<tr><th id="3883">3883</th><td><i>    //</i></td></tr>
<tr><th id="3884">3884</th><td><i>    // where we can load the full virtual reg source stack slot, into the subreg</i></td></tr>
<tr><th id="3885">3885</th><td><i>    // destination, in this case producing:</i></td></tr>
<tr><th id="3886">3886</th><td><i>    //</i></td></tr>
<tr><th id="3887">3887</th><td><i>    //   LDRWui %0:sub_32&lt;def,read-undef&gt;, %stack.0</i></td></tr>
<tr><th id="3888">3888</th><td><i>    //</i></td></tr>
<tr><th id="3889">3889</th><td>    <b>if</b> (<a class="local col7 ref" href="#487IsFill" title='IsFill' data-ref="487IsFill" data-ref-filename="487IsFill">IsFill</a> &amp;&amp; <a class="local col2 ref" href="#492SrcMO" title='SrcMO' data-ref="492SrcMO" data-ref-filename="492SrcMO">SrcMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp; <a class="local col1 ref" href="#491DstMO" title='DstMO' data-ref="491DstMO" data-ref-filename="491DstMO">DstMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="3890">3890</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="500FillRC" title='FillRC' data-type='const llvm::TargetRegisterClass *' data-ref="500FillRC" data-ref-filename="500FillRC">FillRC</dfn>;</td></tr>
<tr><th id="3891">3891</th><td>      <b>switch</b> (<a class="local col1 ref" href="#491DstMO" title='DstMO' data-ref="491DstMO" data-ref-filename="491DstMO">DstMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="3892">3892</th><td>      <b>default</b>:</td></tr>
<tr><th id="3893">3893</th><td>        <a class="local col0 ref" href="#500FillRC" title='FillRC' data-ref="500FillRC" data-ref-filename="500FillRC">FillRC</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3894">3894</th><td>        <b>break</b>;</td></tr>
<tr><th id="3895">3895</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>:</td></tr>
<tr><th id="3896">3896</th><td>        <a class="local col0 ref" href="#500FillRC" title='FillRC' data-ref="500FillRC" data-ref-filename="500FillRC">FillRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="3897">3897</th><td>        <b>break</b>;</td></tr>
<tr><th id="3898">3898</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ssub" title='llvm::AArch64::ssub' data-ref="llvm::AArch64::ssub" data-ref-filename="llvm..AArch64..ssub">ssub</a>:</td></tr>
<tr><th id="3899">3899</th><td>        <a class="local col0 ref" href="#500FillRC" title='FillRC' data-ref="500FillRC" data-ref-filename="500FillRC">FillRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="3900">3900</th><td>        <b>break</b>;</td></tr>
<tr><th id="3901">3901</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>:</td></tr>
<tr><th id="3902">3902</th><td>        <a class="local col0 ref" href="#500FillRC" title='FillRC' data-ref="500FillRC" data-ref-filename="500FillRC">FillRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="3903">3903</th><td>        <b>break</b>;</td></tr>
<tr><th id="3904">3904</th><td>      }</td></tr>
<tr><th id="3905">3905</th><td></td></tr>
<tr><th id="3906">3906</th><td>      <b>if</b> (<a class="local col0 ref" href="#500FillRC" title='FillRC' data-ref="500FillRC" data-ref-filename="500FillRC">FillRC</a>) {</td></tr>
<tr><th id="3907">3907</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TRI.getRegSizeInBits(*getRegClass(SrcReg)) ==</td></tr>
<tr><th id="3908">3908</th><td>                   TRI.getRegSizeInBits(*FillRC) &amp;&amp;</td></tr>
<tr><th id="3909">3909</th><td>               <q>"Mismatched regclass size on folded subreg COPY"</q>);</td></tr>
<tr><th id="3910">3910</th><td>        <a class="virtual member fn" href="#_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_111584307" title='llvm::AArch64InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_111584307" data-ref-filename="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_111584307">loadRegFromStackSlot</a>(<span class='refarg'><a class="local col0 ref" href="#490MBB" title='MBB' data-ref="490MBB" data-ref-filename="490MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#480InsertPt" title='InsertPt' data-ref="480InsertPt" data-ref-filename="480InsertPt">InsertPt</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#493DstReg" title='DstReg' data-ref="493DstReg" data-ref-filename="493DstReg">DstReg</a>, <a class="local col1 ref" href="#481FrameIndex" title='FrameIndex' data-ref="481FrameIndex" data-ref-filename="481FrameIndex">FrameIndex</a>, <a class="local col0 ref" href="#500FillRC" title='FillRC' data-ref="500FillRC" data-ref-filename="500FillRC">FillRC</a>, &amp;<a class="local col8 ref" href="#488TRI" title='TRI' data-ref="488TRI" data-ref-filename="488TRI">TRI</a>);</td></tr>
<tr><th id="3911">3911</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="501LoadMI" title='LoadMI' data-type='llvm::MachineInstr &amp;' data-ref="501LoadMI" data-ref-filename="501LoadMI">LoadMI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col0 ref" href="#480InsertPt" title='InsertPt' data-ref="480InsertPt" data-ref-filename="480InsertPt">InsertPt</a>;</td></tr>
<tr><th id="3912">3912</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="502LoadDst" title='LoadDst' data-type='llvm::MachineOperand &amp;' data-ref="502LoadDst" data-ref-filename="502LoadDst">LoadDst</dfn> = <a class="local col1 ref" href="#501LoadMI" title='LoadMI' data-ref="501LoadMI" data-ref-filename="501LoadMI">LoadMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3913">3913</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LoadDst.getSubReg() == <var>0</var> &amp;&amp; <q>"unexpected subreg on fill load"</q>);</td></tr>
<tr><th id="3914">3914</th><td>        <a class="local col2 ref" href="#502LoadDst" title='LoadDst' data-ref="502LoadDst" data-ref-filename="502LoadDst">LoadDst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col1 ref" href="#491DstMO" title='DstMO' data-ref="491DstMO" data-ref-filename="491DstMO">DstMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="3915">3915</th><td>        <a class="local col2 ref" href="#502LoadDst" title='LoadDst' data-ref="502LoadDst" data-ref-filename="502LoadDst">LoadDst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb" data-ref-filename="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="3916">3916</th><td>        <b>return</b> &amp;<a class="local col1 ref" href="#501LoadMI" title='LoadMI' data-ref="501LoadMI" data-ref-filename="501LoadMI">LoadMI</a>;</td></tr>
<tr><th id="3917">3917</th><td>      }</td></tr>
<tr><th id="3918">3918</th><td>    }</td></tr>
<tr><th id="3919">3919</th><td>  }</td></tr>
<tr><th id="3920">3920</th><td></td></tr>
<tr><th id="3921">3921</th><td>  <i>// Cannot fold.</i></td></tr>
<tr><th id="3922">3922</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3923">3923</th><td>}</td></tr>
<tr><th id="3924">3924</th><td></td></tr>
<tr><th id="3925">3925</th><td><em>int</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl" title='llvm::isAArch64FrameOffsetLegal' data-ref="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl" data-ref-filename="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl">isAArch64FrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="503MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="503MI" data-ref-filename="503MI">MI</dfn>,</td></tr>
<tr><th id="3926">3926</th><td>                                    <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> &amp;<dfn class="local col4 decl" id="504SOffset" title='SOffset' data-type='llvm::StackOffset &amp;' data-ref="504SOffset" data-ref-filename="504SOffset">SOffset</dfn>,</td></tr>
<tr><th id="3927">3927</th><td>                                    <em>bool</em> *<dfn class="local col5 decl" id="505OutUseUnscaledOp" title='OutUseUnscaledOp' data-type='bool *' data-ref="505OutUseUnscaledOp" data-ref-filename="505OutUseUnscaledOp">OutUseUnscaledOp</dfn>,</td></tr>
<tr><th id="3928">3928</th><td>                                    <em>unsigned</em> *<dfn class="local col6 decl" id="506OutUnscaledOp" title='OutUnscaledOp' data-type='unsigned int *' data-ref="506OutUnscaledOp" data-ref-filename="506OutUnscaledOp">OutUnscaledOp</dfn>,</td></tr>
<tr><th id="3929">3929</th><td>                                    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> *<dfn class="local col7 decl" id="507EmittableOffset" title='EmittableOffset' data-type='int64_t *' data-ref="507EmittableOffset" data-ref-filename="507EmittableOffset">EmittableOffset</dfn>) {</td></tr>
<tr><th id="3930">3930</th><td>  <i>// Set output values in case of early exit.</i></td></tr>
<tr><th id="3931">3931</th><td>  <b>if</b> (<a class="local col7 ref" href="#507EmittableOffset" title='EmittableOffset' data-ref="507EmittableOffset" data-ref-filename="507EmittableOffset">EmittableOffset</a>)</td></tr>
<tr><th id="3932">3932</th><td>    *<a class="local col7 ref" href="#507EmittableOffset" title='EmittableOffset' data-ref="507EmittableOffset" data-ref-filename="507EmittableOffset">EmittableOffset</a> = <var>0</var>;</td></tr>
<tr><th id="3933">3933</th><td>  <b>if</b> (<a class="local col5 ref" href="#505OutUseUnscaledOp" title='OutUseUnscaledOp' data-ref="505OutUseUnscaledOp" data-ref-filename="505OutUseUnscaledOp">OutUseUnscaledOp</a>)</td></tr>
<tr><th id="3934">3934</th><td>    *<a class="local col5 ref" href="#505OutUseUnscaledOp" title='OutUseUnscaledOp' data-ref="505OutUseUnscaledOp" data-ref-filename="505OutUseUnscaledOp">OutUseUnscaledOp</a> = <b>false</b>;</td></tr>
<tr><th id="3935">3935</th><td>  <b>if</b> (<a class="local col6 ref" href="#506OutUnscaledOp" title='OutUnscaledOp' data-ref="506OutUnscaledOp" data-ref-filename="506OutUnscaledOp">OutUnscaledOp</a>)</td></tr>
<tr><th id="3936">3936</th><td>    *<a class="local col6 ref" href="#506OutUnscaledOp" title='OutUnscaledOp' data-ref="506OutUnscaledOp" data-ref-filename="506OutUnscaledOp">OutUnscaledOp</a> = <var>0</var>;</td></tr>
<tr><th id="3937">3937</th><td></td></tr>
<tr><th id="3938">3938</th><td>  <i>// Exit early for structured vector spills/fills as they can't take an</i></td></tr>
<tr><th id="3939">3939</th><td><i>  // immediate offset.</i></td></tr>
<tr><th id="3940">3940</th><td>  <b>switch</b> (<a class="local col3 ref" href="#503MI" title='MI' data-ref="503MI" data-ref-filename="503MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3941">3941</th><td>  <b>default</b>:</td></tr>
<tr><th id="3942">3942</th><td>    <b>break</b>;</td></tr>
<tr><th id="3943">3943</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1Twov2d" title='llvm::AArch64::LD1Twov2d' data-ref="llvm::AArch64::LD1Twov2d" data-ref-filename="llvm..AArch64..LD1Twov2d">LD1Twov2d</a>:</td></tr>
<tr><th id="3944">3944</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1Threev2d" title='llvm::AArch64::LD1Threev2d' data-ref="llvm::AArch64::LD1Threev2d" data-ref-filename="llvm..AArch64..LD1Threev2d">LD1Threev2d</a>:</td></tr>
<tr><th id="3945">3945</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1Fourv2d" title='llvm::AArch64::LD1Fourv2d' data-ref="llvm::AArch64::LD1Fourv2d" data-ref-filename="llvm..AArch64..LD1Fourv2d">LD1Fourv2d</a>:</td></tr>
<tr><th id="3946">3946</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1Twov1d" title='llvm::AArch64::LD1Twov1d' data-ref="llvm::AArch64::LD1Twov1d" data-ref-filename="llvm..AArch64..LD1Twov1d">LD1Twov1d</a>:</td></tr>
<tr><th id="3947">3947</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1Threev1d" title='llvm::AArch64::LD1Threev1d' data-ref="llvm::AArch64::LD1Threev1d" data-ref-filename="llvm..AArch64..LD1Threev1d">LD1Threev1d</a>:</td></tr>
<tr><th id="3948">3948</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LD1Fourv1d" title='llvm::AArch64::LD1Fourv1d' data-ref="llvm::AArch64::LD1Fourv1d" data-ref-filename="llvm..AArch64..LD1Fourv1d">LD1Fourv1d</a>:</td></tr>
<tr><th id="3949">3949</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1Twov2d" title='llvm::AArch64::ST1Twov2d' data-ref="llvm::AArch64::ST1Twov2d" data-ref-filename="llvm..AArch64..ST1Twov2d">ST1Twov2d</a>:</td></tr>
<tr><th id="3950">3950</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1Threev2d" title='llvm::AArch64::ST1Threev2d' data-ref="llvm::AArch64::ST1Threev2d" data-ref-filename="llvm..AArch64..ST1Threev2d">ST1Threev2d</a>:</td></tr>
<tr><th id="3951">3951</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1Fourv2d" title='llvm::AArch64::ST1Fourv2d' data-ref="llvm::AArch64::ST1Fourv2d" data-ref-filename="llvm..AArch64..ST1Fourv2d">ST1Fourv2d</a>:</td></tr>
<tr><th id="3952">3952</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1Twov1d" title='llvm::AArch64::ST1Twov1d' data-ref="llvm::AArch64::ST1Twov1d" data-ref-filename="llvm..AArch64..ST1Twov1d">ST1Twov1d</a>:</td></tr>
<tr><th id="3953">3953</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1Threev1d" title='llvm::AArch64::ST1Threev1d' data-ref="llvm::AArch64::ST1Threev1d" data-ref-filename="llvm..AArch64..ST1Threev1d">ST1Threev1d</a>:</td></tr>
<tr><th id="3954">3954</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST1Fourv1d" title='llvm::AArch64::ST1Fourv1d' data-ref="llvm::AArch64::ST1Fourv1d" data-ref-filename="llvm..AArch64..ST1Fourv1d">ST1Fourv1d</a>:</td></tr>
<tr><th id="3955">3955</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::IRG" title='llvm::AArch64::IRG' data-ref="llvm::AArch64::IRG" data-ref-filename="llvm..AArch64..IRG">IRG</a>:</td></tr>
<tr><th id="3956">3956</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::IRGstack" title='llvm::AArch64::IRGstack' data-ref="llvm::AArch64::IRGstack" data-ref-filename="llvm..AArch64..IRGstack">IRGstack</a>:</td></tr>
<tr><th id="3957">3957</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGloop" title='llvm::AArch64::STGloop' data-ref="llvm::AArch64::STGloop" data-ref-filename="llvm..AArch64..STGloop">STGloop</a>:</td></tr>
<tr><th id="3958">3958</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZGloop" title='llvm::AArch64::STZGloop' data-ref="llvm::AArch64::STZGloop" data-ref-filename="llvm..AArch64..STZGloop">STZGloop</a>:</td></tr>
<tr><th id="3959">3959</th><td>    <b>return</b> <a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64FrameOffsetCannotUpdate" title='llvm::AArch64FrameOffsetCannotUpdate' data-ref="llvm::AArch64FrameOffsetCannotUpdate" data-ref-filename="llvm..AArch64FrameOffsetCannotUpdate">AArch64FrameOffsetCannotUpdate</a>;</td></tr>
<tr><th id="3960">3960</th><td>  }</td></tr>
<tr><th id="3961">3961</th><td></td></tr>
<tr><th id="3962">3962</th><td>  <i>// Get the min/max offset and the scale.</i></td></tr>
<tr><th id="3963">3963</th><td>  <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a> <dfn class="local col8 decl" id="508ScaleValue" title='ScaleValue' data-type='llvm::TypeSize' data-ref="508ScaleValue" data-ref-filename="508ScaleValue">ScaleValue</dfn><a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSizeC1Emb" title='llvm::TypeSize::TypeSize' data-ref="_ZN4llvm8TypeSizeC1Emb" data-ref-filename="_ZN4llvm8TypeSizeC1Emb">(</a><var>0U</var>, <b>false</b>);</td></tr>
<tr><th id="3964">3964</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="509Width" title='Width' data-type='unsigned int' data-ref="509Width" data-ref-filename="509Width">Width</dfn>;</td></tr>
<tr><th id="3965">3965</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="510MinOff" title='MinOff' data-type='int64_t' data-ref="510MinOff" data-ref-filename="510MinOff">MinOff</dfn>, <dfn class="local col1 decl" id="511MaxOff" title='MaxOff' data-type='int64_t' data-ref="511MaxOff" data-ref-filename="511MaxOff">MaxOff</dfn>;</td></tr>
<tr><th id="3966">3966</th><td>  <b>if</b> (!<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="#_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" data-ref-filename="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_">getMemOpInfo</a>(<a class="local col3 ref" href="#503MI" title='MI' data-ref="503MI" data-ref-filename="503MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col8 ref" href="#508ScaleValue" title='ScaleValue' data-ref="508ScaleValue" data-ref-filename="508ScaleValue">ScaleValue</a></span>, <span class='refarg'><a class="local col9 ref" href="#509Width" title='Width' data-ref="509Width" data-ref-filename="509Width">Width</a></span>, <span class='refarg'><a class="local col0 ref" href="#510MinOff" title='MinOff' data-ref="510MinOff" data-ref-filename="510MinOff">MinOff</a></span>,</td></tr>
<tr><th id="3967">3967</th><td>                                      <span class='refarg'><a class="local col1 ref" href="#511MaxOff" title='MaxOff' data-ref="511MaxOff" data-ref-filename="511MaxOff">MaxOff</a></span>))</td></tr>
<tr><th id="3968">3968</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled opcode in isAArch64FrameOffsetLegal"</q>);</td></tr>
<tr><th id="3969">3969</th><td></td></tr>
<tr><th id="3970">3970</th><td>  <i>// Construct the complete offset.</i></td></tr>
<tr><th id="3971">3971</th><td>  <em>bool</em> <dfn class="local col2 decl" id="512IsMulVL" title='IsMulVL' data-type='bool' data-ref="512IsMulVL" data-ref-filename="512IsMulVL">IsMulVL</dfn> = <a class="local col8 ref" href="#508ScaleValue" title='ScaleValue' data-ref="508ScaleValue" data-ref-filename="508ScaleValue">ScaleValue</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm14LinearPolySize10isScalableEv" title='llvm::LinearPolySize::isScalable' data-ref="_ZNK4llvm14LinearPolySize10isScalableEv" data-ref-filename="_ZNK4llvm14LinearPolySize10isScalableEv">isScalable</a>();</td></tr>
<tr><th id="3972">3972</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="513Scale" title='Scale' data-type='unsigned int' data-ref="513Scale" data-ref-filename="513Scale">Scale</dfn> = <a class="local col8 ref" href="#508ScaleValue" title='ScaleValue' data-ref="508ScaleValue" data-ref-filename="508ScaleValue">ScaleValue</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSize15getKnownMinSizeEv" title='llvm::TypeSize::getKnownMinSize' data-ref="_ZNK4llvm8TypeSize15getKnownMinSizeEv" data-ref-filename="_ZNK4llvm8TypeSize15getKnownMinSizeEv">getKnownMinSize</a>();</td></tr>
<tr><th id="3973">3973</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="514Offset" title='Offset' data-type='int64_t' data-ref="514Offset" data-ref-filename="514Offset">Offset</dfn> = <a class="local col2 ref" href="#512IsMulVL" title='IsMulVL' data-ref="512IsMulVL" data-ref-filename="512IsMulVL">IsMulVL</a> ? <a class="local col4 ref" href="#504SOffset" title='SOffset' data-ref="504SOffset" data-ref-filename="504SOffset">SOffset</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset11getScalableEv" title='llvm::StackOffset::getScalable' data-ref="_ZNK4llvm11StackOffset11getScalableEv" data-ref-filename="_ZNK4llvm11StackOffset11getScalableEv">getScalable</a>() : <a class="local col4 ref" href="#504SOffset" title='SOffset' data-ref="504SOffset" data-ref-filename="504SOffset">SOffset</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset8getFixedEv" title='llvm::StackOffset::getFixed' data-ref="_ZNK4llvm11StackOffset8getFixedEv" data-ref-filename="_ZNK4llvm11StackOffset8getFixedEv">getFixed</a>();</td></tr>
<tr><th id="3974">3974</th><td></td></tr>
<tr><th id="3975">3975</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="515ImmOpnd" title='ImmOpnd' data-type='const llvm::MachineOperand &amp;' data-ref="515ImmOpnd" data-ref-filename="515ImmOpnd">ImmOpnd</dfn> =</td></tr>
<tr><th id="3976">3976</th><td>      <a class="local col3 ref" href="#503MI" title='MI' data-ref="503MI" data-ref-filename="503MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="#_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj" title='llvm::AArch64InstrInfo::getLoadStoreImmIdx' data-ref="_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj">getLoadStoreImmIdx</a>(<a class="local col3 ref" href="#503MI" title='MI' data-ref="503MI" data-ref-filename="503MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="3977">3977</th><td>  <a class="local col4 ref" href="#514Offset" title='Offset' data-ref="514Offset" data-ref-filename="514Offset">Offset</a> += <a class="local col5 ref" href="#515ImmOpnd" title='ImmOpnd' data-ref="515ImmOpnd" data-ref-filename="515ImmOpnd">ImmOpnd</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col3 ref" href="#513Scale" title='Scale' data-ref="513Scale" data-ref-filename="513Scale">Scale</a>;</td></tr>
<tr><th id="3978">3978</th><td></td></tr>
<tr><th id="3979">3979</th><td>  <i>// If the offset doesn't match the scale, we rewrite the instruction to</i></td></tr>
<tr><th id="3980">3980</th><td><i>  // use the unscaled instruction instead. Likewise, if we have a negative</i></td></tr>
<tr><th id="3981">3981</th><td><i>  // offset and there is an unscaled op to use.</i></td></tr>
<tr><th id="3982">3982</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="516UnscaledOp" title='UnscaledOp' data-type='Optional&lt;unsigned int&gt;' data-ref="516UnscaledOp" data-ref-filename="516UnscaledOp">UnscaledOp</dfn> =</td></tr>
<tr><th id="3983">3983</th><td>      <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="#_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj" title='llvm::AArch64InstrInfo::getUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj">getUnscaledLdSt</a>(<a class="local col3 ref" href="#503MI" title='MI' data-ref="503MI" data-ref-filename="503MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="3984">3984</th><td>  <em>bool</em> <dfn class="local col7 decl" id="517useUnscaledOp" title='useUnscaledOp' data-type='bool' data-ref="517useUnscaledOp" data-ref-filename="517useUnscaledOp">useUnscaledOp</dfn> = <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#516UnscaledOp" title='UnscaledOp' data-ref="516UnscaledOp" data-ref-filename="516UnscaledOp">UnscaledOp</a> &amp;&amp; (<a class="local col4 ref" href="#514Offset" title='Offset' data-ref="514Offset" data-ref-filename="514Offset">Offset</a> % <a class="local col3 ref" href="#513Scale" title='Scale' data-ref="513Scale" data-ref-filename="513Scale">Scale</a> || <a class="local col4 ref" href="#514Offset" title='Offset' data-ref="514Offset" data-ref-filename="514Offset">Offset</a> &lt; <var>0</var>);</td></tr>
<tr><th id="3985">3985</th><td>  <b>if</b> (<a class="local col7 ref" href="#517useUnscaledOp" title='useUnscaledOp' data-ref="517useUnscaledOp" data-ref-filename="517useUnscaledOp">useUnscaledOp</a> &amp;&amp;</td></tr>
<tr><th id="3986">3986</th><td>      !<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="#_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" data-ref-filename="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_">getMemOpInfo</a>(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col6 ref" href="#516UnscaledOp" title='UnscaledOp' data-ref="516UnscaledOp" data-ref-filename="516UnscaledOp">UnscaledOp</a>, <span class='refarg'><a class="local col8 ref" href="#508ScaleValue" title='ScaleValue' data-ref="508ScaleValue" data-ref-filename="508ScaleValue">ScaleValue</a></span>, <span class='refarg'><a class="local col9 ref" href="#509Width" title='Width' data-ref="509Width" data-ref-filename="509Width">Width</a></span>, <span class='refarg'><a class="local col0 ref" href="#510MinOff" title='MinOff' data-ref="510MinOff" data-ref-filename="510MinOff">MinOff</a></span>,</td></tr>
<tr><th id="3987">3987</th><td>                                      <span class='refarg'><a class="local col1 ref" href="#511MaxOff" title='MaxOff' data-ref="511MaxOff" data-ref-filename="511MaxOff">MaxOff</a></span>))</td></tr>
<tr><th id="3988">3988</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled opcode in isAArch64FrameOffsetLegal"</q>);</td></tr>
<tr><th id="3989">3989</th><td></td></tr>
<tr><th id="3990">3990</th><td>  <a class="local col3 ref" href="#513Scale" title='Scale' data-ref="513Scale" data-ref-filename="513Scale">Scale</a> = <a class="local col8 ref" href="#508ScaleValue" title='ScaleValue' data-ref="508ScaleValue" data-ref-filename="508ScaleValue">ScaleValue</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSize15getKnownMinSizeEv" title='llvm::TypeSize::getKnownMinSize' data-ref="_ZNK4llvm8TypeSize15getKnownMinSizeEv" data-ref-filename="_ZNK4llvm8TypeSize15getKnownMinSizeEv">getKnownMinSize</a>();</td></tr>
<tr><th id="3991">3991</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IsMulVL == ScaleValue.isScalable() &amp;&amp;</td></tr>
<tr><th id="3992">3992</th><td>         <q>"Unscaled opcode has different value for scalable"</q>);</td></tr>
<tr><th id="3993">3993</th><td></td></tr>
<tr><th id="3994">3994</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="518Remainder" title='Remainder' data-type='int64_t' data-ref="518Remainder" data-ref-filename="518Remainder">Remainder</dfn> = <a class="local col4 ref" href="#514Offset" title='Offset' data-ref="514Offset" data-ref-filename="514Offset">Offset</a> % <a class="local col3 ref" href="#513Scale" title='Scale' data-ref="513Scale" data-ref-filename="513Scale">Scale</a>;</td></tr>
<tr><th id="3995">3995</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(Remainder &amp;&amp; useUnscaledOp) &amp;&amp;</td></tr>
<tr><th id="3996">3996</th><td>         <q>"Cannot have remainder when using unscaled op"</q>);</td></tr>
<tr><th id="3997">3997</th><td></td></tr>
<tr><th id="3998">3998</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MinOff &lt; MaxOff &amp;&amp; <q>"Unexpected Min/Max offsets"</q>);</td></tr>
<tr><th id="3999">3999</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="519NewOffset" title='NewOffset' data-type='int64_t' data-ref="519NewOffset" data-ref-filename="519NewOffset">NewOffset</dfn> = <a class="local col4 ref" href="#514Offset" title='Offset' data-ref="514Offset" data-ref-filename="514Offset">Offset</a> / <a class="local col3 ref" href="#513Scale" title='Scale' data-ref="513Scale" data-ref-filename="513Scale">Scale</a>;</td></tr>
<tr><th id="4000">4000</th><td>  <b>if</b> (<a class="local col0 ref" href="#510MinOff" title='MinOff' data-ref="510MinOff" data-ref-filename="510MinOff">MinOff</a> &lt;= <a class="local col9 ref" href="#519NewOffset" title='NewOffset' data-ref="519NewOffset" data-ref-filename="519NewOffset">NewOffset</a> &amp;&amp; <a class="local col9 ref" href="#519NewOffset" title='NewOffset' data-ref="519NewOffset" data-ref-filename="519NewOffset">NewOffset</a> &lt;= <a class="local col1 ref" href="#511MaxOff" title='MaxOff' data-ref="511MaxOff" data-ref-filename="511MaxOff">MaxOff</a>)</td></tr>
<tr><th id="4001">4001</th><td>    <a class="local col4 ref" href="#514Offset" title='Offset' data-ref="514Offset" data-ref-filename="514Offset">Offset</a> = <a class="local col8 ref" href="#518Remainder" title='Remainder' data-ref="518Remainder" data-ref-filename="518Remainder">Remainder</a>;</td></tr>
<tr><th id="4002">4002</th><td>  <b>else</b> {</td></tr>
<tr><th id="4003">4003</th><td>    <a class="local col9 ref" href="#519NewOffset" title='NewOffset' data-ref="519NewOffset" data-ref-filename="519NewOffset">NewOffset</a> = <a class="local col9 ref" href="#519NewOffset" title='NewOffset' data-ref="519NewOffset" data-ref-filename="519NewOffset">NewOffset</a> &lt; <var>0</var> ? <a class="local col0 ref" href="#510MinOff" title='MinOff' data-ref="510MinOff" data-ref-filename="510MinOff">MinOff</a> : <a class="local col1 ref" href="#511MaxOff" title='MaxOff' data-ref="511MaxOff" data-ref-filename="511MaxOff">MaxOff</a>;</td></tr>
<tr><th id="4004">4004</th><td>    <a class="local col4 ref" href="#514Offset" title='Offset' data-ref="514Offset" data-ref-filename="514Offset">Offset</a> = <a class="local col4 ref" href="#514Offset" title='Offset' data-ref="514Offset" data-ref-filename="514Offset">Offset</a> - <a class="local col9 ref" href="#519NewOffset" title='NewOffset' data-ref="519NewOffset" data-ref-filename="519NewOffset">NewOffset</a> * <a class="local col3 ref" href="#513Scale" title='Scale' data-ref="513Scale" data-ref-filename="513Scale">Scale</a> + <a class="local col8 ref" href="#518Remainder" title='Remainder' data-ref="518Remainder" data-ref-filename="518Remainder">Remainder</a>;</td></tr>
<tr><th id="4005">4005</th><td>  }</td></tr>
<tr><th id="4006">4006</th><td></td></tr>
<tr><th id="4007">4007</th><td>  <b>if</b> (<a class="local col7 ref" href="#507EmittableOffset" title='EmittableOffset' data-ref="507EmittableOffset" data-ref-filename="507EmittableOffset">EmittableOffset</a>)</td></tr>
<tr><th id="4008">4008</th><td>    *<a class="local col7 ref" href="#507EmittableOffset" title='EmittableOffset' data-ref="507EmittableOffset" data-ref-filename="507EmittableOffset">EmittableOffset</a> = <a class="local col9 ref" href="#519NewOffset" title='NewOffset' data-ref="519NewOffset" data-ref-filename="519NewOffset">NewOffset</a>;</td></tr>
<tr><th id="4009">4009</th><td>  <b>if</b> (<a class="local col5 ref" href="#505OutUseUnscaledOp" title='OutUseUnscaledOp' data-ref="505OutUseUnscaledOp" data-ref-filename="505OutUseUnscaledOp">OutUseUnscaledOp</a>)</td></tr>
<tr><th id="4010">4010</th><td>    *<a class="local col5 ref" href="#505OutUseUnscaledOp" title='OutUseUnscaledOp' data-ref="505OutUseUnscaledOp" data-ref-filename="505OutUseUnscaledOp">OutUseUnscaledOp</a> = <a class="local col7 ref" href="#517useUnscaledOp" title='useUnscaledOp' data-ref="517useUnscaledOp" data-ref-filename="517useUnscaledOp">useUnscaledOp</a>;</td></tr>
<tr><th id="4011">4011</th><td>  <b>if</b> (<a class="local col6 ref" href="#506OutUnscaledOp" title='OutUnscaledOp' data-ref="506OutUnscaledOp" data-ref-filename="506OutUnscaledOp">OutUnscaledOp</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#516UnscaledOp" title='UnscaledOp' data-ref="516UnscaledOp" data-ref-filename="516UnscaledOp">UnscaledOp</a>)</td></tr>
<tr><th id="4012">4012</th><td>    *<a class="local col6 ref" href="#506OutUnscaledOp" title='OutUnscaledOp' data-ref="506OutUnscaledOp" data-ref-filename="506OutUnscaledOp">OutUnscaledOp</a> = <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col6 ref" href="#516UnscaledOp" title='UnscaledOp' data-ref="516UnscaledOp" data-ref-filename="516UnscaledOp">UnscaledOp</a>;</td></tr>
<tr><th id="4013">4013</th><td></td></tr>
<tr><th id="4014">4014</th><td>  <b>if</b> (<a class="local col2 ref" href="#512IsMulVL" title='IsMulVL' data-ref="512IsMulVL" data-ref-filename="512IsMulVL">IsMulVL</a>)</td></tr>
<tr><th id="4015">4015</th><td>    <a class="local col4 ref" href="#504SOffset" title='SOffset' data-ref="504SOffset" data-ref-filename="504SOffset">SOffset</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#130" title='llvm::StackOffset::operator=' data-ref="_ZN4llvm11StackOffsetaSEOS0_" data-ref-filename="_ZN4llvm11StackOffsetaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm11StackOffset3getEll" title='llvm::StackOffset::get' data-ref="_ZN4llvm11StackOffset3getEll" data-ref-filename="_ZN4llvm11StackOffset3getEll">get</a>(<a class="local col4 ref" href="#504SOffset" title='SOffset' data-ref="504SOffset" data-ref-filename="504SOffset">SOffset</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset8getFixedEv" title='llvm::StackOffset::getFixed' data-ref="_ZNK4llvm11StackOffset8getFixedEv" data-ref-filename="_ZNK4llvm11StackOffset8getFixedEv">getFixed</a>(), <a class="local col4 ref" href="#514Offset" title='Offset' data-ref="514Offset" data-ref-filename="514Offset">Offset</a>);</td></tr>
<tr><th id="4016">4016</th><td>  <b>else</b></td></tr>
<tr><th id="4017">4017</th><td>    <a class="local col4 ref" href="#504SOffset" title='SOffset' data-ref="504SOffset" data-ref-filename="504SOffset">SOffset</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#130" title='llvm::StackOffset::operator=' data-ref="_ZN4llvm11StackOffsetaSEOS0_" data-ref-filename="_ZN4llvm11StackOffsetaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm11StackOffset3getEll" title='llvm::StackOffset::get' data-ref="_ZN4llvm11StackOffset3getEll" data-ref-filename="_ZN4llvm11StackOffset3getEll">get</a>(<a class="local col4 ref" href="#514Offset" title='Offset' data-ref="514Offset" data-ref-filename="514Offset">Offset</a>, <a class="local col4 ref" href="#504SOffset" title='SOffset' data-ref="504SOffset" data-ref-filename="504SOffset">SOffset</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset11getScalableEv" title='llvm::StackOffset::getScalable' data-ref="_ZNK4llvm11StackOffset11getScalableEv" data-ref-filename="_ZNK4llvm11StackOffset11getScalableEv">getScalable</a>());</td></tr>
<tr><th id="4018">4018</th><td>  <b>return</b> <a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64FrameOffsetCanUpdate" title='llvm::AArch64FrameOffsetCanUpdate' data-ref="llvm::AArch64FrameOffsetCanUpdate" data-ref-filename="llvm..AArch64FrameOffsetCanUpdate">AArch64FrameOffsetCanUpdate</a> |</td></tr>
<tr><th id="4019">4019</th><td>         (<a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm14LinearPolyBasecvbEv" title='llvm::LinearPolyBase::operator bool' data-ref="_ZNK4llvm14LinearPolyBasecvbEv" data-ref-filename="_ZNK4llvm14LinearPolyBasecvbEv"></a><a class="local col4 ref" href="#504SOffset" title='SOffset' data-ref="504SOffset" data-ref-filename="504SOffset">SOffset</a> ? <var>0</var> : <a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64FrameOffsetIsLegal" title='llvm::AArch64FrameOffsetIsLegal' data-ref="llvm::AArch64FrameOffsetIsLegal" data-ref-filename="llvm..AArch64FrameOffsetIsLegal">AArch64FrameOffsetIsLegal</a>);</td></tr>
<tr><th id="4020">4020</th><td>}</td></tr>
<tr><th id="4021">4021</th><td></td></tr>
<tr><th id="4022">4022</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRNS_11StackOffsetEPKNS_16AArch64InstrInfoE" title='llvm::rewriteAArch64FrameIndex' data-ref="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRNS_11StackOffsetEPKNS_16AArch64InstrInfoE" data-ref-filename="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRNS_11StackOffsetEPKNS_16AArch64InstrInfoE">rewriteAArch64FrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="520MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="520MI" data-ref-filename="520MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="521FrameRegIdx" title='FrameRegIdx' data-type='unsigned int' data-ref="521FrameRegIdx" data-ref-filename="521FrameRegIdx">FrameRegIdx</dfn>,</td></tr>
<tr><th id="4023">4023</th><td>                                    <em>unsigned</em> <dfn class="local col2 decl" id="522FrameReg" title='FrameReg' data-type='unsigned int' data-ref="522FrameReg" data-ref-filename="522FrameReg">FrameReg</dfn>, <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> &amp;<dfn class="local col3 decl" id="523Offset" title='Offset' data-type='llvm::StackOffset &amp;' data-ref="523Offset" data-ref-filename="523Offset">Offset</dfn>,</td></tr>
<tr><th id="4024">4024</th><td>                                    <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col4 decl" id="524TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="524TII" data-ref-filename="524TII">TII</dfn>) {</td></tr>
<tr><th id="4025">4025</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="525Opcode" title='Opcode' data-type='unsigned int' data-ref="525Opcode" data-ref-filename="525Opcode">Opcode</dfn> = <a class="local col0 ref" href="#520MI" title='MI' data-ref="520MI" data-ref-filename="520MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="4026">4026</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="526ImmIdx" title='ImmIdx' data-type='unsigned int' data-ref="526ImmIdx" data-ref-filename="526ImmIdx">ImmIdx</dfn> = <a class="local col1 ref" href="#521FrameRegIdx" title='FrameRegIdx' data-ref="521FrameRegIdx" data-ref-filename="521FrameRegIdx">FrameRegIdx</a> + <var>1</var>;</td></tr>
<tr><th id="4027">4027</th><td></td></tr>
<tr><th id="4028">4028</th><td>  <b>if</b> (<a class="local col5 ref" href="#525Opcode" title='Opcode' data-ref="525Opcode" data-ref-filename="525Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a> || <a class="local col5 ref" href="#525Opcode" title='Opcode' data-ref="525Opcode" data-ref-filename="525Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>) {</td></tr>
<tr><th id="4029">4029</th><td>    <a class="local col3 ref" href="#523Offset" title='Offset' data-ref="523Offset" data-ref-filename="523Offset">Offset</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvmpLERT_RKS0_" title='llvm::operator+=' data-ref="_ZN4llvmpLERT_RKS0_" data-ref-filename="_ZN4llvmpLERT_RKS0_">+=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm11StackOffset8getFixedEl" title='llvm::StackOffset::getFixed' data-ref="_ZN4llvm11StackOffset8getFixedEl" data-ref-filename="_ZN4llvm11StackOffset8getFixedEl">getFixed</a>(<a class="local col0 ref" href="#520MI" title='MI' data-ref="520MI" data-ref-filename="520MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#526ImmIdx" title='ImmIdx' data-ref="526ImmIdx" data-ref-filename="526ImmIdx">ImmIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="4030">4030</th><td>    <a class="ref fn" href="#_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832" title='llvm::emitFrameOffset' data-ref="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832" data-ref-filename="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832">emitFrameOffset</a>(<span class='refarg'>*<a class="local col0 ref" href="#520MI" title='MI' data-ref="520MI" data-ref-filename="520MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#520MI" title='MI' data-ref="520MI" data-ref-filename="520MI">MI</a>, <a class="local col0 ref" href="#520MI" title='MI' data-ref="520MI" data-ref-filename="520MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="4031">4031</th><td>                    <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#520MI" title='MI' data-ref="520MI" data-ref-filename="520MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#522FrameReg" title='FrameReg' data-ref="522FrameReg" data-ref-filename="522FrameReg">FrameReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#130" title='llvm::StackOffset::StackOffset' data-ref="_ZN4llvm11StackOffsetC1ERKS0_" data-ref-filename="_ZN4llvm11StackOffsetC1ERKS0_"></a><a class="local col3 ref" href="#523Offset" title='Offset' data-ref="523Offset" data-ref-filename="523Offset">Offset</a>, <a class="local col4 ref" href="#524TII" title='TII' data-ref="524TII" data-ref-filename="524TII">TII</a>,</td></tr>
<tr><th id="4032">4032</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoFlags" title='llvm::MachineInstr::NoFlags' data-ref="llvm::MachineInstr::NoFlags" data-ref-filename="llvm..MachineInstr..NoFlags">NoFlags</a>, (<a class="local col5 ref" href="#525Opcode" title='Opcode' data-ref="525Opcode" data-ref-filename="525Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>));</td></tr>
<tr><th id="4033">4033</th><td>    <a class="local col0 ref" href="#520MI" title='MI' data-ref="520MI" data-ref-filename="520MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4034">4034</th><td>    <a class="local col3 ref" href="#523Offset" title='Offset' data-ref="523Offset" data-ref-filename="523Offset">Offset</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#130" title='llvm::StackOffset::operator=' data-ref="_ZN4llvm11StackOffsetaSEOS0_" data-ref-filename="_ZN4llvm11StackOffsetaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a><a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm11StackOffsetC1Ev" title='llvm::StackOffset::StackOffset' data-ref="_ZN4llvm11StackOffsetC1Ev" data-ref-filename="_ZN4llvm11StackOffsetC1Ev">(</a>);</td></tr>
<tr><th id="4035">4035</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4036">4036</th><td>  }</td></tr>
<tr><th id="4037">4037</th><td></td></tr>
<tr><th id="4038">4038</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="527NewOffset" title='NewOffset' data-type='int64_t' data-ref="527NewOffset" data-ref-filename="527NewOffset">NewOffset</dfn>;</td></tr>
<tr><th id="4039">4039</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="528UnscaledOp" title='UnscaledOp' data-type='unsigned int' data-ref="528UnscaledOp" data-ref-filename="528UnscaledOp">UnscaledOp</dfn>;</td></tr>
<tr><th id="4040">4040</th><td>  <em>bool</em> <dfn class="local col9 decl" id="529UseUnscaledOp" title='UseUnscaledOp' data-type='bool' data-ref="529UseUnscaledOp" data-ref-filename="529UseUnscaledOp">UseUnscaledOp</dfn>;</td></tr>
<tr><th id="4041">4041</th><td>  <em>int</em> <dfn class="local col0 decl" id="530Status" title='Status' data-type='int' data-ref="530Status" data-ref-filename="530Status">Status</dfn> = <a class="ref fn" href="#_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl" title='llvm::isAArch64FrameOffsetLegal' data-ref="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl" data-ref-filename="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl">isAArch64FrameOffsetLegal</a>(<a class="local col0 ref" href="#520MI" title='MI' data-ref="520MI" data-ref-filename="520MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#523Offset" title='Offset' data-ref="523Offset" data-ref-filename="523Offset">Offset</a></span>, &amp;<a class="local col9 ref" href="#529UseUnscaledOp" title='UseUnscaledOp' data-ref="529UseUnscaledOp" data-ref-filename="529UseUnscaledOp">UseUnscaledOp</a>,</td></tr>
<tr><th id="4042">4042</th><td>                                         &amp;<a class="local col8 ref" href="#528UnscaledOp" title='UnscaledOp' data-ref="528UnscaledOp" data-ref-filename="528UnscaledOp">UnscaledOp</a>, &amp;<a class="local col7 ref" href="#527NewOffset" title='NewOffset' data-ref="527NewOffset" data-ref-filename="527NewOffset">NewOffset</a>);</td></tr>
<tr><th id="4043">4043</th><td>  <b>if</b> (<a class="local col0 ref" href="#530Status" title='Status' data-ref="530Status" data-ref-filename="530Status">Status</a> &amp; <a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64FrameOffsetCanUpdate" title='llvm::AArch64FrameOffsetCanUpdate' data-ref="llvm::AArch64FrameOffsetCanUpdate" data-ref-filename="llvm..AArch64FrameOffsetCanUpdate">AArch64FrameOffsetCanUpdate</a>) {</td></tr>
<tr><th id="4044">4044</th><td>    <b>if</b> (<a class="local col0 ref" href="#530Status" title='Status' data-ref="530Status" data-ref-filename="530Status">Status</a> &amp; <a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64FrameOffsetIsLegal" title='llvm::AArch64FrameOffsetIsLegal' data-ref="llvm::AArch64FrameOffsetIsLegal" data-ref-filename="llvm..AArch64FrameOffsetIsLegal">AArch64FrameOffsetIsLegal</a>)</td></tr>
<tr><th id="4045">4045</th><td>      <i>// Replace the FrameIndex with FrameReg.</i></td></tr>
<tr><th id="4046">4046</th><td>      <a class="local col0 ref" href="#520MI" title='MI' data-ref="520MI" data-ref-filename="520MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#521FrameRegIdx" title='FrameRegIdx' data-ref="521FrameRegIdx" data-ref-filename="521FrameRegIdx">FrameRegIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#522FrameReg" title='FrameReg' data-ref="522FrameReg" data-ref-filename="522FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="4047">4047</th><td>    <b>if</b> (<a class="local col9 ref" href="#529UseUnscaledOp" title='UseUnscaledOp' data-ref="529UseUnscaledOp" data-ref-filename="529UseUnscaledOp">UseUnscaledOp</a>)</td></tr>
<tr><th id="4048">4048</th><td>      <a class="local col0 ref" href="#520MI" title='MI' data-ref="520MI" data-ref-filename="520MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col4 ref" href="#524TII" title='TII' data-ref="524TII" data-ref-filename="524TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#528UnscaledOp" title='UnscaledOp' data-ref="528UnscaledOp" data-ref-filename="528UnscaledOp">UnscaledOp</a>));</td></tr>
<tr><th id="4049">4049</th><td></td></tr>
<tr><th id="4050">4050</th><td>    <a class="local col0 ref" href="#520MI" title='MI' data-ref="520MI" data-ref-filename="520MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#526ImmIdx" title='ImmIdx' data-ref="526ImmIdx" data-ref-filename="526ImmIdx">ImmIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col7 ref" href="#527NewOffset" title='NewOffset' data-ref="527NewOffset" data-ref-filename="527NewOffset">NewOffset</a>);</td></tr>
<tr><th id="4051">4051</th><td>    <b>return</b> !<a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm14LinearPolyBasecvbEv" title='llvm::LinearPolyBase::operator bool' data-ref="_ZNK4llvm14LinearPolyBasecvbEv" data-ref-filename="_ZNK4llvm14LinearPolyBasecvbEv"></a><a class="local col3 ref" href="#523Offset" title='Offset' data-ref="523Offset" data-ref-filename="523Offset">Offset</a>;</td></tr>
<tr><th id="4052">4052</th><td>  }</td></tr>
<tr><th id="4053">4053</th><td></td></tr>
<tr><th id="4054">4054</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4055">4055</th><td>}</td></tr>
<tr><th id="4056">4056</th><td></td></tr>
<tr><th id="4057">4057</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo7getNoopERNS_6MCInstE" title='llvm::AArch64InstrInfo::getNoop' data-ref="_ZNK4llvm16AArch64InstrInfo7getNoopERNS_6MCInstE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="531NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="531NopInst" data-ref-filename="531NopInst">NopInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="4058">4058</th><td>  <a class="local col1 ref" href="#531NopInst" title='NopInst' data-ref="531NopInst" data-ref-filename="531NopInst">NopInst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::HINT" title='llvm::AArch64::HINT' data-ref="llvm::AArch64::HINT" data-ref-filename="llvm..AArch64..HINT">HINT</a>);</td></tr>
<tr><th id="4059">4059</th><td>  <a class="local col1 ref" href="#531NopInst" title='NopInst' data-ref="531NopInst" data-ref-filename="531NopInst">NopInst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>0</var>));</td></tr>
<tr><th id="4060">4060</th><td>}</td></tr>
<tr><th id="4061">4061</th><td></td></tr>
<tr><th id="4062">4062</th><td><i>// AArch64 supports MachineCombiner.</i></td></tr>
<tr><th id="4063">4063</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo18useMachineCombinerEv" title='llvm::AArch64InstrInfo::useMachineCombiner' data-ref="_ZNK4llvm16AArch64InstrInfo18useMachineCombinerEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18useMachineCombinerEv">useMachineCombiner</dfn>() <em>const</em> { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="4064">4064</th><td></td></tr>
<tr><th id="4065">4065</th><td><i  data-doc="_ZL25isCombineInstrSettingFlagj">// True when Opc sets flag</i></td></tr>
<tr><th id="4066">4066</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL25isCombineInstrSettingFlagj" title='isCombineInstrSettingFlag' data-type='bool isCombineInstrSettingFlag(unsigned int Opc)' data-ref="_ZL25isCombineInstrSettingFlagj" data-ref-filename="_ZL25isCombineInstrSettingFlagj">isCombineInstrSettingFlag</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="532Opc" title='Opc' data-type='unsigned int' data-ref="532Opc" data-ref-filename="532Opc">Opc</dfn>) {</td></tr>
<tr><th id="4067">4067</th><td>  <b>switch</b> (<a class="local col2 ref" href="#532Opc" title='Opc' data-ref="532Opc" data-ref-filename="532Opc">Opc</a>) {</td></tr>
<tr><th id="4068">4068</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrr" title='llvm::AArch64::ADDSWrr' data-ref="llvm::AArch64::ADDSWrr" data-ref-filename="llvm..AArch64..ADDSWrr">ADDSWrr</a>:</td></tr>
<tr><th id="4069">4069</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>:</td></tr>
<tr><th id="4070">4070</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrr" title='llvm::AArch64::ADDSXrr' data-ref="llvm::AArch64::ADDSXrr" data-ref-filename="llvm..AArch64..ADDSXrr">ADDSXrr</a>:</td></tr>
<tr><th id="4071">4071</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>:</td></tr>
<tr><th id="4072">4072</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>:</td></tr>
<tr><th id="4073">4073</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>:</td></tr>
<tr><th id="4074">4074</th><td>  <i>// Note: MSUB Wd,Wn,Wm,Wi -&gt; Wd = Wi - WnxWm, not Wd=WnxWm - Wi.</i></td></tr>
<tr><th id="4075">4075</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>:</td></tr>
<tr><th id="4076">4076</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>:</td></tr>
<tr><th id="4077">4077</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4078">4078</th><td>  <b>default</b>:</td></tr>
<tr><th id="4079">4079</th><td>    <b>break</b>;</td></tr>
<tr><th id="4080">4080</th><td>  }</td></tr>
<tr><th id="4081">4081</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4082">4082</th><td>}</td></tr>
<tr><th id="4083">4083</th><td></td></tr>
<tr><th id="4084">4084</th><td><i  data-doc="_ZL25isCombineInstrCandidate32j">// 32b Opcodes that can be combined with a MUL</i></td></tr>
<tr><th id="4085">4085</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL25isCombineInstrCandidate32j" title='isCombineInstrCandidate32' data-type='bool isCombineInstrCandidate32(unsigned int Opc)' data-ref="_ZL25isCombineInstrCandidate32j" data-ref-filename="_ZL25isCombineInstrCandidate32j">isCombineInstrCandidate32</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="533Opc" title='Opc' data-type='unsigned int' data-ref="533Opc" data-ref-filename="533Opc">Opc</dfn>) {</td></tr>
<tr><th id="4086">4086</th><td>  <b>switch</b> (<a class="local col3 ref" href="#533Opc" title='Opc' data-ref="533Opc" data-ref-filename="533Opc">Opc</a>) {</td></tr>
<tr><th id="4087">4087</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrr" title='llvm::AArch64::ADDWrr' data-ref="llvm::AArch64::ADDWrr" data-ref-filename="llvm..AArch64..ADDWrr">ADDWrr</a>:</td></tr>
<tr><th id="4088">4088</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>:</td></tr>
<tr><th id="4089">4089</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrr" title='llvm::AArch64::SUBWrr' data-ref="llvm::AArch64::SUBWrr" data-ref-filename="llvm..AArch64..SUBWrr">SUBWrr</a>:</td></tr>
<tr><th id="4090">4090</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrr" title='llvm::AArch64::ADDSWrr' data-ref="llvm::AArch64::ADDSWrr" data-ref-filename="llvm..AArch64..ADDSWrr">ADDSWrr</a>:</td></tr>
<tr><th id="4091">4091</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>:</td></tr>
<tr><th id="4092">4092</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>:</td></tr>
<tr><th id="4093">4093</th><td>  <i>// Note: MSUB Wd,Wn,Wm,Wi -&gt; Wd = Wi - WnxWm, not Wd=WnxWm - Wi.</i></td></tr>
<tr><th id="4094">4094</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWri" title='llvm::AArch64::SUBWri' data-ref="llvm::AArch64::SUBWri" data-ref-filename="llvm..AArch64..SUBWri">SUBWri</a>:</td></tr>
<tr><th id="4095">4095</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>:</td></tr>
<tr><th id="4096">4096</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4097">4097</th><td>  <b>default</b>:</td></tr>
<tr><th id="4098">4098</th><td>    <b>break</b>;</td></tr>
<tr><th id="4099">4099</th><td>  }</td></tr>
<tr><th id="4100">4100</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4101">4101</th><td>}</td></tr>
<tr><th id="4102">4102</th><td></td></tr>
<tr><th id="4103">4103</th><td><i  data-doc="_ZL25isCombineInstrCandidate64j">// 64b Opcodes that can be combined with a MUL</i></td></tr>
<tr><th id="4104">4104</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL25isCombineInstrCandidate64j" title='isCombineInstrCandidate64' data-type='bool isCombineInstrCandidate64(unsigned int Opc)' data-ref="_ZL25isCombineInstrCandidate64j" data-ref-filename="_ZL25isCombineInstrCandidate64j">isCombineInstrCandidate64</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="534Opc" title='Opc' data-type='unsigned int' data-ref="534Opc" data-ref-filename="534Opc">Opc</dfn>) {</td></tr>
<tr><th id="4105">4105</th><td>  <b>switch</b> (<a class="local col4 ref" href="#534Opc" title='Opc' data-ref="534Opc" data-ref-filename="534Opc">Opc</a>) {</td></tr>
<tr><th id="4106">4106</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrr" title='llvm::AArch64::ADDXrr' data-ref="llvm::AArch64::ADDXrr" data-ref-filename="llvm..AArch64..ADDXrr">ADDXrr</a>:</td></tr>
<tr><th id="4107">4107</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>:</td></tr>
<tr><th id="4108">4108</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrr" title='llvm::AArch64::SUBXrr' data-ref="llvm::AArch64::SUBXrr" data-ref-filename="llvm..AArch64..SUBXrr">SUBXrr</a>:</td></tr>
<tr><th id="4109">4109</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrr" title='llvm::AArch64::ADDSXrr' data-ref="llvm::AArch64::ADDSXrr" data-ref-filename="llvm..AArch64..ADDSXrr">ADDSXrr</a>:</td></tr>
<tr><th id="4110">4110</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>:</td></tr>
<tr><th id="4111">4111</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>:</td></tr>
<tr><th id="4112">4112</th><td>  <i>// Note: MSUB Wd,Wn,Wm,Wi -&gt; Wd = Wi - WnxWm, not Wd=WnxWm - Wi.</i></td></tr>
<tr><th id="4113">4113</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>:</td></tr>
<tr><th id="4114">4114</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>:</td></tr>
<tr><th id="4115">4115</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDv8i8" title='llvm::AArch64::ADDv8i8' data-ref="llvm::AArch64::ADDv8i8" data-ref-filename="llvm..AArch64..ADDv8i8">ADDv8i8</a>:</td></tr>
<tr><th id="4116">4116</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDv16i8" title='llvm::AArch64::ADDv16i8' data-ref="llvm::AArch64::ADDv16i8" data-ref-filename="llvm..AArch64..ADDv16i8">ADDv16i8</a>:</td></tr>
<tr><th id="4117">4117</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDv4i16" title='llvm::AArch64::ADDv4i16' data-ref="llvm::AArch64::ADDv4i16" data-ref-filename="llvm..AArch64..ADDv4i16">ADDv4i16</a>:</td></tr>
<tr><th id="4118">4118</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDv8i16" title='llvm::AArch64::ADDv8i16' data-ref="llvm::AArch64::ADDv8i16" data-ref-filename="llvm..AArch64..ADDv8i16">ADDv8i16</a>:</td></tr>
<tr><th id="4119">4119</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDv2i32" title='llvm::AArch64::ADDv2i32' data-ref="llvm::AArch64::ADDv2i32" data-ref-filename="llvm..AArch64..ADDv2i32">ADDv2i32</a>:</td></tr>
<tr><th id="4120">4120</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDv4i32" title='llvm::AArch64::ADDv4i32' data-ref="llvm::AArch64::ADDv4i32" data-ref-filename="llvm..AArch64..ADDv4i32">ADDv4i32</a>:</td></tr>
<tr><th id="4121">4121</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBv8i8" title='llvm::AArch64::SUBv8i8' data-ref="llvm::AArch64::SUBv8i8" data-ref-filename="llvm..AArch64..SUBv8i8">SUBv8i8</a>:</td></tr>
<tr><th id="4122">4122</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBv16i8" title='llvm::AArch64::SUBv16i8' data-ref="llvm::AArch64::SUBv16i8" data-ref-filename="llvm..AArch64..SUBv16i8">SUBv16i8</a>:</td></tr>
<tr><th id="4123">4123</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBv4i16" title='llvm::AArch64::SUBv4i16' data-ref="llvm::AArch64::SUBv4i16" data-ref-filename="llvm..AArch64..SUBv4i16">SUBv4i16</a>:</td></tr>
<tr><th id="4124">4124</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBv8i16" title='llvm::AArch64::SUBv8i16' data-ref="llvm::AArch64::SUBv8i16" data-ref-filename="llvm..AArch64..SUBv8i16">SUBv8i16</a>:</td></tr>
<tr><th id="4125">4125</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBv2i32" title='llvm::AArch64::SUBv2i32' data-ref="llvm::AArch64::SUBv2i32" data-ref-filename="llvm..AArch64..SUBv2i32">SUBv2i32</a>:</td></tr>
<tr><th id="4126">4126</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBv4i32" title='llvm::AArch64::SUBv4i32' data-ref="llvm::AArch64::SUBv4i32" data-ref-filename="llvm..AArch64..SUBv4i32">SUBv4i32</a>:</td></tr>
<tr><th id="4127">4127</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4128">4128</th><td>  <b>default</b>:</td></tr>
<tr><th id="4129">4129</th><td>    <b>break</b>;</td></tr>
<tr><th id="4130">4130</th><td>  }</td></tr>
<tr><th id="4131">4131</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4132">4132</th><td>}</td></tr>
<tr><th id="4133">4133</th><td></td></tr>
<tr><th id="4134">4134</th><td><i  data-doc="_ZL25isCombineInstrCandidateFPRKN4llvm12MachineInstrE">// FP Opcodes that can be combined with a FMUL.</i></td></tr>
<tr><th id="4135">4135</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL25isCombineInstrCandidateFPRKN4llvm12MachineInstrE" title='isCombineInstrCandidateFP' data-type='bool isCombineInstrCandidateFP(const llvm::MachineInstr &amp; Inst)' data-ref="_ZL25isCombineInstrCandidateFPRKN4llvm12MachineInstrE" data-ref-filename="_ZL25isCombineInstrCandidateFPRKN4llvm12MachineInstrE">isCombineInstrCandidateFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="535Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="535Inst" data-ref-filename="535Inst">Inst</dfn>) {</td></tr>
<tr><th id="4136">4136</th><td>  <b>switch</b> (<a class="local col5 ref" href="#535Inst" title='Inst' data-ref="535Inst" data-ref-filename="535Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4137">4137</th><td>  <b>default</b>:</td></tr>
<tr><th id="4138">4138</th><td>    <b>break</b>;</td></tr>
<tr><th id="4139">4139</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDHrr" title='llvm::AArch64::FADDHrr' data-ref="llvm::AArch64::FADDHrr" data-ref-filename="llvm..AArch64..FADDHrr">FADDHrr</a>:</td></tr>
<tr><th id="4140">4140</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDSrr" title='llvm::AArch64::FADDSrr' data-ref="llvm::AArch64::FADDSrr" data-ref-filename="llvm..AArch64..FADDSrr">FADDSrr</a>:</td></tr>
<tr><th id="4141">4141</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDDrr" title='llvm::AArch64::FADDDrr' data-ref="llvm::AArch64::FADDDrr" data-ref-filename="llvm..AArch64..FADDDrr">FADDDrr</a>:</td></tr>
<tr><th id="4142">4142</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDv4f16" title='llvm::AArch64::FADDv4f16' data-ref="llvm::AArch64::FADDv4f16" data-ref-filename="llvm..AArch64..FADDv4f16">FADDv4f16</a>:</td></tr>
<tr><th id="4143">4143</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDv8f16" title='llvm::AArch64::FADDv8f16' data-ref="llvm::AArch64::FADDv8f16" data-ref-filename="llvm..AArch64..FADDv8f16">FADDv8f16</a>:</td></tr>
<tr><th id="4144">4144</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDv2f32" title='llvm::AArch64::FADDv2f32' data-ref="llvm::AArch64::FADDv2f32" data-ref-filename="llvm..AArch64..FADDv2f32">FADDv2f32</a>:</td></tr>
<tr><th id="4145">4145</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDv2f64" title='llvm::AArch64::FADDv2f64' data-ref="llvm::AArch64::FADDv2f64" data-ref-filename="llvm..AArch64..FADDv2f64">FADDv2f64</a>:</td></tr>
<tr><th id="4146">4146</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDv4f32" title='llvm::AArch64::FADDv4f32' data-ref="llvm::AArch64::FADDv4f32" data-ref-filename="llvm..AArch64..FADDv4f32">FADDv4f32</a>:</td></tr>
<tr><th id="4147">4147</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBHrr" title='llvm::AArch64::FSUBHrr' data-ref="llvm::AArch64::FSUBHrr" data-ref-filename="llvm..AArch64..FSUBHrr">FSUBHrr</a>:</td></tr>
<tr><th id="4148">4148</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBSrr" title='llvm::AArch64::FSUBSrr' data-ref="llvm::AArch64::FSUBSrr" data-ref-filename="llvm..AArch64..FSUBSrr">FSUBSrr</a>:</td></tr>
<tr><th id="4149">4149</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBDrr" title='llvm::AArch64::FSUBDrr' data-ref="llvm::AArch64::FSUBDrr" data-ref-filename="llvm..AArch64..FSUBDrr">FSUBDrr</a>:</td></tr>
<tr><th id="4150">4150</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBv4f16" title='llvm::AArch64::FSUBv4f16' data-ref="llvm::AArch64::FSUBv4f16" data-ref-filename="llvm..AArch64..FSUBv4f16">FSUBv4f16</a>:</td></tr>
<tr><th id="4151">4151</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBv8f16" title='llvm::AArch64::FSUBv8f16' data-ref="llvm::AArch64::FSUBv8f16" data-ref-filename="llvm..AArch64..FSUBv8f16">FSUBv8f16</a>:</td></tr>
<tr><th id="4152">4152</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBv2f32" title='llvm::AArch64::FSUBv2f32' data-ref="llvm::AArch64::FSUBv2f32" data-ref-filename="llvm..AArch64..FSUBv2f32">FSUBv2f32</a>:</td></tr>
<tr><th id="4153">4153</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBv2f64" title='llvm::AArch64::FSUBv2f64' data-ref="llvm::AArch64::FSUBv2f64" data-ref-filename="llvm..AArch64..FSUBv2f64">FSUBv2f64</a>:</td></tr>
<tr><th id="4154">4154</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBv4f32" title='llvm::AArch64::FSUBv4f32' data-ref="llvm::AArch64::FSUBv4f32" data-ref-filename="llvm..AArch64..FSUBv4f32">FSUBv4f32</a>:</td></tr>
<tr><th id="4155">4155</th><td>    <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions" data-ref-filename="llvm..TargetOptions">TargetOptions</a> <dfn class="local col6 decl" id="536Options" title='Options' data-type='llvm::TargetOptions' data-ref="536Options" data-ref-filename="536Options">Options</dfn> = <a class="ref fn fake" href="../../../include/llvm/Target/TargetOptions.h.html#122" title='llvm::TargetOptions::TargetOptions' data-ref="_ZN4llvm13TargetOptionsC1ERKS0_" data-ref-filename="_ZN4llvm13TargetOptionsC1ERKS0_"></a><a class="local col5 ref" href="#535Inst" title='Inst' data-ref="535Inst" data-ref-filename="535Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref field" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options" data-ref-filename="llvm..TargetMachine..Options">Options</a>;</td></tr>
<tr><th id="4156">4156</th><td>    <i>// We can fuse FADD/FSUB with FMUL, if fusion is either allowed globally by</i></td></tr>
<tr><th id="4157">4157</th><td><i>    // the target options or if FADD/FSUB has the contract fast-math flag.</i></td></tr>
<tr><th id="4158">4158</th><td>    <b>return</b> <a class="local col6 ref" href="#536Options" title='Options' data-ref="536Options" data-ref-filename="536Options">Options</a>.<a class="ref field" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::UnsafeFPMath" title='llvm::TargetOptions::UnsafeFPMath' data-ref="llvm::TargetOptions::UnsafeFPMath" data-ref-filename="llvm..TargetOptions..UnsafeFPMath">UnsafeFPMath</a> ||</td></tr>
<tr><th id="4159">4159</th><td>           <a class="local col6 ref" href="#536Options" title='Options' data-ref="536Options" data-ref-filename="536Options">Options</a>.<a class="ref field" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::AllowFPOpFusion" title='llvm::TargetOptions::AllowFPOpFusion' data-ref="llvm::TargetOptions::AllowFPOpFusion" data-ref-filename="llvm..TargetOptions..AllowFPOpFusion">AllowFPOpFusion</a> == <span class="namespace">FPOpFusion::</span><a class="enum" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::FPOpFusion::Fast" title='llvm::FPOpFusion::Fast' data-ref="llvm::FPOpFusion::Fast" data-ref-filename="llvm..FPOpFusion..Fast">Fast</a> ||</td></tr>
<tr><th id="4160">4160</th><td>           <a class="local col5 ref" href="#535Inst" title='Inst' data-ref="535Inst" data-ref-filename="535Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FmContract" title='llvm::MachineInstr::FmContract' data-ref="llvm::MachineInstr::FmContract" data-ref-filename="llvm..MachineInstr..FmContract">FmContract</a>);</td></tr>
<tr><th id="4161">4161</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4162">4162</th><td>  }</td></tr>
<tr><th id="4163">4163</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4164">4164</th><td>}</td></tr>
<tr><th id="4165">4165</th><td></td></tr>
<tr><th id="4166">4166</th><td><i  data-doc="_ZL23isCombineInstrCandidatej">// Opcodes that can be combined with a MUL</i></td></tr>
<tr><th id="4167">4167</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL23isCombineInstrCandidatej" title='isCombineInstrCandidate' data-type='bool isCombineInstrCandidate(unsigned int Opc)' data-ref="_ZL23isCombineInstrCandidatej" data-ref-filename="_ZL23isCombineInstrCandidatej">isCombineInstrCandidate</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="537Opc" title='Opc' data-type='unsigned int' data-ref="537Opc" data-ref-filename="537Opc">Opc</dfn>) {</td></tr>
<tr><th id="4168">4168</th><td>  <b>return</b> (<a class="tu ref fn" href="#_ZL25isCombineInstrCandidate32j" title='isCombineInstrCandidate32' data-use='c' data-ref="_ZL25isCombineInstrCandidate32j" data-ref-filename="_ZL25isCombineInstrCandidate32j">isCombineInstrCandidate32</a>(<a class="local col7 ref" href="#537Opc" title='Opc' data-ref="537Opc" data-ref-filename="537Opc">Opc</a>) || <a class="tu ref fn" href="#_ZL25isCombineInstrCandidate64j" title='isCombineInstrCandidate64' data-use='c' data-ref="_ZL25isCombineInstrCandidate64j" data-ref-filename="_ZL25isCombineInstrCandidate64j">isCombineInstrCandidate64</a>(<a class="local col7 ref" href="#537Opc" title='Opc' data-ref="537Opc" data-ref-filename="537Opc">Opc</a>));</td></tr>
<tr><th id="4169">4169</th><td>}</td></tr>
<tr><th id="4170">4170</th><td></td></tr>
<tr><th id="4171">4171</th><td><i  data-doc="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb">//</i></td></tr>
<tr><th id="4172">4172</th><td><i  data-doc="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb">// Utility routine that checks if \param MO is defined by an</i></td></tr>
<tr><th id="4173">4173</th><td><i  data-doc="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb">// \param CombineOpc instruction in the basic block \param MBB</i></td></tr>
<tr><th id="4174">4174</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb" title='canCombine' data-type='bool canCombine(llvm::MachineBasicBlock &amp; MBB, llvm::MachineOperand &amp; MO, unsigned int CombineOpc, unsigned int ZeroReg = 0, bool CheckZeroReg = false)' data-ref="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb" data-ref-filename="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb">canCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="538MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="538MBB" data-ref-filename="538MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="539MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="539MO" data-ref-filename="539MO">MO</dfn>,</td></tr>
<tr><th id="4175">4175</th><td>                       <em>unsigned</em> <dfn class="local col0 decl" id="540CombineOpc" title='CombineOpc' data-type='unsigned int' data-ref="540CombineOpc" data-ref-filename="540CombineOpc">CombineOpc</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="541ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="541ZeroReg" data-ref-filename="541ZeroReg">ZeroReg</dfn> = <var>0</var>,</td></tr>
<tr><th id="4176">4176</th><td>                       <em>bool</em> <dfn class="local col2 decl" id="542CheckZeroReg" title='CheckZeroReg' data-type='bool' data-ref="542CheckZeroReg" data-ref-filename="542CheckZeroReg">CheckZeroReg</dfn> = <b>false</b>) {</td></tr>
<tr><th id="4177">4177</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="543MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="543MRI" data-ref-filename="543MRI">MRI</dfn> = <a class="local col8 ref" href="#538MBB" title='MBB' data-ref="538MBB" data-ref-filename="538MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4178">4178</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="544MI" title='MI' data-type='llvm::MachineInstr *' data-ref="544MI" data-ref-filename="544MI">MI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4179">4179</th><td></td></tr>
<tr><th id="4180">4180</th><td>  <b>if</b> (<a class="local col9 ref" href="#539MO" title='MO' data-ref="539MO" data-ref-filename="539MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#539MO" title='MO' data-ref="539MO" data-ref-filename="539MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="4181">4181</th><td>    <a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI" data-ref-filename="544MI">MI</a> = <a class="local col3 ref" href="#543MRI" title='MRI' data-ref="543MRI" data-ref-filename="543MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col9 ref" href="#539MO" title='MO' data-ref="539MO" data-ref-filename="539MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4182">4182</th><td>  <i>// And it needs to be in the trace (otherwise, it won't have a depth).</i></td></tr>
<tr><th id="4183">4183</th><td>  <b>if</b> (!<a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI" data-ref-filename="544MI">MI</a> || <a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI" data-ref-filename="544MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != &amp;<a class="local col8 ref" href="#538MBB" title='MBB' data-ref="538MBB" data-ref-filename="538MBB">MBB</a> || (<em>unsigned</em>)<a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI" data-ref-filename="544MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col0 ref" href="#540CombineOpc" title='CombineOpc' data-ref="540CombineOpc" data-ref-filename="540CombineOpc">CombineOpc</a>)</td></tr>
<tr><th id="4184">4184</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4185">4185</th><td>  <i>// Must only used by the user we combine with.</i></td></tr>
<tr><th id="4186">4186</th><td>  <b>if</b> (!<a class="local col3 ref" href="#543MRI" title='MRI' data-ref="543MRI" data-ref-filename="543MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI" data-ref-filename="544MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="4187">4187</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4188">4188</th><td></td></tr>
<tr><th id="4189">4189</th><td>  <b>if</b> (<a class="local col2 ref" href="#542CheckZeroReg" title='CheckZeroReg' data-ref="542CheckZeroReg" data-ref-filename="542CheckZeroReg">CheckZeroReg</a>) {</td></tr>
<tr><th id="4190">4190</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getNumOperands() &gt;= <var>4</var> &amp;&amp; MI-&gt;getOperand(<var>0</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="4191">4191</th><td>           MI-&gt;getOperand(<var>1</var>).isReg() &amp;&amp; MI-&gt;getOperand(<var>2</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="4192">4192</th><td>           MI-&gt;getOperand(<var>3</var>).isReg() &amp;&amp; <q>"MAdd/MSub must have a least 4 regs"</q>);</td></tr>
<tr><th id="4193">4193</th><td>    <i>// The third input reg must be zero.</i></td></tr>
<tr><th id="4194">4194</th><td>    <b>if</b> (<a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI" data-ref-filename="544MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEj" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEj" data-ref-filename="_ZNK4llvm8RegisterneEj">!=</a> <a class="local col1 ref" href="#541ZeroReg" title='ZeroReg' data-ref="541ZeroReg" data-ref-filename="541ZeroReg">ZeroReg</a>)</td></tr>
<tr><th id="4195">4195</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4196">4196</th><td>  }</td></tr>
<tr><th id="4197">4197</th><td></td></tr>
<tr><th id="4198">4198</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4199">4199</th><td>}</td></tr>
<tr><th id="4200">4200</th><td></td></tr>
<tr><th id="4201">4201</th><td><i  data-doc="_ZL17canCombineWithMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEjj">//</i></td></tr>
<tr><th id="4202">4202</th><td><i  data-doc="_ZL17canCombineWithMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEjj">// Is \param MO defined by an integer multiply and can be combined?</i></td></tr>
<tr><th id="4203">4203</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17canCombineWithMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEjj" title='canCombineWithMUL' data-type='bool canCombineWithMUL(llvm::MachineBasicBlock &amp; MBB, llvm::MachineOperand &amp; MO, unsigned int MulOpc, unsigned int ZeroReg)' data-ref="_ZL17canCombineWithMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEjj" data-ref-filename="_ZL17canCombineWithMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEjj">canCombineWithMUL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="545MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="545MBB" data-ref-filename="545MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="546MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="546MO" data-ref-filename="546MO">MO</dfn>,</td></tr>
<tr><th id="4204">4204</th><td>                              <em>unsigned</em> <dfn class="local col7 decl" id="547MulOpc" title='MulOpc' data-type='unsigned int' data-ref="547MulOpc" data-ref-filename="547MulOpc">MulOpc</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="548ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="548ZeroReg" data-ref-filename="548ZeroReg">ZeroReg</dfn>) {</td></tr>
<tr><th id="4205">4205</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb" title='canCombine' data-use='c' data-ref="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb" data-ref-filename="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb">canCombine</a>(<span class='refarg'><a class="local col5 ref" href="#545MBB" title='MBB' data-ref="545MBB" data-ref-filename="545MBB">MBB</a></span>, <span class='refarg'><a class="local col6 ref" href="#546MO" title='MO' data-ref="546MO" data-ref-filename="546MO">MO</a></span>, <a class="local col7 ref" href="#547MulOpc" title='MulOpc' data-ref="547MulOpc" data-ref-filename="547MulOpc">MulOpc</a>, <a class="local col8 ref" href="#548ZeroReg" title='ZeroReg' data-ref="548ZeroReg" data-ref-filename="548ZeroReg">ZeroReg</a>, <b>true</b>);</td></tr>
<tr><th id="4206">4206</th><td>}</td></tr>
<tr><th id="4207">4207</th><td></td></tr>
<tr><th id="4208">4208</th><td><i  data-doc="_ZL18canCombineWithFMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEj">//</i></td></tr>
<tr><th id="4209">4209</th><td><i  data-doc="_ZL18canCombineWithFMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEj">// Is \param MO defined by a floating-point multiply and can be combined?</i></td></tr>
<tr><th id="4210">4210</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL18canCombineWithFMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEj" title='canCombineWithFMUL' data-type='bool canCombineWithFMUL(llvm::MachineBasicBlock &amp; MBB, llvm::MachineOperand &amp; MO, unsigned int MulOpc)' data-ref="_ZL18canCombineWithFMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEj" data-ref-filename="_ZL18canCombineWithFMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEj">canCombineWithFMUL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="549MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="549MBB" data-ref-filename="549MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="550MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="550MO" data-ref-filename="550MO">MO</dfn>,</td></tr>
<tr><th id="4211">4211</th><td>                               <em>unsigned</em> <dfn class="local col1 decl" id="551MulOpc" title='MulOpc' data-type='unsigned int' data-ref="551MulOpc" data-ref-filename="551MulOpc">MulOpc</dfn>) {</td></tr>
<tr><th id="4212">4212</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb" title='canCombine' data-use='c' data-ref="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb" data-ref-filename="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb">canCombine</a>(<span class='refarg'><a class="local col9 ref" href="#549MBB" title='MBB' data-ref="549MBB" data-ref-filename="549MBB">MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#550MO" title='MO' data-ref="550MO" data-ref-filename="550MO">MO</a></span>, <a class="local col1 ref" href="#551MulOpc" title='MulOpc' data-ref="551MulOpc" data-ref-filename="551MulOpc">MulOpc</a>);</td></tr>
<tr><th id="4213">4213</th><td>}</td></tr>
<tr><th id="4214">4214</th><td></td></tr>
<tr><th id="4215">4215</th><td><i>// TODO: There are many more machine instruction opcodes to match:</i></td></tr>
<tr><th id="4216">4216</th><td><i>//       1. Other data types (integer, vectors)</i></td></tr>
<tr><th id="4217">4217</th><td><i>//       2. Other math / logic operations (xor, or)</i></td></tr>
<tr><th id="4218">4218</th><td><i>//       3. Other forms of the same operation (intrinsics and other variants)</i></td></tr>
<tr><th id="4219">4219</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isAssociativeAndCommutative' data-ref="_ZNK4llvm16AArch64InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE">isAssociativeAndCommutative</dfn>(</td></tr>
<tr><th id="4220">4220</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="552Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="552Inst" data-ref-filename="552Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="4221">4221</th><td>  <b>switch</b> (<a class="local col2 ref" href="#552Inst" title='Inst' data-ref="552Inst" data-ref-filename="552Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4222">4222</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDDrr" title='llvm::AArch64::FADDDrr' data-ref="llvm::AArch64::FADDDrr" data-ref-filename="llvm..AArch64..FADDDrr">FADDDrr</a>:</td></tr>
<tr><th id="4223">4223</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDSrr" title='llvm::AArch64::FADDSrr' data-ref="llvm::AArch64::FADDSrr" data-ref-filename="llvm..AArch64..FADDSrr">FADDSrr</a>:</td></tr>
<tr><th id="4224">4224</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDv2f32" title='llvm::AArch64::FADDv2f32' data-ref="llvm::AArch64::FADDv2f32" data-ref-filename="llvm..AArch64..FADDv2f32">FADDv2f32</a>:</td></tr>
<tr><th id="4225">4225</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDv2f64" title='llvm::AArch64::FADDv2f64' data-ref="llvm::AArch64::FADDv2f64" data-ref-filename="llvm..AArch64..FADDv2f64">FADDv2f64</a>:</td></tr>
<tr><th id="4226">4226</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDv4f32" title='llvm::AArch64::FADDv4f32' data-ref="llvm::AArch64::FADDv4f32" data-ref-filename="llvm..AArch64..FADDv4f32">FADDv4f32</a>:</td></tr>
<tr><th id="4227">4227</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULDrr" title='llvm::AArch64::FMULDrr' data-ref="llvm::AArch64::FMULDrr" data-ref-filename="llvm..AArch64..FMULDrr">FMULDrr</a>:</td></tr>
<tr><th id="4228">4228</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULSrr" title='llvm::AArch64::FMULSrr' data-ref="llvm::AArch64::FMULSrr" data-ref-filename="llvm..AArch64..FMULSrr">FMULSrr</a>:</td></tr>
<tr><th id="4229">4229</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULX32" title='llvm::AArch64::FMULX32' data-ref="llvm::AArch64::FMULX32" data-ref-filename="llvm..AArch64..FMULX32">FMULX32</a>:</td></tr>
<tr><th id="4230">4230</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULX64" title='llvm::AArch64::FMULX64' data-ref="llvm::AArch64::FMULX64" data-ref-filename="llvm..AArch64..FMULX64">FMULX64</a>:</td></tr>
<tr><th id="4231">4231</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULXv2f32" title='llvm::AArch64::FMULXv2f32' data-ref="llvm::AArch64::FMULXv2f32" data-ref-filename="llvm..AArch64..FMULXv2f32">FMULXv2f32</a>:</td></tr>
<tr><th id="4232">4232</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULXv2f64" title='llvm::AArch64::FMULXv2f64' data-ref="llvm::AArch64::FMULXv2f64" data-ref-filename="llvm..AArch64..FMULXv2f64">FMULXv2f64</a>:</td></tr>
<tr><th id="4233">4233</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULXv4f32" title='llvm::AArch64::FMULXv4f32' data-ref="llvm::AArch64::FMULXv4f32" data-ref-filename="llvm..AArch64..FMULXv4f32">FMULXv4f32</a>:</td></tr>
<tr><th id="4234">4234</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2f32" title='llvm::AArch64::FMULv2f32' data-ref="llvm::AArch64::FMULv2f32" data-ref-filename="llvm..AArch64..FMULv2f32">FMULv2f32</a>:</td></tr>
<tr><th id="4235">4235</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2f64" title='llvm::AArch64::FMULv2f64' data-ref="llvm::AArch64::FMULv2f64" data-ref-filename="llvm..AArch64..FMULv2f64">FMULv2f64</a>:</td></tr>
<tr><th id="4236">4236</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4f32" title='llvm::AArch64::FMULv4f32' data-ref="llvm::AArch64::FMULv4f32" data-ref-filename="llvm..AArch64..FMULv4f32">FMULv4f32</a>:</td></tr>
<tr><th id="4237">4237</th><td>    <b>return</b> <a class="local col2 ref" href="#552Inst" title='Inst' data-ref="552Inst" data-ref-filename="552Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref field" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options" data-ref-filename="llvm..TargetMachine..Options">Options</a>.<a class="ref field" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::UnsafeFPMath" title='llvm::TargetOptions::UnsafeFPMath' data-ref="llvm::TargetOptions::UnsafeFPMath" data-ref-filename="llvm..TargetOptions..UnsafeFPMath">UnsafeFPMath</a>;</td></tr>
<tr><th id="4238">4238</th><td>  <b>default</b>:</td></tr>
<tr><th id="4239">4239</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4240">4240</th><td>  }</td></tr>
<tr><th id="4241">4241</th><td>}</td></tr>
<tr><th id="4242">4242</th><td></td></tr>
<tr><th id="4243">4243</th><td><i class="doc" data-doc="_ZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">/// Find instructions that can be turned into madd.</i></td></tr>
<tr><th id="4244">4244</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='getMaddPatterns' data-type='bool getMaddPatterns(llvm::MachineInstr &amp; Root, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp; Patterns)' data-ref="_ZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" data-ref-filename="_ZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getMaddPatterns</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="553Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="553Root" data-ref-filename="553Root">Root</dfn>,</td></tr>
<tr><th id="4245">4245</th><td>                            <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col4 decl" id="554Patterns" title='Patterns' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="554Patterns" data-ref-filename="554Patterns">Patterns</dfn>) {</td></tr>
<tr><th id="4246">4246</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="555Opc" title='Opc' data-type='unsigned int' data-ref="555Opc" data-ref-filename="555Opc">Opc</dfn> = <a class="local col3 ref" href="#553Root" title='Root' data-ref="553Root" data-ref-filename="553Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="4247">4247</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="556MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="556MBB" data-ref-filename="556MBB">MBB</dfn> = *<a class="local col3 ref" href="#553Root" title='Root' data-ref="553Root" data-ref-filename="553Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4248">4248</th><td>  <em>bool</em> <dfn class="local col7 decl" id="557Found" title='Found' data-type='bool' data-ref="557Found" data-ref-filename="557Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="4249">4249</th><td></td></tr>
<tr><th id="4250">4250</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL23isCombineInstrCandidatej" title='isCombineInstrCandidate' data-use='c' data-ref="_ZL23isCombineInstrCandidatej" data-ref-filename="_ZL23isCombineInstrCandidatej">isCombineInstrCandidate</a>(<a class="local col5 ref" href="#555Opc" title='Opc' data-ref="555Opc" data-ref-filename="555Opc">Opc</a>))</td></tr>
<tr><th id="4251">4251</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4252">4252</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL25isCombineInstrSettingFlagj" title='isCombineInstrSettingFlag' data-use='c' data-ref="_ZL25isCombineInstrSettingFlagj" data-ref-filename="_ZL25isCombineInstrSettingFlagj">isCombineInstrSettingFlag</a>(<a class="local col5 ref" href="#555Opc" title='Opc' data-ref="555Opc" data-ref-filename="555Opc">Opc</a>)) {</td></tr>
<tr><th id="4253">4253</th><td>    <em>int</em> <dfn class="local col8 decl" id="558Cmp_NZCV" title='Cmp_NZCV' data-type='int' data-ref="558Cmp_NZCV" data-ref-filename="558Cmp_NZCV">Cmp_NZCV</dfn> = <a class="local col3 ref" href="#553Root" title='Root' data-ref="553Root" data-ref-filename="553Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <b>true</b>);</td></tr>
<tr><th id="4254">4254</th><td>    <i>// When NZCV is live bail out.</i></td></tr>
<tr><th id="4255">4255</th><td>    <b>if</b> (<a class="local col8 ref" href="#558Cmp_NZCV" title='Cmp_NZCV' data-ref="558Cmp_NZCV" data-ref-filename="558Cmp_NZCV">Cmp_NZCV</a> == -<var>1</var>)</td></tr>
<tr><th id="4256">4256</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4257">4257</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="559NewOpc" title='NewOpc' data-type='unsigned int' data-ref="559NewOpc" data-ref-filename="559NewOpc">NewOpc</dfn> = <a class="tu ref fn" href="#_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE" title='convertToNonFlagSettingOpc' data-use='c' data-ref="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE" data-ref-filename="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE">convertToNonFlagSettingOpc</a>(<a class="local col3 ref" href="#553Root" title='Root' data-ref="553Root" data-ref-filename="553Root">Root</a>);</td></tr>
<tr><th id="4258">4258</th><td>    <i>// When opcode can't change bail out.</i></td></tr>
<tr><th id="4259">4259</th><td><i>    // CHECKME: do we miss any cases for opcode conversion?</i></td></tr>
<tr><th id="4260">4260</th><td>    <b>if</b> (<a class="local col9 ref" href="#559NewOpc" title='NewOpc' data-ref="559NewOpc" data-ref-filename="559NewOpc">NewOpc</a> == <a class="local col5 ref" href="#555Opc" title='Opc' data-ref="555Opc" data-ref-filename="555Opc">Opc</a>)</td></tr>
<tr><th id="4261">4261</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4262">4262</th><td>    <a class="local col5 ref" href="#555Opc" title='Opc' data-ref="555Opc" data-ref-filename="555Opc">Opc</a> = <a class="local col9 ref" href="#559NewOpc" title='NewOpc' data-ref="559NewOpc" data-ref-filename="559NewOpc">NewOpc</a>;</td></tr>
<tr><th id="4263">4263</th><td>  }</td></tr>
<tr><th id="4264">4264</th><td></td></tr>
<tr><th id="4265">4265</th><td>  <em>auto</em> <dfn class="local col0 decl" id="560setFound" title='setFound' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:4265:19)' data-ref="560setFound" data-ref-filename="560setFound">setFound</dfn> = [&amp;](<em>int</em> <dfn class="local col1 decl" id="561Opcode" title='Opcode' data-type='int' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</dfn>, <em>int</em> <dfn class="local col2 decl" id="562Operand" title='Operand' data-type='int' data-ref="562Operand" data-ref-filename="562Operand">Operand</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="563ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="563ZeroReg" data-ref-filename="563ZeroReg">ZeroReg</dfn>,</td></tr>
<tr><th id="4266">4266</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col4 decl" id="564Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="564Pattern" data-ref-filename="564Pattern">Pattern</dfn>) {</td></tr>
<tr><th id="4267">4267</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL17canCombineWithMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEjj" title='canCombineWithMUL' data-use='c' data-ref="_ZL17canCombineWithMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEjj" data-ref-filename="_ZL17canCombineWithMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEjj">canCombineWithMUL</a>(<span class='refarg'><a class="local col6 ref" href="#556MBB" title='MBB' data-ref="556MBB" data-ref-filename="556MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#553Root" title='Root' data-ref="553Root" data-ref-filename="553Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#562Operand" title='Operand' data-ref="562Operand" data-ref-filename="562Operand">Operand</a>)</span>, <a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a>, <a class="local col3 ref" href="#563ZeroReg" title='ZeroReg' data-ref="563ZeroReg" data-ref-filename="563ZeroReg">ZeroReg</a>)) {</td></tr>
<tr><th id="4268">4268</th><td>      <a class="local col4 ref" href="#554Patterns" title='Patterns' data-ref="554Patterns" data-ref-filename="554Patterns">Patterns</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#564Pattern" title='Pattern' data-ref="564Pattern" data-ref-filename="564Pattern">Pattern</a>);</td></tr>
<tr><th id="4269">4269</th><td>      <a class="local col7 ref" href="#557Found" title='Found' data-ref="557Found" data-ref-filename="557Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="4270">4270</th><td>    }</td></tr>
<tr><th id="4271">4271</th><td>  };</td></tr>
<tr><th id="4272">4272</th><td></td></tr>
<tr><th id="4273">4273</th><td>  <em>auto</em> <dfn class="local col5 decl" id="565setVFound" title='setVFound' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:4273:20)' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</dfn> = [&amp;](<em>int</em> <dfn class="local col6 decl" id="566Opcode" title='Opcode' data-type='int' data-ref="566Opcode" data-ref-filename="566Opcode">Opcode</dfn>, <em>int</em> <dfn class="local col7 decl" id="567Operand" title='Operand' data-type='int' data-ref="567Operand" data-ref-filename="567Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col8 decl" id="568Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="568Pattern" data-ref-filename="568Pattern">Pattern</dfn>) {</td></tr>
<tr><th id="4274">4274</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb" title='canCombine' data-use='c' data-ref="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb" data-ref-filename="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb">canCombine</a>(<span class='refarg'><a class="local col6 ref" href="#556MBB" title='MBB' data-ref="556MBB" data-ref-filename="556MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#553Root" title='Root' data-ref="553Root" data-ref-filename="553Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#567Operand" title='Operand' data-ref="567Operand" data-ref-filename="567Operand">Operand</a>)</span>, <a class="local col6 ref" href="#566Opcode" title='Opcode' data-ref="566Opcode" data-ref-filename="566Opcode">Opcode</a>)) {</td></tr>
<tr><th id="4275">4275</th><td>      <a class="local col4 ref" href="#554Patterns" title='Patterns' data-ref="554Patterns" data-ref-filename="554Patterns">Patterns</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#568Pattern" title='Pattern' data-ref="568Pattern" data-ref-filename="568Pattern">Pattern</a>);</td></tr>
<tr><th id="4276">4276</th><td>      <a class="local col7 ref" href="#557Found" title='Found' data-ref="557Found" data-ref-filename="557Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="4277">4277</th><td>    }</td></tr>
<tr><th id="4278">4278</th><td>  };</td></tr>
<tr><th id="4279">4279</th><td></td></tr>
<tr><th id="4280">4280</th><td>  <b>typedef</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col9 typedef" id="569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</dfn>;</td></tr>
<tr><th id="4281">4281</th><td></td></tr>
<tr><th id="4282">4282</th><td>  <b>switch</b> (<a class="local col5 ref" href="#555Opc" title='Opc' data-ref="555Opc" data-ref-filename="555Opc">Opc</a>) {</td></tr>
<tr><th id="4283">4283</th><td>  <b>default</b>:</td></tr>
<tr><th id="4284">4284</th><td>    <b>break</b>;</td></tr>
<tr><th id="4285">4285</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrr" title='llvm::AArch64::ADDWrr' data-ref="llvm::AArch64::ADDWrr" data-ref-filename="llvm..AArch64..ADDWrr">ADDWrr</a>:</td></tr>
<tr><th id="4286">4286</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Root.getOperand(<var>1</var>).isReg() &amp;&amp; Root.getOperand(<var>2</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="4287">4287</th><td>           <q>"ADDWrr does not have register operands"</q>);</td></tr>
<tr><th id="4288">4288</th><td>    <a class="local col0 ref" href="#560setFound" title='setFound' data-ref="560setFound" data-ref-filename="560setFound">setFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDWrrr" title='llvm::AArch64::MADDWrrr' data-ref="llvm::AArch64::MADDWrrr" data-ref-filename="llvm..AArch64..MADDWrrr">MADDWrrr</a>, <var>1</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDW_OP1" title='llvm::MachineCombinerPattern::MULADDW_OP1' data-ref="llvm::MachineCombinerPattern::MULADDW_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDW_OP1">MULADDW_OP1</a>)</a>;</td></tr>
<tr><th id="4289">4289</th><td>    <a class="local col0 ref" href="#560setFound" title='setFound' data-ref="560setFound" data-ref-filename="560setFound">setFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDWrrr" title='llvm::AArch64::MADDWrrr' data-ref="llvm::AArch64::MADDWrrr" data-ref-filename="llvm..AArch64..MADDWrrr">MADDWrrr</a>, <var>2</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDW_OP2" title='llvm::MachineCombinerPattern::MULADDW_OP2' data-ref="llvm::MachineCombinerPattern::MULADDW_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDW_OP2">MULADDW_OP2</a>)</a>;</td></tr>
<tr><th id="4290">4290</th><td>    <b>break</b>;</td></tr>
<tr><th id="4291">4291</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrr" title='llvm::AArch64::ADDXrr' data-ref="llvm::AArch64::ADDXrr" data-ref-filename="llvm..AArch64..ADDXrr">ADDXrr</a>:</td></tr>
<tr><th id="4292">4292</th><td>    <a class="local col0 ref" href="#560setFound" title='setFound' data-ref="560setFound" data-ref-filename="560setFound">setFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDXrrr" title='llvm::AArch64::MADDXrrr' data-ref="llvm::AArch64::MADDXrrr" data-ref-filename="llvm..AArch64..MADDXrrr">MADDXrrr</a>, <var>1</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDX_OP1" title='llvm::MachineCombinerPattern::MULADDX_OP1' data-ref="llvm::MachineCombinerPattern::MULADDX_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDX_OP1">MULADDX_OP1</a>)</a>;</td></tr>
<tr><th id="4293">4293</th><td>    <a class="local col0 ref" href="#560setFound" title='setFound' data-ref="560setFound" data-ref-filename="560setFound">setFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDXrrr" title='llvm::AArch64::MADDXrrr' data-ref="llvm::AArch64::MADDXrrr" data-ref-filename="llvm..AArch64..MADDXrrr">MADDXrrr</a>, <var>2</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDX_OP2" title='llvm::MachineCombinerPattern::MULADDX_OP2' data-ref="llvm::MachineCombinerPattern::MULADDX_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDX_OP2">MULADDX_OP2</a>)</a>;</td></tr>
<tr><th id="4294">4294</th><td>    <b>break</b>;</td></tr>
<tr><th id="4295">4295</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrr" title='llvm::AArch64::SUBWrr' data-ref="llvm::AArch64::SUBWrr" data-ref-filename="llvm..AArch64..SUBWrr">SUBWrr</a>:</td></tr>
<tr><th id="4296">4296</th><td>    <a class="local col0 ref" href="#560setFound" title='setFound' data-ref="560setFound" data-ref-filename="560setFound">setFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDWrrr" title='llvm::AArch64::MADDWrrr' data-ref="llvm::AArch64::MADDWrrr" data-ref-filename="llvm..AArch64..MADDWrrr">MADDWrrr</a>, <var>1</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBW_OP1" title='llvm::MachineCombinerPattern::MULSUBW_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBW_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBW_OP1">MULSUBW_OP1</a>)</a>;</td></tr>
<tr><th id="4297">4297</th><td>    <a class="local col0 ref" href="#560setFound" title='setFound' data-ref="560setFound" data-ref-filename="560setFound">setFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDWrrr" title='llvm::AArch64::MADDWrrr' data-ref="llvm::AArch64::MADDWrrr" data-ref-filename="llvm..AArch64..MADDWrrr">MADDWrrr</a>, <var>2</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBW_OP2" title='llvm::MachineCombinerPattern::MULSUBW_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBW_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBW_OP2">MULSUBW_OP2</a>)</a>;</td></tr>
<tr><th id="4298">4298</th><td>    <b>break</b>;</td></tr>
<tr><th id="4299">4299</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrr" title='llvm::AArch64::SUBXrr' data-ref="llvm::AArch64::SUBXrr" data-ref-filename="llvm..AArch64..SUBXrr">SUBXrr</a>:</td></tr>
<tr><th id="4300">4300</th><td>    <a class="local col0 ref" href="#560setFound" title='setFound' data-ref="560setFound" data-ref-filename="560setFound">setFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDXrrr" title='llvm::AArch64::MADDXrrr' data-ref="llvm::AArch64::MADDXrrr" data-ref-filename="llvm..AArch64..MADDXrrr">MADDXrrr</a>, <var>1</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBX_OP1" title='llvm::MachineCombinerPattern::MULSUBX_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBX_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBX_OP1">MULSUBX_OP1</a>)</a>;</td></tr>
<tr><th id="4301">4301</th><td>    <a class="local col0 ref" href="#560setFound" title='setFound' data-ref="560setFound" data-ref-filename="560setFound">setFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDXrrr" title='llvm::AArch64::MADDXrrr' data-ref="llvm::AArch64::MADDXrrr" data-ref-filename="llvm..AArch64..MADDXrrr">MADDXrrr</a>, <var>2</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBX_OP2" title='llvm::MachineCombinerPattern::MULSUBX_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBX_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBX_OP2">MULSUBX_OP2</a>)</a>;</td></tr>
<tr><th id="4302">4302</th><td>    <b>break</b>;</td></tr>
<tr><th id="4303">4303</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>:</td></tr>
<tr><th id="4304">4304</th><td>    <a class="local col0 ref" href="#560setFound" title='setFound' data-ref="560setFound" data-ref-filename="560setFound">setFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDWrrr" title='llvm::AArch64::MADDWrrr' data-ref="llvm::AArch64::MADDWrrr" data-ref-filename="llvm..AArch64..MADDWrrr">MADDWrrr</a>, <var>1</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDWI_OP1" title='llvm::MachineCombinerPattern::MULADDWI_OP1' data-ref="llvm::MachineCombinerPattern::MULADDWI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDWI_OP1">MULADDWI_OP1</a>)</a>;</td></tr>
<tr><th id="4305">4305</th><td>    <b>break</b>;</td></tr>
<tr><th id="4306">4306</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>:</td></tr>
<tr><th id="4307">4307</th><td>    <a class="local col0 ref" href="#560setFound" title='setFound' data-ref="560setFound" data-ref-filename="560setFound">setFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDXrrr" title='llvm::AArch64::MADDXrrr' data-ref="llvm::AArch64::MADDXrrr" data-ref-filename="llvm..AArch64..MADDXrrr">MADDXrrr</a>, <var>1</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDXI_OP1" title='llvm::MachineCombinerPattern::MULADDXI_OP1' data-ref="llvm::MachineCombinerPattern::MULADDXI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDXI_OP1">MULADDXI_OP1</a>)</a>;</td></tr>
<tr><th id="4308">4308</th><td>    <b>break</b>;</td></tr>
<tr><th id="4309">4309</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWri" title='llvm::AArch64::SUBWri' data-ref="llvm::AArch64::SUBWri" data-ref-filename="llvm..AArch64..SUBWri">SUBWri</a>:</td></tr>
<tr><th id="4310">4310</th><td>    <a class="local col0 ref" href="#560setFound" title='setFound' data-ref="560setFound" data-ref-filename="560setFound">setFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDWrrr" title='llvm::AArch64::MADDWrrr' data-ref="llvm::AArch64::MADDWrrr" data-ref-filename="llvm..AArch64..MADDWrrr">MADDWrrr</a>, <var>1</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBWI_OP1" title='llvm::MachineCombinerPattern::MULSUBWI_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBWI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBWI_OP1">MULSUBWI_OP1</a>)</a>;</td></tr>
<tr><th id="4311">4311</th><td>    <b>break</b>;</td></tr>
<tr><th id="4312">4312</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>:</td></tr>
<tr><th id="4313">4313</th><td>    <a class="local col0 ref" href="#560setFound" title='setFound' data-ref="560setFound" data-ref-filename="560setFound">setFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_1clEiijS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDXrrr" title='llvm::AArch64::MADDXrrr' data-ref="llvm::AArch64::MADDXrrr" data-ref-filename="llvm..AArch64..MADDXrrr">MADDXrrr</a>, <var>1</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBXI_OP1" title='llvm::MachineCombinerPattern::MULSUBXI_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBXI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBXI_OP1">MULSUBXI_OP1</a>)</a>;</td></tr>
<tr><th id="4314">4314</th><td>    <b>break</b>;</td></tr>
<tr><th id="4315">4315</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDv8i8" title='llvm::AArch64::ADDv8i8' data-ref="llvm::AArch64::ADDv8i8" data-ref-filename="llvm..AArch64..ADDv8i8">ADDv8i8</a>:</td></tr>
<tr><th id="4316">4316</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv8i8" title='llvm::AArch64::MULv8i8' data-ref="llvm::AArch64::MULv8i8" data-ref-filename="llvm..AArch64..MULv8i8">MULv8i8</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i8_OP1" title='llvm::MachineCombinerPattern::MULADDv8i8_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv8i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i8_OP1">MULADDv8i8_OP1</a>)</a>;</td></tr>
<tr><th id="4317">4317</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv8i8" title='llvm::AArch64::MULv8i8' data-ref="llvm::AArch64::MULv8i8" data-ref-filename="llvm..AArch64..MULv8i8">MULv8i8</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i8_OP2" title='llvm::MachineCombinerPattern::MULADDv8i8_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv8i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i8_OP2">MULADDv8i8_OP2</a>)</a>;</td></tr>
<tr><th id="4318">4318</th><td>    <b>break</b>;</td></tr>
<tr><th id="4319">4319</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDv16i8" title='llvm::AArch64::ADDv16i8' data-ref="llvm::AArch64::ADDv16i8" data-ref-filename="llvm..AArch64..ADDv16i8">ADDv16i8</a>:</td></tr>
<tr><th id="4320">4320</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv16i8" title='llvm::AArch64::MULv16i8' data-ref="llvm::AArch64::MULv16i8" data-ref-filename="llvm..AArch64..MULv16i8">MULv16i8</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv16i8_OP1" title='llvm::MachineCombinerPattern::MULADDv16i8_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv16i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv16i8_OP1">MULADDv16i8_OP1</a>)</a>;</td></tr>
<tr><th id="4321">4321</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv16i8" title='llvm::AArch64::MULv16i8' data-ref="llvm::AArch64::MULv16i8" data-ref-filename="llvm..AArch64..MULv16i8">MULv16i8</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv16i8_OP2" title='llvm::MachineCombinerPattern::MULADDv16i8_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv16i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv16i8_OP2">MULADDv16i8_OP2</a>)</a>;</td></tr>
<tr><th id="4322">4322</th><td>    <b>break</b>;</td></tr>
<tr><th id="4323">4323</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDv4i16" title='llvm::AArch64::ADDv4i16' data-ref="llvm::AArch64::ADDv4i16" data-ref-filename="llvm..AArch64..ADDv4i16">ADDv4i16</a>:</td></tr>
<tr><th id="4324">4324</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i16" title='llvm::AArch64::MULv4i16' data-ref="llvm::AArch64::MULv4i16" data-ref-filename="llvm..AArch64..MULv4i16">MULv4i16</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i16_OP1" title='llvm::MachineCombinerPattern::MULADDv4i16_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_OP1">MULADDv4i16_OP1</a>)</a>;</td></tr>
<tr><th id="4325">4325</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i16" title='llvm::AArch64::MULv4i16' data-ref="llvm::AArch64::MULv4i16" data-ref-filename="llvm..AArch64..MULv4i16">MULv4i16</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i16_OP2" title='llvm::MachineCombinerPattern::MULADDv4i16_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_OP2">MULADDv4i16_OP2</a>)</a>;</td></tr>
<tr><th id="4326">4326</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i16_indexed" title='llvm::AArch64::MULv4i16_indexed' data-ref="llvm::AArch64::MULv4i16_indexed" data-ref-filename="llvm..AArch64..MULv4i16_indexed">MULv4i16_indexed</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_indexed_OP1">MULADDv4i16_indexed_OP1</a>)</a>;</td></tr>
<tr><th id="4327">4327</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i16_indexed" title='llvm::AArch64::MULv4i16_indexed' data-ref="llvm::AArch64::MULv4i16_indexed" data-ref-filename="llvm..AArch64..MULv4i16_indexed">MULv4i16_indexed</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_indexed_OP2">MULADDv4i16_indexed_OP2</a>)</a>;</td></tr>
<tr><th id="4328">4328</th><td>    <b>break</b>;</td></tr>
<tr><th id="4329">4329</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDv8i16" title='llvm::AArch64::ADDv8i16' data-ref="llvm::AArch64::ADDv8i16" data-ref-filename="llvm..AArch64..ADDv8i16">ADDv8i16</a>:</td></tr>
<tr><th id="4330">4330</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv8i16" title='llvm::AArch64::MULv8i16' data-ref="llvm::AArch64::MULv8i16" data-ref-filename="llvm..AArch64..MULv8i16">MULv8i16</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i16_OP1" title='llvm::MachineCombinerPattern::MULADDv8i16_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_OP1">MULADDv8i16_OP1</a>)</a>;</td></tr>
<tr><th id="4331">4331</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv8i16" title='llvm::AArch64::MULv8i16' data-ref="llvm::AArch64::MULv8i16" data-ref-filename="llvm..AArch64..MULv8i16">MULv8i16</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i16_OP2" title='llvm::MachineCombinerPattern::MULADDv8i16_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_OP2">MULADDv8i16_OP2</a>)</a>;</td></tr>
<tr><th id="4332">4332</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv8i16_indexed" title='llvm::AArch64::MULv8i16_indexed' data-ref="llvm::AArch64::MULv8i16_indexed" data-ref-filename="llvm..AArch64..MULv8i16_indexed">MULv8i16_indexed</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_indexed_OP1">MULADDv8i16_indexed_OP1</a>)</a>;</td></tr>
<tr><th id="4333">4333</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv8i16_indexed" title='llvm::AArch64::MULv8i16_indexed' data-ref="llvm::AArch64::MULv8i16_indexed" data-ref-filename="llvm..AArch64..MULv8i16_indexed">MULv8i16_indexed</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_indexed_OP2">MULADDv8i16_indexed_OP2</a>)</a>;</td></tr>
<tr><th id="4334">4334</th><td>    <b>break</b>;</td></tr>
<tr><th id="4335">4335</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDv2i32" title='llvm::AArch64::ADDv2i32' data-ref="llvm::AArch64::ADDv2i32" data-ref-filename="llvm..AArch64..ADDv2i32">ADDv2i32</a>:</td></tr>
<tr><th id="4336">4336</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv2i32" title='llvm::AArch64::MULv2i32' data-ref="llvm::AArch64::MULv2i32" data-ref-filename="llvm..AArch64..MULv2i32">MULv2i32</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv2i32_OP1" title='llvm::MachineCombinerPattern::MULADDv2i32_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_OP1">MULADDv2i32_OP1</a>)</a>;</td></tr>
<tr><th id="4337">4337</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv2i32" title='llvm::AArch64::MULv2i32' data-ref="llvm::AArch64::MULv2i32" data-ref-filename="llvm..AArch64..MULv2i32">MULv2i32</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv2i32_OP2" title='llvm::MachineCombinerPattern::MULADDv2i32_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_OP2">MULADDv2i32_OP2</a>)</a>;</td></tr>
<tr><th id="4338">4338</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv2i32_indexed" title='llvm::AArch64::MULv2i32_indexed' data-ref="llvm::AArch64::MULv2i32_indexed" data-ref-filename="llvm..AArch64..MULv2i32_indexed">MULv2i32_indexed</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_indexed_OP1">MULADDv2i32_indexed_OP1</a>)</a>;</td></tr>
<tr><th id="4339">4339</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv2i32_indexed" title='llvm::AArch64::MULv2i32_indexed' data-ref="llvm::AArch64::MULv2i32_indexed" data-ref-filename="llvm..AArch64..MULv2i32_indexed">MULv2i32_indexed</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_indexed_OP2">MULADDv2i32_indexed_OP2</a>)</a>;</td></tr>
<tr><th id="4340">4340</th><td>    <b>break</b>;</td></tr>
<tr><th id="4341">4341</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDv4i32" title='llvm::AArch64::ADDv4i32' data-ref="llvm::AArch64::ADDv4i32" data-ref-filename="llvm..AArch64..ADDv4i32">ADDv4i32</a>:</td></tr>
<tr><th id="4342">4342</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i32" title='llvm::AArch64::MULv4i32' data-ref="llvm::AArch64::MULv4i32" data-ref-filename="llvm..AArch64..MULv4i32">MULv4i32</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i32_OP1" title='llvm::MachineCombinerPattern::MULADDv4i32_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_OP1">MULADDv4i32_OP1</a>)</a>;</td></tr>
<tr><th id="4343">4343</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i32" title='llvm::AArch64::MULv4i32' data-ref="llvm::AArch64::MULv4i32" data-ref-filename="llvm..AArch64..MULv4i32">MULv4i32</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i32_OP2" title='llvm::MachineCombinerPattern::MULADDv4i32_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_OP2">MULADDv4i32_OP2</a>)</a>;</td></tr>
<tr><th id="4344">4344</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i32_indexed" title='llvm::AArch64::MULv4i32_indexed' data-ref="llvm::AArch64::MULv4i32_indexed" data-ref-filename="llvm..AArch64..MULv4i32_indexed">MULv4i32_indexed</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_indexed_OP1">MULADDv4i32_indexed_OP1</a>)</a>;</td></tr>
<tr><th id="4345">4345</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i32_indexed" title='llvm::AArch64::MULv4i32_indexed' data-ref="llvm::AArch64::MULv4i32_indexed" data-ref-filename="llvm..AArch64..MULv4i32_indexed">MULv4i32_indexed</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_indexed_OP2">MULADDv4i32_indexed_OP2</a>)</a>;</td></tr>
<tr><th id="4346">4346</th><td>    <b>break</b>;</td></tr>
<tr><th id="4347">4347</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBv8i8" title='llvm::AArch64::SUBv8i8' data-ref="llvm::AArch64::SUBv8i8" data-ref-filename="llvm..AArch64..SUBv8i8">SUBv8i8</a>:</td></tr>
<tr><th id="4348">4348</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv8i8" title='llvm::AArch64::MULv8i8' data-ref="llvm::AArch64::MULv8i8" data-ref-filename="llvm..AArch64..MULv8i8">MULv8i8</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i8_OP1" title='llvm::MachineCombinerPattern::MULSUBv8i8_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv8i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i8_OP1">MULSUBv8i8_OP1</a>)</a>;</td></tr>
<tr><th id="4349">4349</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv8i8" title='llvm::AArch64::MULv8i8' data-ref="llvm::AArch64::MULv8i8" data-ref-filename="llvm..AArch64..MULv8i8">MULv8i8</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i8_OP2" title='llvm::MachineCombinerPattern::MULSUBv8i8_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv8i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i8_OP2">MULSUBv8i8_OP2</a>)</a>;</td></tr>
<tr><th id="4350">4350</th><td>    <b>break</b>;</td></tr>
<tr><th id="4351">4351</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBv16i8" title='llvm::AArch64::SUBv16i8' data-ref="llvm::AArch64::SUBv16i8" data-ref-filename="llvm..AArch64..SUBv16i8">SUBv16i8</a>:</td></tr>
<tr><th id="4352">4352</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv16i8" title='llvm::AArch64::MULv16i8' data-ref="llvm::AArch64::MULv16i8" data-ref-filename="llvm..AArch64..MULv16i8">MULv16i8</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv16i8_OP1" title='llvm::MachineCombinerPattern::MULSUBv16i8_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv16i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv16i8_OP1">MULSUBv16i8_OP1</a>)</a>;</td></tr>
<tr><th id="4353">4353</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv16i8" title='llvm::AArch64::MULv16i8' data-ref="llvm::AArch64::MULv16i8" data-ref-filename="llvm..AArch64..MULv16i8">MULv16i8</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv16i8_OP2" title='llvm::MachineCombinerPattern::MULSUBv16i8_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv16i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv16i8_OP2">MULSUBv16i8_OP2</a>)</a>;</td></tr>
<tr><th id="4354">4354</th><td>    <b>break</b>;</td></tr>
<tr><th id="4355">4355</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBv4i16" title='llvm::AArch64::SUBv4i16' data-ref="llvm::AArch64::SUBv4i16" data-ref-filename="llvm..AArch64..SUBv4i16">SUBv4i16</a>:</td></tr>
<tr><th id="4356">4356</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i16" title='llvm::AArch64::MULv4i16' data-ref="llvm::AArch64::MULv4i16" data-ref-filename="llvm..AArch64..MULv4i16">MULv4i16</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i16_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i16_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_OP1">MULSUBv4i16_OP1</a>)</a>;</td></tr>
<tr><th id="4357">4357</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i16" title='llvm::AArch64::MULv4i16' data-ref="llvm::AArch64::MULv4i16" data-ref-filename="llvm..AArch64..MULv4i16">MULv4i16</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i16_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i16_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_OP2">MULSUBv4i16_OP2</a>)</a>;</td></tr>
<tr><th id="4358">4358</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i16_indexed" title='llvm::AArch64::MULv4i16_indexed' data-ref="llvm::AArch64::MULv4i16_indexed" data-ref-filename="llvm..AArch64..MULv4i16_indexed">MULv4i16_indexed</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_indexed_OP1">MULSUBv4i16_indexed_OP1</a>)</a>;</td></tr>
<tr><th id="4359">4359</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i16_indexed" title='llvm::AArch64::MULv4i16_indexed' data-ref="llvm::AArch64::MULv4i16_indexed" data-ref-filename="llvm..AArch64..MULv4i16_indexed">MULv4i16_indexed</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_indexed_OP2">MULSUBv4i16_indexed_OP2</a>)</a>;</td></tr>
<tr><th id="4360">4360</th><td>    <b>break</b>;</td></tr>
<tr><th id="4361">4361</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBv8i16" title='llvm::AArch64::SUBv8i16' data-ref="llvm::AArch64::SUBv8i16" data-ref-filename="llvm..AArch64..SUBv8i16">SUBv8i16</a>:</td></tr>
<tr><th id="4362">4362</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv8i16" title='llvm::AArch64::MULv8i16' data-ref="llvm::AArch64::MULv8i16" data-ref-filename="llvm..AArch64..MULv8i16">MULv8i16</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i16_OP1" title='llvm::MachineCombinerPattern::MULSUBv8i16_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_OP1">MULSUBv8i16_OP1</a>)</a>;</td></tr>
<tr><th id="4363">4363</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv8i16" title='llvm::AArch64::MULv8i16' data-ref="llvm::AArch64::MULv8i16" data-ref-filename="llvm..AArch64..MULv8i16">MULv8i16</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i16_OP2" title='llvm::MachineCombinerPattern::MULSUBv8i16_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_OP2">MULSUBv8i16_OP2</a>)</a>;</td></tr>
<tr><th id="4364">4364</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv8i16_indexed" title='llvm::AArch64::MULv8i16_indexed' data-ref="llvm::AArch64::MULv8i16_indexed" data-ref-filename="llvm..AArch64..MULv8i16_indexed">MULv8i16_indexed</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_indexed_OP1">MULSUBv8i16_indexed_OP1</a>)</a>;</td></tr>
<tr><th id="4365">4365</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv8i16_indexed" title='llvm::AArch64::MULv8i16_indexed' data-ref="llvm::AArch64::MULv8i16_indexed" data-ref-filename="llvm..AArch64..MULv8i16_indexed">MULv8i16_indexed</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_indexed_OP2">MULSUBv8i16_indexed_OP2</a>)</a>;</td></tr>
<tr><th id="4366">4366</th><td>    <b>break</b>;</td></tr>
<tr><th id="4367">4367</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBv2i32" title='llvm::AArch64::SUBv2i32' data-ref="llvm::AArch64::SUBv2i32" data-ref-filename="llvm..AArch64..SUBv2i32">SUBv2i32</a>:</td></tr>
<tr><th id="4368">4368</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv2i32" title='llvm::AArch64::MULv2i32' data-ref="llvm::AArch64::MULv2i32" data-ref-filename="llvm..AArch64..MULv2i32">MULv2i32</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv2i32_OP1" title='llvm::MachineCombinerPattern::MULSUBv2i32_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_OP1">MULSUBv2i32_OP1</a>)</a>;</td></tr>
<tr><th id="4369">4369</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv2i32" title='llvm::AArch64::MULv2i32' data-ref="llvm::AArch64::MULv2i32" data-ref-filename="llvm..AArch64..MULv2i32">MULv2i32</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv2i32_OP2" title='llvm::MachineCombinerPattern::MULSUBv2i32_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_OP2">MULSUBv2i32_OP2</a>)</a>;</td></tr>
<tr><th id="4370">4370</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv2i32_indexed" title='llvm::AArch64::MULv2i32_indexed' data-ref="llvm::AArch64::MULv2i32_indexed" data-ref-filename="llvm..AArch64..MULv2i32_indexed">MULv2i32_indexed</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_indexed_OP1">MULSUBv2i32_indexed_OP1</a>)</a>;</td></tr>
<tr><th id="4371">4371</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv2i32_indexed" title='llvm::AArch64::MULv2i32_indexed' data-ref="llvm::AArch64::MULv2i32_indexed" data-ref-filename="llvm..AArch64..MULv2i32_indexed">MULv2i32_indexed</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_indexed_OP2">MULSUBv2i32_indexed_OP2</a>)</a>;</td></tr>
<tr><th id="4372">4372</th><td>    <b>break</b>;</td></tr>
<tr><th id="4373">4373</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBv4i32" title='llvm::AArch64::SUBv4i32' data-ref="llvm::AArch64::SUBv4i32" data-ref-filename="llvm..AArch64..SUBv4i32">SUBv4i32</a>:</td></tr>
<tr><th id="4374">4374</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i32" title='llvm::AArch64::MULv4i32' data-ref="llvm::AArch64::MULv4i32" data-ref-filename="llvm..AArch64..MULv4i32">MULv4i32</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i32_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i32_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_OP1">MULSUBv4i32_OP1</a>)</a>;</td></tr>
<tr><th id="4375">4375</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i32" title='llvm::AArch64::MULv4i32' data-ref="llvm::AArch64::MULv4i32" data-ref-filename="llvm..AArch64..MULv4i32">MULv4i32</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i32_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i32_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_OP2">MULSUBv4i32_OP2</a>)</a>;</td></tr>
<tr><th id="4376">4376</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i32_indexed" title='llvm::AArch64::MULv4i32_indexed' data-ref="llvm::AArch64::MULv4i32_indexed" data-ref-filename="llvm..AArch64..MULv4i32_indexed">MULv4i32_indexed</a>, <var>1</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_indexed_OP1">MULSUBv4i32_indexed_OP1</a>)</a>;</td></tr>
<tr><th id="4377">4377</th><td>    <a class="local col5 ref" href="#565setVFound" title='setVFound' data-ref="565setVFound" data-ref-filename="565setVFound">setVFound</a><a class="tu ref fn" href="#_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" title='getMaddPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_" data-ref-filename="_ZZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_2clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MULv4i32_indexed" title='llvm::AArch64::MULv4i32_indexed' data-ref="llvm::AArch64::MULv4i32_indexed" data-ref-filename="llvm..AArch64..MULv4i32_indexed">MULv4i32_indexed</a>, <var>2</var>, <a class="local col9 typedef" href="#569MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="569MCP" data-ref-filename="569MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_indexed_OP2">MULSUBv4i32_indexed_OP2</a>)</a>;</td></tr>
<tr><th id="4378">4378</th><td>    <b>break</b>;</td></tr>
<tr><th id="4379">4379</th><td>  }</td></tr>
<tr><th id="4380">4380</th><td>  <b>return</b> <a class="local col7 ref" href="#557Found" title='Found' data-ref="557Found" data-ref-filename="557Found">Found</a>;</td></tr>
<tr><th id="4381">4381</th><td>}</td></tr>
<tr><th id="4382">4382</th><td><i class="doc" data-doc="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">/// Floating-Point Support</i></td></tr>
<tr><th id="4383">4383</th><td><i class="doc" data-doc="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE"></i></td></tr>
<tr><th id="4384">4384</th><td><i class="doc" data-doc="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">/// Find instructions that can be turned into madd.</i></td></tr>
<tr><th id="4385">4385</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='getFMAPatterns' data-type='bool getFMAPatterns(llvm::MachineInstr &amp; Root, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp; Patterns)' data-ref="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" data-ref-filename="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getFMAPatterns</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="570Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="570Root" data-ref-filename="570Root">Root</dfn>,</td></tr>
<tr><th id="4386">4386</th><td>                           <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col1 decl" id="571Patterns" title='Patterns' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="571Patterns" data-ref-filename="571Patterns">Patterns</dfn>) {</td></tr>
<tr><th id="4387">4387</th><td></td></tr>
<tr><th id="4388">4388</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL25isCombineInstrCandidateFPRKN4llvm12MachineInstrE" title='isCombineInstrCandidateFP' data-use='c' data-ref="_ZL25isCombineInstrCandidateFPRKN4llvm12MachineInstrE" data-ref-filename="_ZL25isCombineInstrCandidateFPRKN4llvm12MachineInstrE">isCombineInstrCandidateFP</a>(<a class="local col0 ref" href="#570Root" title='Root' data-ref="570Root" data-ref-filename="570Root">Root</a>))</td></tr>
<tr><th id="4389">4389</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4390">4390</th><td></td></tr>
<tr><th id="4391">4391</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="572MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="572MBB" data-ref-filename="572MBB">MBB</dfn> = *<a class="local col0 ref" href="#570Root" title='Root' data-ref="570Root" data-ref-filename="570Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4392">4392</th><td>  <em>bool</em> <dfn class="local col3 decl" id="573Found" title='Found' data-type='bool' data-ref="573Found" data-ref-filename="573Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="4393">4393</th><td></td></tr>
<tr><th id="4394">4394</th><td>  <em>auto</em> <dfn class="local col4 decl" id="574Match" title='Match' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:4394:16)' data-ref="574Match" data-ref-filename="574Match">Match</dfn> = [&amp;](<em>int</em> <dfn class="local col5 decl" id="575Opcode" title='Opcode' data-type='int' data-ref="575Opcode" data-ref-filename="575Opcode">Opcode</dfn>, <em>int</em> <dfn class="local col6 decl" id="576Operand" title='Operand' data-type='int' data-ref="576Operand" data-ref-filename="576Operand">Operand</dfn>,</td></tr>
<tr><th id="4395">4395</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col7 decl" id="577Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="577Pattern" data-ref-filename="577Pattern">Pattern</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="4396">4396</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL18canCombineWithFMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEj" title='canCombineWithFMUL' data-use='c' data-ref="_ZL18canCombineWithFMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEj" data-ref-filename="_ZL18canCombineWithFMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEj">canCombineWithFMUL</a>(<span class='refarg'><a class="local col2 ref" href="#572MBB" title='MBB' data-ref="572MBB" data-ref-filename="572MBB">MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#570Root" title='Root' data-ref="570Root" data-ref-filename="570Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#576Operand" title='Operand' data-ref="576Operand" data-ref-filename="576Operand">Operand</a>)</span>, <a class="local col5 ref" href="#575Opcode" title='Opcode' data-ref="575Opcode" data-ref-filename="575Opcode">Opcode</a>)) {</td></tr>
<tr><th id="4397">4397</th><td>      <a class="local col1 ref" href="#571Patterns" title='Patterns' data-ref="571Patterns" data-ref-filename="571Patterns">Patterns</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col7 ref" href="#577Pattern" title='Pattern' data-ref="577Pattern" data-ref-filename="577Pattern">Pattern</a>);</td></tr>
<tr><th id="4398">4398</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4399">4399</th><td>    }</td></tr>
<tr><th id="4400">4400</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4401">4401</th><td>  };</td></tr>
<tr><th id="4402">4402</th><td></td></tr>
<tr><th id="4403">4403</th><td>  <b>typedef</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col8 typedef" id="578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</dfn>;</td></tr>
<tr><th id="4404">4404</th><td></td></tr>
<tr><th id="4405">4405</th><td>  <b>switch</b> (<a class="local col0 ref" href="#570Root" title='Root' data-ref="570Root" data-ref-filename="570Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4406">4406</th><td>  <b>default</b>:</td></tr>
<tr><th id="4407">4407</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(<b>false</b> &amp;&amp; <q>"Unsupported FP instruction in combiner\n"</q>);</td></tr>
<tr><th id="4408">4408</th><td>    <b>break</b>;</td></tr>
<tr><th id="4409">4409</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDHrr" title='llvm::AArch64::FADDHrr' data-ref="llvm::AArch64::FADDHrr" data-ref-filename="llvm..AArch64..FADDHrr">FADDHrr</a>:</td></tr>
<tr><th id="4410">4410</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Root.getOperand(<var>1</var>).isReg() &amp;&amp; Root.getOperand(<var>2</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="4411">4411</th><td>           <q>"FADDHrr does not have register operands"</q>);</td></tr>
<tr><th id="4412">4412</th><td></td></tr>
<tr><th id="4413">4413</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a>  = <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULHrr" title='llvm::AArch64::FMULHrr' data-ref="llvm::AArch64::FMULHrr" data-ref-filename="llvm..AArch64..FMULHrr">FMULHrr</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDH_OP1" title='llvm::MachineCombinerPattern::FMULADDH_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDH_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULADDH_OP1">FMULADDH_OP1</a>)</a>;</td></tr>
<tr><th id="4414">4414</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULHrr" title='llvm::AArch64::FMULHrr' data-ref="llvm::AArch64::FMULHrr" data-ref-filename="llvm..AArch64..FMULHrr">FMULHrr</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDH_OP2" title='llvm::MachineCombinerPattern::FMULADDH_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDH_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULADDH_OP2">FMULADDH_OP2</a>)</a>;</td></tr>
<tr><th id="4415">4415</th><td>    <b>break</b>;</td></tr>
<tr><th id="4416">4416</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDSrr" title='llvm::AArch64::FADDSrr' data-ref="llvm::AArch64::FADDSrr" data-ref-filename="llvm..AArch64..FADDSrr">FADDSrr</a>:</td></tr>
<tr><th id="4417">4417</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Root.getOperand(<var>1</var>).isReg() &amp;&amp; Root.getOperand(<var>2</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="4418">4418</th><td>           <q>"FADDSrr does not have register operands"</q>);</td></tr>
<tr><th id="4419">4419</th><td></td></tr>
<tr><th id="4420">4420</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULSrr" title='llvm::AArch64::FMULSrr' data-ref="llvm::AArch64::FMULSrr" data-ref-filename="llvm..AArch64..FMULSrr">FMULSrr</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP1" title='llvm::MachineCombinerPattern::FMULADDS_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULADDS_OP1">FMULADDS_OP1</a>)</a> ||</td></tr>
<tr><th id="4421">4421</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv1i32_indexed" title='llvm::AArch64::FMULv1i32_indexed' data-ref="llvm::AArch64::FMULv1i32_indexed" data-ref-filename="llvm..AArch64..FMULv1i32_indexed">FMULv1i32_indexed</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i32_indexed_OP1">FMLAv1i32_indexed_OP1</a>)</a>;</td></tr>
<tr><th id="4422">4422</th><td></td></tr>
<tr><th id="4423">4423</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULSrr" title='llvm::AArch64::FMULSrr' data-ref="llvm::AArch64::FMULSrr" data-ref-filename="llvm..AArch64..FMULSrr">FMULSrr</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP2" title='llvm::MachineCombinerPattern::FMULADDS_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULADDS_OP2">FMULADDS_OP2</a>)</a> ||</td></tr>
<tr><th id="4424">4424</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv1i32_indexed" title='llvm::AArch64::FMULv1i32_indexed' data-ref="llvm::AArch64::FMULv1i32_indexed" data-ref-filename="llvm..AArch64..FMULv1i32_indexed">FMULv1i32_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i32_indexed_OP2">FMLAv1i32_indexed_OP2</a>)</a>;</td></tr>
<tr><th id="4425">4425</th><td>    <b>break</b>;</td></tr>
<tr><th id="4426">4426</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDDrr" title='llvm::AArch64::FADDDrr' data-ref="llvm::AArch64::FADDDrr" data-ref-filename="llvm..AArch64..FADDDrr">FADDDrr</a>:</td></tr>
<tr><th id="4427">4427</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULDrr" title='llvm::AArch64::FMULDrr' data-ref="llvm::AArch64::FMULDrr" data-ref-filename="llvm..AArch64..FMULDrr">FMULDrr</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDD_OP1" title='llvm::MachineCombinerPattern::FMULADDD_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDD_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULADDD_OP1">FMULADDD_OP1</a>)</a> ||</td></tr>
<tr><th id="4428">4428</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv1i64_indexed" title='llvm::AArch64::FMULv1i64_indexed' data-ref="llvm::AArch64::FMULv1i64_indexed" data-ref-filename="llvm..AArch64..FMULv1i64_indexed">FMULv1i64_indexed</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i64_indexed_OP1">FMLAv1i64_indexed_OP1</a>)</a>;</td></tr>
<tr><th id="4429">4429</th><td></td></tr>
<tr><th id="4430">4430</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULDrr" title='llvm::AArch64::FMULDrr' data-ref="llvm::AArch64::FMULDrr" data-ref-filename="llvm..AArch64..FMULDrr">FMULDrr</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDD_OP2" title='llvm::MachineCombinerPattern::FMULADDD_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDD_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULADDD_OP2">FMULADDD_OP2</a>)</a> ||</td></tr>
<tr><th id="4431">4431</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv1i64_indexed" title='llvm::AArch64::FMULv1i64_indexed' data-ref="llvm::AArch64::FMULv1i64_indexed" data-ref-filename="llvm..AArch64..FMULv1i64_indexed">FMULv1i64_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i64_indexed_OP2">FMLAv1i64_indexed_OP2</a>)</a>;</td></tr>
<tr><th id="4432">4432</th><td>    <b>break</b>;</td></tr>
<tr><th id="4433">4433</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDv4f16" title='llvm::AArch64::FADDv4f16' data-ref="llvm::AArch64::FADDv4f16" data-ref-filename="llvm..AArch64..FADDv4f16">FADDv4f16</a>:</td></tr>
<tr><th id="4434">4434</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4i16_indexed" title='llvm::AArch64::FMULv4i16_indexed' data-ref="llvm::AArch64::FMULv4i16_indexed" data-ref-filename="llvm..AArch64..FMULv4i16_indexed">FMULv4i16_indexed</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i16_indexed_OP1">FMLAv4i16_indexed_OP1</a>)</a> ||</td></tr>
<tr><th id="4435">4435</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4f16" title='llvm::AArch64::FMULv4f16' data-ref="llvm::AArch64::FMULv4f16" data-ref-filename="llvm..AArch64..FMULv4f16">FMULv4f16</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f16_OP1" title='llvm::MachineCombinerPattern::FMLAv4f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f16_OP1">FMLAv4f16_OP1</a>)</a>;</td></tr>
<tr><th id="4436">4436</th><td></td></tr>
<tr><th id="4437">4437</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4i16_indexed" title='llvm::AArch64::FMULv4i16_indexed' data-ref="llvm::AArch64::FMULv4i16_indexed" data-ref-filename="llvm..AArch64..FMULv4i16_indexed">FMULv4i16_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i16_indexed_OP2">FMLAv4i16_indexed_OP2</a>)</a> ||</td></tr>
<tr><th id="4438">4438</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4f16" title='llvm::AArch64::FMULv4f16' data-ref="llvm::AArch64::FMULv4f16" data-ref-filename="llvm..AArch64..FMULv4f16">FMULv4f16</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f16_OP2" title='llvm::MachineCombinerPattern::FMLAv4f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f16_OP2">FMLAv4f16_OP2</a>)</a>;</td></tr>
<tr><th id="4439">4439</th><td>    <b>break</b>;</td></tr>
<tr><th id="4440">4440</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDv8f16" title='llvm::AArch64::FADDv8f16' data-ref="llvm::AArch64::FADDv8f16" data-ref-filename="llvm..AArch64..FADDv8f16">FADDv8f16</a>:</td></tr>
<tr><th id="4441">4441</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv8i16_indexed" title='llvm::AArch64::FMULv8i16_indexed' data-ref="llvm::AArch64::FMULv8i16_indexed" data-ref-filename="llvm..AArch64..FMULv8i16_indexed">FMULv8i16_indexed</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8i16_indexed_OP1">FMLAv8i16_indexed_OP1</a>)</a> ||</td></tr>
<tr><th id="4442">4442</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv8f16" title='llvm::AArch64::FMULv8f16' data-ref="llvm::AArch64::FMULv8f16" data-ref-filename="llvm..AArch64..FMULv8f16">FMULv8f16</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv8f16_OP1" title='llvm::MachineCombinerPattern::FMLAv8f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv8f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8f16_OP1">FMLAv8f16_OP1</a>)</a>;</td></tr>
<tr><th id="4443">4443</th><td></td></tr>
<tr><th id="4444">4444</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv8i16_indexed" title='llvm::AArch64::FMULv8i16_indexed' data-ref="llvm::AArch64::FMULv8i16_indexed" data-ref-filename="llvm..AArch64..FMULv8i16_indexed">FMULv8i16_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8i16_indexed_OP2">FMLAv8i16_indexed_OP2</a>)</a> ||</td></tr>
<tr><th id="4445">4445</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv8f16" title='llvm::AArch64::FMULv8f16' data-ref="llvm::AArch64::FMULv8f16" data-ref-filename="llvm..AArch64..FMULv8f16">FMULv8f16</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv8f16_OP2" title='llvm::MachineCombinerPattern::FMLAv8f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv8f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8f16_OP2">FMLAv8f16_OP2</a>)</a>;</td></tr>
<tr><th id="4446">4446</th><td>    <b>break</b>;</td></tr>
<tr><th id="4447">4447</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDv2f32" title='llvm::AArch64::FADDv2f32' data-ref="llvm::AArch64::FADDv2f32" data-ref-filename="llvm..AArch64..FADDv2f32">FADDv2f32</a>:</td></tr>
<tr><th id="4448">4448</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2i32_indexed" title='llvm::AArch64::FMULv2i32_indexed' data-ref="llvm::AArch64::FMULv2i32_indexed" data-ref-filename="llvm..AArch64..FMULv2i32_indexed">FMULv2i32_indexed</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i32_indexed_OP1">FMLAv2i32_indexed_OP1</a>)</a> ||</td></tr>
<tr><th id="4449">4449</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2f32" title='llvm::AArch64::FMULv2f32' data-ref="llvm::AArch64::FMULv2f32" data-ref-filename="llvm..AArch64..FMULv2f32">FMULv2f32</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f32_OP1" title='llvm::MachineCombinerPattern::FMLAv2f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f32_OP1">FMLAv2f32_OP1</a>)</a>;</td></tr>
<tr><th id="4450">4450</th><td></td></tr>
<tr><th id="4451">4451</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2i32_indexed" title='llvm::AArch64::FMULv2i32_indexed' data-ref="llvm::AArch64::FMULv2i32_indexed" data-ref-filename="llvm..AArch64..FMULv2i32_indexed">FMULv2i32_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i32_indexed_OP2">FMLAv2i32_indexed_OP2</a>)</a> ||</td></tr>
<tr><th id="4452">4452</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2f32" title='llvm::AArch64::FMULv2f32' data-ref="llvm::AArch64::FMULv2f32" data-ref-filename="llvm..AArch64..FMULv2f32">FMULv2f32</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f32_OP2" title='llvm::MachineCombinerPattern::FMLAv2f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f32_OP2">FMLAv2f32_OP2</a>)</a>;</td></tr>
<tr><th id="4453">4453</th><td>    <b>break</b>;</td></tr>
<tr><th id="4454">4454</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDv2f64" title='llvm::AArch64::FADDv2f64' data-ref="llvm::AArch64::FADDv2f64" data-ref-filename="llvm..AArch64..FADDv2f64">FADDv2f64</a>:</td></tr>
<tr><th id="4455">4455</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2i64_indexed" title='llvm::AArch64::FMULv2i64_indexed' data-ref="llvm::AArch64::FMULv2i64_indexed" data-ref-filename="llvm..AArch64..FMULv2i64_indexed">FMULv2i64_indexed</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i64_indexed_OP1">FMLAv2i64_indexed_OP1</a>)</a> ||</td></tr>
<tr><th id="4456">4456</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2f64" title='llvm::AArch64::FMULv2f64' data-ref="llvm::AArch64::FMULv2f64" data-ref-filename="llvm..AArch64..FMULv2f64">FMULv2f64</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f64_OP1" title='llvm::MachineCombinerPattern::FMLAv2f64_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2f64_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f64_OP1">FMLAv2f64_OP1</a>)</a>;</td></tr>
<tr><th id="4457">4457</th><td></td></tr>
<tr><th id="4458">4458</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2i64_indexed" title='llvm::AArch64::FMULv2i64_indexed' data-ref="llvm::AArch64::FMULv2i64_indexed" data-ref-filename="llvm..AArch64..FMULv2i64_indexed">FMULv2i64_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i64_indexed_OP2">FMLAv2i64_indexed_OP2</a>)</a> ||</td></tr>
<tr><th id="4459">4459</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2f64" title='llvm::AArch64::FMULv2f64' data-ref="llvm::AArch64::FMULv2f64" data-ref-filename="llvm..AArch64..FMULv2f64">FMULv2f64</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f64_OP2" title='llvm::MachineCombinerPattern::FMLAv2f64_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f64_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f64_OP2">FMLAv2f64_OP2</a>)</a>;</td></tr>
<tr><th id="4460">4460</th><td>    <b>break</b>;</td></tr>
<tr><th id="4461">4461</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDv4f32" title='llvm::AArch64::FADDv4f32' data-ref="llvm::AArch64::FADDv4f32" data-ref-filename="llvm..AArch64..FADDv4f32">FADDv4f32</a>:</td></tr>
<tr><th id="4462">4462</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4i32_indexed" title='llvm::AArch64::FMULv4i32_indexed' data-ref="llvm::AArch64::FMULv4i32_indexed" data-ref-filename="llvm..AArch64..FMULv4i32_indexed">FMULv4i32_indexed</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i32_indexed_OP1">FMLAv4i32_indexed_OP1</a>)</a> ||</td></tr>
<tr><th id="4463">4463</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4f32" title='llvm::AArch64::FMULv4f32' data-ref="llvm::AArch64::FMULv4f32" data-ref-filename="llvm..AArch64..FMULv4f32">FMULv4f32</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f32_OP1" title='llvm::MachineCombinerPattern::FMLAv4f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f32_OP1">FMLAv4f32_OP1</a>)</a>;</td></tr>
<tr><th id="4464">4464</th><td></td></tr>
<tr><th id="4465">4465</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4i32_indexed" title='llvm::AArch64::FMULv4i32_indexed' data-ref="llvm::AArch64::FMULv4i32_indexed" data-ref-filename="llvm..AArch64..FMULv4i32_indexed">FMULv4i32_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i32_indexed_OP2">FMLAv4i32_indexed_OP2</a>)</a> ||</td></tr>
<tr><th id="4466">4466</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4f32" title='llvm::AArch64::FMULv4f32' data-ref="llvm::AArch64::FMULv4f32" data-ref-filename="llvm..AArch64..FMULv4f32">FMULv4f32</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f32_OP2" title='llvm::MachineCombinerPattern::FMLAv4f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f32_OP2">FMLAv4f32_OP2</a>)</a>;</td></tr>
<tr><th id="4467">4467</th><td>    <b>break</b>;</td></tr>
<tr><th id="4468">4468</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBHrr" title='llvm::AArch64::FSUBHrr' data-ref="llvm::AArch64::FSUBHrr" data-ref-filename="llvm..AArch64..FSUBHrr">FSUBHrr</a>:</td></tr>
<tr><th id="4469">4469</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a>  = <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULHrr" title='llvm::AArch64::FMULHrr' data-ref="llvm::AArch64::FMULHrr" data-ref-filename="llvm..AArch64..FMULHrr">FMULHrr</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBH_OP1" title='llvm::MachineCombinerPattern::FMULSUBH_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBH_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBH_OP1">FMULSUBH_OP1</a>)</a>;</td></tr>
<tr><th id="4470">4470</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULHrr" title='llvm::AArch64::FMULHrr' data-ref="llvm::AArch64::FMULHrr" data-ref-filename="llvm..AArch64..FMULHrr">FMULHrr</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBH_OP2" title='llvm::MachineCombinerPattern::FMULSUBH_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBH_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBH_OP2">FMULSUBH_OP2</a>)</a>;</td></tr>
<tr><th id="4471">4471</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNMULHrr" title='llvm::AArch64::FNMULHrr' data-ref="llvm::AArch64::FNMULHrr" data-ref-filename="llvm..AArch64..FNMULHrr">FNMULHrr</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBH_OP1" title='llvm::MachineCombinerPattern::FNMULSUBH_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBH_OP1" data-ref-filename="llvm..MachineCombinerPattern..FNMULSUBH_OP1">FNMULSUBH_OP1</a>)</a>;</td></tr>
<tr><th id="4472">4472</th><td>    <b>break</b>;</td></tr>
<tr><th id="4473">4473</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBSrr" title='llvm::AArch64::FSUBSrr' data-ref="llvm::AArch64::FSUBSrr" data-ref-filename="llvm..AArch64..FSUBSrr">FSUBSrr</a>:</td></tr>
<tr><th id="4474">4474</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> = <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULSrr" title='llvm::AArch64::FMULSrr' data-ref="llvm::AArch64::FMULSrr" data-ref-filename="llvm..AArch64..FMULSrr">FMULSrr</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBS_OP1" title='llvm::MachineCombinerPattern::FMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBS_OP1">FMULSUBS_OP1</a>)</a>;</td></tr>
<tr><th id="4475">4475</th><td></td></tr>
<tr><th id="4476">4476</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULSrr" title='llvm::AArch64::FMULSrr' data-ref="llvm::AArch64::FMULSrr" data-ref-filename="llvm..AArch64..FMULSrr">FMULSrr</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBS_OP2" title='llvm::MachineCombinerPattern::FMULSUBS_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBS_OP2">FMULSUBS_OP2</a>)</a> ||</td></tr>
<tr><th id="4477">4477</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv1i32_indexed" title='llvm::AArch64::FMULv1i32_indexed' data-ref="llvm::AArch64::FMULv1i32_indexed" data-ref-filename="llvm..AArch64..FMULv1i32_indexed">FMULv1i32_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv1i32_indexed_OP2">FMLSv1i32_indexed_OP2</a>)</a>;</td></tr>
<tr><th id="4478">4478</th><td></td></tr>
<tr><th id="4479">4479</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNMULSrr" title='llvm::AArch64::FNMULSrr' data-ref="llvm::AArch64::FNMULSrr" data-ref-filename="llvm..AArch64..FNMULSrr">FNMULSrr</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBS_OP1" title='llvm::MachineCombinerPattern::FNMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBS_OP1" data-ref-filename="llvm..MachineCombinerPattern..FNMULSUBS_OP1">FNMULSUBS_OP1</a>)</a>;</td></tr>
<tr><th id="4480">4480</th><td>    <b>break</b>;</td></tr>
<tr><th id="4481">4481</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBDrr" title='llvm::AArch64::FSUBDrr' data-ref="llvm::AArch64::FSUBDrr" data-ref-filename="llvm..AArch64..FSUBDrr">FSUBDrr</a>:</td></tr>
<tr><th id="4482">4482</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> = <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULDrr" title='llvm::AArch64::FMULDrr' data-ref="llvm::AArch64::FMULDrr" data-ref-filename="llvm..AArch64..FMULDrr">FMULDrr</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBD_OP1" title='llvm::MachineCombinerPattern::FMULSUBD_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBD_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBD_OP1">FMULSUBD_OP1</a>)</a>;</td></tr>
<tr><th id="4483">4483</th><td></td></tr>
<tr><th id="4484">4484</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULDrr" title='llvm::AArch64::FMULDrr' data-ref="llvm::AArch64::FMULDrr" data-ref-filename="llvm..AArch64..FMULDrr">FMULDrr</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBD_OP2" title='llvm::MachineCombinerPattern::FMULSUBD_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBD_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBD_OP2">FMULSUBD_OP2</a>)</a> ||</td></tr>
<tr><th id="4485">4485</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv1i64_indexed" title='llvm::AArch64::FMULv1i64_indexed' data-ref="llvm::AArch64::FMULv1i64_indexed" data-ref-filename="llvm..AArch64..FMULv1i64_indexed">FMULv1i64_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv1i64_indexed_OP2">FMLSv1i64_indexed_OP2</a>)</a>;</td></tr>
<tr><th id="4486">4486</th><td></td></tr>
<tr><th id="4487">4487</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNMULDrr" title='llvm::AArch64::FNMULDrr' data-ref="llvm::AArch64::FNMULDrr" data-ref-filename="llvm..AArch64..FNMULDrr">FNMULDrr</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBD_OP1" title='llvm::MachineCombinerPattern::FNMULSUBD_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBD_OP1" data-ref-filename="llvm..MachineCombinerPattern..FNMULSUBD_OP1">FNMULSUBD_OP1</a>)</a>;</td></tr>
<tr><th id="4488">4488</th><td>    <b>break</b>;</td></tr>
<tr><th id="4489">4489</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBv4f16" title='llvm::AArch64::FSUBv4f16' data-ref="llvm::AArch64::FSUBv4f16" data-ref-filename="llvm..AArch64..FSUBv4f16">FSUBv4f16</a>:</td></tr>
<tr><th id="4490">4490</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4i16_indexed" title='llvm::AArch64::FMULv4i16_indexed' data-ref="llvm::AArch64::FMULv4i16_indexed" data-ref-filename="llvm..AArch64..FMULv4i16_indexed">FMULv4i16_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i16_indexed_OP2">FMLSv4i16_indexed_OP2</a>)</a> ||</td></tr>
<tr><th id="4491">4491</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4f16" title='llvm::AArch64::FMULv4f16' data-ref="llvm::AArch64::FMULv4f16" data-ref-filename="llvm..AArch64..FMULv4f16">FMULv4f16</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f16_OP2" title='llvm::MachineCombinerPattern::FMLSv4f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f16_OP2">FMLSv4f16_OP2</a>)</a>;</td></tr>
<tr><th id="4492">4492</th><td></td></tr>
<tr><th id="4493">4493</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4i16_indexed" title='llvm::AArch64::FMULv4i16_indexed' data-ref="llvm::AArch64::FMULv4i16_indexed" data-ref-filename="llvm..AArch64..FMULv4i16_indexed">FMULv4i16_indexed</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i16_indexed_OP1">FMLSv4i16_indexed_OP1</a>)</a> ||</td></tr>
<tr><th id="4494">4494</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4f16" title='llvm::AArch64::FMULv4f16' data-ref="llvm::AArch64::FMULv4f16" data-ref-filename="llvm..AArch64..FMULv4f16">FMULv4f16</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f16_OP1" title='llvm::MachineCombinerPattern::FMLSv4f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f16_OP1">FMLSv4f16_OP1</a>)</a>;</td></tr>
<tr><th id="4495">4495</th><td>    <b>break</b>;</td></tr>
<tr><th id="4496">4496</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBv8f16" title='llvm::AArch64::FSUBv8f16' data-ref="llvm::AArch64::FSUBv8f16" data-ref-filename="llvm..AArch64..FSUBv8f16">FSUBv8f16</a>:</td></tr>
<tr><th id="4497">4497</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv8i16_indexed" title='llvm::AArch64::FMULv8i16_indexed' data-ref="llvm::AArch64::FMULv8i16_indexed" data-ref-filename="llvm..AArch64..FMULv8i16_indexed">FMULv8i16_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8i16_indexed_OP2">FMLSv8i16_indexed_OP2</a>)</a> ||</td></tr>
<tr><th id="4498">4498</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv8f16" title='llvm::AArch64::FMULv8f16' data-ref="llvm::AArch64::FMULv8f16" data-ref-filename="llvm..AArch64..FMULv8f16">FMULv8f16</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv8f16_OP2" title='llvm::MachineCombinerPattern::FMLSv8f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv8f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8f16_OP2">FMLSv8f16_OP2</a>)</a>;</td></tr>
<tr><th id="4499">4499</th><td></td></tr>
<tr><th id="4500">4500</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv8i16_indexed" title='llvm::AArch64::FMULv8i16_indexed' data-ref="llvm::AArch64::FMULv8i16_indexed" data-ref-filename="llvm..AArch64..FMULv8i16_indexed">FMULv8i16_indexed</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8i16_indexed_OP1">FMLSv8i16_indexed_OP1</a>)</a> ||</td></tr>
<tr><th id="4501">4501</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv8f16" title='llvm::AArch64::FMULv8f16' data-ref="llvm::AArch64::FMULv8f16" data-ref-filename="llvm..AArch64..FMULv8f16">FMULv8f16</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv8f16_OP1" title='llvm::MachineCombinerPattern::FMLSv8f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv8f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8f16_OP1">FMLSv8f16_OP1</a>)</a>;</td></tr>
<tr><th id="4502">4502</th><td>    <b>break</b>;</td></tr>
<tr><th id="4503">4503</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBv2f32" title='llvm::AArch64::FSUBv2f32' data-ref="llvm::AArch64::FSUBv2f32" data-ref-filename="llvm..AArch64..FSUBv2f32">FSUBv2f32</a>:</td></tr>
<tr><th id="4504">4504</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2i32_indexed" title='llvm::AArch64::FMULv2i32_indexed' data-ref="llvm::AArch64::FMULv2i32_indexed" data-ref-filename="llvm..AArch64..FMULv2i32_indexed">FMULv2i32_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i32_indexed_OP2">FMLSv2i32_indexed_OP2</a>)</a> ||</td></tr>
<tr><th id="4505">4505</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2f32" title='llvm::AArch64::FMULv2f32' data-ref="llvm::AArch64::FMULv2f32" data-ref-filename="llvm..AArch64..FMULv2f32">FMULv2f32</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f32_OP2" title='llvm::MachineCombinerPattern::FMLSv2f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f32_OP2">FMLSv2f32_OP2</a>)</a>;</td></tr>
<tr><th id="4506">4506</th><td></td></tr>
<tr><th id="4507">4507</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2i32_indexed" title='llvm::AArch64::FMULv2i32_indexed' data-ref="llvm::AArch64::FMULv2i32_indexed" data-ref-filename="llvm..AArch64..FMULv2i32_indexed">FMULv2i32_indexed</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i32_indexed_OP1">FMLSv2i32_indexed_OP1</a>)</a> ||</td></tr>
<tr><th id="4508">4508</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2f32" title='llvm::AArch64::FMULv2f32' data-ref="llvm::AArch64::FMULv2f32" data-ref-filename="llvm..AArch64..FMULv2f32">FMULv2f32</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f32_OP1" title='llvm::MachineCombinerPattern::FMLSv2f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f32_OP1">FMLSv2f32_OP1</a>)</a>;</td></tr>
<tr><th id="4509">4509</th><td>    <b>break</b>;</td></tr>
<tr><th id="4510">4510</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBv2f64" title='llvm::AArch64::FSUBv2f64' data-ref="llvm::AArch64::FSUBv2f64" data-ref-filename="llvm..AArch64..FSUBv2f64">FSUBv2f64</a>:</td></tr>
<tr><th id="4511">4511</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2i64_indexed" title='llvm::AArch64::FMULv2i64_indexed' data-ref="llvm::AArch64::FMULv2i64_indexed" data-ref-filename="llvm..AArch64..FMULv2i64_indexed">FMULv2i64_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i64_indexed_OP2">FMLSv2i64_indexed_OP2</a>)</a> ||</td></tr>
<tr><th id="4512">4512</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2f64" title='llvm::AArch64::FMULv2f64' data-ref="llvm::AArch64::FMULv2f64" data-ref-filename="llvm..AArch64..FMULv2f64">FMULv2f64</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f64_OP2" title='llvm::MachineCombinerPattern::FMLSv2f64_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2f64_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f64_OP2">FMLSv2f64_OP2</a>)</a>;</td></tr>
<tr><th id="4513">4513</th><td></td></tr>
<tr><th id="4514">4514</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2i64_indexed" title='llvm::AArch64::FMULv2i64_indexed' data-ref="llvm::AArch64::FMULv2i64_indexed" data-ref-filename="llvm..AArch64..FMULv2i64_indexed">FMULv2i64_indexed</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i64_indexed_OP1">FMLSv2i64_indexed_OP1</a>)</a> ||</td></tr>
<tr><th id="4515">4515</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv2f64" title='llvm::AArch64::FMULv2f64' data-ref="llvm::AArch64::FMULv2f64" data-ref-filename="llvm..AArch64..FMULv2f64">FMULv2f64</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f64_OP1" title='llvm::MachineCombinerPattern::FMLSv2f64_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2f64_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f64_OP1">FMLSv2f64_OP1</a>)</a>;</td></tr>
<tr><th id="4516">4516</th><td>    <b>break</b>;</td></tr>
<tr><th id="4517">4517</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBv4f32" title='llvm::AArch64::FSUBv4f32' data-ref="llvm::AArch64::FSUBv4f32" data-ref-filename="llvm..AArch64..FSUBv4f32">FSUBv4f32</a>:</td></tr>
<tr><th id="4518">4518</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4i32_indexed" title='llvm::AArch64::FMULv4i32_indexed' data-ref="llvm::AArch64::FMULv4i32_indexed" data-ref-filename="llvm..AArch64..FMULv4i32_indexed">FMULv4i32_indexed</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i32_indexed_OP2">FMLSv4i32_indexed_OP2</a>)</a> ||</td></tr>
<tr><th id="4519">4519</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4f32" title='llvm::AArch64::FMULv4f32' data-ref="llvm::AArch64::FMULv4f32" data-ref-filename="llvm..AArch64..FMULv4f32">FMULv4f32</a>, <var>2</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f32_OP2" title='llvm::MachineCombinerPattern::FMLSv4f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f32_OP2">FMLSv4f32_OP2</a>)</a>;</td></tr>
<tr><th id="4520">4520</th><td></td></tr>
<tr><th id="4521">4521</th><td>    <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a> |= <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4i32_indexed" title='llvm::AArch64::FMULv4i32_indexed' data-ref="llvm::AArch64::FMULv4i32_indexed" data-ref-filename="llvm..AArch64..FMULv4i32_indexed">FMULv4i32_indexed</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i32_indexed_OP1">FMLSv4i32_indexed_OP1</a>)</a> ||</td></tr>
<tr><th id="4522">4522</th><td>             <a class="local col4 ref" href="#574Match" title='Match' data-ref="574Match" data-ref-filename="574Match">Match</a><a class="tu ref fn" href="#_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" title='getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_" data-ref-filename="_ZZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEENK3$_3clEiiS3_">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULv4f32" title='llvm::AArch64::FMULv4f32' data-ref="llvm::AArch64::FMULv4f32" data-ref-filename="llvm..AArch64..FMULv4f32">FMULv4f32</a>, <var>1</var>, <a class="local col8 typedef" href="#578MCP" title='MCP' data-type='llvm::MachineCombinerPattern' data-ref="578MCP" data-ref-filename="578MCP">MCP</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f32_OP1" title='llvm::MachineCombinerPattern::FMLSv4f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f32_OP1">FMLSv4f32_OP1</a>)</a>;</td></tr>
<tr><th id="4523">4523</th><td>    <b>break</b>;</td></tr>
<tr><th id="4524">4524</th><td>  }</td></tr>
<tr><th id="4525">4525</th><td>  <b>return</b> <a class="local col3 ref" href="#573Found" title='Found' data-ref="573Found" data-ref-filename="573Found">Found</a>;</td></tr>
<tr><th id="4526">4526</th><td>}</td></tr>
<tr><th id="4527">4527</th><td></td></tr>
<tr><th id="4528">4528</th><td><i class="doc">/// Return true when a code sequence can improve throughput. It</i></td></tr>
<tr><th id="4529">4529</th><td><i class="doc">/// should be called only for instructions in loops.</i></td></tr>
<tr><th id="4530">4530</th><td><i class="doc">/// <span class="command">\param</span> <span class="arg">Pattern</span> - combiner pattern</i></td></tr>
<tr><th id="4531">4531</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo19isThroughputPatternENS_22MachineCombinerPatternE" title='llvm::AArch64InstrInfo::isThroughputPattern' data-ref="_ZNK4llvm16AArch64InstrInfo19isThroughputPatternENS_22MachineCombinerPatternE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19isThroughputPatternENS_22MachineCombinerPatternE">isThroughputPattern</dfn>(</td></tr>
<tr><th id="4532">4532</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col9 decl" id="579Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="579Pattern" data-ref-filename="579Pattern">Pattern</dfn>) <em>const</em> {</td></tr>
<tr><th id="4533">4533</th><td>  <b>switch</b> (<a class="local col9 ref" href="#579Pattern" title='Pattern' data-ref="579Pattern" data-ref-filename="579Pattern">Pattern</a>) {</td></tr>
<tr><th id="4534">4534</th><td>  <b>default</b>:</td></tr>
<tr><th id="4535">4535</th><td>    <b>break</b>;</td></tr>
<tr><th id="4536">4536</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDH_OP1" title='llvm::MachineCombinerPattern::FMULADDH_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDH_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULADDH_OP1">FMULADDH_OP1</a>:</td></tr>
<tr><th id="4537">4537</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDH_OP2" title='llvm::MachineCombinerPattern::FMULADDH_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDH_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULADDH_OP2">FMULADDH_OP2</a>:</td></tr>
<tr><th id="4538">4538</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBH_OP1" title='llvm::MachineCombinerPattern::FMULSUBH_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBH_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBH_OP1">FMULSUBH_OP1</a>:</td></tr>
<tr><th id="4539">4539</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBH_OP2" title='llvm::MachineCombinerPattern::FMULSUBH_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBH_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBH_OP2">FMULSUBH_OP2</a>:</td></tr>
<tr><th id="4540">4540</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP1" title='llvm::MachineCombinerPattern::FMULADDS_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULADDS_OP1">FMULADDS_OP1</a>:</td></tr>
<tr><th id="4541">4541</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP2" title='llvm::MachineCombinerPattern::FMULADDS_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULADDS_OP2">FMULADDS_OP2</a>:</td></tr>
<tr><th id="4542">4542</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBS_OP1" title='llvm::MachineCombinerPattern::FMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBS_OP1">FMULSUBS_OP1</a>:</td></tr>
<tr><th id="4543">4543</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBS_OP2" title='llvm::MachineCombinerPattern::FMULSUBS_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBS_OP2">FMULSUBS_OP2</a>:</td></tr>
<tr><th id="4544">4544</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDD_OP1" title='llvm::MachineCombinerPattern::FMULADDD_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDD_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULADDD_OP1">FMULADDD_OP1</a>:</td></tr>
<tr><th id="4545">4545</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDD_OP2" title='llvm::MachineCombinerPattern::FMULADDD_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDD_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULADDD_OP2">FMULADDD_OP2</a>:</td></tr>
<tr><th id="4546">4546</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBD_OP1" title='llvm::MachineCombinerPattern::FMULSUBD_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBD_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBD_OP1">FMULSUBD_OP1</a>:</td></tr>
<tr><th id="4547">4547</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBD_OP2" title='llvm::MachineCombinerPattern::FMULSUBD_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBD_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBD_OP2">FMULSUBD_OP2</a>:</td></tr>
<tr><th id="4548">4548</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBH_OP1" title='llvm::MachineCombinerPattern::FNMULSUBH_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBH_OP1" data-ref-filename="llvm..MachineCombinerPattern..FNMULSUBH_OP1">FNMULSUBH_OP1</a>:</td></tr>
<tr><th id="4549">4549</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBS_OP1" title='llvm::MachineCombinerPattern::FNMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBS_OP1" data-ref-filename="llvm..MachineCombinerPattern..FNMULSUBS_OP1">FNMULSUBS_OP1</a>:</td></tr>
<tr><th id="4550">4550</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBD_OP1" title='llvm::MachineCombinerPattern::FNMULSUBD_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBD_OP1" data-ref-filename="llvm..MachineCombinerPattern..FNMULSUBD_OP1">FNMULSUBD_OP1</a>:</td></tr>
<tr><th id="4551">4551</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i16_indexed_OP1">FMLAv4i16_indexed_OP1</a>:</td></tr>
<tr><th id="4552">4552</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i16_indexed_OP2">FMLAv4i16_indexed_OP2</a>:</td></tr>
<tr><th id="4553">4553</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8i16_indexed_OP1">FMLAv8i16_indexed_OP1</a>:</td></tr>
<tr><th id="4554">4554</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8i16_indexed_OP2">FMLAv8i16_indexed_OP2</a>:</td></tr>
<tr><th id="4555">4555</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i32_indexed_OP1">FMLAv1i32_indexed_OP1</a>:</td></tr>
<tr><th id="4556">4556</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i32_indexed_OP2">FMLAv1i32_indexed_OP2</a>:</td></tr>
<tr><th id="4557">4557</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i64_indexed_OP1">FMLAv1i64_indexed_OP1</a>:</td></tr>
<tr><th id="4558">4558</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i64_indexed_OP2">FMLAv1i64_indexed_OP2</a>:</td></tr>
<tr><th id="4559">4559</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f16_OP2" title='llvm::MachineCombinerPattern::FMLAv4f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f16_OP2">FMLAv4f16_OP2</a>:</td></tr>
<tr><th id="4560">4560</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f16_OP1" title='llvm::MachineCombinerPattern::FMLAv4f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f16_OP1">FMLAv4f16_OP1</a>:</td></tr>
<tr><th id="4561">4561</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv8f16_OP1" title='llvm::MachineCombinerPattern::FMLAv8f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv8f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8f16_OP1">FMLAv8f16_OP1</a>:</td></tr>
<tr><th id="4562">4562</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv8f16_OP2" title='llvm::MachineCombinerPattern::FMLAv8f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv8f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8f16_OP2">FMLAv8f16_OP2</a>:</td></tr>
<tr><th id="4563">4563</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f32_OP2" title='llvm::MachineCombinerPattern::FMLAv2f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f32_OP2">FMLAv2f32_OP2</a>:</td></tr>
<tr><th id="4564">4564</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f32_OP1" title='llvm::MachineCombinerPattern::FMLAv2f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f32_OP1">FMLAv2f32_OP1</a>:</td></tr>
<tr><th id="4565">4565</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f64_OP1" title='llvm::MachineCombinerPattern::FMLAv2f64_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2f64_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f64_OP1">FMLAv2f64_OP1</a>:</td></tr>
<tr><th id="4566">4566</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f64_OP2" title='llvm::MachineCombinerPattern::FMLAv2f64_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f64_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f64_OP2">FMLAv2f64_OP2</a>:</td></tr>
<tr><th id="4567">4567</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i32_indexed_OP1">FMLAv2i32_indexed_OP1</a>:</td></tr>
<tr><th id="4568">4568</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i32_indexed_OP2">FMLAv2i32_indexed_OP2</a>:</td></tr>
<tr><th id="4569">4569</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i64_indexed_OP1">FMLAv2i64_indexed_OP1</a>:</td></tr>
<tr><th id="4570">4570</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i64_indexed_OP2">FMLAv2i64_indexed_OP2</a>:</td></tr>
<tr><th id="4571">4571</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f32_OP1" title='llvm::MachineCombinerPattern::FMLAv4f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f32_OP1">FMLAv4f32_OP1</a>:</td></tr>
<tr><th id="4572">4572</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f32_OP2" title='llvm::MachineCombinerPattern::FMLAv4f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f32_OP2">FMLAv4f32_OP2</a>:</td></tr>
<tr><th id="4573">4573</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i32_indexed_OP1">FMLAv4i32_indexed_OP1</a>:</td></tr>
<tr><th id="4574">4574</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i32_indexed_OP2">FMLAv4i32_indexed_OP2</a>:</td></tr>
<tr><th id="4575">4575</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i16_indexed_OP1">FMLSv4i16_indexed_OP1</a>:</td></tr>
<tr><th id="4576">4576</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i16_indexed_OP2">FMLSv4i16_indexed_OP2</a>:</td></tr>
<tr><th id="4577">4577</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8i16_indexed_OP1">FMLSv8i16_indexed_OP1</a>:</td></tr>
<tr><th id="4578">4578</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8i16_indexed_OP2">FMLSv8i16_indexed_OP2</a>:</td></tr>
<tr><th id="4579">4579</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv1i32_indexed_OP2">FMLSv1i32_indexed_OP2</a>:</td></tr>
<tr><th id="4580">4580</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv1i64_indexed_OP2">FMLSv1i64_indexed_OP2</a>:</td></tr>
<tr><th id="4581">4581</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i32_indexed_OP2">FMLSv2i32_indexed_OP2</a>:</td></tr>
<tr><th id="4582">4582</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i64_indexed_OP2">FMLSv2i64_indexed_OP2</a>:</td></tr>
<tr><th id="4583">4583</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f16_OP1" title='llvm::MachineCombinerPattern::FMLSv4f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f16_OP1">FMLSv4f16_OP1</a>:</td></tr>
<tr><th id="4584">4584</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f16_OP2" title='llvm::MachineCombinerPattern::FMLSv4f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f16_OP2">FMLSv4f16_OP2</a>:</td></tr>
<tr><th id="4585">4585</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv8f16_OP1" title='llvm::MachineCombinerPattern::FMLSv8f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv8f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8f16_OP1">FMLSv8f16_OP1</a>:</td></tr>
<tr><th id="4586">4586</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv8f16_OP2" title='llvm::MachineCombinerPattern::FMLSv8f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv8f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8f16_OP2">FMLSv8f16_OP2</a>:</td></tr>
<tr><th id="4587">4587</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f32_OP2" title='llvm::MachineCombinerPattern::FMLSv2f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f32_OP2">FMLSv2f32_OP2</a>:</td></tr>
<tr><th id="4588">4588</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f64_OP2" title='llvm::MachineCombinerPattern::FMLSv2f64_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2f64_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f64_OP2">FMLSv2f64_OP2</a>:</td></tr>
<tr><th id="4589">4589</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i32_indexed_OP2">FMLSv4i32_indexed_OP2</a>:</td></tr>
<tr><th id="4590">4590</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f32_OP2" title='llvm::MachineCombinerPattern::FMLSv4f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f32_OP2">FMLSv4f32_OP2</a>:</td></tr>
<tr><th id="4591">4591</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i8_OP1" title='llvm::MachineCombinerPattern::MULADDv8i8_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv8i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i8_OP1">MULADDv8i8_OP1</a>:</td></tr>
<tr><th id="4592">4592</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i8_OP2" title='llvm::MachineCombinerPattern::MULADDv8i8_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv8i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i8_OP2">MULADDv8i8_OP2</a>:</td></tr>
<tr><th id="4593">4593</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv16i8_OP1" title='llvm::MachineCombinerPattern::MULADDv16i8_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv16i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv16i8_OP1">MULADDv16i8_OP1</a>:</td></tr>
<tr><th id="4594">4594</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv16i8_OP2" title='llvm::MachineCombinerPattern::MULADDv16i8_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv16i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv16i8_OP2">MULADDv16i8_OP2</a>:</td></tr>
<tr><th id="4595">4595</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i16_OP1" title='llvm::MachineCombinerPattern::MULADDv4i16_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_OP1">MULADDv4i16_OP1</a>:</td></tr>
<tr><th id="4596">4596</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i16_OP2" title='llvm::MachineCombinerPattern::MULADDv4i16_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_OP2">MULADDv4i16_OP2</a>:</td></tr>
<tr><th id="4597">4597</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i16_OP1" title='llvm::MachineCombinerPattern::MULADDv8i16_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_OP1">MULADDv8i16_OP1</a>:</td></tr>
<tr><th id="4598">4598</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i16_OP2" title='llvm::MachineCombinerPattern::MULADDv8i16_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_OP2">MULADDv8i16_OP2</a>:</td></tr>
<tr><th id="4599">4599</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv2i32_OP1" title='llvm::MachineCombinerPattern::MULADDv2i32_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_OP1">MULADDv2i32_OP1</a>:</td></tr>
<tr><th id="4600">4600</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv2i32_OP2" title='llvm::MachineCombinerPattern::MULADDv2i32_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_OP2">MULADDv2i32_OP2</a>:</td></tr>
<tr><th id="4601">4601</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i32_OP1" title='llvm::MachineCombinerPattern::MULADDv4i32_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_OP1">MULADDv4i32_OP1</a>:</td></tr>
<tr><th id="4602">4602</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i32_OP2" title='llvm::MachineCombinerPattern::MULADDv4i32_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_OP2">MULADDv4i32_OP2</a>:</td></tr>
<tr><th id="4603">4603</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i8_OP1" title='llvm::MachineCombinerPattern::MULSUBv8i8_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv8i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i8_OP1">MULSUBv8i8_OP1</a>:</td></tr>
<tr><th id="4604">4604</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i8_OP2" title='llvm::MachineCombinerPattern::MULSUBv8i8_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv8i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i8_OP2">MULSUBv8i8_OP2</a>:</td></tr>
<tr><th id="4605">4605</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv16i8_OP1" title='llvm::MachineCombinerPattern::MULSUBv16i8_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv16i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv16i8_OP1">MULSUBv16i8_OP1</a>:</td></tr>
<tr><th id="4606">4606</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv16i8_OP2" title='llvm::MachineCombinerPattern::MULSUBv16i8_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv16i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv16i8_OP2">MULSUBv16i8_OP2</a>:</td></tr>
<tr><th id="4607">4607</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i16_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i16_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_OP1">MULSUBv4i16_OP1</a>:</td></tr>
<tr><th id="4608">4608</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i16_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i16_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_OP2">MULSUBv4i16_OP2</a>:</td></tr>
<tr><th id="4609">4609</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i16_OP1" title='llvm::MachineCombinerPattern::MULSUBv8i16_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_OP1">MULSUBv8i16_OP1</a>:</td></tr>
<tr><th id="4610">4610</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i16_OP2" title='llvm::MachineCombinerPattern::MULSUBv8i16_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_OP2">MULSUBv8i16_OP2</a>:</td></tr>
<tr><th id="4611">4611</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv2i32_OP1" title='llvm::MachineCombinerPattern::MULSUBv2i32_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_OP1">MULSUBv2i32_OP1</a>:</td></tr>
<tr><th id="4612">4612</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv2i32_OP2" title='llvm::MachineCombinerPattern::MULSUBv2i32_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_OP2">MULSUBv2i32_OP2</a>:</td></tr>
<tr><th id="4613">4613</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i32_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i32_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_OP1">MULSUBv4i32_OP1</a>:</td></tr>
<tr><th id="4614">4614</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i32_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i32_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_OP2">MULSUBv4i32_OP2</a>:</td></tr>
<tr><th id="4615">4615</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_indexed_OP1">MULADDv4i16_indexed_OP1</a>:</td></tr>
<tr><th id="4616">4616</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_indexed_OP2">MULADDv4i16_indexed_OP2</a>:</td></tr>
<tr><th id="4617">4617</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_indexed_OP1">MULADDv8i16_indexed_OP1</a>:</td></tr>
<tr><th id="4618">4618</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_indexed_OP2">MULADDv8i16_indexed_OP2</a>:</td></tr>
<tr><th id="4619">4619</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_indexed_OP1">MULADDv2i32_indexed_OP1</a>:</td></tr>
<tr><th id="4620">4620</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_indexed_OP2">MULADDv2i32_indexed_OP2</a>:</td></tr>
<tr><th id="4621">4621</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_indexed_OP1">MULADDv4i32_indexed_OP1</a>:</td></tr>
<tr><th id="4622">4622</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_indexed_OP2">MULADDv4i32_indexed_OP2</a>:</td></tr>
<tr><th id="4623">4623</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_indexed_OP1">MULSUBv4i16_indexed_OP1</a>:</td></tr>
<tr><th id="4624">4624</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_indexed_OP2">MULSUBv4i16_indexed_OP2</a>:</td></tr>
<tr><th id="4625">4625</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_indexed_OP1">MULSUBv8i16_indexed_OP1</a>:</td></tr>
<tr><th id="4626">4626</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_indexed_OP2">MULSUBv8i16_indexed_OP2</a>:</td></tr>
<tr><th id="4627">4627</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_indexed_OP1">MULSUBv2i32_indexed_OP1</a>:</td></tr>
<tr><th id="4628">4628</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_indexed_OP2">MULSUBv2i32_indexed_OP2</a>:</td></tr>
<tr><th id="4629">4629</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_indexed_OP1">MULSUBv4i32_indexed_OP1</a>:</td></tr>
<tr><th id="4630">4630</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_indexed_OP2">MULSUBv4i32_indexed_OP2</a>:</td></tr>
<tr><th id="4631">4631</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4632">4632</th><td>  } <i>// end switch (Pattern)</i></td></tr>
<tr><th id="4633">4633</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4634">4634</th><td>}</td></tr>
<tr><th id="4635">4635</th><td><i class="doc">/// Return true when there is potentially a faster code sequence for an</i></td></tr>
<tr><th id="4636">4636</th><td><i class="doc">/// instruction chain ending in<span class="command"> \p</span> <span class="arg">Root.</span> All potential patterns are listed in</i></td></tr>
<tr><th id="4637">4637</th><td><i class="doc">/// the<span class="command"> \p</span> <span class="arg">Pattern</span> vector. Pattern should be sorted in priority order since the</i></td></tr>
<tr><th id="4638">4638</th><td><i class="doc">/// pattern evaluator stops checking as soon as it finds a faster sequence.</i></td></tr>
<tr><th id="4639">4639</th><td></td></tr>
<tr><th id="4640">4640</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" title='llvm::AArch64InstrInfo::getMachineCombinerPatterns' data-ref="_ZNK4llvm16AArch64InstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" data-ref-filename="_ZNK4llvm16AArch64InstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb">getMachineCombinerPatterns</dfn>(</td></tr>
<tr><th id="4641">4641</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="580Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="580Root" data-ref-filename="580Root">Root</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col1 decl" id="581Patterns" title='Patterns' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="581Patterns" data-ref-filename="581Patterns">Patterns</dfn>,</td></tr>
<tr><th id="4642">4642</th><td>    <em>bool</em> <dfn class="local col2 decl" id="582DoRegPressureReduce" title='DoRegPressureReduce' data-type='bool' data-ref="582DoRegPressureReduce" data-ref-filename="582DoRegPressureReduce">DoRegPressureReduce</dfn>) <em>const</em> {</td></tr>
<tr><th id="4643">4643</th><td>  <i>// Integer patterns</i></td></tr>
<tr><th id="4644">4644</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='getMaddPatterns' data-use='c' data-ref="_ZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" data-ref-filename="_ZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getMaddPatterns</a>(<span class='refarg'><a class="local col0 ref" href="#580Root" title='Root' data-ref="580Root" data-ref-filename="580Root">Root</a></span>, <span class='refarg'><a class="local col1 ref" href="#581Patterns" title='Patterns' data-ref="581Patterns" data-ref-filename="581Patterns">Patterns</a></span>))</td></tr>
<tr><th id="4645">4645</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4646">4646</th><td>  <i>// Floating point patterns</i></td></tr>
<tr><th id="4647">4647</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='getFMAPatterns' data-use='c' data-ref="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" data-ref-filename="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getFMAPatterns</a>(<span class='refarg'><a class="local col0 ref" href="#580Root" title='Root' data-ref="580Root" data-ref-filename="580Root">Root</a></span>, <span class='refarg'><a class="local col1 ref" href="#581Patterns" title='Patterns' data-ref="581Patterns" data-ref-filename="581Patterns">Patterns</a></span>))</td></tr>
<tr><th id="4648">4648</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4649">4649</th><td></td></tr>
<tr><th id="4650">4650</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" title='llvm::TargetInstrInfo::getMachineCombinerPatterns' data-ref="_ZNK4llvm15TargetInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" data-ref-filename="_ZNK4llvm15TargetInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb">getMachineCombinerPatterns</a>(<span class='refarg'><a class="local col0 ref" href="#580Root" title='Root' data-ref="580Root" data-ref-filename="580Root">Root</a></span>, <span class='refarg'><a class="local col1 ref" href="#581Patterns" title='Patterns' data-ref="581Patterns" data-ref-filename="581Patterns">Patterns</a></span>,</td></tr>
<tr><th id="4651">4651</th><td>                                                     <a class="local col2 ref" href="#582DoRegPressureReduce" title='DoRegPressureReduce' data-ref="582DoRegPressureReduce" data-ref-filename="582DoRegPressureReduce">DoRegPressureReduce</a>);</td></tr>
<tr><th id="4652">4652</th><td>}</td></tr>
<tr><th id="4653">4653</th><td></td></tr>
<tr><th id="4654">4654</th><td><b>enum</b> <b>class</b> <dfn class="type def" id="FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</dfn> { <dfn class="enum" id="FMAInstKind::Default" title='FMAInstKind::Default' data-ref="FMAInstKind::Default" data-ref-filename="FMAInstKind..Default">Default</dfn>, <dfn class="enum" id="FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</dfn>, <dfn class="enum" id="FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</dfn> };</td></tr>
<tr><th id="4655">4655</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// genFusedMultiply - Generate fused multiply instructions.</i></td></tr>
<tr><th id="4656">4656</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// This function supports both integer and floating point instructions.</i></td></tr>
<tr><th id="4657">4657</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// A typical example:</i></td></tr>
<tr><th id="4658">4658</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">///  F|MUL I=A,B,0</i></td></tr>
<tr><th id="4659">4659</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">///  F|ADD R,I,C</i></td></tr>
<tr><th id="4660">4660</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">///  ==&gt; F|MADD R,A,B,C</i></td></tr>
<tr><th id="4661">4661</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// <span class="command">\param</span> <span class="arg">MF</span> Containing MachineFunction</i></td></tr>
<tr><th id="4662">4662</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// <span class="command">\param</span> <span class="arg">MRI</span> Register information</i></td></tr>
<tr><th id="4663">4663</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// <span class="command">\param</span> <span class="arg">TII</span> Target information</i></td></tr>
<tr><th id="4664">4664</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// <span class="command">\param</span> <span class="arg">Root</span> is the F|ADD instruction</i></td></tr>
<tr><th id="4665">4665</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// <span class="command">\param</span> [out] <span class="arg">InsInstrs</span> is a vector of machine instructions and will</i></td></tr>
<tr><th id="4666">4666</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// contain the generated madd instruction</i></td></tr>
<tr><th id="4667">4667</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// <span class="command">\param</span> <span class="arg">IdxMulOpd</span> is index of operand in Root that is the result of</i></td></tr>
<tr><th id="4668">4668</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// the F|MUL. In the example above IdxMulOpd is 1.</i></td></tr>
<tr><th id="4669">4669</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// <span class="command">\param</span> <span class="arg">MaddOpc</span> the opcode fo the f|madd instruction</i></td></tr>
<tr><th id="4670">4670</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// <span class="command">\param</span> <span class="arg">RC</span> Register class of operands</i></td></tr>
<tr><th id="4671">4671</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// <span class="command">\param</span> <span class="arg">kind</span> of fma instruction (addressing mode) to be generated</i></td></tr>
<tr><th id="4672">4672</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// <span class="command">\param</span> <span class="arg">ReplacedAddend</span> is the result register from the instruction</i></td></tr>
<tr><th id="4673">4673</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">/// replacing the non-combined operand, if any.</i></td></tr>
<tr><th id="4674">4674</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="4675">4675</th><td><dfn class="tu decl def fn" id="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-type='llvm::MachineInstr * genFusedMultiply(llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo * TII, llvm::MachineInstr &amp; Root, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; InsInstrs, unsigned int IdxMulOpd, unsigned int MaddOpc, const llvm::TargetRegisterClass * RC, FMAInstKind kind = FMAInstKind::Default, const llvm::Register * ReplacedAddend = nullptr)' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="583MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="583MF" data-ref-filename="583MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="584MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="584MRI" data-ref-filename="584MRI">MRI</dfn>,</td></tr>
<tr><th id="4676">4676</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col5 decl" id="585TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="585TII" data-ref-filename="585TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="586Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="586Root" data-ref-filename="586Root">Root</dfn>,</td></tr>
<tr><th id="4677">4677</th><td>                 <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col7 decl" id="587InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="587InsInstrs" data-ref-filename="587InsInstrs">InsInstrs</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="588IdxMulOpd" title='IdxMulOpd' data-type='unsigned int' data-ref="588IdxMulOpd" data-ref-filename="588IdxMulOpd">IdxMulOpd</dfn>,</td></tr>
<tr><th id="4678">4678</th><td>                 <em>unsigned</em> <dfn class="local col9 decl" id="589MaddOpc" title='MaddOpc' data-type='unsigned int' data-ref="589MaddOpc" data-ref-filename="589MaddOpc">MaddOpc</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="590RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="590RC" data-ref-filename="590RC">RC</dfn>,</td></tr>
<tr><th id="4679">4679</th><td>                 <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a> <dfn class="local col1 decl" id="591kind" title='kind' data-type='FMAInstKind' data-ref="591kind" data-ref-filename="591kind">kind</dfn> = <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Default" title='FMAInstKind::Default' data-ref="FMAInstKind::Default" data-ref-filename="FMAInstKind..Default">Default</a>,</td></tr>
<tr><th id="4680">4680</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> *<dfn class="local col2 decl" id="592ReplacedAddend" title='ReplacedAddend' data-type='const llvm::Register *' data-ref="592ReplacedAddend" data-ref-filename="592ReplacedAddend">ReplacedAddend</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="4681">4681</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IdxMulOpd == <var>1</var> || IdxMulOpd == <var>2</var>);</td></tr>
<tr><th id="4682">4682</th><td></td></tr>
<tr><th id="4683">4683</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="593IdxOtherOpd" title='IdxOtherOpd' data-type='unsigned int' data-ref="593IdxOtherOpd" data-ref-filename="593IdxOtherOpd">IdxOtherOpd</dfn> = <a class="local col8 ref" href="#588IdxMulOpd" title='IdxMulOpd' data-ref="588IdxMulOpd" data-ref-filename="588IdxMulOpd">IdxMulOpd</a> == <var>1</var> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="4684">4684</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="594MUL" title='MUL' data-type='llvm::MachineInstr *' data-ref="594MUL" data-ref-filename="594MUL">MUL</dfn> = <a class="local col4 ref" href="#584MRI" title='MRI' data-ref="584MRI" data-ref-filename="584MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col6 ref" href="#586Root" title='Root' data-ref="586Root" data-ref-filename="586Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#588IdxMulOpd" title='IdxMulOpd' data-ref="588IdxMulOpd" data-ref-filename="588IdxMulOpd">IdxMulOpd</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4685">4685</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="595ResultReg" title='ResultReg' data-type='llvm::Register' data-ref="595ResultReg" data-ref-filename="595ResultReg">ResultReg</dfn> = <a class="local col6 ref" href="#586Root" title='Root' data-ref="586Root" data-ref-filename="586Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4686">4686</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="596SrcReg0" title='SrcReg0' data-type='llvm::Register' data-ref="596SrcReg0" data-ref-filename="596SrcReg0">SrcReg0</dfn> = <a class="local col4 ref" href="#594MUL" title='MUL' data-ref="594MUL" data-ref-filename="594MUL">MUL</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4687">4687</th><td>  <em>bool</em> <dfn class="local col7 decl" id="597Src0IsKill" title='Src0IsKill' data-type='bool' data-ref="597Src0IsKill" data-ref-filename="597Src0IsKill">Src0IsKill</dfn> = <a class="local col4 ref" href="#594MUL" title='MUL' data-ref="594MUL" data-ref-filename="594MUL">MUL</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="4688">4688</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="598SrcReg1" title='SrcReg1' data-type='llvm::Register' data-ref="598SrcReg1" data-ref-filename="598SrcReg1">SrcReg1</dfn> = <a class="local col4 ref" href="#594MUL" title='MUL' data-ref="594MUL" data-ref-filename="594MUL">MUL</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4689">4689</th><td>  <em>bool</em> <dfn class="local col9 decl" id="599Src1IsKill" title='Src1IsKill' data-type='bool' data-ref="599Src1IsKill" data-ref-filename="599Src1IsKill">Src1IsKill</dfn> = <a class="local col4 ref" href="#594MUL" title='MUL' data-ref="594MUL" data-ref-filename="594MUL">MUL</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="4690">4690</th><td></td></tr>
<tr><th id="4691">4691</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="600SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="600SrcReg2" data-ref-filename="600SrcReg2">SrcReg2</dfn>;</td></tr>
<tr><th id="4692">4692</th><td>  <em>bool</em> <dfn class="local col1 decl" id="601Src2IsKill" title='Src2IsKill' data-type='bool' data-ref="601Src2IsKill" data-ref-filename="601Src2IsKill">Src2IsKill</dfn>;</td></tr>
<tr><th id="4693">4693</th><td>  <b>if</b> (<a class="local col2 ref" href="#592ReplacedAddend" title='ReplacedAddend' data-ref="592ReplacedAddend" data-ref-filename="592ReplacedAddend">ReplacedAddend</a>) {</td></tr>
<tr><th id="4694">4694</th><td>    <i>// If we just generated a new addend, we must be it's only use.</i></td></tr>
<tr><th id="4695">4695</th><td>    <a class="local col0 ref" href="#600SrcReg2" title='SrcReg2' data-ref="600SrcReg2" data-ref-filename="600SrcReg2">SrcReg2</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a>*<a class="local col2 ref" href="#592ReplacedAddend" title='ReplacedAddend' data-ref="592ReplacedAddend" data-ref-filename="592ReplacedAddend">ReplacedAddend</a>;</td></tr>
<tr><th id="4696">4696</th><td>    <a class="local col1 ref" href="#601Src2IsKill" title='Src2IsKill' data-ref="601Src2IsKill" data-ref-filename="601Src2IsKill">Src2IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="4697">4697</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4698">4698</th><td>    <a class="local col0 ref" href="#600SrcReg2" title='SrcReg2' data-ref="600SrcReg2" data-ref-filename="600SrcReg2">SrcReg2</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#586Root" title='Root' data-ref="586Root" data-ref-filename="586Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#593IdxOtherOpd" title='IdxOtherOpd' data-ref="593IdxOtherOpd" data-ref-filename="593IdxOtherOpd">IdxOtherOpd</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4699">4699</th><td>    <a class="local col1 ref" href="#601Src2IsKill" title='Src2IsKill' data-ref="601Src2IsKill" data-ref-filename="601Src2IsKill">Src2IsKill</a> = <a class="local col6 ref" href="#586Root" title='Root' data-ref="586Root" data-ref-filename="586Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#593IdxOtherOpd" title='IdxOtherOpd' data-ref="593IdxOtherOpd" data-ref-filename="593IdxOtherOpd">IdxOtherOpd</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="4700">4700</th><td>  }</td></tr>
<tr><th id="4701">4701</th><td></td></tr>
<tr><th id="4702">4702</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#595ResultReg" title='ResultReg' data-ref="595ResultReg" data-ref-filename="595ResultReg">ResultReg</a>))</td></tr>
<tr><th id="4703">4703</th><td>    <a class="local col4 ref" href="#584MRI" title='MRI' data-ref="584MRI" data-ref-filename="584MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#595ResultReg" title='ResultReg' data-ref="595ResultReg" data-ref-filename="595ResultReg">ResultReg</a>, <a class="local col0 ref" href="#590RC" title='RC' data-ref="590RC" data-ref-filename="590RC">RC</a>);</td></tr>
<tr><th id="4704">4704</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#596SrcReg0" title='SrcReg0' data-ref="596SrcReg0" data-ref-filename="596SrcReg0">SrcReg0</a>))</td></tr>
<tr><th id="4705">4705</th><td>    <a class="local col4 ref" href="#584MRI" title='MRI' data-ref="584MRI" data-ref-filename="584MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#596SrcReg0" title='SrcReg0' data-ref="596SrcReg0" data-ref-filename="596SrcReg0">SrcReg0</a>, <a class="local col0 ref" href="#590RC" title='RC' data-ref="590RC" data-ref-filename="590RC">RC</a>);</td></tr>
<tr><th id="4706">4706</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#598SrcReg1" title='SrcReg1' data-ref="598SrcReg1" data-ref-filename="598SrcReg1">SrcReg1</a>))</td></tr>
<tr><th id="4707">4707</th><td>    <a class="local col4 ref" href="#584MRI" title='MRI' data-ref="584MRI" data-ref-filename="584MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#598SrcReg1" title='SrcReg1' data-ref="598SrcReg1" data-ref-filename="598SrcReg1">SrcReg1</a>, <a class="local col0 ref" href="#590RC" title='RC' data-ref="590RC" data-ref-filename="590RC">RC</a>);</td></tr>
<tr><th id="4708">4708</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#600SrcReg2" title='SrcReg2' data-ref="600SrcReg2" data-ref-filename="600SrcReg2">SrcReg2</a>))</td></tr>
<tr><th id="4709">4709</th><td>    <a class="local col4 ref" href="#584MRI" title='MRI' data-ref="584MRI" data-ref-filename="584MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#600SrcReg2" title='SrcReg2' data-ref="600SrcReg2" data-ref-filename="600SrcReg2">SrcReg2</a>, <a class="local col0 ref" href="#590RC" title='RC' data-ref="590RC" data-ref-filename="590RC">RC</a>);</td></tr>
<tr><th id="4710">4710</th><td></td></tr>
<tr><th id="4711">4711</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col2 decl" id="602MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="602MIB" data-ref-filename="602MIB">MIB</dfn>;</td></tr>
<tr><th id="4712">4712</th><td>  <b>if</b> (<a class="local col1 ref" href="#591kind" title='kind' data-ref="591kind" data-ref-filename="591kind">kind</a> == <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Default" title='FMAInstKind::Default' data-ref="FMAInstKind::Default" data-ref-filename="FMAInstKind..Default">Default</a>)</td></tr>
<tr><th id="4713">4713</th><td>    <a class="local col2 ref" href="#602MIB" title='MIB' data-ref="602MIB" data-ref-filename="602MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#583MF" title='MF' data-ref="583MF" data-ref-filename="583MF">MF</a></span>, <a class="local col6 ref" href="#586Root" title='Root' data-ref="586Root" data-ref-filename="586Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col5 ref" href="#585TII" title='TII' data-ref="585TII" data-ref-filename="585TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#589MaddOpc" title='MaddOpc' data-ref="589MaddOpc" data-ref-filename="589MaddOpc">MaddOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#595ResultReg" title='ResultReg' data-ref="595ResultReg" data-ref-filename="595ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4714">4714</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#596SrcReg0" title='SrcReg0' data-ref="596SrcReg0" data-ref-filename="596SrcReg0">SrcReg0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#597Src0IsKill" title='Src0IsKill' data-ref="597Src0IsKill" data-ref-filename="597Src0IsKill">Src0IsKill</a>))</td></tr>
<tr><th id="4715">4715</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#598SrcReg1" title='SrcReg1' data-ref="598SrcReg1" data-ref-filename="598SrcReg1">SrcReg1</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#599Src1IsKill" title='Src1IsKill' data-ref="599Src1IsKill" data-ref-filename="599Src1IsKill">Src1IsKill</a>))</td></tr>
<tr><th id="4716">4716</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#600SrcReg2" title='SrcReg2' data-ref="600SrcReg2" data-ref-filename="600SrcReg2">SrcReg2</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#601Src2IsKill" title='Src2IsKill' data-ref="601Src2IsKill" data-ref-filename="601Src2IsKill">Src2IsKill</a>));</td></tr>
<tr><th id="4717">4717</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#591kind" title='kind' data-ref="591kind" data-ref-filename="591kind">kind</a> == <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>)</td></tr>
<tr><th id="4718">4718</th><td>    <a class="local col2 ref" href="#602MIB" title='MIB' data-ref="602MIB" data-ref-filename="602MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#583MF" title='MF' data-ref="583MF" data-ref-filename="583MF">MF</a></span>, <a class="local col6 ref" href="#586Root" title='Root' data-ref="586Root" data-ref-filename="586Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col5 ref" href="#585TII" title='TII' data-ref="585TII" data-ref-filename="585TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#589MaddOpc" title='MaddOpc' data-ref="589MaddOpc" data-ref-filename="589MaddOpc">MaddOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#595ResultReg" title='ResultReg' data-ref="595ResultReg" data-ref-filename="595ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4719">4719</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#600SrcReg2" title='SrcReg2' data-ref="600SrcReg2" data-ref-filename="600SrcReg2">SrcReg2</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#601Src2IsKill" title='Src2IsKill' data-ref="601Src2IsKill" data-ref-filename="601Src2IsKill">Src2IsKill</a>))</td></tr>
<tr><th id="4720">4720</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#596SrcReg0" title='SrcReg0' data-ref="596SrcReg0" data-ref-filename="596SrcReg0">SrcReg0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#597Src0IsKill" title='Src0IsKill' data-ref="597Src0IsKill" data-ref-filename="597Src0IsKill">Src0IsKill</a>))</td></tr>
<tr><th id="4721">4721</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#598SrcReg1" title='SrcReg1' data-ref="598SrcReg1" data-ref-filename="598SrcReg1">SrcReg1</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#599Src1IsKill" title='Src1IsKill' data-ref="599Src1IsKill" data-ref-filename="599Src1IsKill">Src1IsKill</a>))</td></tr>
<tr><th id="4722">4722</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#594MUL" title='MUL' data-ref="594MUL" data-ref-filename="594MUL">MUL</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="4723">4723</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#591kind" title='kind' data-ref="591kind" data-ref-filename="591kind">kind</a> == <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>)</td></tr>
<tr><th id="4724">4724</th><td>    <a class="local col2 ref" href="#602MIB" title='MIB' data-ref="602MIB" data-ref-filename="602MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#583MF" title='MF' data-ref="583MF" data-ref-filename="583MF">MF</a></span>, <a class="local col6 ref" href="#586Root" title='Root' data-ref="586Root" data-ref-filename="586Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col5 ref" href="#585TII" title='TII' data-ref="585TII" data-ref-filename="585TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#589MaddOpc" title='MaddOpc' data-ref="589MaddOpc" data-ref-filename="589MaddOpc">MaddOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#595ResultReg" title='ResultReg' data-ref="595ResultReg" data-ref-filename="595ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4725">4725</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#600SrcReg2" title='SrcReg2' data-ref="600SrcReg2" data-ref-filename="600SrcReg2">SrcReg2</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#601Src2IsKill" title='Src2IsKill' data-ref="601Src2IsKill" data-ref-filename="601Src2IsKill">Src2IsKill</a>))</td></tr>
<tr><th id="4726">4726</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#596SrcReg0" title='SrcReg0' data-ref="596SrcReg0" data-ref-filename="596SrcReg0">SrcReg0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#597Src0IsKill" title='Src0IsKill' data-ref="597Src0IsKill" data-ref-filename="597Src0IsKill">Src0IsKill</a>))</td></tr>
<tr><th id="4727">4727</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#598SrcReg1" title='SrcReg1' data-ref="598SrcReg1" data-ref-filename="598SrcReg1">SrcReg1</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#599Src1IsKill" title='Src1IsKill' data-ref="599Src1IsKill" data-ref-filename="599Src1IsKill">Src1IsKill</a>));</td></tr>
<tr><th id="4728">4728</th><td>  <b>else</b></td></tr>
<tr><th id="4729">4729</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(<b>false</b> &amp;&amp; <q>"Invalid FMA instruction kind \n"</q>);</td></tr>
<tr><th id="4730">4730</th><td>  <i>// Insert the MADD (MADD, FMA, FMS, FMLA, FMSL)</i></td></tr>
<tr><th id="4731">4731</th><td>  <a class="local col7 ref" href="#587InsInstrs" title='InsInstrs' data-ref="587InsInstrs" data-ref-filename="587InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#602MIB" title='MIB' data-ref="602MIB" data-ref-filename="602MIB">MIB</a>);</td></tr>
<tr><th id="4732">4732</th><td>  <b>return</b> <a class="local col4 ref" href="#594MUL" title='MUL' data-ref="594MUL" data-ref-filename="594MUL">MUL</a>;</td></tr>
<tr><th id="4733">4733</th><td>}</td></tr>
<tr><th id="4734">4734</th><td></td></tr>
<tr><th id="4735">4735</th><td><i class="doc" data-doc="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">/// genFusedMultiplyAcc - Helper to generate fused multiply accumulate</i></td></tr>
<tr><th id="4736">4736</th><td><i class="doc" data-doc="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">/// instructions.</i></td></tr>
<tr><th id="4737">4737</th><td><i class="doc" data-doc="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">///</i></td></tr>
<tr><th id="4738">4738</th><td><i class="doc" data-doc="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">/// <span class="command">\see</span> genFusedMultiply</i></td></tr>
<tr><th id="4739">4739</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-type='llvm::MachineInstr * genFusedMultiplyAcc(llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo * TII, llvm::MachineInstr &amp; Root, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; InsInstrs, unsigned int IdxMulOpd, unsigned int MaddOpc, const llvm::TargetRegisterClass * RC)' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</dfn>(</td></tr>
<tr><th id="4740">4740</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="603MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="603MF" data-ref-filename="603MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="604MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="604MRI" data-ref-filename="604MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col5 decl" id="605TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="605TII" data-ref-filename="605TII">TII</dfn>,</td></tr>
<tr><th id="4741">4741</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="606Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="606Root" data-ref-filename="606Root">Root</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col7 decl" id="607InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="607InsInstrs" data-ref-filename="607InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="4742">4742</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="608IdxMulOpd" title='IdxMulOpd' data-type='unsigned int' data-ref="608IdxMulOpd" data-ref-filename="608IdxMulOpd">IdxMulOpd</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="609MaddOpc" title='MaddOpc' data-type='unsigned int' data-ref="609MaddOpc" data-ref-filename="609MaddOpc">MaddOpc</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="610RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="610RC" data-ref-filename="610RC">RC</dfn>) {</td></tr>
<tr><th id="4743">4743</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col3 ref" href="#603MF" title='MF' data-ref="603MF" data-ref-filename="603MF">MF</a></span>, <span class='refarg'><a class="local col4 ref" href="#604MRI" title='MRI' data-ref="604MRI" data-ref-filename="604MRI">MRI</a></span>, <a class="local col5 ref" href="#605TII" title='TII' data-ref="605TII" data-ref-filename="605TII">TII</a>, <span class='refarg'><a class="local col6 ref" href="#606Root" title='Root' data-ref="606Root" data-ref-filename="606Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#607InsInstrs" title='InsInstrs' data-ref="607InsInstrs" data-ref-filename="607InsInstrs">InsInstrs</a></span>, <a class="local col8 ref" href="#608IdxMulOpd" title='IdxMulOpd' data-ref="608IdxMulOpd" data-ref-filename="608IdxMulOpd">IdxMulOpd</a>, <a class="local col9 ref" href="#609MaddOpc" title='MaddOpc' data-ref="609MaddOpc" data-ref-filename="609MaddOpc">MaddOpc</a>, <a class="local col0 ref" href="#610RC" title='RC' data-ref="610RC" data-ref-filename="610RC">RC</a>,</td></tr>
<tr><th id="4744">4744</th><td>                          <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="4745">4745</th><td>}</td></tr>
<tr><th id="4746">4746</th><td></td></tr>
<tr><th id="4747">4747</th><td><i class="doc" data-doc="_ZL6genNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERNS_8DenseMapIjjNS_2297081">/// genNeg - Helper to generate an intermediate negation of the second operand</i></td></tr>
<tr><th id="4748">4748</th><td><i class="doc" data-doc="_ZL6genNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERNS_8DenseMapIjjNS_2297081">/// of Root</i></td></tr>
<tr><th id="4749">4749</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL6genNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERNS_8DenseMapIjjNS_2297081" title='genNeg' data-type='llvm::Register genNeg(llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo * TII, llvm::MachineInstr &amp; Root, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; InsInstrs, DenseMap&lt;unsigned int, unsigned int&gt; &amp; InstrIdxForVirtReg, unsigned int MnegOpc, const llvm::TargetRegisterClass * RC)' data-ref="_ZL6genNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERNS_8DenseMapIjjNS_2297081" data-ref-filename="_ZL6genNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERNS_8DenseMapIjjNS_2297081">genNeg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="611MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="611MF" data-ref-filename="611MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="612MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="612MRI" data-ref-filename="612MRI">MRI</dfn>,</td></tr>
<tr><th id="4750">4750</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="613TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="613TII" data-ref-filename="613TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="614Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="614Root" data-ref-filename="614Root">Root</dfn>,</td></tr>
<tr><th id="4751">4751</th><td>                       <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col5 decl" id="615InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="615InsInstrs" data-ref-filename="615InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="4752">4752</th><td>                       <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="616InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="616InstrIdxForVirtReg" data-ref-filename="616InstrIdxForVirtReg">InstrIdxForVirtReg</dfn>,</td></tr>
<tr><th id="4753">4753</th><td>                       <em>unsigned</em> <dfn class="local col7 decl" id="617MnegOpc" title='MnegOpc' data-type='unsigned int' data-ref="617MnegOpc" data-ref-filename="617MnegOpc">MnegOpc</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="618RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="618RC" data-ref-filename="618RC">RC</dfn>) {</td></tr>
<tr><th id="4754">4754</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="619NewVR" title='NewVR' data-type='llvm::Register' data-ref="619NewVR" data-ref-filename="619NewVR">NewVR</dfn> = <a class="local col2 ref" href="#612MRI" title='MRI' data-ref="612MRI" data-ref-filename="612MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#618RC" title='RC' data-ref="618RC" data-ref-filename="618RC">RC</a>);</td></tr>
<tr><th id="4755">4755</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="620MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="620MIB" data-ref-filename="620MIB">MIB</dfn> =</td></tr>
<tr><th id="4756">4756</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#611MF" title='MF' data-ref="611MF" data-ref-filename="611MF">MF</a></span>, <a class="local col4 ref" href="#614Root" title='Root' data-ref="614Root" data-ref-filename="614Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col3 ref" href="#613TII" title='TII' data-ref="613TII" data-ref-filename="613TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#617MnegOpc" title='MnegOpc' data-ref="617MnegOpc" data-ref-filename="617MnegOpc">MnegOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619NewVR" title='NewVR' data-ref="619NewVR" data-ref-filename="619NewVR">NewVR</a>)</td></tr>
<tr><th id="4757">4757</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#614Root" title='Root' data-ref="614Root" data-ref-filename="614Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="4758">4758</th><td>  <a class="local col5 ref" href="#615InsInstrs" title='InsInstrs' data-ref="615InsInstrs" data-ref-filename="615InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#620MIB" title='MIB' data-ref="620MIB" data-ref-filename="620MIB">MIB</a>);</td></tr>
<tr><th id="4759">4759</th><td></td></tr>
<tr><th id="4760">4760</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(InstrIdxForVirtReg.empty());</td></tr>
<tr><th id="4761">4761</th><td>  <a class="local col6 ref" href="#616InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="616InstrIdxForVirtReg" data-ref-filename="616InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col9 ref" href="#619NewVR" title='NewVR' data-ref="619NewVR" data-ref-filename="619NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="4762">4762</th><td></td></tr>
<tr><th id="4763">4763</th><td>  <b>return</b> <a class="local col9 ref" href="#619NewVR" title='NewVR' data-ref="619NewVR" data-ref-filename="619NewVR">NewVR</a>;</td></tr>
<tr><th id="4764">4764</th><td>}</td></tr>
<tr><th id="4765">4765</th><td></td></tr>
<tr><th id="4766">4766</th><td><i class="doc" data-doc="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732">/// genFusedMultiplyAccNeg - Helper to generate fused multiply accumulate</i></td></tr>
<tr><th id="4767">4767</th><td><i class="doc" data-doc="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732">/// instructions with an additional negation of the accumulator</i></td></tr>
<tr><th id="4768">4768</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" title='genFusedMultiplyAccNeg' data-type='llvm::MachineInstr * genFusedMultiplyAccNeg(llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo * TII, llvm::MachineInstr &amp; Root, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; InsInstrs, DenseMap&lt;unsigned int, unsigned int&gt; &amp; InstrIdxForVirtReg, unsigned int IdxMulOpd, unsigned int MaddOpc, unsigned int MnegOpc, const llvm::TargetRegisterClass * RC)' data-ref="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" data-ref-filename="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732">genFusedMultiplyAccNeg</dfn>(</td></tr>
<tr><th id="4769">4769</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="621MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="621MF" data-ref-filename="621MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="622MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="622MRI" data-ref-filename="622MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="623TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="623TII" data-ref-filename="623TII">TII</dfn>,</td></tr>
<tr><th id="4770">4770</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="624Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="624Root" data-ref-filename="624Root">Root</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col5 decl" id="625InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="625InsInstrs" data-ref-filename="625InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="4771">4771</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="626InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="626InstrIdxForVirtReg" data-ref-filename="626InstrIdxForVirtReg">InstrIdxForVirtReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="627IdxMulOpd" title='IdxMulOpd' data-type='unsigned int' data-ref="627IdxMulOpd" data-ref-filename="627IdxMulOpd">IdxMulOpd</dfn>,</td></tr>
<tr><th id="4772">4772</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="628MaddOpc" title='MaddOpc' data-type='unsigned int' data-ref="628MaddOpc" data-ref-filename="628MaddOpc">MaddOpc</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="629MnegOpc" title='MnegOpc' data-type='unsigned int' data-ref="629MnegOpc" data-ref-filename="629MnegOpc">MnegOpc</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="630RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="630RC" data-ref-filename="630RC">RC</dfn>) {</td></tr>
<tr><th id="4773">4773</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IdxMulOpd == <var>1</var>);</td></tr>
<tr><th id="4774">4774</th><td></td></tr>
<tr><th id="4775">4775</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="631NewVR" title='NewVR' data-type='llvm::Register' data-ref="631NewVR" data-ref-filename="631NewVR">NewVR</dfn> =</td></tr>
<tr><th id="4776">4776</th><td>      <a class="tu ref fn" href="#_ZL6genNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERNS_8DenseMapIjjNS_2297081" title='genNeg' data-use='c' data-ref="_ZL6genNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERNS_8DenseMapIjjNS_2297081" data-ref-filename="_ZL6genNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERNS_8DenseMapIjjNS_2297081">genNeg</a>(<span class='refarg'><a class="local col1 ref" href="#621MF" title='MF' data-ref="621MF" data-ref-filename="621MF">MF</a></span>, <span class='refarg'><a class="local col2 ref" href="#622MRI" title='MRI' data-ref="622MRI" data-ref-filename="622MRI">MRI</a></span>, <a class="local col3 ref" href="#623TII" title='TII' data-ref="623TII" data-ref-filename="623TII">TII</a>, <span class='refarg'><a class="local col4 ref" href="#624Root" title='Root' data-ref="624Root" data-ref-filename="624Root">Root</a></span>, <span class='refarg'><a class="local col5 ref" href="#625InsInstrs" title='InsInstrs' data-ref="625InsInstrs" data-ref-filename="625InsInstrs">InsInstrs</a></span>, <span class='refarg'><a class="local col6 ref" href="#626InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="626InstrIdxForVirtReg" data-ref-filename="626InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>, <a class="local col9 ref" href="#629MnegOpc" title='MnegOpc' data-ref="629MnegOpc" data-ref-filename="629MnegOpc">MnegOpc</a>, <a class="local col0 ref" href="#630RC" title='RC' data-ref="630RC" data-ref-filename="630RC">RC</a>);</td></tr>
<tr><th id="4777">4777</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col1 ref" href="#621MF" title='MF' data-ref="621MF" data-ref-filename="621MF">MF</a></span>, <span class='refarg'><a class="local col2 ref" href="#622MRI" title='MRI' data-ref="622MRI" data-ref-filename="622MRI">MRI</a></span>, <a class="local col3 ref" href="#623TII" title='TII' data-ref="623TII" data-ref-filename="623TII">TII</a>, <span class='refarg'><a class="local col4 ref" href="#624Root" title='Root' data-ref="624Root" data-ref-filename="624Root">Root</a></span>, <span class='refarg'><a class="local col5 ref" href="#625InsInstrs" title='InsInstrs' data-ref="625InsInstrs" data-ref-filename="625InsInstrs">InsInstrs</a></span>, <a class="local col7 ref" href="#627IdxMulOpd" title='IdxMulOpd' data-ref="627IdxMulOpd" data-ref-filename="627IdxMulOpd">IdxMulOpd</a>, <a class="local col8 ref" href="#628MaddOpc" title='MaddOpc' data-ref="628MaddOpc" data-ref-filename="628MaddOpc">MaddOpc</a>, <a class="local col0 ref" href="#630RC" title='RC' data-ref="630RC" data-ref-filename="630RC">RC</a>,</td></tr>
<tr><th id="4778">4778</th><td>                          <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>, &amp;<a class="local col1 ref" href="#631NewVR" title='NewVR' data-ref="631NewVR" data-ref-filename="631NewVR">NewVR</a>);</td></tr>
<tr><th id="4779">4779</th><td>}</td></tr>
<tr><th id="4780">4780</th><td></td></tr>
<tr><th id="4781">4781</th><td><i class="doc" data-doc="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">/// genFusedMultiplyIdx - Helper to generate fused multiply accumulate</i></td></tr>
<tr><th id="4782">4782</th><td><i class="doc" data-doc="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">/// instructions.</i></td></tr>
<tr><th id="4783">4783</th><td><i class="doc" data-doc="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">///</i></td></tr>
<tr><th id="4784">4784</th><td><i class="doc" data-doc="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">/// <span class="command">\see</span> genFusedMultiply</i></td></tr>
<tr><th id="4785">4785</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" title='genFusedMultiplyIdx' data-type='llvm::MachineInstr * genFusedMultiplyIdx(llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo * TII, llvm::MachineInstr &amp; Root, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; InsInstrs, unsigned int IdxMulOpd, unsigned int MaddOpc, const llvm::TargetRegisterClass * RC)' data-ref="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" data-ref-filename="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">genFusedMultiplyIdx</dfn>(</td></tr>
<tr><th id="4786">4786</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="632MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="632MF" data-ref-filename="632MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="633MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="633MRI" data-ref-filename="633MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col4 decl" id="634TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="634TII" data-ref-filename="634TII">TII</dfn>,</td></tr>
<tr><th id="4787">4787</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="635Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="635Root" data-ref-filename="635Root">Root</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col6 decl" id="636InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="636InsInstrs" data-ref-filename="636InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="4788">4788</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="637IdxMulOpd" title='IdxMulOpd' data-type='unsigned int' data-ref="637IdxMulOpd" data-ref-filename="637IdxMulOpd">IdxMulOpd</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="638MaddOpc" title='MaddOpc' data-type='unsigned int' data-ref="638MaddOpc" data-ref-filename="638MaddOpc">MaddOpc</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="639RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="639RC" data-ref-filename="639RC">RC</dfn>) {</td></tr>
<tr><th id="4789">4789</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#632MF" title='MF' data-ref="632MF" data-ref-filename="632MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#633MRI" title='MRI' data-ref="633MRI" data-ref-filename="633MRI">MRI</a></span>, <a class="local col4 ref" href="#634TII" title='TII' data-ref="634TII" data-ref-filename="634TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#635Root" title='Root' data-ref="635Root" data-ref-filename="635Root">Root</a></span>, <span class='refarg'><a class="local col6 ref" href="#636InsInstrs" title='InsInstrs' data-ref="636InsInstrs" data-ref-filename="636InsInstrs">InsInstrs</a></span>, <a class="local col7 ref" href="#637IdxMulOpd" title='IdxMulOpd' data-ref="637IdxMulOpd" data-ref-filename="637IdxMulOpd">IdxMulOpd</a>, <a class="local col8 ref" href="#638MaddOpc" title='MaddOpc' data-ref="638MaddOpc" data-ref-filename="638MaddOpc">MaddOpc</a>, <a class="local col9 ref" href="#639RC" title='RC' data-ref="639RC" data-ref-filename="639RC">RC</a>,</td></tr>
<tr><th id="4790">4790</th><td>                          <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="4791">4791</th><td>}</td></tr>
<tr><th id="4792">4792</th><td></td></tr>
<tr><th id="4793">4793</th><td><i class="doc" data-doc="_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450">/// genFusedMultiplyAccNeg - Helper to generate fused multiply accumulate</i></td></tr>
<tr><th id="4794">4794</th><td><i class="doc" data-doc="_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450">/// instructions with an additional negation of the accumulator</i></td></tr>
<tr><th id="4795">4795</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450" title='genFusedMultiplyIdxNeg' data-type='llvm::MachineInstr * genFusedMultiplyIdxNeg(llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo * TII, llvm::MachineInstr &amp; Root, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; InsInstrs, DenseMap&lt;unsigned int, unsigned int&gt; &amp; InstrIdxForVirtReg, unsigned int IdxMulOpd, unsigned int MaddOpc, unsigned int MnegOpc, const llvm::TargetRegisterClass * RC)' data-ref="_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450" data-ref-filename="_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450">genFusedMultiplyIdxNeg</dfn>(</td></tr>
<tr><th id="4796">4796</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="640MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="640MF" data-ref-filename="640MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="641MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="641MRI" data-ref-filename="641MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col2 decl" id="642TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="642TII" data-ref-filename="642TII">TII</dfn>,</td></tr>
<tr><th id="4797">4797</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="643Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="643Root" data-ref-filename="643Root">Root</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col4 decl" id="644InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="644InsInstrs" data-ref-filename="644InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="4798">4798</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="645InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="645InstrIdxForVirtReg" data-ref-filename="645InstrIdxForVirtReg">InstrIdxForVirtReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="646IdxMulOpd" title='IdxMulOpd' data-type='unsigned int' data-ref="646IdxMulOpd" data-ref-filename="646IdxMulOpd">IdxMulOpd</dfn>,</td></tr>
<tr><th id="4799">4799</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="647MaddOpc" title='MaddOpc' data-type='unsigned int' data-ref="647MaddOpc" data-ref-filename="647MaddOpc">MaddOpc</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="648MnegOpc" title='MnegOpc' data-type='unsigned int' data-ref="648MnegOpc" data-ref-filename="648MnegOpc">MnegOpc</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="649RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="649RC" data-ref-filename="649RC">RC</dfn>) {</td></tr>
<tr><th id="4800">4800</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IdxMulOpd == <var>1</var>);</td></tr>
<tr><th id="4801">4801</th><td></td></tr>
<tr><th id="4802">4802</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="650NewVR" title='NewVR' data-type='llvm::Register' data-ref="650NewVR" data-ref-filename="650NewVR">NewVR</dfn> =</td></tr>
<tr><th id="4803">4803</th><td>      <a class="tu ref fn" href="#_ZL6genNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERNS_8DenseMapIjjNS_2297081" title='genNeg' data-use='c' data-ref="_ZL6genNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERNS_8DenseMapIjjNS_2297081" data-ref-filename="_ZL6genNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERNS_8DenseMapIjjNS_2297081">genNeg</a>(<span class='refarg'><a class="local col0 ref" href="#640MF" title='MF' data-ref="640MF" data-ref-filename="640MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#641MRI" title='MRI' data-ref="641MRI" data-ref-filename="641MRI">MRI</a></span>, <a class="local col2 ref" href="#642TII" title='TII' data-ref="642TII" data-ref-filename="642TII">TII</a>, <span class='refarg'><a class="local col3 ref" href="#643Root" title='Root' data-ref="643Root" data-ref-filename="643Root">Root</a></span>, <span class='refarg'><a class="local col4 ref" href="#644InsInstrs" title='InsInstrs' data-ref="644InsInstrs" data-ref-filename="644InsInstrs">InsInstrs</a></span>, <span class='refarg'><a class="local col5 ref" href="#645InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="645InstrIdxForVirtReg" data-ref-filename="645InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>, <a class="local col8 ref" href="#648MnegOpc" title='MnegOpc' data-ref="648MnegOpc" data-ref-filename="648MnegOpc">MnegOpc</a>, <a class="local col9 ref" href="#649RC" title='RC' data-ref="649RC" data-ref-filename="649RC">RC</a>);</td></tr>
<tr><th id="4804">4804</th><td></td></tr>
<tr><th id="4805">4805</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col0 ref" href="#640MF" title='MF' data-ref="640MF" data-ref-filename="640MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#641MRI" title='MRI' data-ref="641MRI" data-ref-filename="641MRI">MRI</a></span>, <a class="local col2 ref" href="#642TII" title='TII' data-ref="642TII" data-ref-filename="642TII">TII</a>, <span class='refarg'><a class="local col3 ref" href="#643Root" title='Root' data-ref="643Root" data-ref-filename="643Root">Root</a></span>, <span class='refarg'><a class="local col4 ref" href="#644InsInstrs" title='InsInstrs' data-ref="644InsInstrs" data-ref-filename="644InsInstrs">InsInstrs</a></span>, <a class="local col6 ref" href="#646IdxMulOpd" title='IdxMulOpd' data-ref="646IdxMulOpd" data-ref-filename="646IdxMulOpd">IdxMulOpd</a>, <a class="local col7 ref" href="#647MaddOpc" title='MaddOpc' data-ref="647MaddOpc" data-ref-filename="647MaddOpc">MaddOpc</a>, <a class="local col9 ref" href="#649RC" title='RC' data-ref="649RC" data-ref-filename="649RC">RC</a>,</td></tr>
<tr><th id="4806">4806</th><td>                          <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>, &amp;<a class="local col0 ref" href="#650NewVR" title='NewVR' data-ref="650NewVR" data-ref-filename="650NewVR">NewVR</a>);</td></tr>
<tr><th id="4807">4807</th><td>}</td></tr>
<tr><th id="4808">4808</th><td></td></tr>
<tr><th id="4809">4809</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// genMaddR - Generate madd instruction and combine mul and add using</i></td></tr>
<tr><th id="4810">4810</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// an extra virtual register</i></td></tr>
<tr><th id="4811">4811</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// Example - an ADD intermediate needs to be stored in a register:</i></td></tr>
<tr><th id="4812">4812</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">///   MUL I=A,B,0</i></td></tr>
<tr><th id="4813">4813</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">///   ADD R,I,Imm</i></td></tr>
<tr><th id="4814">4814</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">///   ==&gt; ORR  V, ZR, Imm</i></td></tr>
<tr><th id="4815">4815</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">///   ==&gt; MADD R,A,B,V</i></td></tr>
<tr><th id="4816">4816</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">MF</span> Containing MachineFunction</i></td></tr>
<tr><th id="4817">4817</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">MRI</span> Register information</i></td></tr>
<tr><th id="4818">4818</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">TII</span> Target information</i></td></tr>
<tr><th id="4819">4819</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">Root</span> is the ADD instruction</i></td></tr>
<tr><th id="4820">4820</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> [out] <span class="arg">InsInstrs</span> is a vector of machine instructions and will</i></td></tr>
<tr><th id="4821">4821</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// contain the generated madd instruction</i></td></tr>
<tr><th id="4822">4822</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">IdxMulOpd</span> is index of operand in Root that is the result of</i></td></tr>
<tr><th id="4823">4823</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// the MUL. In the example above IdxMulOpd is 1.</i></td></tr>
<tr><th id="4824">4824</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">MaddOpc</span> the opcode fo the madd instruction</i></td></tr>
<tr><th id="4825">4825</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">VR</span> is a virtual register that holds the value of an ADD operand</i></td></tr>
<tr><th id="4826">4826</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// (V in the example above).</i></td></tr>
<tr><th id="4827">4827</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">RC</span> Register class of operands</i></td></tr>
<tr><th id="4828">4828</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE" title='genMaddR' data-type='llvm::MachineInstr * genMaddR(llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo * TII, llvm::MachineInstr &amp; Root, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; InsInstrs, unsigned int IdxMulOpd, unsigned int MaddOpc, unsigned int VR, const llvm::TargetRegisterClass * RC)' data-ref="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE" data-ref-filename="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">genMaddR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="651MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="651MF" data-ref-filename="651MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="652MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="652MRI" data-ref-filename="652MRI">MRI</dfn>,</td></tr>
<tr><th id="4829">4829</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="653TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="653TII" data-ref-filename="653TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="654Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="654Root" data-ref-filename="654Root">Root</dfn>,</td></tr>
<tr><th id="4830">4830</th><td>                              <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col5 decl" id="655InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="655InsInstrs" data-ref-filename="655InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="4831">4831</th><td>                              <em>unsigned</em> <dfn class="local col6 decl" id="656IdxMulOpd" title='IdxMulOpd' data-type='unsigned int' data-ref="656IdxMulOpd" data-ref-filename="656IdxMulOpd">IdxMulOpd</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="657MaddOpc" title='MaddOpc' data-type='unsigned int' data-ref="657MaddOpc" data-ref-filename="657MaddOpc">MaddOpc</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="658VR" title='VR' data-type='unsigned int' data-ref="658VR" data-ref-filename="658VR">VR</dfn>,</td></tr>
<tr><th id="4832">4832</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="659RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="659RC" data-ref-filename="659RC">RC</dfn>) {</td></tr>
<tr><th id="4833">4833</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IdxMulOpd == <var>1</var> || IdxMulOpd == <var>2</var>);</td></tr>
<tr><th id="4834">4834</th><td></td></tr>
<tr><th id="4835">4835</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="660MUL" title='MUL' data-type='llvm::MachineInstr *' data-ref="660MUL" data-ref-filename="660MUL">MUL</dfn> = <a class="local col2 ref" href="#652MRI" title='MRI' data-ref="652MRI" data-ref-filename="652MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col4 ref" href="#654Root" title='Root' data-ref="654Root" data-ref-filename="654Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#656IdxMulOpd" title='IdxMulOpd' data-ref="656IdxMulOpd" data-ref-filename="656IdxMulOpd">IdxMulOpd</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4836">4836</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="661ResultReg" title='ResultReg' data-type='llvm::Register' data-ref="661ResultReg" data-ref-filename="661ResultReg">ResultReg</dfn> = <a class="local col4 ref" href="#654Root" title='Root' data-ref="654Root" data-ref-filename="654Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4837">4837</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="662SrcReg0" title='SrcReg0' data-type='llvm::Register' data-ref="662SrcReg0" data-ref-filename="662SrcReg0">SrcReg0</dfn> = <a class="local col0 ref" href="#660MUL" title='MUL' data-ref="660MUL" data-ref-filename="660MUL">MUL</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4838">4838</th><td>  <em>bool</em> <dfn class="local col3 decl" id="663Src0IsKill" title='Src0IsKill' data-type='bool' data-ref="663Src0IsKill" data-ref-filename="663Src0IsKill">Src0IsKill</dfn> = <a class="local col0 ref" href="#660MUL" title='MUL' data-ref="660MUL" data-ref-filename="660MUL">MUL</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="4839">4839</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="664SrcReg1" title='SrcReg1' data-type='llvm::Register' data-ref="664SrcReg1" data-ref-filename="664SrcReg1">SrcReg1</dfn> = <a class="local col0 ref" href="#660MUL" title='MUL' data-ref="660MUL" data-ref-filename="660MUL">MUL</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4840">4840</th><td>  <em>bool</em> <dfn class="local col5 decl" id="665Src1IsKill" title='Src1IsKill' data-type='bool' data-ref="665Src1IsKill" data-ref-filename="665Src1IsKill">Src1IsKill</dfn> = <a class="local col0 ref" href="#660MUL" title='MUL' data-ref="660MUL" data-ref-filename="660MUL">MUL</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="4841">4841</th><td></td></tr>
<tr><th id="4842">4842</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#661ResultReg" title='ResultReg' data-ref="661ResultReg" data-ref-filename="661ResultReg">ResultReg</a>))</td></tr>
<tr><th id="4843">4843</th><td>    <a class="local col2 ref" href="#652MRI" title='MRI' data-ref="652MRI" data-ref-filename="652MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#661ResultReg" title='ResultReg' data-ref="661ResultReg" data-ref-filename="661ResultReg">ResultReg</a>, <a class="local col9 ref" href="#659RC" title='RC' data-ref="659RC" data-ref-filename="659RC">RC</a>);</td></tr>
<tr><th id="4844">4844</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#662SrcReg0" title='SrcReg0' data-ref="662SrcReg0" data-ref-filename="662SrcReg0">SrcReg0</a>))</td></tr>
<tr><th id="4845">4845</th><td>    <a class="local col2 ref" href="#652MRI" title='MRI' data-ref="652MRI" data-ref-filename="652MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#662SrcReg0" title='SrcReg0' data-ref="662SrcReg0" data-ref-filename="662SrcReg0">SrcReg0</a>, <a class="local col9 ref" href="#659RC" title='RC' data-ref="659RC" data-ref-filename="659RC">RC</a>);</td></tr>
<tr><th id="4846">4846</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#664SrcReg1" title='SrcReg1' data-ref="664SrcReg1" data-ref-filename="664SrcReg1">SrcReg1</a>))</td></tr>
<tr><th id="4847">4847</th><td>    <a class="local col2 ref" href="#652MRI" title='MRI' data-ref="652MRI" data-ref-filename="652MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#664SrcReg1" title='SrcReg1' data-ref="664SrcReg1" data-ref-filename="664SrcReg1">SrcReg1</a>, <a class="local col9 ref" href="#659RC" title='RC' data-ref="659RC" data-ref-filename="659RC">RC</a>);</td></tr>
<tr><th id="4848">4848</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#658VR" title='VR' data-ref="658VR" data-ref-filename="658VR">VR</a>))</td></tr>
<tr><th id="4849">4849</th><td>    <a class="local col2 ref" href="#652MRI" title='MRI' data-ref="652MRI" data-ref-filename="652MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#658VR" title='VR' data-ref="658VR" data-ref-filename="658VR">VR</a>, <a class="local col9 ref" href="#659RC" title='RC' data-ref="659RC" data-ref-filename="659RC">RC</a>);</td></tr>
<tr><th id="4850">4850</th><td></td></tr>
<tr><th id="4851">4851</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="666MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="666MIB" data-ref-filename="666MIB">MIB</dfn> =</td></tr>
<tr><th id="4852">4852</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#651MF" title='MF' data-ref="651MF" data-ref-filename="651MF">MF</a></span>, <a class="local col4 ref" href="#654Root" title='Root' data-ref="654Root" data-ref-filename="654Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col3 ref" href="#653TII" title='TII' data-ref="653TII" data-ref-filename="653TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#657MaddOpc" title='MaddOpc' data-ref="657MaddOpc" data-ref-filename="657MaddOpc">MaddOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#661ResultReg" title='ResultReg' data-ref="661ResultReg" data-ref-filename="661ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4853">4853</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#662SrcReg0" title='SrcReg0' data-ref="662SrcReg0" data-ref-filename="662SrcReg0">SrcReg0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#663Src0IsKill" title='Src0IsKill' data-ref="663Src0IsKill" data-ref-filename="663Src0IsKill">Src0IsKill</a>))</td></tr>
<tr><th id="4854">4854</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#664SrcReg1" title='SrcReg1' data-ref="664SrcReg1" data-ref-filename="664SrcReg1">SrcReg1</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#665Src1IsKill" title='Src1IsKill' data-ref="665Src1IsKill" data-ref-filename="665Src1IsKill">Src1IsKill</a>))</td></tr>
<tr><th id="4855">4855</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#658VR" title='VR' data-ref="658VR" data-ref-filename="658VR">VR</a>);</td></tr>
<tr><th id="4856">4856</th><td>  <i>// Insert the MADD</i></td></tr>
<tr><th id="4857">4857</th><td>  <a class="local col5 ref" href="#655InsInstrs" title='InsInstrs' data-ref="655InsInstrs" data-ref-filename="655InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#666MIB" title='MIB' data-ref="666MIB" data-ref-filename="666MIB">MIB</a>);</td></tr>
<tr><th id="4858">4858</th><td>  <b>return</b> <a class="local col0 ref" href="#660MUL" title='MUL' data-ref="660MUL" data-ref-filename="660MUL">MUL</a>;</td></tr>
<tr><th id="4859">4859</th><td>}</td></tr>
<tr><th id="4860">4860</th><td></td></tr>
<tr><th id="4861">4861</th><td><i class="doc">/// When getMachineCombinerPatterns() finds potential patterns,</i></td></tr>
<tr><th id="4862">4862</th><td><i class="doc">/// this function generates the instructions that could replace the</i></td></tr>
<tr><th id="4863">4863</th><td><i class="doc">/// original code sequence</i></td></tr>
<tr><th id="4864">4864</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjj15663382" title='llvm::AArch64InstrInfo::genAlternativeCodeSequence' data-ref="_ZNK4llvm16AArch64InstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjj15663382" data-ref-filename="_ZNK4llvm16AArch64InstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjj15663382">genAlternativeCodeSequence</dfn>(</td></tr>
<tr><th id="4865">4865</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="667Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="667Root" data-ref-filename="667Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col8 decl" id="668Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</dfn>,</td></tr>
<tr><th id="4866">4866</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col9 decl" id="669InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="4867">4867</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="670DelInstrs" title='DelInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="670DelInstrs" data-ref-filename="670DelInstrs">DelInstrs</dfn>,</td></tr>
<tr><th id="4868">4868</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="4869">4869</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="672MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="672MBB" data-ref-filename="672MBB">MBB</dfn> = *<a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4870">4870</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="673MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="673MRI" data-ref-filename="673MRI">MRI</dfn> = <a class="local col2 ref" href="#672MBB" title='MBB' data-ref="672MBB" data-ref-filename="672MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4871">4871</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="674MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="674MF" data-ref-filename="674MF">MF</dfn> = *<a class="local col2 ref" href="#672MBB" title='MBB' data-ref="672MBB" data-ref-filename="672MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4872">4872</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col5 decl" id="675TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="675TII" data-ref-filename="675TII">TII</dfn> = <a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="4873">4873</th><td></td></tr>
<tr><th id="4874">4874</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="676MUL" title='MUL' data-type='llvm::MachineInstr *' data-ref="676MUL" data-ref-filename="676MUL">MUL</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4875">4875</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="677RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="677RC" data-ref-filename="677RC">RC</dfn>;</td></tr>
<tr><th id="4876">4876</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="678Opc" title='Opc' data-type='unsigned int' data-ref="678Opc" data-ref-filename="678Opc">Opc</dfn>;</td></tr>
<tr><th id="4877">4877</th><td>  <b>switch</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a>) {</td></tr>
<tr><th id="4878">4878</th><td>  <b>default</b>:</td></tr>
<tr><th id="4879">4879</th><td>    <i>// Reassociate instructions.</i></td></tr>
<tr><th id="4880">4880</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931" title='llvm::TargetInstrInfo::genAlternativeCodeSequence' data-ref="_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931" data-ref-filename="_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931">genAlternativeCodeSequence</a>(<span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>,</td></tr>
<tr><th id="4881">4881</th><td>                                                <span class='refarg'><a class="local col0 ref" href="#670DelInstrs" title='DelInstrs' data-ref="670DelInstrs" data-ref-filename="670DelInstrs">DelInstrs</a></span>, <span class='refarg'><a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>);</td></tr>
<tr><th id="4882">4882</th><td>    <b>return</b>;</td></tr>
<tr><th id="4883">4883</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDW_OP1" title='llvm::MachineCombinerPattern::MULADDW_OP1' data-ref="llvm::MachineCombinerPattern::MULADDW_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDW_OP1">MULADDW_OP1</a>:</td></tr>
<tr><th id="4884">4884</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDX_OP1" title='llvm::MachineCombinerPattern::MULADDX_OP1' data-ref="llvm::MachineCombinerPattern::MULADDX_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDX_OP1">MULADDX_OP1</a>:</td></tr>
<tr><th id="4885">4885</th><td>    <i>// MUL I=A,B,0</i></td></tr>
<tr><th id="4886">4886</th><td><i>    // ADD R,I,C</i></td></tr>
<tr><th id="4887">4887</th><td><i>    // ==&gt; MADD R,A,B,C</i></td></tr>
<tr><th id="4888">4888</th><td><i>    // --- Create(MADD);</i></td></tr>
<tr><th id="4889">4889</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDW_OP1" title='llvm::MachineCombinerPattern::MULADDW_OP1' data-ref="llvm::MachineCombinerPattern::MULADDW_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDW_OP1">MULADDW_OP1</a>) {</td></tr>
<tr><th id="4890">4890</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDWrrr" title='llvm::AArch64::MADDWrrr' data-ref="llvm::AArch64::MADDWrrr" data-ref-filename="llvm..AArch64..MADDWrrr">MADDWrrr</a>;</td></tr>
<tr><th id="4891">4891</th><td>      <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4892">4892</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4893">4893</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDXrrr" title='llvm::AArch64::MADDXrrr' data-ref="llvm::AArch64::MADDXrrr" data-ref-filename="llvm..AArch64..MADDXrrr">MADDXrrr</a>;</td></tr>
<tr><th id="4894">4894</th><td>      <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="4895">4895</th><td>    }</td></tr>
<tr><th id="4896">4896</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="4897">4897</th><td>    <b>break</b>;</td></tr>
<tr><th id="4898">4898</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDW_OP2" title='llvm::MachineCombinerPattern::MULADDW_OP2' data-ref="llvm::MachineCombinerPattern::MULADDW_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDW_OP2">MULADDW_OP2</a>:</td></tr>
<tr><th id="4899">4899</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDX_OP2" title='llvm::MachineCombinerPattern::MULADDX_OP2' data-ref="llvm::MachineCombinerPattern::MULADDX_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDX_OP2">MULADDX_OP2</a>:</td></tr>
<tr><th id="4900">4900</th><td>    <i>// MUL I=A,B,0</i></td></tr>
<tr><th id="4901">4901</th><td><i>    // ADD R,C,I</i></td></tr>
<tr><th id="4902">4902</th><td><i>    // ==&gt; MADD R,A,B,C</i></td></tr>
<tr><th id="4903">4903</th><td><i>    // --- Create(MADD);</i></td></tr>
<tr><th id="4904">4904</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDW_OP2" title='llvm::MachineCombinerPattern::MULADDW_OP2' data-ref="llvm::MachineCombinerPattern::MULADDW_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDW_OP2">MULADDW_OP2</a>) {</td></tr>
<tr><th id="4905">4905</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDWrrr" title='llvm::AArch64::MADDWrrr' data-ref="llvm::AArch64::MADDWrrr" data-ref-filename="llvm..AArch64..MADDWrrr">MADDWrrr</a>;</td></tr>
<tr><th id="4906">4906</th><td>      <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4907">4907</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4908">4908</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDXrrr" title='llvm::AArch64::MADDXrrr' data-ref="llvm::AArch64::MADDXrrr" data-ref-filename="llvm..AArch64..MADDXrrr">MADDXrrr</a>;</td></tr>
<tr><th id="4909">4909</th><td>      <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="4910">4910</th><td>    }</td></tr>
<tr><th id="4911">4911</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="4912">4912</th><td>    <b>break</b>;</td></tr>
<tr><th id="4913">4913</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDWI_OP1" title='llvm::MachineCombinerPattern::MULADDWI_OP1' data-ref="llvm::MachineCombinerPattern::MULADDWI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDWI_OP1">MULADDWI_OP1</a>:</td></tr>
<tr><th id="4914">4914</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDXI_OP1" title='llvm::MachineCombinerPattern::MULADDXI_OP1' data-ref="llvm::MachineCombinerPattern::MULADDXI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDXI_OP1">MULADDXI_OP1</a>: {</td></tr>
<tr><th id="4915">4915</th><td>    <i>// MUL I=A,B,0</i></td></tr>
<tr><th id="4916">4916</th><td><i>    // ADD R,I,Imm</i></td></tr>
<tr><th id="4917">4917</th><td><i>    // ==&gt; ORR  V, ZR, Imm</i></td></tr>
<tr><th id="4918">4918</th><td><i>    // ==&gt; MADD R,A,B,V</i></td></tr>
<tr><th id="4919">4919</th><td><i>    // --- Create(MADD);</i></td></tr>
<tr><th id="4920">4920</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="679OrrRC" title='OrrRC' data-type='const llvm::TargetRegisterClass *' data-ref="679OrrRC" data-ref-filename="679OrrRC">OrrRC</dfn>;</td></tr>
<tr><th id="4921">4921</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="680BitSize" title='BitSize' data-type='unsigned int' data-ref="680BitSize" data-ref-filename="680BitSize">BitSize</dfn>, <dfn class="local col1 decl" id="681OrrOpc" title='OrrOpc' data-type='unsigned int' data-ref="681OrrOpc" data-ref-filename="681OrrOpc">OrrOpc</dfn>, <dfn class="local col2 decl" id="682ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="682ZeroReg" data-ref-filename="682ZeroReg">ZeroReg</dfn>;</td></tr>
<tr><th id="4922">4922</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDWI_OP1" title='llvm::MachineCombinerPattern::MULADDWI_OP1' data-ref="llvm::MachineCombinerPattern::MULADDWI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDWI_OP1">MULADDWI_OP1</a>) {</td></tr>
<tr><th id="4923">4923</th><td>      <a class="local col1 ref" href="#681OrrOpc" title='OrrOpc' data-ref="681OrrOpc" data-ref-filename="681OrrOpc">OrrOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWri" title='llvm::AArch64::ORRWri' data-ref="llvm::AArch64::ORRWri" data-ref-filename="llvm..AArch64..ORRWri">ORRWri</a>;</td></tr>
<tr><th id="4924">4924</th><td>      <a class="local col9 ref" href="#679OrrRC" title='OrrRC' data-ref="679OrrRC" data-ref-filename="679OrrRC">OrrRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32spRegClass" title='llvm::AArch64::GPR32spRegClass' data-ref="llvm::AArch64::GPR32spRegClass" data-ref-filename="llvm..AArch64..GPR32spRegClass">GPR32spRegClass</a>;</td></tr>
<tr><th id="4925">4925</th><td>      <a class="local col0 ref" href="#680BitSize" title='BitSize' data-ref="680BitSize" data-ref-filename="680BitSize">BitSize</a> = <var>32</var>;</td></tr>
<tr><th id="4926">4926</th><td>      <a class="local col2 ref" href="#682ZeroReg" title='ZeroReg' data-ref="682ZeroReg" data-ref-filename="682ZeroReg">ZeroReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="4927">4927</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDWrrr" title='llvm::AArch64::MADDWrrr' data-ref="llvm::AArch64::MADDWrrr" data-ref-filename="llvm..AArch64..MADDWrrr">MADDWrrr</a>;</td></tr>
<tr><th id="4928">4928</th><td>      <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4929">4929</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4930">4930</th><td>      <a class="local col1 ref" href="#681OrrOpc" title='OrrOpc' data-ref="681OrrOpc" data-ref-filename="681OrrOpc">OrrOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXri" title='llvm::AArch64::ORRXri' data-ref="llvm::AArch64::ORRXri" data-ref-filename="llvm..AArch64..ORRXri">ORRXri</a>;</td></tr>
<tr><th id="4931">4931</th><td>      <a class="local col9 ref" href="#679OrrRC" title='OrrRC' data-ref="679OrrRC" data-ref-filename="679OrrRC">OrrRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>;</td></tr>
<tr><th id="4932">4932</th><td>      <a class="local col0 ref" href="#680BitSize" title='BitSize' data-ref="680BitSize" data-ref-filename="680BitSize">BitSize</a> = <var>64</var>;</td></tr>
<tr><th id="4933">4933</th><td>      <a class="local col2 ref" href="#682ZeroReg" title='ZeroReg' data-ref="682ZeroReg" data-ref-filename="682ZeroReg">ZeroReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>;</td></tr>
<tr><th id="4934">4934</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDXrrr" title='llvm::AArch64::MADDXrrr' data-ref="llvm::AArch64::MADDXrrr" data-ref-filename="llvm..AArch64..MADDXrrr">MADDXrrr</a>;</td></tr>
<tr><th id="4935">4935</th><td>      <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="4936">4936</th><td>    }</td></tr>
<tr><th id="4937">4937</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="683NewVR" title='NewVR' data-type='llvm::Register' data-ref="683NewVR" data-ref-filename="683NewVR">NewVR</dfn> = <a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#679OrrRC" title='OrrRC' data-ref="679OrrRC" data-ref-filename="679OrrRC">OrrRC</a>);</td></tr>
<tr><th id="4938">4938</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="684Imm" title='Imm' data-type='uint64_t' data-ref="684Imm" data-ref-filename="684Imm">Imm</dfn> = <a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4939">4939</th><td></td></tr>
<tr><th id="4940">4940</th><td>    <b>if</b> (<a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="4941">4941</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="685Val" title='Val' data-type='unsigned int' data-ref="685Val" data-ref-filename="685Val">Val</dfn> = <a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4942">4942</th><td>      <a class="local col4 ref" href="#684Imm" title='Imm' data-ref="684Imm" data-ref-filename="684Imm">Imm</a> = <a class="local col4 ref" href="#684Imm" title='Imm' data-ref="684Imm" data-ref-filename="684Imm">Imm</a> &lt;&lt; <a class="local col5 ref" href="#685Val" title='Val' data-ref="685Val" data-ref-filename="685Val">Val</a>;</td></tr>
<tr><th id="4943">4943</th><td>    }</td></tr>
<tr><th id="4944">4944</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="686UImm" title='UImm' data-type='uint64_t' data-ref="686UImm" data-ref-filename="686UImm">UImm</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Emj" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Emj" data-ref-filename="_ZN4llvm12SignExtend64Emj">SignExtend64</a>(<a class="local col4 ref" href="#684Imm" title='Imm' data-ref="684Imm" data-ref-filename="684Imm">Imm</a>, <a class="local col0 ref" href="#680BitSize" title='BitSize' data-ref="680BitSize" data-ref-filename="680BitSize">BitSize</a>);</td></tr>
<tr><th id="4945">4945</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="687Encoding" title='Encoding' data-type='uint64_t' data-ref="687Encoding" data-ref-filename="687Encoding">Encoding</dfn>;</td></tr>
<tr><th id="4946">4946</th><td>    <b>if</b> (<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" title='llvm::AArch64_AM::processLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" data-ref-filename="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm">processLogicalImmediate</a>(<a class="local col6 ref" href="#686UImm" title='UImm' data-ref="686UImm" data-ref-filename="686UImm">UImm</a>, <a class="local col0 ref" href="#680BitSize" title='BitSize' data-ref="680BitSize" data-ref-filename="680BitSize">BitSize</a>, <span class='refarg'><a class="local col7 ref" href="#687Encoding" title='Encoding' data-ref="687Encoding" data-ref-filename="687Encoding">Encoding</a></span>)) {</td></tr>
<tr><th id="4947">4947</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="688MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="688MIB1" data-ref-filename="688MIB1">MIB1</dfn> =</td></tr>
<tr><th id="4948">4948</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#681OrrOpc" title='OrrOpc' data-ref="681OrrOpc" data-ref-filename="681OrrOpc">OrrOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#683NewVR" title='NewVR' data-ref="683NewVR" data-ref-filename="683NewVR">NewVR</a>)</td></tr>
<tr><th id="4949">4949</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#682ZeroReg" title='ZeroReg' data-ref="682ZeroReg" data-ref-filename="682ZeroReg">ZeroReg</a>)</td></tr>
<tr><th id="4950">4950</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#687Encoding" title='Encoding' data-ref="687Encoding" data-ref-filename="687Encoding">Encoding</a>);</td></tr>
<tr><th id="4951">4951</th><td>      <a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#688MIB1" title='MIB1' data-ref="688MIB1" data-ref-filename="688MIB1">MIB1</a>);</td></tr>
<tr><th id="4952">4952</th><td>      <a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col3 ref" href="#683NewVR" title='NewVR' data-ref="683NewVR" data-ref-filename="683NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="4953">4953</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE" title='genMaddR' data-use='c' data-ref="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE" data-ref-filename="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">genMaddR</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#683NewVR" title='NewVR' data-ref="683NewVR" data-ref-filename="683NewVR">NewVR</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="4954">4954</th><td>    }</td></tr>
<tr><th id="4955">4955</th><td>    <b>break</b>;</td></tr>
<tr><th id="4956">4956</th><td>  }</td></tr>
<tr><th id="4957">4957</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBW_OP1" title='llvm::MachineCombinerPattern::MULSUBW_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBW_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBW_OP1">MULSUBW_OP1</a>:</td></tr>
<tr><th id="4958">4958</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBX_OP1" title='llvm::MachineCombinerPattern::MULSUBX_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBX_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBX_OP1">MULSUBX_OP1</a>: {</td></tr>
<tr><th id="4959">4959</th><td>    <i>// MUL I=A,B,0</i></td></tr>
<tr><th id="4960">4960</th><td><i>    // SUB R,I, C</i></td></tr>
<tr><th id="4961">4961</th><td><i>    // ==&gt; SUB  V, 0, C</i></td></tr>
<tr><th id="4962">4962</th><td><i>    // ==&gt; MADD R,A,B,V // = -C + A*B</i></td></tr>
<tr><th id="4963">4963</th><td><i>    // --- Create(MADD);</i></td></tr>
<tr><th id="4964">4964</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="689SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="689SubRC" data-ref-filename="689SubRC">SubRC</dfn>;</td></tr>
<tr><th id="4965">4965</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="690SubOpc" title='SubOpc' data-type='unsigned int' data-ref="690SubOpc" data-ref-filename="690SubOpc">SubOpc</dfn>, <dfn class="local col1 decl" id="691ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="691ZeroReg" data-ref-filename="691ZeroReg">ZeroReg</dfn>;</td></tr>
<tr><th id="4966">4966</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBW_OP1" title='llvm::MachineCombinerPattern::MULSUBW_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBW_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBW_OP1">MULSUBW_OP1</a>) {</td></tr>
<tr><th id="4967">4967</th><td>      <a class="local col0 ref" href="#690SubOpc" title='SubOpc' data-ref="690SubOpc" data-ref-filename="690SubOpc">SubOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrr" title='llvm::AArch64::SUBWrr' data-ref="llvm::AArch64::SUBWrr" data-ref-filename="llvm..AArch64..SUBWrr">SUBWrr</a>;</td></tr>
<tr><th id="4968">4968</th><td>      <a class="local col9 ref" href="#689SubRC" title='SubRC' data-ref="689SubRC" data-ref-filename="689SubRC">SubRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32spRegClass" title='llvm::AArch64::GPR32spRegClass' data-ref="llvm::AArch64::GPR32spRegClass" data-ref-filename="llvm..AArch64..GPR32spRegClass">GPR32spRegClass</a>;</td></tr>
<tr><th id="4969">4969</th><td>      <a class="local col1 ref" href="#691ZeroReg" title='ZeroReg' data-ref="691ZeroReg" data-ref-filename="691ZeroReg">ZeroReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="4970">4970</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDWrrr" title='llvm::AArch64::MADDWrrr' data-ref="llvm::AArch64::MADDWrrr" data-ref-filename="llvm..AArch64..MADDWrrr">MADDWrrr</a>;</td></tr>
<tr><th id="4971">4971</th><td>      <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4972">4972</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4973">4973</th><td>      <a class="local col0 ref" href="#690SubOpc" title='SubOpc' data-ref="690SubOpc" data-ref-filename="690SubOpc">SubOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrr" title='llvm::AArch64::SUBXrr' data-ref="llvm::AArch64::SUBXrr" data-ref-filename="llvm..AArch64..SUBXrr">SUBXrr</a>;</td></tr>
<tr><th id="4974">4974</th><td>      <a class="local col9 ref" href="#689SubRC" title='SubRC' data-ref="689SubRC" data-ref-filename="689SubRC">SubRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>;</td></tr>
<tr><th id="4975">4975</th><td>      <a class="local col1 ref" href="#691ZeroReg" title='ZeroReg' data-ref="691ZeroReg" data-ref-filename="691ZeroReg">ZeroReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>;</td></tr>
<tr><th id="4976">4976</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDXrrr" title='llvm::AArch64::MADDXrrr' data-ref="llvm::AArch64::MADDXrrr" data-ref-filename="llvm..AArch64..MADDXrrr">MADDXrrr</a>;</td></tr>
<tr><th id="4977">4977</th><td>      <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="4978">4978</th><td>    }</td></tr>
<tr><th id="4979">4979</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="692NewVR" title='NewVR' data-type='llvm::Register' data-ref="692NewVR" data-ref-filename="692NewVR">NewVR</dfn> = <a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#689SubRC" title='SubRC' data-ref="689SubRC" data-ref-filename="689SubRC">SubRC</a>);</td></tr>
<tr><th id="4980">4980</th><td>    <i>// SUB NewVR, 0, C</i></td></tr>
<tr><th id="4981">4981</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="693MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="693MIB1" data-ref-filename="693MIB1">MIB1</dfn> =</td></tr>
<tr><th id="4982">4982</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#690SubOpc" title='SubOpc' data-ref="690SubOpc" data-ref-filename="690SubOpc">SubOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#692NewVR" title='NewVR' data-ref="692NewVR" data-ref-filename="692NewVR">NewVR</a>)</td></tr>
<tr><th id="4983">4983</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#691ZeroReg" title='ZeroReg' data-ref="691ZeroReg" data-ref-filename="691ZeroReg">ZeroReg</a>)</td></tr>
<tr><th id="4984">4984</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="4985">4985</th><td>    <a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#693MIB1" title='MIB1' data-ref="693MIB1" data-ref-filename="693MIB1">MIB1</a>);</td></tr>
<tr><th id="4986">4986</th><td>    <a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col2 ref" href="#692NewVR" title='NewVR' data-ref="692NewVR" data-ref-filename="692NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="4987">4987</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE" title='genMaddR' data-use='c' data-ref="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE" data-ref-filename="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">genMaddR</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#692NewVR" title='NewVR' data-ref="692NewVR" data-ref-filename="692NewVR">NewVR</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="4988">4988</th><td>    <b>break</b>;</td></tr>
<tr><th id="4989">4989</th><td>  }</td></tr>
<tr><th id="4990">4990</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBW_OP2" title='llvm::MachineCombinerPattern::MULSUBW_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBW_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBW_OP2">MULSUBW_OP2</a>:</td></tr>
<tr><th id="4991">4991</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBX_OP2" title='llvm::MachineCombinerPattern::MULSUBX_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBX_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBX_OP2">MULSUBX_OP2</a>:</td></tr>
<tr><th id="4992">4992</th><td>    <i>// MUL I=A,B,0</i></td></tr>
<tr><th id="4993">4993</th><td><i>    // SUB R,C,I</i></td></tr>
<tr><th id="4994">4994</th><td><i>    // ==&gt; MSUB R,A,B,C (computes C - A*B)</i></td></tr>
<tr><th id="4995">4995</th><td><i>    // --- Create(MSUB);</i></td></tr>
<tr><th id="4996">4996</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBW_OP2" title='llvm::MachineCombinerPattern::MULSUBW_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBW_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBW_OP2">MULSUBW_OP2</a>) {</td></tr>
<tr><th id="4997">4997</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MSUBWrrr" title='llvm::AArch64::MSUBWrrr' data-ref="llvm::AArch64::MSUBWrrr" data-ref-filename="llvm..AArch64..MSUBWrrr">MSUBWrrr</a>;</td></tr>
<tr><th id="4998">4998</th><td>      <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4999">4999</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5000">5000</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MSUBXrrr" title='llvm::AArch64::MSUBXrrr' data-ref="llvm::AArch64::MSUBXrrr" data-ref-filename="llvm..AArch64..MSUBXrrr">MSUBXrrr</a>;</td></tr>
<tr><th id="5001">5001</th><td>      <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="5002">5002</th><td>    }</td></tr>
<tr><th id="5003">5003</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5004">5004</th><td>    <b>break</b>;</td></tr>
<tr><th id="5005">5005</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBWI_OP1" title='llvm::MachineCombinerPattern::MULSUBWI_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBWI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBWI_OP1">MULSUBWI_OP1</a>:</td></tr>
<tr><th id="5006">5006</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBXI_OP1" title='llvm::MachineCombinerPattern::MULSUBXI_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBXI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBXI_OP1">MULSUBXI_OP1</a>: {</td></tr>
<tr><th id="5007">5007</th><td>    <i>// MUL I=A,B,0</i></td></tr>
<tr><th id="5008">5008</th><td><i>    // SUB R,I, Imm</i></td></tr>
<tr><th id="5009">5009</th><td><i>    // ==&gt; ORR  V, ZR, -Imm</i></td></tr>
<tr><th id="5010">5010</th><td><i>    // ==&gt; MADD R,A,B,V // = -Imm + A*B</i></td></tr>
<tr><th id="5011">5011</th><td><i>    // --- Create(MADD);</i></td></tr>
<tr><th id="5012">5012</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="694OrrRC" title='OrrRC' data-type='const llvm::TargetRegisterClass *' data-ref="694OrrRC" data-ref-filename="694OrrRC">OrrRC</dfn>;</td></tr>
<tr><th id="5013">5013</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="695BitSize" title='BitSize' data-type='unsigned int' data-ref="695BitSize" data-ref-filename="695BitSize">BitSize</dfn>, <dfn class="local col6 decl" id="696OrrOpc" title='OrrOpc' data-type='unsigned int' data-ref="696OrrOpc" data-ref-filename="696OrrOpc">OrrOpc</dfn>, <dfn class="local col7 decl" id="697ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="697ZeroReg" data-ref-filename="697ZeroReg">ZeroReg</dfn>;</td></tr>
<tr><th id="5014">5014</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBWI_OP1" title='llvm::MachineCombinerPattern::MULSUBWI_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBWI_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBWI_OP1">MULSUBWI_OP1</a>) {</td></tr>
<tr><th id="5015">5015</th><td>      <a class="local col6 ref" href="#696OrrOpc" title='OrrOpc' data-ref="696OrrOpc" data-ref-filename="696OrrOpc">OrrOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWri" title='llvm::AArch64::ORRWri' data-ref="llvm::AArch64::ORRWri" data-ref-filename="llvm..AArch64..ORRWri">ORRWri</a>;</td></tr>
<tr><th id="5016">5016</th><td>      <a class="local col4 ref" href="#694OrrRC" title='OrrRC' data-ref="694OrrRC" data-ref-filename="694OrrRC">OrrRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32spRegClass" title='llvm::AArch64::GPR32spRegClass' data-ref="llvm::AArch64::GPR32spRegClass" data-ref-filename="llvm..AArch64..GPR32spRegClass">GPR32spRegClass</a>;</td></tr>
<tr><th id="5017">5017</th><td>      <a class="local col5 ref" href="#695BitSize" title='BitSize' data-ref="695BitSize" data-ref-filename="695BitSize">BitSize</a> = <var>32</var>;</td></tr>
<tr><th id="5018">5018</th><td>      <a class="local col7 ref" href="#697ZeroReg" title='ZeroReg' data-ref="697ZeroReg" data-ref-filename="697ZeroReg">ZeroReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="5019">5019</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDWrrr" title='llvm::AArch64::MADDWrrr' data-ref="llvm::AArch64::MADDWrrr" data-ref-filename="llvm..AArch64..MADDWrrr">MADDWrrr</a>;</td></tr>
<tr><th id="5020">5020</th><td>      <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="5021">5021</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5022">5022</th><td>      <a class="local col6 ref" href="#696OrrOpc" title='OrrOpc' data-ref="696OrrOpc" data-ref-filename="696OrrOpc">OrrOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXri" title='llvm::AArch64::ORRXri' data-ref="llvm::AArch64::ORRXri" data-ref-filename="llvm..AArch64..ORRXri">ORRXri</a>;</td></tr>
<tr><th id="5023">5023</th><td>      <a class="local col4 ref" href="#694OrrRC" title='OrrRC' data-ref="694OrrRC" data-ref-filename="694OrrRC">OrrRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>;</td></tr>
<tr><th id="5024">5024</th><td>      <a class="local col5 ref" href="#695BitSize" title='BitSize' data-ref="695BitSize" data-ref-filename="695BitSize">BitSize</a> = <var>64</var>;</td></tr>
<tr><th id="5025">5025</th><td>      <a class="local col7 ref" href="#697ZeroReg" title='ZeroReg' data-ref="697ZeroReg" data-ref-filename="697ZeroReg">ZeroReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>;</td></tr>
<tr><th id="5026">5026</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDXrrr" title='llvm::AArch64::MADDXrrr' data-ref="llvm::AArch64::MADDXrrr" data-ref-filename="llvm..AArch64..MADDXrrr">MADDXrrr</a>;</td></tr>
<tr><th id="5027">5027</th><td>      <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="5028">5028</th><td>    }</td></tr>
<tr><th id="5029">5029</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="698NewVR" title='NewVR' data-type='llvm::Register' data-ref="698NewVR" data-ref-filename="698NewVR">NewVR</dfn> = <a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#694OrrRC" title='OrrRC' data-ref="694OrrRC" data-ref-filename="694OrrRC">OrrRC</a>);</td></tr>
<tr><th id="5030">5030</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="699Imm" title='Imm' data-type='uint64_t' data-ref="699Imm" data-ref-filename="699Imm">Imm</dfn> = <a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5031">5031</th><td>    <b>if</b> (<a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="5032">5032</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="700Val" title='Val' data-type='unsigned int' data-ref="700Val" data-ref-filename="700Val">Val</dfn> = <a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5033">5033</th><td>      <a class="local col9 ref" href="#699Imm" title='Imm' data-ref="699Imm" data-ref-filename="699Imm">Imm</a> = <a class="local col9 ref" href="#699Imm" title='Imm' data-ref="699Imm" data-ref-filename="699Imm">Imm</a> &lt;&lt; <a class="local col0 ref" href="#700Val" title='Val' data-ref="700Val" data-ref-filename="700Val">Val</a>;</td></tr>
<tr><th id="5034">5034</th><td>    }</td></tr>
<tr><th id="5035">5035</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="701UImm" title='UImm' data-type='uint64_t' data-ref="701UImm" data-ref-filename="701UImm">UImm</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Emj" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Emj" data-ref-filename="_ZN4llvm12SignExtend64Emj">SignExtend64</a>(-<a class="local col9 ref" href="#699Imm" title='Imm' data-ref="699Imm" data-ref-filename="699Imm">Imm</a>, <a class="local col5 ref" href="#695BitSize" title='BitSize' data-ref="695BitSize" data-ref-filename="695BitSize">BitSize</a>);</td></tr>
<tr><th id="5036">5036</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="702Encoding" title='Encoding' data-type='uint64_t' data-ref="702Encoding" data-ref-filename="702Encoding">Encoding</dfn>;</td></tr>
<tr><th id="5037">5037</th><td>    <b>if</b> (<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" title='llvm::AArch64_AM::processLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" data-ref-filename="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm">processLogicalImmediate</a>(<a class="local col1 ref" href="#701UImm" title='UImm' data-ref="701UImm" data-ref-filename="701UImm">UImm</a>, <a class="local col5 ref" href="#695BitSize" title='BitSize' data-ref="695BitSize" data-ref-filename="695BitSize">BitSize</a>, <span class='refarg'><a class="local col2 ref" href="#702Encoding" title='Encoding' data-ref="702Encoding" data-ref-filename="702Encoding">Encoding</a></span>)) {</td></tr>
<tr><th id="5038">5038</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="703MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="703MIB1" data-ref-filename="703MIB1">MIB1</dfn> =</td></tr>
<tr><th id="5039">5039</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#696OrrOpc" title='OrrOpc' data-ref="696OrrOpc" data-ref-filename="696OrrOpc">OrrOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#698NewVR" title='NewVR' data-ref="698NewVR" data-ref-filename="698NewVR">NewVR</a>)</td></tr>
<tr><th id="5040">5040</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#697ZeroReg" title='ZeroReg' data-ref="697ZeroReg" data-ref-filename="697ZeroReg">ZeroReg</a>)</td></tr>
<tr><th id="5041">5041</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#702Encoding" title='Encoding' data-ref="702Encoding" data-ref-filename="702Encoding">Encoding</a>);</td></tr>
<tr><th id="5042">5042</th><td>      <a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#703MIB1" title='MIB1' data-ref="703MIB1" data-ref-filename="703MIB1">MIB1</a>);</td></tr>
<tr><th id="5043">5043</th><td>      <a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col8 ref" href="#698NewVR" title='NewVR' data-ref="698NewVR" data-ref-filename="698NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="5044">5044</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE" title='genMaddR' data-use='c' data-ref="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE" data-ref-filename="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">genMaddR</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#698NewVR" title='NewVR' data-ref="698NewVR" data-ref-filename="698NewVR">NewVR</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5045">5045</th><td>    }</td></tr>
<tr><th id="5046">5046</th><td>    <b>break</b>;</td></tr>
<tr><th id="5047">5047</th><td>  }</td></tr>
<tr><th id="5048">5048</th><td></td></tr>
<tr><th id="5049">5049</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i8_OP1" title='llvm::MachineCombinerPattern::MULADDv8i8_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv8i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i8_OP1">MULADDv8i8_OP1</a>:</td></tr>
<tr><th id="5050">5050</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv8i8" title='llvm::AArch64::MLAv8i8' data-ref="llvm::AArch64::MLAv8i8" data-ref-filename="llvm..AArch64..MLAv8i8">MLAv8i8</a>;</td></tr>
<tr><th id="5051">5051</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5052">5052</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5053">5053</th><td>    <b>break</b>;</td></tr>
<tr><th id="5054">5054</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i8_OP2" title='llvm::MachineCombinerPattern::MULADDv8i8_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv8i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i8_OP2">MULADDv8i8_OP2</a>:</td></tr>
<tr><th id="5055">5055</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv8i8" title='llvm::AArch64::MLAv8i8' data-ref="llvm::AArch64::MLAv8i8" data-ref-filename="llvm..AArch64..MLAv8i8">MLAv8i8</a>;</td></tr>
<tr><th id="5056">5056</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5057">5057</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5058">5058</th><td>    <b>break</b>;</td></tr>
<tr><th id="5059">5059</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv16i8_OP1" title='llvm::MachineCombinerPattern::MULADDv16i8_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv16i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv16i8_OP1">MULADDv16i8_OP1</a>:</td></tr>
<tr><th id="5060">5060</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv16i8" title='llvm::AArch64::MLAv16i8' data-ref="llvm::AArch64::MLAv16i8" data-ref-filename="llvm..AArch64..MLAv16i8">MLAv16i8</a>;</td></tr>
<tr><th id="5061">5061</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5062">5062</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5063">5063</th><td>    <b>break</b>;</td></tr>
<tr><th id="5064">5064</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv16i8_OP2" title='llvm::MachineCombinerPattern::MULADDv16i8_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv16i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv16i8_OP2">MULADDv16i8_OP2</a>:</td></tr>
<tr><th id="5065">5065</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv16i8" title='llvm::AArch64::MLAv16i8' data-ref="llvm::AArch64::MLAv16i8" data-ref-filename="llvm..AArch64..MLAv16i8">MLAv16i8</a>;</td></tr>
<tr><th id="5066">5066</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5067">5067</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5068">5068</th><td>    <b>break</b>;</td></tr>
<tr><th id="5069">5069</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i16_OP1" title='llvm::MachineCombinerPattern::MULADDv4i16_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_OP1">MULADDv4i16_OP1</a>:</td></tr>
<tr><th id="5070">5070</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv4i16" title='llvm::AArch64::MLAv4i16' data-ref="llvm::AArch64::MLAv4i16" data-ref-filename="llvm..AArch64..MLAv4i16">MLAv4i16</a>;</td></tr>
<tr><th id="5071">5071</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5072">5072</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5073">5073</th><td>    <b>break</b>;</td></tr>
<tr><th id="5074">5074</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i16_OP2" title='llvm::MachineCombinerPattern::MULADDv4i16_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_OP2">MULADDv4i16_OP2</a>:</td></tr>
<tr><th id="5075">5075</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv4i16" title='llvm::AArch64::MLAv4i16' data-ref="llvm::AArch64::MLAv4i16" data-ref-filename="llvm..AArch64..MLAv4i16">MLAv4i16</a>;</td></tr>
<tr><th id="5076">5076</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5077">5077</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5078">5078</th><td>    <b>break</b>;</td></tr>
<tr><th id="5079">5079</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i16_OP1" title='llvm::MachineCombinerPattern::MULADDv8i16_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_OP1">MULADDv8i16_OP1</a>:</td></tr>
<tr><th id="5080">5080</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv8i16" title='llvm::AArch64::MLAv8i16' data-ref="llvm::AArch64::MLAv8i16" data-ref-filename="llvm..AArch64..MLAv8i16">MLAv8i16</a>;</td></tr>
<tr><th id="5081">5081</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5082">5082</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5083">5083</th><td>    <b>break</b>;</td></tr>
<tr><th id="5084">5084</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i16_OP2" title='llvm::MachineCombinerPattern::MULADDv8i16_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_OP2">MULADDv8i16_OP2</a>:</td></tr>
<tr><th id="5085">5085</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv8i16" title='llvm::AArch64::MLAv8i16' data-ref="llvm::AArch64::MLAv8i16" data-ref-filename="llvm..AArch64..MLAv8i16">MLAv8i16</a>;</td></tr>
<tr><th id="5086">5086</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5087">5087</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5088">5088</th><td>    <b>break</b>;</td></tr>
<tr><th id="5089">5089</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv2i32_OP1" title='llvm::MachineCombinerPattern::MULADDv2i32_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_OP1">MULADDv2i32_OP1</a>:</td></tr>
<tr><th id="5090">5090</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv2i32" title='llvm::AArch64::MLAv2i32' data-ref="llvm::AArch64::MLAv2i32" data-ref-filename="llvm..AArch64..MLAv2i32">MLAv2i32</a>;</td></tr>
<tr><th id="5091">5091</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5092">5092</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5093">5093</th><td>    <b>break</b>;</td></tr>
<tr><th id="5094">5094</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv2i32_OP2" title='llvm::MachineCombinerPattern::MULADDv2i32_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_OP2">MULADDv2i32_OP2</a>:</td></tr>
<tr><th id="5095">5095</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv2i32" title='llvm::AArch64::MLAv2i32' data-ref="llvm::AArch64::MLAv2i32" data-ref-filename="llvm..AArch64..MLAv2i32">MLAv2i32</a>;</td></tr>
<tr><th id="5096">5096</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5097">5097</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5098">5098</th><td>    <b>break</b>;</td></tr>
<tr><th id="5099">5099</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i32_OP1" title='llvm::MachineCombinerPattern::MULADDv4i32_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_OP1">MULADDv4i32_OP1</a>:</td></tr>
<tr><th id="5100">5100</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv4i32" title='llvm::AArch64::MLAv4i32' data-ref="llvm::AArch64::MLAv4i32" data-ref-filename="llvm..AArch64..MLAv4i32">MLAv4i32</a>;</td></tr>
<tr><th id="5101">5101</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5102">5102</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5103">5103</th><td>    <b>break</b>;</td></tr>
<tr><th id="5104">5104</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i32_OP2" title='llvm::MachineCombinerPattern::MULADDv4i32_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_OP2">MULADDv4i32_OP2</a>:</td></tr>
<tr><th id="5105">5105</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv4i32" title='llvm::AArch64::MLAv4i32' data-ref="llvm::AArch64::MLAv4i32" data-ref-filename="llvm..AArch64..MLAv4i32">MLAv4i32</a>;</td></tr>
<tr><th id="5106">5106</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5107">5107</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5108">5108</th><td>    <b>break</b>;</td></tr>
<tr><th id="5109">5109</th><td></td></tr>
<tr><th id="5110">5110</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i8_OP1" title='llvm::MachineCombinerPattern::MULSUBv8i8_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv8i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i8_OP1">MULSUBv8i8_OP1</a>:</td></tr>
<tr><th id="5111">5111</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv8i8" title='llvm::AArch64::MLAv8i8' data-ref="llvm::AArch64::MLAv8i8" data-ref-filename="llvm..AArch64..MLAv8i8">MLAv8i8</a>;</td></tr>
<tr><th id="5112">5112</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5113">5113</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" title='genFusedMultiplyAccNeg' data-use='c' data-ref="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" data-ref-filename="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732">genFusedMultiplyAccNeg</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>,</td></tr>
<tr><th id="5114">5114</th><td>                                 <span class='refarg'><a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv8i8" title='llvm::AArch64::NEGv8i8' data-ref="llvm::AArch64::NEGv8i8" data-ref-filename="llvm..AArch64..NEGv8i8">NEGv8i8</a>,</td></tr>
<tr><th id="5115">5115</th><td>                                 <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5116">5116</th><td>    <b>break</b>;</td></tr>
<tr><th id="5117">5117</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i8_OP2" title='llvm::MachineCombinerPattern::MULSUBv8i8_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv8i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i8_OP2">MULSUBv8i8_OP2</a>:</td></tr>
<tr><th id="5118">5118</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLSv8i8" title='llvm::AArch64::MLSv8i8' data-ref="llvm::AArch64::MLSv8i8" data-ref-filename="llvm..AArch64..MLSv8i8">MLSv8i8</a>;</td></tr>
<tr><th id="5119">5119</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5120">5120</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5121">5121</th><td>    <b>break</b>;</td></tr>
<tr><th id="5122">5122</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv16i8_OP1" title='llvm::MachineCombinerPattern::MULSUBv16i8_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv16i8_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv16i8_OP1">MULSUBv16i8_OP1</a>:</td></tr>
<tr><th id="5123">5123</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv16i8" title='llvm::AArch64::MLAv16i8' data-ref="llvm::AArch64::MLAv16i8" data-ref-filename="llvm..AArch64..MLAv16i8">MLAv16i8</a>;</td></tr>
<tr><th id="5124">5124</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5125">5125</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" title='genFusedMultiplyAccNeg' data-use='c' data-ref="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" data-ref-filename="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732">genFusedMultiplyAccNeg</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>,</td></tr>
<tr><th id="5126">5126</th><td>                                 <span class='refarg'><a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv16i8" title='llvm::AArch64::NEGv16i8' data-ref="llvm::AArch64::NEGv16i8" data-ref-filename="llvm..AArch64..NEGv16i8">NEGv16i8</a>,</td></tr>
<tr><th id="5127">5127</th><td>                                 <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5128">5128</th><td>    <b>break</b>;</td></tr>
<tr><th id="5129">5129</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv16i8_OP2" title='llvm::MachineCombinerPattern::MULSUBv16i8_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv16i8_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv16i8_OP2">MULSUBv16i8_OP2</a>:</td></tr>
<tr><th id="5130">5130</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLSv16i8" title='llvm::AArch64::MLSv16i8' data-ref="llvm::AArch64::MLSv16i8" data-ref-filename="llvm..AArch64..MLSv16i8">MLSv16i8</a>;</td></tr>
<tr><th id="5131">5131</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5132">5132</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5133">5133</th><td>    <b>break</b>;</td></tr>
<tr><th id="5134">5134</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i16_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i16_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_OP1">MULSUBv4i16_OP1</a>:</td></tr>
<tr><th id="5135">5135</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv4i16" title='llvm::AArch64::MLAv4i16' data-ref="llvm::AArch64::MLAv4i16" data-ref-filename="llvm..AArch64..MLAv4i16">MLAv4i16</a>;</td></tr>
<tr><th id="5136">5136</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5137">5137</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" title='genFusedMultiplyAccNeg' data-use='c' data-ref="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" data-ref-filename="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732">genFusedMultiplyAccNeg</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>,</td></tr>
<tr><th id="5138">5138</th><td>                                 <span class='refarg'><a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv4i16" title='llvm::AArch64::NEGv4i16' data-ref="llvm::AArch64::NEGv4i16" data-ref-filename="llvm..AArch64..NEGv4i16">NEGv4i16</a>,</td></tr>
<tr><th id="5139">5139</th><td>                                 <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5140">5140</th><td>    <b>break</b>;</td></tr>
<tr><th id="5141">5141</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i16_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i16_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_OP2">MULSUBv4i16_OP2</a>:</td></tr>
<tr><th id="5142">5142</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLSv4i16" title='llvm::AArch64::MLSv4i16' data-ref="llvm::AArch64::MLSv4i16" data-ref-filename="llvm..AArch64..MLSv4i16">MLSv4i16</a>;</td></tr>
<tr><th id="5143">5143</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5144">5144</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5145">5145</th><td>    <b>break</b>;</td></tr>
<tr><th id="5146">5146</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i16_OP1" title='llvm::MachineCombinerPattern::MULSUBv8i16_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_OP1">MULSUBv8i16_OP1</a>:</td></tr>
<tr><th id="5147">5147</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv8i16" title='llvm::AArch64::MLAv8i16' data-ref="llvm::AArch64::MLAv8i16" data-ref-filename="llvm..AArch64..MLAv8i16">MLAv8i16</a>;</td></tr>
<tr><th id="5148">5148</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5149">5149</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" title='genFusedMultiplyAccNeg' data-use='c' data-ref="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" data-ref-filename="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732">genFusedMultiplyAccNeg</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>,</td></tr>
<tr><th id="5150">5150</th><td>                                 <span class='refarg'><a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv8i16" title='llvm::AArch64::NEGv8i16' data-ref="llvm::AArch64::NEGv8i16" data-ref-filename="llvm..AArch64..NEGv8i16">NEGv8i16</a>,</td></tr>
<tr><th id="5151">5151</th><td>                                 <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5152">5152</th><td>    <b>break</b>;</td></tr>
<tr><th id="5153">5153</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i16_OP2" title='llvm::MachineCombinerPattern::MULSUBv8i16_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_OP2">MULSUBv8i16_OP2</a>:</td></tr>
<tr><th id="5154">5154</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLSv8i16" title='llvm::AArch64::MLSv8i16' data-ref="llvm::AArch64::MLSv8i16" data-ref-filename="llvm..AArch64..MLSv8i16">MLSv8i16</a>;</td></tr>
<tr><th id="5155">5155</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5156">5156</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5157">5157</th><td>    <b>break</b>;</td></tr>
<tr><th id="5158">5158</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv2i32_OP1" title='llvm::MachineCombinerPattern::MULSUBv2i32_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_OP1">MULSUBv2i32_OP1</a>:</td></tr>
<tr><th id="5159">5159</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv2i32" title='llvm::AArch64::MLAv2i32' data-ref="llvm::AArch64::MLAv2i32" data-ref-filename="llvm..AArch64..MLAv2i32">MLAv2i32</a>;</td></tr>
<tr><th id="5160">5160</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5161">5161</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" title='genFusedMultiplyAccNeg' data-use='c' data-ref="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" data-ref-filename="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732">genFusedMultiplyAccNeg</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>,</td></tr>
<tr><th id="5162">5162</th><td>                                 <span class='refarg'><a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv2i32" title='llvm::AArch64::NEGv2i32' data-ref="llvm::AArch64::NEGv2i32" data-ref-filename="llvm..AArch64..NEGv2i32">NEGv2i32</a>,</td></tr>
<tr><th id="5163">5163</th><td>                                 <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5164">5164</th><td>    <b>break</b>;</td></tr>
<tr><th id="5165">5165</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv2i32_OP2" title='llvm::MachineCombinerPattern::MULSUBv2i32_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_OP2">MULSUBv2i32_OP2</a>:</td></tr>
<tr><th id="5166">5166</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLSv2i32" title='llvm::AArch64::MLSv2i32' data-ref="llvm::AArch64::MLSv2i32" data-ref-filename="llvm..AArch64..MLSv2i32">MLSv2i32</a>;</td></tr>
<tr><th id="5167">5167</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5168">5168</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5169">5169</th><td>    <b>break</b>;</td></tr>
<tr><th id="5170">5170</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i32_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i32_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_OP1">MULSUBv4i32_OP1</a>:</td></tr>
<tr><th id="5171">5171</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv4i32" title='llvm::AArch64::MLAv4i32' data-ref="llvm::AArch64::MLAv4i32" data-ref-filename="llvm..AArch64..MLAv4i32">MLAv4i32</a>;</td></tr>
<tr><th id="5172">5172</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5173">5173</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" title='genFusedMultiplyAccNeg' data-use='c' data-ref="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732" data-ref-filename="_ZL22genFusedMultiplyAccNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN8218732">genFusedMultiplyAccNeg</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>,</td></tr>
<tr><th id="5174">5174</th><td>                                 <span class='refarg'><a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv4i32" title='llvm::AArch64::NEGv4i32' data-ref="llvm::AArch64::NEGv4i32" data-ref-filename="llvm..AArch64..NEGv4i32">NEGv4i32</a>,</td></tr>
<tr><th id="5175">5175</th><td>                                 <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5176">5176</th><td>    <b>break</b>;</td></tr>
<tr><th id="5177">5177</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i32_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i32_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_OP2">MULSUBv4i32_OP2</a>:</td></tr>
<tr><th id="5178">5178</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLSv4i32" title='llvm::AArch64::MLSv4i32' data-ref="llvm::AArch64::MLSv4i32" data-ref-filename="llvm..AArch64..MLSv4i32">MLSv4i32</a>;</td></tr>
<tr><th id="5179">5179</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5180">5180</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" title='genFusedMultiplyAcc' data-use='c' data-ref="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954" data-ref-filename="_ZL19genFusedMultiplyAccRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN2596954">genFusedMultiplyAcc</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5181">5181</th><td>    <b>break</b>;</td></tr>
<tr><th id="5182">5182</th><td></td></tr>
<tr><th id="5183">5183</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_indexed_OP1">MULADDv4i16_indexed_OP1</a>:</td></tr>
<tr><th id="5184">5184</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv4i16_indexed" title='llvm::AArch64::MLAv4i16_indexed' data-ref="llvm::AArch64::MLAv4i16_indexed" data-ref-filename="llvm..AArch64..MLAv4i16_indexed">MLAv4i16_indexed</a>;</td></tr>
<tr><th id="5185">5185</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5186">5186</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" title='genFusedMultiplyIdx' data-use='c' data-ref="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" data-ref-filename="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">genFusedMultiplyIdx</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5187">5187</th><td>    <b>break</b>;</td></tr>
<tr><th id="5188">5188</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i16_indexed_OP2">MULADDv4i16_indexed_OP2</a>:</td></tr>
<tr><th id="5189">5189</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv4i16_indexed" title='llvm::AArch64::MLAv4i16_indexed' data-ref="llvm::AArch64::MLAv4i16_indexed" data-ref-filename="llvm..AArch64..MLAv4i16_indexed">MLAv4i16_indexed</a>;</td></tr>
<tr><th id="5190">5190</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5191">5191</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" title='genFusedMultiplyIdx' data-use='c' data-ref="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" data-ref-filename="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">genFusedMultiplyIdx</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5192">5192</th><td>    <b>break</b>;</td></tr>
<tr><th id="5193">5193</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_indexed_OP1">MULADDv8i16_indexed_OP1</a>:</td></tr>
<tr><th id="5194">5194</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv8i16_indexed" title='llvm::AArch64::MLAv8i16_indexed' data-ref="llvm::AArch64::MLAv8i16_indexed" data-ref-filename="llvm..AArch64..MLAv8i16_indexed">MLAv8i16_indexed</a>;</td></tr>
<tr><th id="5195">5195</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5196">5196</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" title='genFusedMultiplyIdx' data-use='c' data-ref="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" data-ref-filename="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">genFusedMultiplyIdx</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5197">5197</th><td>    <b>break</b>;</td></tr>
<tr><th id="5198">5198</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv8i16_indexed_OP2">MULADDv8i16_indexed_OP2</a>:</td></tr>
<tr><th id="5199">5199</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv8i16_indexed" title='llvm::AArch64::MLAv8i16_indexed' data-ref="llvm::AArch64::MLAv8i16_indexed" data-ref-filename="llvm..AArch64..MLAv8i16_indexed">MLAv8i16_indexed</a>;</td></tr>
<tr><th id="5200">5200</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5201">5201</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" title='genFusedMultiplyIdx' data-use='c' data-ref="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" data-ref-filename="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">genFusedMultiplyIdx</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5202">5202</th><td>    <b>break</b>;</td></tr>
<tr><th id="5203">5203</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_indexed_OP1">MULADDv2i32_indexed_OP1</a>:</td></tr>
<tr><th id="5204">5204</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv2i32_indexed" title='llvm::AArch64::MLAv2i32_indexed' data-ref="llvm::AArch64::MLAv2i32_indexed" data-ref-filename="llvm..AArch64..MLAv2i32_indexed">MLAv2i32_indexed</a>;</td></tr>
<tr><th id="5205">5205</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5206">5206</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" title='genFusedMultiplyIdx' data-use='c' data-ref="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" data-ref-filename="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">genFusedMultiplyIdx</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5207">5207</th><td>    <b>break</b>;</td></tr>
<tr><th id="5208">5208</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv2i32_indexed_OP2">MULADDv2i32_indexed_OP2</a>:</td></tr>
<tr><th id="5209">5209</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv2i32_indexed" title='llvm::AArch64::MLAv2i32_indexed' data-ref="llvm::AArch64::MLAv2i32_indexed" data-ref-filename="llvm..AArch64..MLAv2i32_indexed">MLAv2i32_indexed</a>;</td></tr>
<tr><th id="5210">5210</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5211">5211</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" title='genFusedMultiplyIdx' data-use='c' data-ref="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" data-ref-filename="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">genFusedMultiplyIdx</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5212">5212</th><td>    <b>break</b>;</td></tr>
<tr><th id="5213">5213</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_indexed_OP1">MULADDv4i32_indexed_OP1</a>:</td></tr>
<tr><th id="5214">5214</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv4i32_indexed" title='llvm::AArch64::MLAv4i32_indexed' data-ref="llvm::AArch64::MLAv4i32_indexed" data-ref-filename="llvm..AArch64..MLAv4i32_indexed">MLAv4i32_indexed</a>;</td></tr>
<tr><th id="5215">5215</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5216">5216</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" title='genFusedMultiplyIdx' data-use='c' data-ref="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" data-ref-filename="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">genFusedMultiplyIdx</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5217">5217</th><td>    <b>break</b>;</td></tr>
<tr><th id="5218">5218</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULADDv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULADDv4i32_indexed_OP2">MULADDv4i32_indexed_OP2</a>:</td></tr>
<tr><th id="5219">5219</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv4i32_indexed" title='llvm::AArch64::MLAv4i32_indexed' data-ref="llvm::AArch64::MLAv4i32_indexed" data-ref-filename="llvm..AArch64..MLAv4i32_indexed">MLAv4i32_indexed</a>;</td></tr>
<tr><th id="5220">5220</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5221">5221</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" title='genFusedMultiplyIdx' data-use='c' data-ref="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" data-ref-filename="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">genFusedMultiplyIdx</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5222">5222</th><td>    <b>break</b>;</td></tr>
<tr><th id="5223">5223</th><td></td></tr>
<tr><th id="5224">5224</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_indexed_OP1">MULSUBv4i16_indexed_OP1</a>:</td></tr>
<tr><th id="5225">5225</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv4i16_indexed" title='llvm::AArch64::MLAv4i16_indexed' data-ref="llvm::AArch64::MLAv4i16_indexed" data-ref-filename="llvm..AArch64..MLAv4i16_indexed">MLAv4i16_indexed</a>;</td></tr>
<tr><th id="5226">5226</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5227">5227</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450" title='genFusedMultiplyIdxNeg' data-use='c' data-ref="_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450" data-ref-filename="_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450">genFusedMultiplyIdxNeg</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>,</td></tr>
<tr><th id="5228">5228</th><td>                                 <span class='refarg'><a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv4i16" title='llvm::AArch64::NEGv4i16' data-ref="llvm::AArch64::NEGv4i16" data-ref-filename="llvm..AArch64..NEGv4i16">NEGv4i16</a>,</td></tr>
<tr><th id="5229">5229</th><td>                                 <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5230">5230</th><td>    <b>break</b>;</td></tr>
<tr><th id="5231">5231</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i16_indexed_OP2">MULSUBv4i16_indexed_OP2</a>:</td></tr>
<tr><th id="5232">5232</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLSv4i16_indexed" title='llvm::AArch64::MLSv4i16_indexed' data-ref="llvm::AArch64::MLSv4i16_indexed" data-ref-filename="llvm..AArch64..MLSv4i16_indexed">MLSv4i16_indexed</a>;</td></tr>
<tr><th id="5233">5233</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5234">5234</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" title='genFusedMultiplyIdx' data-use='c' data-ref="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" data-ref-filename="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">genFusedMultiplyIdx</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5235">5235</th><td>    <b>break</b>;</td></tr>
<tr><th id="5236">5236</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_indexed_OP1">MULSUBv8i16_indexed_OP1</a>:</td></tr>
<tr><th id="5237">5237</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv8i16_indexed" title='llvm::AArch64::MLAv8i16_indexed' data-ref="llvm::AArch64::MLAv8i16_indexed" data-ref-filename="llvm..AArch64..MLAv8i16_indexed">MLAv8i16_indexed</a>;</td></tr>
<tr><th id="5238">5238</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5239">5239</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450" title='genFusedMultiplyIdxNeg' data-use='c' data-ref="_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450" data-ref-filename="_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450">genFusedMultiplyIdxNeg</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>,</td></tr>
<tr><th id="5240">5240</th><td>                                 <span class='refarg'><a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv8i16" title='llvm::AArch64::NEGv8i16' data-ref="llvm::AArch64::NEGv8i16" data-ref-filename="llvm..AArch64..NEGv8i16">NEGv8i16</a>,</td></tr>
<tr><th id="5241">5241</th><td>                                 <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5242">5242</th><td>    <b>break</b>;</td></tr>
<tr><th id="5243">5243</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv8i16_indexed_OP2">MULSUBv8i16_indexed_OP2</a>:</td></tr>
<tr><th id="5244">5244</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLSv8i16_indexed" title='llvm::AArch64::MLSv8i16_indexed' data-ref="llvm::AArch64::MLSv8i16_indexed" data-ref-filename="llvm..AArch64..MLSv8i16_indexed">MLSv8i16_indexed</a>;</td></tr>
<tr><th id="5245">5245</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5246">5246</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" title='genFusedMultiplyIdx' data-use='c' data-ref="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" data-ref-filename="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">genFusedMultiplyIdx</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5247">5247</th><td>    <b>break</b>;</td></tr>
<tr><th id="5248">5248</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_indexed_OP1">MULSUBv2i32_indexed_OP1</a>:</td></tr>
<tr><th id="5249">5249</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv2i32_indexed" title='llvm::AArch64::MLAv2i32_indexed' data-ref="llvm::AArch64::MLAv2i32_indexed" data-ref-filename="llvm..AArch64..MLAv2i32_indexed">MLAv2i32_indexed</a>;</td></tr>
<tr><th id="5250">5250</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5251">5251</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450" title='genFusedMultiplyIdxNeg' data-use='c' data-ref="_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450" data-ref-filename="_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450">genFusedMultiplyIdxNeg</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>,</td></tr>
<tr><th id="5252">5252</th><td>                                 <span class='refarg'><a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv2i32" title='llvm::AArch64::NEGv2i32' data-ref="llvm::AArch64::NEGv2i32" data-ref-filename="llvm..AArch64..NEGv2i32">NEGv2i32</a>,</td></tr>
<tr><th id="5253">5253</th><td>                                 <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5254">5254</th><td>    <b>break</b>;</td></tr>
<tr><th id="5255">5255</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv2i32_indexed_OP2">MULSUBv2i32_indexed_OP2</a>:</td></tr>
<tr><th id="5256">5256</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLSv2i32_indexed" title='llvm::AArch64::MLSv2i32_indexed' data-ref="llvm::AArch64::MLSv2i32_indexed" data-ref-filename="llvm..AArch64..MLSv2i32_indexed">MLSv2i32_indexed</a>;</td></tr>
<tr><th id="5257">5257</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5258">5258</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" title='genFusedMultiplyIdx' data-use='c' data-ref="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" data-ref-filename="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">genFusedMultiplyIdx</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5259">5259</th><td>    <b>break</b>;</td></tr>
<tr><th id="5260">5260</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_indexed_OP1">MULSUBv4i32_indexed_OP1</a>:</td></tr>
<tr><th id="5261">5261</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLAv4i32_indexed" title='llvm::AArch64::MLAv4i32_indexed' data-ref="llvm::AArch64::MLAv4i32_indexed" data-ref-filename="llvm..AArch64..MLAv4i32_indexed">MLAv4i32_indexed</a>;</td></tr>
<tr><th id="5262">5262</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5263">5263</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450" title='genFusedMultiplyIdxNeg' data-use='c' data-ref="_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450" data-ref-filename="_ZL22genFusedMultiplyIdxNegRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EERN13492450">genFusedMultiplyIdxNeg</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>,</td></tr>
<tr><th id="5264">5264</th><td>                                 <span class='refarg'><a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv4i32" title='llvm::AArch64::NEGv4i32' data-ref="llvm::AArch64::NEGv4i32" data-ref-filename="llvm..AArch64..NEGv4i32">NEGv4i32</a>,</td></tr>
<tr><th id="5265">5265</th><td>                                 <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5266">5266</th><td>    <b>break</b>;</td></tr>
<tr><th id="5267">5267</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..MULSUBv4i32_indexed_OP2">MULSUBv4i32_indexed_OP2</a>:</td></tr>
<tr><th id="5268">5268</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MLSv4i32_indexed" title='llvm::AArch64::MLSv4i32_indexed' data-ref="llvm::AArch64::MLSv4i32_indexed" data-ref-filename="llvm..AArch64..MLSv4i32_indexed">MLSv4i32_indexed</a>;</td></tr>
<tr><th id="5269">5269</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5270">5270</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" title='genFusedMultiplyIdx' data-use='c' data-ref="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068" data-ref-filename="_ZL19genFusedMultiplyIdxRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKN13956068">genFusedMultiplyIdx</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5271">5271</th><td>    <b>break</b>;</td></tr>
<tr><th id="5272">5272</th><td></td></tr>
<tr><th id="5273">5273</th><td>  <i>// Floating Point Support</i></td></tr>
<tr><th id="5274">5274</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDH_OP1" title='llvm::MachineCombinerPattern::FMULADDH_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDH_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULADDH_OP1">FMULADDH_OP1</a>:</td></tr>
<tr><th id="5275">5275</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMADDHrrr" title='llvm::AArch64::FMADDHrrr' data-ref="llvm::AArch64::FMADDHrrr" data-ref-filename="llvm..AArch64..FMADDHrrr">FMADDHrrr</a>;</td></tr>
<tr><th id="5276">5276</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16RegClass" title='llvm::AArch64::FPR16RegClass' data-ref="llvm::AArch64::FPR16RegClass" data-ref-filename="llvm..AArch64..FPR16RegClass">FPR16RegClass</a>;</td></tr>
<tr><th id="5277">5277</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5278">5278</th><td>    <b>break</b>;</td></tr>
<tr><th id="5279">5279</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP1" title='llvm::MachineCombinerPattern::FMULADDS_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULADDS_OP1">FMULADDS_OP1</a>:</td></tr>
<tr><th id="5280">5280</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMADDSrrr" title='llvm::AArch64::FMADDSrrr' data-ref="llvm::AArch64::FMADDSrrr" data-ref-filename="llvm..AArch64..FMADDSrrr">FMADDSrrr</a>;</td></tr>
<tr><th id="5281">5281</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="5282">5282</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5283">5283</th><td>    <b>break</b>;</td></tr>
<tr><th id="5284">5284</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDD_OP1" title='llvm::MachineCombinerPattern::FMULADDD_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDD_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULADDD_OP1">FMULADDD_OP1</a>:</td></tr>
<tr><th id="5285">5285</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMADDDrrr" title='llvm::AArch64::FMADDDrrr' data-ref="llvm::AArch64::FMADDDrrr" data-ref-filename="llvm..AArch64..FMADDDrrr">FMADDDrrr</a>;</td></tr>
<tr><th id="5286">5286</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5287">5287</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5288">5288</th><td>    <b>break</b>;</td></tr>
<tr><th id="5289">5289</th><td></td></tr>
<tr><th id="5290">5290</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDH_OP2" title='llvm::MachineCombinerPattern::FMULADDH_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDH_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULADDH_OP2">FMULADDH_OP2</a>:</td></tr>
<tr><th id="5291">5291</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMADDHrrr" title='llvm::AArch64::FMADDHrrr' data-ref="llvm::AArch64::FMADDHrrr" data-ref-filename="llvm..AArch64..FMADDHrrr">FMADDHrrr</a>;</td></tr>
<tr><th id="5292">5292</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16RegClass" title='llvm::AArch64::FPR16RegClass' data-ref="llvm::AArch64::FPR16RegClass" data-ref-filename="llvm..AArch64..FPR16RegClass">FPR16RegClass</a>;</td></tr>
<tr><th id="5293">5293</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5294">5294</th><td>    <b>break</b>;</td></tr>
<tr><th id="5295">5295</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP2" title='llvm::MachineCombinerPattern::FMULADDS_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULADDS_OP2">FMULADDS_OP2</a>:</td></tr>
<tr><th id="5296">5296</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMADDSrrr" title='llvm::AArch64::FMADDSrrr' data-ref="llvm::AArch64::FMADDSrrr" data-ref-filename="llvm..AArch64..FMADDSrrr">FMADDSrrr</a>;</td></tr>
<tr><th id="5297">5297</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="5298">5298</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5299">5299</th><td>    <b>break</b>;</td></tr>
<tr><th id="5300">5300</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDD_OP2" title='llvm::MachineCombinerPattern::FMULADDD_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDD_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULADDD_OP2">FMULADDD_OP2</a>:</td></tr>
<tr><th id="5301">5301</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMADDDrrr" title='llvm::AArch64::FMADDDrrr' data-ref="llvm::AArch64::FMADDDrrr" data-ref-filename="llvm..AArch64..FMADDDrrr">FMADDDrrr</a>;</td></tr>
<tr><th id="5302">5302</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5303">5303</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5304">5304</th><td>    <b>break</b>;</td></tr>
<tr><th id="5305">5305</th><td></td></tr>
<tr><th id="5306">5306</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i32_indexed_OP1">FMLAv1i32_indexed_OP1</a>:</td></tr>
<tr><th id="5307">5307</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv1i32_indexed" title='llvm::AArch64::FMLAv1i32_indexed' data-ref="llvm::AArch64::FMLAv1i32_indexed" data-ref-filename="llvm..AArch64..FMLAv1i32_indexed">FMLAv1i32_indexed</a>;</td></tr>
<tr><th id="5308">5308</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="5309">5309</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5310">5310</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5311">5311</th><td>    <b>break</b>;</td></tr>
<tr><th id="5312">5312</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i32_indexed_OP2">FMLAv1i32_indexed_OP2</a>:</td></tr>
<tr><th id="5313">5313</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv1i32_indexed" title='llvm::AArch64::FMLAv1i32_indexed' data-ref="llvm::AArch64::FMLAv1i32_indexed" data-ref-filename="llvm..AArch64..FMLAv1i32_indexed">FMLAv1i32_indexed</a>;</td></tr>
<tr><th id="5314">5314</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="5315">5315</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5316">5316</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5317">5317</th><td>    <b>break</b>;</td></tr>
<tr><th id="5318">5318</th><td></td></tr>
<tr><th id="5319">5319</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i64_indexed_OP1">FMLAv1i64_indexed_OP1</a>:</td></tr>
<tr><th id="5320">5320</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv1i64_indexed" title='llvm::AArch64::FMLAv1i64_indexed' data-ref="llvm::AArch64::FMLAv1i64_indexed" data-ref-filename="llvm..AArch64..FMLAv1i64_indexed">FMLAv1i64_indexed</a>;</td></tr>
<tr><th id="5321">5321</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5322">5322</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5323">5323</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5324">5324</th><td>    <b>break</b>;</td></tr>
<tr><th id="5325">5325</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv1i64_indexed_OP2">FMLAv1i64_indexed_OP2</a>:</td></tr>
<tr><th id="5326">5326</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv1i64_indexed" title='llvm::AArch64::FMLAv1i64_indexed' data-ref="llvm::AArch64::FMLAv1i64_indexed" data-ref-filename="llvm..AArch64..FMLAv1i64_indexed">FMLAv1i64_indexed</a>;</td></tr>
<tr><th id="5327">5327</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5328">5328</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5329">5329</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5330">5330</th><td>    <b>break</b>;</td></tr>
<tr><th id="5331">5331</th><td></td></tr>
<tr><th id="5332">5332</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i16_indexed_OP1">FMLAv4i16_indexed_OP1</a>:</td></tr>
<tr><th id="5333">5333</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5334">5334</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv4i16_indexed" title='llvm::AArch64::FMLAv4i16_indexed' data-ref="llvm::AArch64::FMLAv4i16_indexed" data-ref-filename="llvm..AArch64..FMLAv4i16_indexed">FMLAv4i16_indexed</a>;</td></tr>
<tr><th id="5335">5335</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5336">5336</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5337">5337</th><td>    <b>break</b>;</td></tr>
<tr><th id="5338">5338</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f16_OP1" title='llvm::MachineCombinerPattern::FMLAv4f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f16_OP1">FMLAv4f16_OP1</a>:</td></tr>
<tr><th id="5339">5339</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5340">5340</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv4f16" title='llvm::AArch64::FMLAv4f16' data-ref="llvm::AArch64::FMLAv4f16" data-ref-filename="llvm..AArch64..FMLAv4f16">FMLAv4f16</a>;</td></tr>
<tr><th id="5341">5341</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5342">5342</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5343">5343</th><td>    <b>break</b>;</td></tr>
<tr><th id="5344">5344</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i16_indexed_OP2">FMLAv4i16_indexed_OP2</a>:</td></tr>
<tr><th id="5345">5345</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5346">5346</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv4i16_indexed" title='llvm::AArch64::FMLAv4i16_indexed' data-ref="llvm::AArch64::FMLAv4i16_indexed" data-ref-filename="llvm..AArch64..FMLAv4i16_indexed">FMLAv4i16_indexed</a>;</td></tr>
<tr><th id="5347">5347</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5348">5348</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5349">5349</th><td>    <b>break</b>;</td></tr>
<tr><th id="5350">5350</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f16_OP2" title='llvm::MachineCombinerPattern::FMLAv4f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f16_OP2">FMLAv4f16_OP2</a>:</td></tr>
<tr><th id="5351">5351</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5352">5352</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv4f16" title='llvm::AArch64::FMLAv4f16' data-ref="llvm::AArch64::FMLAv4f16" data-ref-filename="llvm..AArch64..FMLAv4f16">FMLAv4f16</a>;</td></tr>
<tr><th id="5353">5353</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5354">5354</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5355">5355</th><td>    <b>break</b>;</td></tr>
<tr><th id="5356">5356</th><td></td></tr>
<tr><th id="5357">5357</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i32_indexed_OP1">FMLAv2i32_indexed_OP1</a>:</td></tr>
<tr><th id="5358">5358</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f32_OP1" title='llvm::MachineCombinerPattern::FMLAv2f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f32_OP1">FMLAv2f32_OP1</a>:</td></tr>
<tr><th id="5359">5359</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5360">5360</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i32_indexed_OP1">FMLAv2i32_indexed_OP1</a>) {</td></tr>
<tr><th id="5361">5361</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv2i32_indexed" title='llvm::AArch64::FMLAv2i32_indexed' data-ref="llvm::AArch64::FMLAv2i32_indexed" data-ref-filename="llvm..AArch64..FMLAv2i32_indexed">FMLAv2i32_indexed</a>;</td></tr>
<tr><th id="5362">5362</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5363">5363</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5364">5364</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5365">5365</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv2f32" title='llvm::AArch64::FMLAv2f32' data-ref="llvm::AArch64::FMLAv2f32" data-ref-filename="llvm..AArch64..FMLAv2f32">FMLAv2f32</a>;</td></tr>
<tr><th id="5366">5366</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5367">5367</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5368">5368</th><td>    }</td></tr>
<tr><th id="5369">5369</th><td>    <b>break</b>;</td></tr>
<tr><th id="5370">5370</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i32_indexed_OP2">FMLAv2i32_indexed_OP2</a>:</td></tr>
<tr><th id="5371">5371</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f32_OP2" title='llvm::MachineCombinerPattern::FMLAv2f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f32_OP2">FMLAv2f32_OP2</a>:</td></tr>
<tr><th id="5372">5372</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5373">5373</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i32_indexed_OP2">FMLAv2i32_indexed_OP2</a>) {</td></tr>
<tr><th id="5374">5374</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv2i32_indexed" title='llvm::AArch64::FMLAv2i32_indexed' data-ref="llvm::AArch64::FMLAv2i32_indexed" data-ref-filename="llvm..AArch64..FMLAv2i32_indexed">FMLAv2i32_indexed</a>;</td></tr>
<tr><th id="5375">5375</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5376">5376</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5377">5377</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5378">5378</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv2f32" title='llvm::AArch64::FMLAv2f32' data-ref="llvm::AArch64::FMLAv2f32" data-ref-filename="llvm..AArch64..FMLAv2f32">FMLAv2f32</a>;</td></tr>
<tr><th id="5379">5379</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5380">5380</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5381">5381</th><td>    }</td></tr>
<tr><th id="5382">5382</th><td>    <b>break</b>;</td></tr>
<tr><th id="5383">5383</th><td></td></tr>
<tr><th id="5384">5384</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8i16_indexed_OP1">FMLAv8i16_indexed_OP1</a>:</td></tr>
<tr><th id="5385">5385</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5386">5386</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv8i16_indexed" title='llvm::AArch64::FMLAv8i16_indexed' data-ref="llvm::AArch64::FMLAv8i16_indexed" data-ref-filename="llvm..AArch64..FMLAv8i16_indexed">FMLAv8i16_indexed</a>;</td></tr>
<tr><th id="5387">5387</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5388">5388</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5389">5389</th><td>    <b>break</b>;</td></tr>
<tr><th id="5390">5390</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv8f16_OP1" title='llvm::MachineCombinerPattern::FMLAv8f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv8f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8f16_OP1">FMLAv8f16_OP1</a>:</td></tr>
<tr><th id="5391">5391</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5392">5392</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv8f16" title='llvm::AArch64::FMLAv8f16' data-ref="llvm::AArch64::FMLAv8f16" data-ref-filename="llvm..AArch64..FMLAv8f16">FMLAv8f16</a>;</td></tr>
<tr><th id="5393">5393</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5394">5394</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5395">5395</th><td>    <b>break</b>;</td></tr>
<tr><th id="5396">5396</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8i16_indexed_OP2">FMLAv8i16_indexed_OP2</a>:</td></tr>
<tr><th id="5397">5397</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5398">5398</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv8i16_indexed" title='llvm::AArch64::FMLAv8i16_indexed' data-ref="llvm::AArch64::FMLAv8i16_indexed" data-ref-filename="llvm..AArch64..FMLAv8i16_indexed">FMLAv8i16_indexed</a>;</td></tr>
<tr><th id="5399">5399</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5400">5400</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5401">5401</th><td>    <b>break</b>;</td></tr>
<tr><th id="5402">5402</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv8f16_OP2" title='llvm::MachineCombinerPattern::FMLAv8f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv8f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv8f16_OP2">FMLAv8f16_OP2</a>:</td></tr>
<tr><th id="5403">5403</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5404">5404</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv8f16" title='llvm::AArch64::FMLAv8f16' data-ref="llvm::AArch64::FMLAv8f16" data-ref-filename="llvm..AArch64..FMLAv8f16">FMLAv8f16</a>;</td></tr>
<tr><th id="5405">5405</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5406">5406</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5407">5407</th><td>    <b>break</b>;</td></tr>
<tr><th id="5408">5408</th><td></td></tr>
<tr><th id="5409">5409</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i64_indexed_OP1">FMLAv2i64_indexed_OP1</a>:</td></tr>
<tr><th id="5410">5410</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f64_OP1" title='llvm::MachineCombinerPattern::FMLAv2f64_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2f64_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f64_OP1">FMLAv2f64_OP1</a>:</td></tr>
<tr><th id="5411">5411</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5412">5412</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i64_indexed_OP1">FMLAv2i64_indexed_OP1</a>) {</td></tr>
<tr><th id="5413">5413</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv2i64_indexed" title='llvm::AArch64::FMLAv2i64_indexed' data-ref="llvm::AArch64::FMLAv2i64_indexed" data-ref-filename="llvm..AArch64..FMLAv2i64_indexed">FMLAv2i64_indexed</a>;</td></tr>
<tr><th id="5414">5414</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5415">5415</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5416">5416</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5417">5417</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv2f64" title='llvm::AArch64::FMLAv2f64' data-ref="llvm::AArch64::FMLAv2f64" data-ref-filename="llvm..AArch64..FMLAv2f64">FMLAv2f64</a>;</td></tr>
<tr><th id="5418">5418</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5419">5419</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5420">5420</th><td>    }</td></tr>
<tr><th id="5421">5421</th><td>    <b>break</b>;</td></tr>
<tr><th id="5422">5422</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i64_indexed_OP2">FMLAv2i64_indexed_OP2</a>:</td></tr>
<tr><th id="5423">5423</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f64_OP2" title='llvm::MachineCombinerPattern::FMLAv2f64_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f64_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2f64_OP2">FMLAv2f64_OP2</a>:</td></tr>
<tr><th id="5424">5424</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5425">5425</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv2i64_indexed_OP2">FMLAv2i64_indexed_OP2</a>) {</td></tr>
<tr><th id="5426">5426</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv2i64_indexed" title='llvm::AArch64::FMLAv2i64_indexed' data-ref="llvm::AArch64::FMLAv2i64_indexed" data-ref-filename="llvm..AArch64..FMLAv2i64_indexed">FMLAv2i64_indexed</a>;</td></tr>
<tr><th id="5427">5427</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5428">5428</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5429">5429</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5430">5430</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv2f64" title='llvm::AArch64::FMLAv2f64' data-ref="llvm::AArch64::FMLAv2f64" data-ref-filename="llvm..AArch64..FMLAv2f64">FMLAv2f64</a>;</td></tr>
<tr><th id="5431">5431</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5432">5432</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5433">5433</th><td>    }</td></tr>
<tr><th id="5434">5434</th><td>    <b>break</b>;</td></tr>
<tr><th id="5435">5435</th><td></td></tr>
<tr><th id="5436">5436</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i32_indexed_OP1">FMLAv4i32_indexed_OP1</a>:</td></tr>
<tr><th id="5437">5437</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f32_OP1" title='llvm::MachineCombinerPattern::FMLAv4f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f32_OP1">FMLAv4f32_OP1</a>:</td></tr>
<tr><th id="5438">5438</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5439">5439</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i32_indexed_OP1">FMLAv4i32_indexed_OP1</a>) {</td></tr>
<tr><th id="5440">5440</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv4i32_indexed" title='llvm::AArch64::FMLAv4i32_indexed' data-ref="llvm::AArch64::FMLAv4i32_indexed" data-ref-filename="llvm..AArch64..FMLAv4i32_indexed">FMLAv4i32_indexed</a>;</td></tr>
<tr><th id="5441">5441</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5442">5442</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5443">5443</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5444">5444</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv4f32" title='llvm::AArch64::FMLAv4f32' data-ref="llvm::AArch64::FMLAv4f32" data-ref-filename="llvm..AArch64..FMLAv4f32">FMLAv4f32</a>;</td></tr>
<tr><th id="5445">5445</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5446">5446</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5447">5447</th><td>    }</td></tr>
<tr><th id="5448">5448</th><td>    <b>break</b>;</td></tr>
<tr><th id="5449">5449</th><td></td></tr>
<tr><th id="5450">5450</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i32_indexed_OP2">FMLAv4i32_indexed_OP2</a>:</td></tr>
<tr><th id="5451">5451</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f32_OP2" title='llvm::MachineCombinerPattern::FMLAv4f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4f32_OP2">FMLAv4f32_OP2</a>:</td></tr>
<tr><th id="5452">5452</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5453">5453</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLAv4i32_indexed_OP2">FMLAv4i32_indexed_OP2</a>) {</td></tr>
<tr><th id="5454">5454</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv4i32_indexed" title='llvm::AArch64::FMLAv4i32_indexed' data-ref="llvm::AArch64::FMLAv4i32_indexed" data-ref-filename="llvm..AArch64..FMLAv4i32_indexed">FMLAv4i32_indexed</a>;</td></tr>
<tr><th id="5455">5455</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5456">5456</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5457">5457</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5458">5458</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv4f32" title='llvm::AArch64::FMLAv4f32' data-ref="llvm::AArch64::FMLAv4f32" data-ref-filename="llvm..AArch64..FMLAv4f32">FMLAv4f32</a>;</td></tr>
<tr><th id="5459">5459</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5460">5460</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5461">5461</th><td>    }</td></tr>
<tr><th id="5462">5462</th><td>    <b>break</b>;</td></tr>
<tr><th id="5463">5463</th><td></td></tr>
<tr><th id="5464">5464</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBH_OP1" title='llvm::MachineCombinerPattern::FMULSUBH_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBH_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBH_OP1">FMULSUBH_OP1</a>:</td></tr>
<tr><th id="5465">5465</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNMSUBHrrr" title='llvm::AArch64::FNMSUBHrrr' data-ref="llvm::AArch64::FNMSUBHrrr" data-ref-filename="llvm..AArch64..FNMSUBHrrr">FNMSUBHrrr</a>;</td></tr>
<tr><th id="5466">5466</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16RegClass" title='llvm::AArch64::FPR16RegClass' data-ref="llvm::AArch64::FPR16RegClass" data-ref-filename="llvm..AArch64..FPR16RegClass">FPR16RegClass</a>;</td></tr>
<tr><th id="5467">5467</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5468">5468</th><td>    <b>break</b>;</td></tr>
<tr><th id="5469">5469</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBS_OP1" title='llvm::MachineCombinerPattern::FMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBS_OP1">FMULSUBS_OP1</a>:</td></tr>
<tr><th id="5470">5470</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNMSUBSrrr" title='llvm::AArch64::FNMSUBSrrr' data-ref="llvm::AArch64::FNMSUBSrrr" data-ref-filename="llvm..AArch64..FNMSUBSrrr">FNMSUBSrrr</a>;</td></tr>
<tr><th id="5471">5471</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="5472">5472</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5473">5473</th><td>    <b>break</b>;</td></tr>
<tr><th id="5474">5474</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBD_OP1" title='llvm::MachineCombinerPattern::FMULSUBD_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBD_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBD_OP1">FMULSUBD_OP1</a>:</td></tr>
<tr><th id="5475">5475</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNMSUBDrrr" title='llvm::AArch64::FNMSUBDrrr' data-ref="llvm::AArch64::FNMSUBDrrr" data-ref-filename="llvm..AArch64..FNMSUBDrrr">FNMSUBDrrr</a>;</td></tr>
<tr><th id="5476">5476</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5477">5477</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5478">5478</th><td>    <b>break</b>;</td></tr>
<tr><th id="5479">5479</th><td></td></tr>
<tr><th id="5480">5480</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBH_OP1" title='llvm::MachineCombinerPattern::FNMULSUBH_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBH_OP1" data-ref-filename="llvm..MachineCombinerPattern..FNMULSUBH_OP1">FNMULSUBH_OP1</a>:</td></tr>
<tr><th id="5481">5481</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNMADDHrrr" title='llvm::AArch64::FNMADDHrrr' data-ref="llvm::AArch64::FNMADDHrrr" data-ref-filename="llvm..AArch64..FNMADDHrrr">FNMADDHrrr</a>;</td></tr>
<tr><th id="5482">5482</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16RegClass" title='llvm::AArch64::FPR16RegClass' data-ref="llvm::AArch64::FPR16RegClass" data-ref-filename="llvm..AArch64..FPR16RegClass">FPR16RegClass</a>;</td></tr>
<tr><th id="5483">5483</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5484">5484</th><td>    <b>break</b>;</td></tr>
<tr><th id="5485">5485</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBS_OP1" title='llvm::MachineCombinerPattern::FNMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBS_OP1" data-ref-filename="llvm..MachineCombinerPattern..FNMULSUBS_OP1">FNMULSUBS_OP1</a>:</td></tr>
<tr><th id="5486">5486</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNMADDSrrr" title='llvm::AArch64::FNMADDSrrr' data-ref="llvm::AArch64::FNMADDSrrr" data-ref-filename="llvm..AArch64..FNMADDSrrr">FNMADDSrrr</a>;</td></tr>
<tr><th id="5487">5487</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="5488">5488</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5489">5489</th><td>    <b>break</b>;</td></tr>
<tr><th id="5490">5490</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBD_OP1" title='llvm::MachineCombinerPattern::FNMULSUBD_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBD_OP1" data-ref-filename="llvm..MachineCombinerPattern..FNMULSUBD_OP1">FNMULSUBD_OP1</a>:</td></tr>
<tr><th id="5491">5491</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNMADDDrrr" title='llvm::AArch64::FNMADDDrrr' data-ref="llvm::AArch64::FNMADDDrrr" data-ref-filename="llvm..AArch64..FNMADDDrrr">FNMADDDrrr</a>;</td></tr>
<tr><th id="5492">5492</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5493">5493</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5494">5494</th><td>    <b>break</b>;</td></tr>
<tr><th id="5495">5495</th><td></td></tr>
<tr><th id="5496">5496</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBH_OP2" title='llvm::MachineCombinerPattern::FMULSUBH_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBH_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBH_OP2">FMULSUBH_OP2</a>:</td></tr>
<tr><th id="5497">5497</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMSUBHrrr" title='llvm::AArch64::FMSUBHrrr' data-ref="llvm::AArch64::FMSUBHrrr" data-ref-filename="llvm..AArch64..FMSUBHrrr">FMSUBHrrr</a>;</td></tr>
<tr><th id="5498">5498</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16RegClass" title='llvm::AArch64::FPR16RegClass' data-ref="llvm::AArch64::FPR16RegClass" data-ref-filename="llvm..AArch64..FPR16RegClass">FPR16RegClass</a>;</td></tr>
<tr><th id="5499">5499</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5500">5500</th><td>    <b>break</b>;</td></tr>
<tr><th id="5501">5501</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBS_OP2" title='llvm::MachineCombinerPattern::FMULSUBS_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBS_OP2">FMULSUBS_OP2</a>:</td></tr>
<tr><th id="5502">5502</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMSUBSrrr" title='llvm::AArch64::FMSUBSrrr' data-ref="llvm::AArch64::FMSUBSrrr" data-ref-filename="llvm..AArch64..FMSUBSrrr">FMSUBSrrr</a>;</td></tr>
<tr><th id="5503">5503</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="5504">5504</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5505">5505</th><td>    <b>break</b>;</td></tr>
<tr><th id="5506">5506</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBD_OP2" title='llvm::MachineCombinerPattern::FMULSUBD_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBD_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMULSUBD_OP2">FMULSUBD_OP2</a>:</td></tr>
<tr><th id="5507">5507</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMSUBDrrr" title='llvm::AArch64::FMSUBDrrr' data-ref="llvm::AArch64::FMSUBDrrr" data-ref-filename="llvm..AArch64..FMSUBDrrr">FMSUBDrrr</a>;</td></tr>
<tr><th id="5508">5508</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5509">5509</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5510">5510</th><td>    <b>break</b>;</td></tr>
<tr><th id="5511">5511</th><td></td></tr>
<tr><th id="5512">5512</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv1i32_indexed_OP2">FMLSv1i32_indexed_OP2</a>:</td></tr>
<tr><th id="5513">5513</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLSv1i32_indexed" title='llvm::AArch64::FMLSv1i32_indexed' data-ref="llvm::AArch64::FMLSv1i32_indexed" data-ref-filename="llvm..AArch64..FMLSv1i32_indexed">FMLSv1i32_indexed</a>;</td></tr>
<tr><th id="5514">5514</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="5515">5515</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5516">5516</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5517">5517</th><td>    <b>break</b>;</td></tr>
<tr><th id="5518">5518</th><td></td></tr>
<tr><th id="5519">5519</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv1i64_indexed_OP2">FMLSv1i64_indexed_OP2</a>:</td></tr>
<tr><th id="5520">5520</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLSv1i64_indexed" title='llvm::AArch64::FMLSv1i64_indexed' data-ref="llvm::AArch64::FMLSv1i64_indexed" data-ref-filename="llvm..AArch64..FMLSv1i64_indexed">FMLSv1i64_indexed</a>;</td></tr>
<tr><th id="5521">5521</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5522">5522</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5523">5523</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5524">5524</th><td>    <b>break</b>;</td></tr>
<tr><th id="5525">5525</th><td></td></tr>
<tr><th id="5526">5526</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f16_OP1" title='llvm::MachineCombinerPattern::FMLSv4f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f16_OP1">FMLSv4f16_OP1</a>:</td></tr>
<tr><th id="5527">5527</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i16_indexed_OP1">FMLSv4i16_indexed_OP1</a>: {</td></tr>
<tr><th id="5528">5528</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5529">5529</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="704NewVR" title='NewVR' data-type='llvm::Register' data-ref="704NewVR" data-ref-filename="704NewVR">NewVR</dfn> = <a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5530">5530</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="705MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="705MIB1" data-ref-filename="705MIB1">MIB1</dfn> =</td></tr>
<tr><th id="5531">5531</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNEGv4f16" title='llvm::AArch64::FNEGv4f16' data-ref="llvm::AArch64::FNEGv4f16" data-ref-filename="llvm..AArch64..FNEGv4f16">FNEGv4f16</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#704NewVR" title='NewVR' data-ref="704NewVR" data-ref-filename="704NewVR">NewVR</a>)</td></tr>
<tr><th id="5532">5532</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="5533">5533</th><td>    <a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#705MIB1" title='MIB1' data-ref="705MIB1" data-ref-filename="705MIB1">MIB1</a>);</td></tr>
<tr><th id="5534">5534</th><td>    <a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col4 ref" href="#704NewVR" title='NewVR' data-ref="704NewVR" data-ref-filename="704NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="5535">5535</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f16_OP1" title='llvm::MachineCombinerPattern::FMLSv4f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f16_OP1">FMLSv4f16_OP1</a>) {</td></tr>
<tr><th id="5536">5536</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv4f16" title='llvm::AArch64::FMLAv4f16' data-ref="llvm::AArch64::FMLAv4f16" data-ref-filename="llvm..AArch64..FMLAv4f16">FMLAv4f16</a>;</td></tr>
<tr><th id="5537">5537</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5538">5538</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>, &amp;<a class="local col4 ref" href="#704NewVR" title='NewVR' data-ref="704NewVR" data-ref-filename="704NewVR">NewVR</a>);</td></tr>
<tr><th id="5539">5539</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5540">5540</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv4i16_indexed" title='llvm::AArch64::FMLAv4i16_indexed' data-ref="llvm::AArch64::FMLAv4i16_indexed" data-ref-filename="llvm..AArch64..FMLAv4i16_indexed">FMLAv4i16_indexed</a>;</td></tr>
<tr><th id="5541">5541</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5542">5542</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>, &amp;<a class="local col4 ref" href="#704NewVR" title='NewVR' data-ref="704NewVR" data-ref-filename="704NewVR">NewVR</a>);</td></tr>
<tr><th id="5543">5543</th><td>    }</td></tr>
<tr><th id="5544">5544</th><td>    <b>break</b>;</td></tr>
<tr><th id="5545">5545</th><td>  }</td></tr>
<tr><th id="5546">5546</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f16_OP2" title='llvm::MachineCombinerPattern::FMLSv4f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f16_OP2">FMLSv4f16_OP2</a>:</td></tr>
<tr><th id="5547">5547</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5548">5548</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLSv4f16" title='llvm::AArch64::FMLSv4f16' data-ref="llvm::AArch64::FMLSv4f16" data-ref-filename="llvm..AArch64..FMLSv4f16">FMLSv4f16</a>;</td></tr>
<tr><th id="5549">5549</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5550">5550</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5551">5551</th><td>    <b>break</b>;</td></tr>
<tr><th id="5552">5552</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i16_indexed_OP2">FMLSv4i16_indexed_OP2</a>:</td></tr>
<tr><th id="5553">5553</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5554">5554</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLSv4i16_indexed" title='llvm::AArch64::FMLSv4i16_indexed' data-ref="llvm::AArch64::FMLSv4i16_indexed" data-ref-filename="llvm..AArch64..FMLSv4i16_indexed">FMLSv4i16_indexed</a>;</td></tr>
<tr><th id="5555">5555</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5556">5556</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5557">5557</th><td>    <b>break</b>;</td></tr>
<tr><th id="5558">5558</th><td></td></tr>
<tr><th id="5559">5559</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f32_OP2" title='llvm::MachineCombinerPattern::FMLSv2f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f32_OP2">FMLSv2f32_OP2</a>:</td></tr>
<tr><th id="5560">5560</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i32_indexed_OP2">FMLSv2i32_indexed_OP2</a>:</td></tr>
<tr><th id="5561">5561</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5562">5562</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i32_indexed_OP2">FMLSv2i32_indexed_OP2</a>) {</td></tr>
<tr><th id="5563">5563</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLSv2i32_indexed" title='llvm::AArch64::FMLSv2i32_indexed' data-ref="llvm::AArch64::FMLSv2i32_indexed" data-ref-filename="llvm..AArch64..FMLSv2i32_indexed">FMLSv2i32_indexed</a>;</td></tr>
<tr><th id="5564">5564</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5565">5565</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5566">5566</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5567">5567</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLSv2f32" title='llvm::AArch64::FMLSv2f32' data-ref="llvm::AArch64::FMLSv2f32" data-ref-filename="llvm..AArch64..FMLSv2f32">FMLSv2f32</a>;</td></tr>
<tr><th id="5568">5568</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5569">5569</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5570">5570</th><td>    }</td></tr>
<tr><th id="5571">5571</th><td>    <b>break</b>;</td></tr>
<tr><th id="5572">5572</th><td></td></tr>
<tr><th id="5573">5573</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv8f16_OP1" title='llvm::MachineCombinerPattern::FMLSv8f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv8f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8f16_OP1">FMLSv8f16_OP1</a>:</td></tr>
<tr><th id="5574">5574</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8i16_indexed_OP1">FMLSv8i16_indexed_OP1</a>: {</td></tr>
<tr><th id="5575">5575</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5576">5576</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="706NewVR" title='NewVR' data-type='llvm::Register' data-ref="706NewVR" data-ref-filename="706NewVR">NewVR</dfn> = <a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5577">5577</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="707MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="707MIB1" data-ref-filename="707MIB1">MIB1</dfn> =</td></tr>
<tr><th id="5578">5578</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNEGv8f16" title='llvm::AArch64::FNEGv8f16' data-ref="llvm::AArch64::FNEGv8f16" data-ref-filename="llvm..AArch64..FNEGv8f16">FNEGv8f16</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#706NewVR" title='NewVR' data-ref="706NewVR" data-ref-filename="706NewVR">NewVR</a>)</td></tr>
<tr><th id="5579">5579</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="5580">5580</th><td>    <a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#707MIB1" title='MIB1' data-ref="707MIB1" data-ref-filename="707MIB1">MIB1</a>);</td></tr>
<tr><th id="5581">5581</th><td>    <a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col6 ref" href="#706NewVR" title='NewVR' data-ref="706NewVR" data-ref-filename="706NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="5582">5582</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv8f16_OP1" title='llvm::MachineCombinerPattern::FMLSv8f16_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv8f16_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8f16_OP1">FMLSv8f16_OP1</a>) {</td></tr>
<tr><th id="5583">5583</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv8f16" title='llvm::AArch64::FMLAv8f16' data-ref="llvm::AArch64::FMLAv8f16" data-ref-filename="llvm..AArch64..FMLAv8f16">FMLAv8f16</a>;</td></tr>
<tr><th id="5584">5584</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5585">5585</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>, &amp;<a class="local col6 ref" href="#706NewVR" title='NewVR' data-ref="706NewVR" data-ref-filename="706NewVR">NewVR</a>);</td></tr>
<tr><th id="5586">5586</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5587">5587</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv8i16_indexed" title='llvm::AArch64::FMLAv8i16_indexed' data-ref="llvm::AArch64::FMLAv8i16_indexed" data-ref-filename="llvm..AArch64..FMLAv8i16_indexed">FMLAv8i16_indexed</a>;</td></tr>
<tr><th id="5588">5588</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5589">5589</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>, &amp;<a class="local col6 ref" href="#706NewVR" title='NewVR' data-ref="706NewVR" data-ref-filename="706NewVR">NewVR</a>);</td></tr>
<tr><th id="5590">5590</th><td>    }</td></tr>
<tr><th id="5591">5591</th><td>    <b>break</b>;</td></tr>
<tr><th id="5592">5592</th><td>  }</td></tr>
<tr><th id="5593">5593</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv8f16_OP2" title='llvm::MachineCombinerPattern::FMLSv8f16_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv8f16_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8f16_OP2">FMLSv8f16_OP2</a>:</td></tr>
<tr><th id="5594">5594</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5595">5595</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLSv8f16" title='llvm::AArch64::FMLSv8f16' data-ref="llvm::AArch64::FMLSv8f16" data-ref-filename="llvm..AArch64..FMLSv8f16">FMLSv8f16</a>;</td></tr>
<tr><th id="5596">5596</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5597">5597</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5598">5598</th><td>    <b>break</b>;</td></tr>
<tr><th id="5599">5599</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv8i16_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv8i16_indexed_OP2">FMLSv8i16_indexed_OP2</a>:</td></tr>
<tr><th id="5600">5600</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5601">5601</th><td>    <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLSv8i16_indexed" title='llvm::AArch64::FMLSv8i16_indexed' data-ref="llvm::AArch64::FMLSv8i16_indexed" data-ref-filename="llvm..AArch64..FMLSv8i16_indexed">FMLSv8i16_indexed</a>;</td></tr>
<tr><th id="5602">5602</th><td>    <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5603">5603</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5604">5604</th><td>    <b>break</b>;</td></tr>
<tr><th id="5605">5605</th><td></td></tr>
<tr><th id="5606">5606</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f64_OP2" title='llvm::MachineCombinerPattern::FMLSv2f64_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2f64_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f64_OP2">FMLSv2f64_OP2</a>:</td></tr>
<tr><th id="5607">5607</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i64_indexed_OP2">FMLSv2i64_indexed_OP2</a>:</td></tr>
<tr><th id="5608">5608</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5609">5609</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i64_indexed_OP2">FMLSv2i64_indexed_OP2</a>) {</td></tr>
<tr><th id="5610">5610</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLSv2i64_indexed" title='llvm::AArch64::FMLSv2i64_indexed' data-ref="llvm::AArch64::FMLSv2i64_indexed" data-ref-filename="llvm..AArch64..FMLSv2i64_indexed">FMLSv2i64_indexed</a>;</td></tr>
<tr><th id="5611">5611</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5612">5612</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5613">5613</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5614">5614</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLSv2f64" title='llvm::AArch64::FMLSv2f64' data-ref="llvm::AArch64::FMLSv2f64" data-ref-filename="llvm..AArch64..FMLSv2f64">FMLSv2f64</a>;</td></tr>
<tr><th id="5615">5615</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5616">5616</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5617">5617</th><td>    }</td></tr>
<tr><th id="5618">5618</th><td>    <b>break</b>;</td></tr>
<tr><th id="5619">5619</th><td></td></tr>
<tr><th id="5620">5620</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f32_OP2" title='llvm::MachineCombinerPattern::FMLSv4f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4f32_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f32_OP2">FMLSv4f32_OP2</a>:</td></tr>
<tr><th id="5621">5621</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i32_indexed_OP2">FMLSv4i32_indexed_OP2</a>:</td></tr>
<tr><th id="5622">5622</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5623">5623</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i32_indexed_OP2">FMLSv4i32_indexed_OP2</a>) {</td></tr>
<tr><th id="5624">5624</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLSv4i32_indexed" title='llvm::AArch64::FMLSv4i32_indexed' data-ref="llvm::AArch64::FMLSv4i32_indexed" data-ref-filename="llvm..AArch64..FMLSv4i32_indexed">FMLSv4i32_indexed</a>;</td></tr>
<tr><th id="5625">5625</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5626">5626</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>);</td></tr>
<tr><th id="5627">5627</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5628">5628</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLSv4f32" title='llvm::AArch64::FMLSv4f32' data-ref="llvm::AArch64::FMLSv4f32" data-ref-filename="llvm..AArch64..FMLSv4f32">FMLSv4f32</a>;</td></tr>
<tr><th id="5629">5629</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5630">5630</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>);</td></tr>
<tr><th id="5631">5631</th><td>    }</td></tr>
<tr><th id="5632">5632</th><td>    <b>break</b>;</td></tr>
<tr><th id="5633">5633</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f32_OP1" title='llvm::MachineCombinerPattern::FMLSv2f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f32_OP1">FMLSv2f32_OP1</a>:</td></tr>
<tr><th id="5634">5634</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i32_indexed_OP1">FMLSv2i32_indexed_OP1</a>: {</td></tr>
<tr><th id="5635">5635</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="5636">5636</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="708NewVR" title='NewVR' data-type='llvm::Register' data-ref="708NewVR" data-ref-filename="708NewVR">NewVR</dfn> = <a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5637">5637</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="709MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="709MIB1" data-ref-filename="709MIB1">MIB1</dfn> =</td></tr>
<tr><th id="5638">5638</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNEGv2f32" title='llvm::AArch64::FNEGv2f32' data-ref="llvm::AArch64::FNEGv2f32" data-ref-filename="llvm..AArch64..FNEGv2f32">FNEGv2f32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#708NewVR" title='NewVR' data-ref="708NewVR" data-ref-filename="708NewVR">NewVR</a>)</td></tr>
<tr><th id="5639">5639</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="5640">5640</th><td>    <a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#709MIB1" title='MIB1' data-ref="709MIB1" data-ref-filename="709MIB1">MIB1</a>);</td></tr>
<tr><th id="5641">5641</th><td>    <a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col8 ref" href="#708NewVR" title='NewVR' data-ref="708NewVR" data-ref-filename="708NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="5642">5642</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i32_indexed_OP1">FMLSv2i32_indexed_OP1</a>) {</td></tr>
<tr><th id="5643">5643</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv2i32_indexed" title='llvm::AArch64::FMLAv2i32_indexed' data-ref="llvm::AArch64::FMLAv2i32_indexed" data-ref-filename="llvm..AArch64..FMLAv2i32_indexed">FMLAv2i32_indexed</a>;</td></tr>
<tr><th id="5644">5644</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5645">5645</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>, &amp;<a class="local col8 ref" href="#708NewVR" title='NewVR' data-ref="708NewVR" data-ref-filename="708NewVR">NewVR</a>);</td></tr>
<tr><th id="5646">5646</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5647">5647</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv2f32" title='llvm::AArch64::FMLAv2f32' data-ref="llvm::AArch64::FMLAv2f32" data-ref-filename="llvm..AArch64..FMLAv2f32">FMLAv2f32</a>;</td></tr>
<tr><th id="5648">5648</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5649">5649</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>, &amp;<a class="local col8 ref" href="#708NewVR" title='NewVR' data-ref="708NewVR" data-ref-filename="708NewVR">NewVR</a>);</td></tr>
<tr><th id="5650">5650</th><td>    }</td></tr>
<tr><th id="5651">5651</th><td>    <b>break</b>;</td></tr>
<tr><th id="5652">5652</th><td>  }</td></tr>
<tr><th id="5653">5653</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f32_OP1" title='llvm::MachineCombinerPattern::FMLSv4f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4f32_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4f32_OP1">FMLSv4f32_OP1</a>:</td></tr>
<tr><th id="5654">5654</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i32_indexed_OP1">FMLSv4i32_indexed_OP1</a>: {</td></tr>
<tr><th id="5655">5655</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5656">5656</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="710NewVR" title='NewVR' data-type='llvm::Register' data-ref="710NewVR" data-ref-filename="710NewVR">NewVR</dfn> = <a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5657">5657</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="711MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="711MIB1" data-ref-filename="711MIB1">MIB1</dfn> =</td></tr>
<tr><th id="5658">5658</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNEGv4f32" title='llvm::AArch64::FNEGv4f32' data-ref="llvm::AArch64::FNEGv4f32" data-ref-filename="llvm..AArch64..FNEGv4f32">FNEGv4f32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#710NewVR" title='NewVR' data-ref="710NewVR" data-ref-filename="710NewVR">NewVR</a>)</td></tr>
<tr><th id="5659">5659</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="5660">5660</th><td>    <a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#711MIB1" title='MIB1' data-ref="711MIB1" data-ref-filename="711MIB1">MIB1</a>);</td></tr>
<tr><th id="5661">5661</th><td>    <a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col0 ref" href="#710NewVR" title='NewVR' data-ref="710NewVR" data-ref-filename="710NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="5662">5662</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv4i32_indexed_OP1">FMLSv4i32_indexed_OP1</a>) {</td></tr>
<tr><th id="5663">5663</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv4i32_indexed" title='llvm::AArch64::FMLAv4i32_indexed' data-ref="llvm::AArch64::FMLAv4i32_indexed" data-ref-filename="llvm..AArch64..FMLAv4i32_indexed">FMLAv4i32_indexed</a>;</td></tr>
<tr><th id="5664">5664</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5665">5665</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>, &amp;<a class="local col0 ref" href="#710NewVR" title='NewVR' data-ref="710NewVR" data-ref-filename="710NewVR">NewVR</a>);</td></tr>
<tr><th id="5666">5666</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5667">5667</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv4f32" title='llvm::AArch64::FMLAv4f32' data-ref="llvm::AArch64::FMLAv4f32" data-ref-filename="llvm..AArch64..FMLAv4f32">FMLAv4f32</a>;</td></tr>
<tr><th id="5668">5668</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5669">5669</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>, &amp;<a class="local col0 ref" href="#710NewVR" title='NewVR' data-ref="710NewVR" data-ref-filename="710NewVR">NewVR</a>);</td></tr>
<tr><th id="5670">5670</th><td>    }</td></tr>
<tr><th id="5671">5671</th><td>    <b>break</b>;</td></tr>
<tr><th id="5672">5672</th><td>  }</td></tr>
<tr><th id="5673">5673</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f64_OP1" title='llvm::MachineCombinerPattern::FMLSv2f64_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2f64_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2f64_OP1">FMLSv2f64_OP1</a>:</td></tr>
<tr><th id="5674">5674</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i64_indexed_OP1">FMLSv2i64_indexed_OP1</a>: {</td></tr>
<tr><th id="5675">5675</th><td>    <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="5676">5676</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="712NewVR" title='NewVR' data-type='llvm::Register' data-ref="712NewVR" data-ref-filename="712NewVR">NewVR</dfn> = <a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>);</td></tr>
<tr><th id="5677">5677</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="713MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="713MIB1" data-ref-filename="713MIB1">MIB1</dfn> =</td></tr>
<tr><th id="5678">5678</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FNEGv2f64" title='llvm::AArch64::FNEGv2f64' data-ref="llvm::AArch64::FNEGv2f64" data-ref-filename="llvm..AArch64..FNEGv2f64">FNEGv2f64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#712NewVR" title='NewVR' data-ref="712NewVR" data-ref-filename="712NewVR">NewVR</a>)</td></tr>
<tr><th id="5679">5679</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="5680">5680</th><td>    <a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#713MIB1" title='MIB1' data-ref="713MIB1" data-ref-filename="713MIB1">MIB1</a>);</td></tr>
<tr><th id="5681">5681</th><td>    <a class="local col1 ref" href="#671InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="671InstrIdxForVirtReg" data-ref-filename="671InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col2 ref" href="#712NewVR" title='NewVR' data-ref="712NewVR" data-ref-filename="712NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="5682">5682</th><td>    <b>if</b> (<a class="local col8 ref" href="#668Pattern" title='Pattern' data-ref="668Pattern" data-ref-filename="668Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1" data-ref-filename="llvm..MachineCombinerPattern..FMLSv2i64_indexed_OP1">FMLSv2i64_indexed_OP1</a>) {</td></tr>
<tr><th id="5683">5683</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv2i64_indexed" title='llvm::AArch64::FMLAv2i64_indexed' data-ref="llvm::AArch64::FMLAv2i64_indexed" data-ref-filename="llvm..AArch64..FMLAv2i64_indexed">FMLAv2i64_indexed</a>;</td></tr>
<tr><th id="5684">5684</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5685">5685</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed" data-ref-filename="FMAInstKind..Indexed">Indexed</a>, &amp;<a class="local col2 ref" href="#712NewVR" title='NewVR' data-ref="712NewVR" data-ref-filename="712NewVR">NewVR</a>);</td></tr>
<tr><th id="5686">5686</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5687">5687</th><td>      <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMLAv2f64" title='llvm::AArch64::FMLAv2f64' data-ref="llvm::AArch64::FMLAv2f64" data-ref-filename="llvm..AArch64..FMLAv2f64">FMLAv2f64</a>;</td></tr>
<tr><th id="5688">5688</th><td>      <a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a> = <a class="tu ref fn" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050" data-ref-filename="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_11066050">genFusedMultiply</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MRI" title='MRI' data-ref="673MRI" data-ref-filename="673MRI">MRI</a></span>, <a class="local col5 ref" href="#675TII" title='TII' data-ref="675TII" data-ref-filename="675TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#669InsInstrs" title='InsInstrs' data-ref="669InsInstrs" data-ref-filename="669InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col8 ref" href="#678Opc" title='Opc' data-ref="678Opc" data-ref-filename="678Opc">Opc</a>, <a class="local col7 ref" href="#677RC" title='RC' data-ref="677RC" data-ref-filename="677RC">RC</a>,</td></tr>
<tr><th id="5689">5689</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind" data-ref-filename="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator" data-ref-filename="FMAInstKind..Accumulator">Accumulator</a>, &amp;<a class="local col2 ref" href="#712NewVR" title='NewVR' data-ref="712NewVR" data-ref-filename="712NewVR">NewVR</a>);</td></tr>
<tr><th id="5690">5690</th><td>    }</td></tr>
<tr><th id="5691">5691</th><td>    <b>break</b>;</td></tr>
<tr><th id="5692">5692</th><td>  }</td></tr>
<tr><th id="5693">5693</th><td>  } <i>// end switch (Pattern)</i></td></tr>
<tr><th id="5694">5694</th><td>  <i>// Record MUL and ADD/SUB for deletion</i></td></tr>
<tr><th id="5695">5695</th><td><i>  // FIXME: This assertion fails in CodeGen/AArch64/tailmerging_in_mbp.ll and</i></td></tr>
<tr><th id="5696">5696</th><td><i>  // CodeGen/AArch64/urem-seteq-nonzero.ll.</i></td></tr>
<tr><th id="5697">5697</th><td><i>  // assert(MUL &amp;&amp; "MUL was never set");</i></td></tr>
<tr><th id="5698">5698</th><td>  <a class="local col0 ref" href="#670DelInstrs" title='DelInstrs' data-ref="670DelInstrs" data-ref-filename="670DelInstrs">DelInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#676MUL" title='MUL' data-ref="676MUL" data-ref-filename="676MUL">MUL</a>);</td></tr>
<tr><th id="5699">5699</th><td>  <a class="local col0 ref" href="#670DelInstrs" title='DelInstrs' data-ref="670DelInstrs" data-ref-filename="670DelInstrs">DelInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col7 ref" href="#667Root" title='Root' data-ref="667Root" data-ref-filename="667Root">Root</a>);</td></tr>
<tr><th id="5700">5700</th><td>}</td></tr>
<tr><th id="5701">5701</th><td></td></tr>
<tr><th id="5702">5702</th><td><i class="doc">/// Replace csincr-branch sequence by simple conditional branch</i></td></tr>
<tr><th id="5703">5703</th><td><i class="doc">///</i></td></tr>
<tr><th id="5704">5704</th><td><i class="doc">/// Examples:</i></td></tr>
<tr><th id="5705">5705</th><td><i class="doc">/// 1. <span class="command">\code</span></i></td></tr>
<tr><th id="5706">5706</th><td><i class="doc">///<span class="verb">   csinc  w9, wzr, wzr, &lt;condition code&gt;</span></i></td></tr>
<tr><th id="5707">5707</th><td><i class="doc"><span class="verb"></span>///<span class="verb">   tbnz   w9, #0, 0x44</span></i></td></tr>
<tr><th id="5708">5708</th><td><i class="doc"><span class="verb"></span>///    \endcode</i></td></tr>
<tr><th id="5709">5709</th><td><i class="doc">/// to</i></td></tr>
<tr><th id="5710">5710</th><td><i class="doc">///    <span class="command">\code</span></i></td></tr>
<tr><th id="5711">5711</th><td><i class="doc">///<span class="verb">   b.&lt;inverted condition code&gt;</span></i></td></tr>
<tr><th id="5712">5712</th><td><i class="doc"><span class="verb"></span>///    \endcode</i></td></tr>
<tr><th id="5713">5713</th><td><i class="doc">///</i></td></tr>
<tr><th id="5714">5714</th><td><i class="doc">/// 2. <span class="command">\code</span></i></td></tr>
<tr><th id="5715">5715</th><td><i class="doc">///<span class="verb">   csinc w9, wzr, wzr, &lt;condition code&gt;</span></i></td></tr>
<tr><th id="5716">5716</th><td><i class="doc"><span class="verb"></span>///<span class="verb">   tbz   w9, #0, 0x44</span></i></td></tr>
<tr><th id="5717">5717</th><td><i class="doc"><span class="verb"></span>///    \endcode</i></td></tr>
<tr><th id="5718">5718</th><td><i class="doc">/// to</i></td></tr>
<tr><th id="5719">5719</th><td><i class="doc">///    <span class="command">\code</span></i></td></tr>
<tr><th id="5720">5720</th><td><i class="doc">///<span class="verb">   b.&lt;condition code&gt;</span></i></td></tr>
<tr><th id="5721">5721</th><td><i class="doc"><span class="verb"></span>///    \endcode</i></td></tr>
<tr><th id="5722">5722</th><td><i class="doc">///</i></td></tr>
<tr><th id="5723">5723</th><td><i class="doc">/// Replace compare and branch sequence by TBZ/TBNZ instruction when the</i></td></tr>
<tr><th id="5724">5724</th><td><i class="doc">/// compare's constant operand is power of 2.</i></td></tr>
<tr><th id="5725">5725</th><td><i class="doc">///</i></td></tr>
<tr><th id="5726">5726</th><td><i class="doc">/// Examples:</i></td></tr>
<tr><th id="5727">5727</th><td><i class="doc">///    <span class="command">\code</span></i></td></tr>
<tr><th id="5728">5728</th><td><i class="doc">///<span class="verb">   and  w8, w8, #0x400</span></i></td></tr>
<tr><th id="5729">5729</th><td><i class="doc"><span class="verb"></span>///<span class="verb">   cbnz w8, L1</span></i></td></tr>
<tr><th id="5730">5730</th><td><i class="doc"><span class="verb"></span>///    \endcode</i></td></tr>
<tr><th id="5731">5731</th><td><i class="doc">/// to</i></td></tr>
<tr><th id="5732">5732</th><td><i class="doc">///    <span class="command">\code</span></i></td></tr>
<tr><th id="5733">5733</th><td><i class="doc">///<span class="verb">   tbnz w8, #10, L1</span></i></td></tr>
<tr><th id="5734">5734</th><td><i class="doc"><span class="verb"></span>///    \endcode</i></td></tr>
<tr><th id="5735">5735</th><td><i class="doc">///</i></td></tr>
<tr><th id="5736">5736</th><td><i class="doc">/// <span class="command">\param</span>  <span class="arg">MI</span> Conditional Branch</i></td></tr>
<tr><th id="5737">5737</th><td><i class="doc">/// <span class="command">\return</span> True when the simple conditional branch is generated</i></td></tr>
<tr><th id="5738">5738</th><td><i class="doc">///</i></td></tr>
<tr><th id="5739">5739</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::optimizeCondBranch' data-ref="_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE">optimizeCondBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="714MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="714MI" data-ref-filename="714MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5740">5740</th><td>  <em>bool</em> <dfn class="local col5 decl" id="715IsNegativeBranch" title='IsNegativeBranch' data-type='bool' data-ref="715IsNegativeBranch" data-ref-filename="715IsNegativeBranch">IsNegativeBranch</dfn> = <b>false</b>;</td></tr>
<tr><th id="5741">5741</th><td>  <em>bool</em> <dfn class="local col6 decl" id="716IsTestAndBranch" title='IsTestAndBranch' data-type='bool' data-ref="716IsTestAndBranch" data-ref-filename="716IsTestAndBranch">IsTestAndBranch</dfn> = <b>false</b>;</td></tr>
<tr><th id="5742">5742</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="717TargetBBInMI" title='TargetBBInMI' data-type='unsigned int' data-ref="717TargetBBInMI" data-ref-filename="717TargetBBInMI">TargetBBInMI</dfn> = <var>0</var>;</td></tr>
<tr><th id="5743">5743</th><td>  <b>switch</b> (<a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI" data-ref-filename="714MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5744">5744</th><td>  <b>default</b>:</td></tr>
<tr><th id="5745">5745</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown branch instruction?"</q>);</td></tr>
<tr><th id="5746">5746</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>:</td></tr>
<tr><th id="5747">5747</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5748">5748</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>:</td></tr>
<tr><th id="5749">5749</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a>:</td></tr>
<tr><th id="5750">5750</th><td>    <a class="local col7 ref" href="#717TargetBBInMI" title='TargetBBInMI' data-ref="717TargetBBInMI" data-ref-filename="717TargetBBInMI">TargetBBInMI</a> = <var>1</var>;</td></tr>
<tr><th id="5751">5751</th><td>    <b>break</b>;</td></tr>
<tr><th id="5752">5752</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>:</td></tr>
<tr><th id="5753">5753</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>:</td></tr>
<tr><th id="5754">5754</th><td>    <a class="local col7 ref" href="#717TargetBBInMI" title='TargetBBInMI' data-ref="717TargetBBInMI" data-ref-filename="717TargetBBInMI">TargetBBInMI</a> = <var>1</var>;</td></tr>
<tr><th id="5755">5755</th><td>    <a class="local col5 ref" href="#715IsNegativeBranch" title='IsNegativeBranch' data-ref="715IsNegativeBranch" data-ref-filename="715IsNegativeBranch">IsNegativeBranch</a> = <b>true</b>;</td></tr>
<tr><th id="5756">5756</th><td>    <b>break</b>;</td></tr>
<tr><th id="5757">5757</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>:</td></tr>
<tr><th id="5758">5758</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a>:</td></tr>
<tr><th id="5759">5759</th><td>    <a class="local col7 ref" href="#717TargetBBInMI" title='TargetBBInMI' data-ref="717TargetBBInMI" data-ref-filename="717TargetBBInMI">TargetBBInMI</a> = <var>2</var>;</td></tr>
<tr><th id="5760">5760</th><td>    <a class="local col6 ref" href="#716IsTestAndBranch" title='IsTestAndBranch' data-ref="716IsTestAndBranch" data-ref-filename="716IsTestAndBranch">IsTestAndBranch</a> = <b>true</b>;</td></tr>
<tr><th id="5761">5761</th><td>    <b>break</b>;</td></tr>
<tr><th id="5762">5762</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>:</td></tr>
<tr><th id="5763">5763</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>:</td></tr>
<tr><th id="5764">5764</th><td>    <a class="local col7 ref" href="#717TargetBBInMI" title='TargetBBInMI' data-ref="717TargetBBInMI" data-ref-filename="717TargetBBInMI">TargetBBInMI</a> = <var>2</var>;</td></tr>
<tr><th id="5765">5765</th><td>    <a class="local col5 ref" href="#715IsNegativeBranch" title='IsNegativeBranch' data-ref="715IsNegativeBranch" data-ref-filename="715IsNegativeBranch">IsNegativeBranch</a> = <b>true</b>;</td></tr>
<tr><th id="5766">5766</th><td>    <a class="local col6 ref" href="#716IsTestAndBranch" title='IsTestAndBranch' data-ref="716IsTestAndBranch" data-ref-filename="716IsTestAndBranch">IsTestAndBranch</a> = <b>true</b>;</td></tr>
<tr><th id="5767">5767</th><td>    <b>break</b>;</td></tr>
<tr><th id="5768">5768</th><td>  }</td></tr>
<tr><th id="5769">5769</th><td>  <i>// So we increment a zero register and test for bits other</i></td></tr>
<tr><th id="5770">5770</th><td><i>  // than bit 0? Conservatively bail out in case the verifier</i></td></tr>
<tr><th id="5771">5771</th><td><i>  // missed this case.</i></td></tr>
<tr><th id="5772">5772</th><td>  <b>if</b> (<a class="local col6 ref" href="#716IsTestAndBranch" title='IsTestAndBranch' data-ref="716IsTestAndBranch" data-ref-filename="716IsTestAndBranch">IsTestAndBranch</a> &amp;&amp; <a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI" data-ref-filename="714MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="5773">5773</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5774">5774</th><td></td></tr>
<tr><th id="5775">5775</th><td>  <i>// Find Definition.</i></td></tr>
<tr><th id="5776">5776</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getParent() &amp;&amp; <q>"Incomplete machine instruciton\n"</q>);</td></tr>
<tr><th id="5777">5777</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="718MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="718MBB" data-ref-filename="718MBB">MBB</dfn> = <a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI" data-ref-filename="714MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5778">5778</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="719MF" title='MF' data-type='llvm::MachineFunction *' data-ref="719MF" data-ref-filename="719MF">MF</dfn> = <a class="local col8 ref" href="#718MBB" title='MBB' data-ref="718MBB" data-ref-filename="718MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="5779">5779</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col0 decl" id="720MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="720MRI" data-ref-filename="720MRI">MRI</dfn> = &amp;<a class="local col9 ref" href="#719MF" title='MF' data-ref="719MF" data-ref-filename="719MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5780">5780</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="721VReg" title='VReg' data-type='llvm::Register' data-ref="721VReg" data-ref-filename="721VReg">VReg</dfn> = <a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI" data-ref-filename="714MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5781">5781</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#721VReg" title='VReg' data-ref="721VReg" data-ref-filename="721VReg">VReg</a>))</td></tr>
<tr><th id="5782">5782</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5783">5783</th><td></td></tr>
<tr><th id="5784">5784</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="722DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</dfn> = <a class="local col0 ref" href="#720MRI" title='MRI' data-ref="720MRI" data-ref-filename="720MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#721VReg" title='VReg' data-ref="721VReg" data-ref-filename="721VReg">VReg</a>);</td></tr>
<tr><th id="5785">5785</th><td></td></tr>
<tr><th id="5786">5786</th><td>  <i>// Look through COPY instructions to find definition.</i></td></tr>
<tr><th id="5787">5787</th><td>  <b>while</b> (<a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="5788">5788</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="723CopyVReg" title='CopyVReg' data-type='llvm::Register' data-ref="723CopyVReg" data-ref-filename="723CopyVReg">CopyVReg</dfn> = <a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5789">5789</th><td>    <b>if</b> (!<a class="local col0 ref" href="#720MRI" title='MRI' data-ref="720MRI" data-ref-filename="720MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#723CopyVReg" title='CopyVReg' data-ref="723CopyVReg" data-ref-filename="723CopyVReg">CopyVReg</a>))</td></tr>
<tr><th id="5790">5790</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5791">5791</th><td>    <b>if</b> (!<a class="local col0 ref" href="#720MRI" title='MRI' data-ref="720MRI" data-ref-filename="720MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneDefENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneDef' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneDefENS_8RegisterE">hasOneDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#723CopyVReg" title='CopyVReg' data-ref="723CopyVReg" data-ref-filename="723CopyVReg">CopyVReg</a>))</td></tr>
<tr><th id="5792">5792</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5793">5793</th><td>    <a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a> = <a class="local col0 ref" href="#720MRI" title='MRI' data-ref="720MRI" data-ref-filename="720MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#723CopyVReg" title='CopyVReg' data-ref="723CopyVReg" data-ref-filename="723CopyVReg">CopyVReg</a>);</td></tr>
<tr><th id="5794">5794</th><td>  }</td></tr>
<tr><th id="5795">5795</th><td></td></tr>
<tr><th id="5796">5796</th><td>  <b>switch</b> (<a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5797">5797</th><td>  <b>default</b>:</td></tr>
<tr><th id="5798">5798</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5799">5799</th><td>  <i>// Fold AND into a TBZ/TBNZ if constant operand is power of 2.</i></td></tr>
<tr><th id="5800">5800</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWri" title='llvm::AArch64::ANDWri' data-ref="llvm::AArch64::ANDWri" data-ref-filename="llvm..AArch64..ANDWri">ANDWri</a>:</td></tr>
<tr><th id="5801">5801</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXri" title='llvm::AArch64::ANDXri' data-ref="llvm::AArch64::ANDXri" data-ref-filename="llvm..AArch64..ANDXri">ANDXri</a>: {</td></tr>
<tr><th id="5802">5802</th><td>    <b>if</b> (<a class="local col6 ref" href="#716IsTestAndBranch" title='IsTestAndBranch' data-ref="716IsTestAndBranch" data-ref-filename="716IsTestAndBranch">IsTestAndBranch</a>)</td></tr>
<tr><th id="5803">5803</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5804">5804</th><td>    <b>if</b> (<a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col8 ref" href="#718MBB" title='MBB' data-ref="718MBB" data-ref-filename="718MBB">MBB</a>)</td></tr>
<tr><th id="5805">5805</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5806">5806</th><td>    <b>if</b> (!<a class="local col0 ref" href="#720MRI" title='MRI' data-ref="720MRI" data-ref-filename="720MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#721VReg" title='VReg' data-ref="721VReg" data-ref-filename="721VReg">VReg</a>))</td></tr>
<tr><th id="5807">5807</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5808">5808</th><td></td></tr>
<tr><th id="5809">5809</th><td>    <em>bool</em> <dfn class="local col4 decl" id="724Is32Bit" title='Is32Bit' data-type='bool' data-ref="724Is32Bit" data-ref-filename="724Is32Bit">Is32Bit</dfn> = (<a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWri" title='llvm::AArch64::ANDWri' data-ref="llvm::AArch64::ANDWri" data-ref-filename="llvm..AArch64..ANDWri">ANDWri</a>);</td></tr>
<tr><th id="5810">5810</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="725Mask" title='Mask' data-type='uint64_t' data-ref="725Mask" data-ref-filename="725Mask">Mask</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML22decodeLogicalImmediateEmj" title='llvm::AArch64_AM::decodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML22decodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML22decodeLogicalImmediateEmj">decodeLogicalImmediate</a>(</td></tr>
<tr><th id="5811">5811</th><td>        <a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(), <a class="local col4 ref" href="#724Is32Bit" title='Is32Bit' data-ref="724Is32Bit" data-ref-filename="724Is32Bit">Is32Bit</a> ? <var>32</var> : <var>64</var>);</td></tr>
<tr><th id="5812">5812</th><td>    <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_64Em" title='llvm::isPowerOf2_64' data-ref="_ZN4llvm13isPowerOf2_64Em" data-ref-filename="_ZN4llvm13isPowerOf2_64Em">isPowerOf2_64</a>(<a class="local col5 ref" href="#725Mask" title='Mask' data-ref="725Mask" data-ref-filename="725Mask">Mask</a>))</td></tr>
<tr><th id="5813">5813</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5814">5814</th><td></td></tr>
<tr><th id="5815">5815</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="726MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="726MO" data-ref-filename="726MO">MO</dfn> = <a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5816">5816</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="727NewReg" title='NewReg' data-type='llvm::Register' data-ref="727NewReg" data-ref-filename="727NewReg">NewReg</dfn> = <a class="local col6 ref" href="#726MO" title='MO' data-ref="726MO" data-ref-filename="726MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5817">5817</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#727NewReg" title='NewReg' data-ref="727NewReg" data-ref-filename="727NewReg">NewReg</a>))</td></tr>
<tr><th id="5818">5818</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5819">5819</th><td></td></tr>
<tr><th id="5820">5820</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MRI-&gt;def_empty(NewReg) &amp;&amp; <q>"Register must be defined."</q>);</td></tr>
<tr><th id="5821">5821</th><td></td></tr>
<tr><th id="5822">5822</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="728RefToMBB" title='RefToMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="728RefToMBB" data-ref-filename="728RefToMBB">RefToMBB</dfn> = *<a class="local col8 ref" href="#718MBB" title='MBB' data-ref="718MBB" data-ref-filename="718MBB">MBB</a>;</td></tr>
<tr><th id="5823">5823</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="729TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="729TBB" data-ref-filename="729TBB">TBB</dfn> = <a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI" data-ref-filename="714MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="5824">5824</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="730DL" title='DL' data-type='llvm::DebugLoc' data-ref="730DL" data-ref-filename="730DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI" data-ref-filename="714MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5825">5825</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="731Imm" title='Imm' data-type='unsigned int' data-ref="731Imm" data-ref-filename="731Imm">Imm</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_64Em" title='llvm::Log2_64' data-ref="_ZN4llvm7Log2_64Em" data-ref-filename="_ZN4llvm7Log2_64Em">Log2_64</a>(<a class="local col5 ref" href="#725Mask" title='Mask' data-ref="725Mask" data-ref-filename="725Mask">Mask</a>);</td></tr>
<tr><th id="5826">5826</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="732Opc" title='Opc' data-type='unsigned int' data-ref="732Opc" data-ref-filename="732Opc">Opc</dfn> = (<a class="local col1 ref" href="#731Imm" title='Imm' data-ref="731Imm" data-ref-filename="731Imm">Imm</a> &lt; <var>32</var>)</td></tr>
<tr><th id="5827">5827</th><td>                       ? (<a class="local col5 ref" href="#715IsNegativeBranch" title='IsNegativeBranch' data-ref="715IsNegativeBranch" data-ref-filename="715IsNegativeBranch">IsNegativeBranch</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>)</td></tr>
<tr><th id="5828">5828</th><td>                       : (<a class="local col5 ref" href="#715IsNegativeBranch" title='IsNegativeBranch' data-ref="715IsNegativeBranch" data-ref-filename="715IsNegativeBranch">IsNegativeBranch</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a>);</td></tr>
<tr><th id="5829">5829</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="733NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="733NewMI" data-ref-filename="733NewMI">NewMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#728RefToMBB" title='RefToMBB' data-ref="728RefToMBB" data-ref-filename="728RefToMBB">RefToMBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI" data-ref-filename="714MI">MI</a></span>, <a class="local col0 ref" href="#730DL" title='DL' data-ref="730DL" data-ref-filename="730DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#732Opc" title='Opc' data-ref="732Opc" data-ref-filename="732Opc">Opc</a>))</td></tr>
<tr><th id="5830">5830</th><td>                              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#727NewReg" title='NewReg' data-ref="727NewReg" data-ref-filename="727NewReg">NewReg</a>)</td></tr>
<tr><th id="5831">5831</th><td>                              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#731Imm" title='Imm' data-ref="731Imm" data-ref-filename="731Imm">Imm</a>)</td></tr>
<tr><th id="5832">5832</th><td>                              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col9 ref" href="#729TBB" title='TBB' data-ref="729TBB" data-ref-filename="729TBB">TBB</a>);</td></tr>
<tr><th id="5833">5833</th><td>    <i>// Register lives on to the CBZ now.</i></td></tr>
<tr><th id="5834">5834</th><td>    <a class="local col6 ref" href="#726MO" title='MO' data-ref="726MO" data-ref-filename="726MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="5835">5835</th><td></td></tr>
<tr><th id="5836">5836</th><td>    <i>// For immediate smaller than 32, we need to use the 32-bit</i></td></tr>
<tr><th id="5837">5837</th><td><i>    // variant (W) in all cases. Indeed the 64-bit variant does not</i></td></tr>
<tr><th id="5838">5838</th><td><i>    // allow to encode them.</i></td></tr>
<tr><th id="5839">5839</th><td><i>    // Therefore, if the input register is 64-bit, we need to take the</i></td></tr>
<tr><th id="5840">5840</th><td><i>    // 32-bit sub-part.</i></td></tr>
<tr><th id="5841">5841</th><td>    <b>if</b> (!<a class="local col4 ref" href="#724Is32Bit" title='Is32Bit' data-ref="724Is32Bit" data-ref-filename="724Is32Bit">Is32Bit</a> &amp;&amp; <a class="local col1 ref" href="#731Imm" title='Imm' data-ref="731Imm" data-ref-filename="731Imm">Imm</a> &lt; <var>32</var>)</td></tr>
<tr><th id="5842">5842</th><td>      <a class="local col3 ref" href="#733NewMI" title='NewMI' data-ref="733NewMI" data-ref-filename="733NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="5843">5843</th><td>    <a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI" data-ref-filename="714MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5844">5844</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5845">5845</th><td>  }</td></tr>
<tr><th id="5846">5846</th><td>  <i>// Look for CSINC</i></td></tr>
<tr><th id="5847">5847</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a>:</td></tr>
<tr><th id="5848">5848</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCXr" title='llvm::AArch64::CSINCXr' data-ref="llvm::AArch64::CSINCXr" data-ref-filename="llvm..AArch64..CSINCXr">CSINCXr</a>: {</td></tr>
<tr><th id="5849">5849</th><td>    <b>if</b> (!(<a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a> &amp;&amp;</td></tr>
<tr><th id="5850">5850</th><td>          <a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>) &amp;&amp;</td></tr>
<tr><th id="5851">5851</th><td>        !(<a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> &amp;&amp;</td></tr>
<tr><th id="5852">5852</th><td>          <a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>))</td></tr>
<tr><th id="5853">5853</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5854">5854</th><td></td></tr>
<tr><th id="5855">5855</th><td>    <b>if</b> (<a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>, <b>true</b>) != -<var>1</var>)</td></tr>
<tr><th id="5856">5856</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5857">5857</th><td></td></tr>
<tr><th id="5858">5858</th><td>    <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col4 decl" id="734CC" title='CC' data-type='AArch64CC::CondCode' data-ref="734CC" data-ref-filename="734CC">CC</dfn> = (<span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a>)<a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5859">5859</th><td>    <i>// Convert only when the condition code is not modified between</i></td></tr>
<tr><th id="5860">5860</th><td><i>    // the CSINC and the branch. The CC may be used by other</i></td></tr>
<tr><th id="5861">5861</th><td><i>    // instructions in between.</i></td></tr>
<tr><th id="5862">5862</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind" title='areCFlagsAccessedBetweenInstrs' data-use='c' data-ref="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind" data-ref-filename="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">areCFlagsAccessedBetweenInstrs</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#722DefMI" title='DefMI' data-ref="722DefMI" data-ref-filename="722DefMI">DefMI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI" data-ref-filename="714MI">MI</a>, &amp;<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <a class="enum" href="#AK_Write" title='AK_Write' data-ref="AK_Write" data-ref-filename="AK_Write">AK_Write</a>))</td></tr>
<tr><th id="5863">5863</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5864">5864</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="735RefToMBB" title='RefToMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="735RefToMBB" data-ref-filename="735RefToMBB">RefToMBB</dfn> = *<a class="local col8 ref" href="#718MBB" title='MBB' data-ref="718MBB" data-ref-filename="718MBB">MBB</a>;</td></tr>
<tr><th id="5865">5865</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="736TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="736TBB" data-ref-filename="736TBB">TBB</dfn> = <a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI" data-ref-filename="714MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#717TargetBBInMI" title='TargetBBInMI' data-ref="717TargetBBInMI" data-ref-filename="717TargetBBInMI">TargetBBInMI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="5866">5866</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="737DL" title='DL' data-type='llvm::DebugLoc' data-ref="737DL" data-ref-filename="737DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI" data-ref-filename="714MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="5867">5867</th><td>    <b>if</b> (<a class="local col5 ref" href="#715IsNegativeBranch" title='IsNegativeBranch' data-ref="715IsNegativeBranch" data-ref-filename="715IsNegativeBranch">IsNegativeBranch</a>)</td></tr>
<tr><th id="5868">5868</th><td>      <a class="local col4 ref" href="#734CC" title='CC' data-ref="734CC" data-ref-filename="734CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="ref fn" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" data-ref-filename="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col4 ref" href="#734CC" title='CC' data-ref="734CC" data-ref-filename="734CC">CC</a>);</td></tr>
<tr><th id="5869">5869</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#735RefToMBB" title='RefToMBB' data-ref="735RefToMBB" data-ref-filename="735RefToMBB">RefToMBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI" data-ref-filename="714MI">MI</a></span>, <a class="local col7 ref" href="#737DL" title='DL' data-ref="737DL" data-ref-filename="737DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#734CC" title='CC' data-ref="734CC" data-ref-filename="734CC">CC</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col6 ref" href="#736TBB" title='TBB' data-ref="736TBB" data-ref-filename="736TBB">TBB</a>);</td></tr>
<tr><th id="5870">5870</th><td>    <a class="local col4 ref" href="#714MI" title='MI' data-ref="714MI" data-ref-filename="714MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5871">5871</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5872">5872</th><td>  }</td></tr>
<tr><th id="5873">5873</th><td>  }</td></tr>
<tr><th id="5874">5874</th><td>}</td></tr>
<tr><th id="5875">5875</th><td></td></tr>
<tr><th id="5876">5876</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="5877">5877</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::AArch64InstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo35decomposeMachineOperandsTargetFlagsEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="738TF" title='TF' data-type='unsigned int' data-ref="738TF" data-ref-filename="738TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="5878">5878</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="739Mask" title='Mask' data-type='const unsigned int' data-ref="739Mask" data-ref-filename="739Mask">Mask</dfn> = <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_FRAGMENT" title='llvm::AArch64II::MO_FRAGMENT' data-ref="llvm::AArch64II::MO_FRAGMENT" data-ref-filename="llvm..AArch64II..MO_FRAGMENT">MO_FRAGMENT</a>;</td></tr>
<tr><th id="5879">5879</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col8 ref" href="#738TF" title='TF' data-ref="738TF" data-ref-filename="738TF">TF</a> &amp; <a class="local col9 ref" href="#739Mask" title='Mask' data-ref="739Mask" data-ref-filename="739Mask">Mask</a>, <a class="local col8 ref" href="#738TF" title='TF' data-ref="738TF" data-ref-filename="738TF">TF</a> &amp; ~<a class="local col9 ref" href="#739Mask" title='Mask' data-ref="739Mask" data-ref-filename="739Mask">Mask</a>);</td></tr>
<tr><th id="5880">5880</th><td>}</td></tr>
<tr><th id="5881">5881</th><td></td></tr>
<tr><th id="5882">5882</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="5883">5883</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::AArch64InstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="5884">5884</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AArch64II</span>;</td></tr>
<tr><th id="5885">5885</th><td></td></tr>
<tr><th id="5886">5886</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col0 decl" id="740TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [7]' data-ref="740TargetFlags" data-ref-filename="740TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="5887">5887</th><td>      {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGE" title='llvm::AArch64II::MO_PAGE' data-ref="llvm::AArch64II::MO_PAGE" data-ref-filename="llvm..AArch64II..MO_PAGE">MO_PAGE</a>, <q>"aarch64-page"</q>}, {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGEOFF" title='llvm::AArch64II::MO_PAGEOFF' data-ref="llvm::AArch64II::MO_PAGEOFF" data-ref-filename="llvm..AArch64II..MO_PAGEOFF">MO_PAGEOFF</a>, <q>"aarch64-pageoff"</q>},</td></tr>
<tr><th id="5888">5888</th><td>      {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_G3" title='llvm::AArch64II::MO_G3' data-ref="llvm::AArch64II::MO_G3" data-ref-filename="llvm..AArch64II..MO_G3">MO_G3</a>, <q>"aarch64-g3"</q>},     {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_G2" title='llvm::AArch64II::MO_G2' data-ref="llvm::AArch64II::MO_G2" data-ref-filename="llvm..AArch64II..MO_G2">MO_G2</a>, <q>"aarch64-g2"</q>},</td></tr>
<tr><th id="5889">5889</th><td>      {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_G1" title='llvm::AArch64II::MO_G1' data-ref="llvm::AArch64II::MO_G1" data-ref-filename="llvm..AArch64II..MO_G1">MO_G1</a>, <q>"aarch64-g1"</q>},     {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_G0" title='llvm::AArch64II::MO_G0' data-ref="llvm::AArch64II::MO_G0" data-ref-filename="llvm..AArch64II..MO_G0">MO_G0</a>, <q>"aarch64-g0"</q>},</td></tr>
<tr><th id="5890">5890</th><td>      {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_HI12" title='llvm::AArch64II::MO_HI12' data-ref="llvm::AArch64II::MO_HI12" data-ref-filename="llvm..AArch64II..MO_HI12">MO_HI12</a>, <q>"aarch64-hi12"</q>}};</td></tr>
<tr><th id="5891">5891</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col0 ref" href="#740TargetFlags" title='TargetFlags' data-ref="740TargetFlags" data-ref-filename="740TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="5892">5892</th><td>}</td></tr>
<tr><th id="5893">5893</th><td></td></tr>
<tr><th id="5894">5894</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="5895">5895</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::AArch64InstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="5896">5896</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AArch64II</span>;</td></tr>
<tr><th id="5897">5897</th><td></td></tr>
<tr><th id="5898">5898</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col1 decl" id="741TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [8]' data-ref="741TargetFlags" data-ref-filename="741TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="5899">5899</th><td>      {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_COFFSTUB" title='llvm::AArch64II::MO_COFFSTUB' data-ref="llvm::AArch64II::MO_COFFSTUB" data-ref-filename="llvm..AArch64II..MO_COFFSTUB">MO_COFFSTUB</a>, <q>"aarch64-coffstub"</q>},</td></tr>
<tr><th id="5900">5900</th><td>      {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a>, <q>"aarch64-got"</q>},</td></tr>
<tr><th id="5901">5901</th><td>      {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a>, <q>"aarch64-nc"</q>},</td></tr>
<tr><th id="5902">5902</th><td>      {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_S" title='llvm::AArch64II::MO_S' data-ref="llvm::AArch64II::MO_S" data-ref-filename="llvm..AArch64II..MO_S">MO_S</a>, <q>"aarch64-s"</q>},</td></tr>
<tr><th id="5903">5903</th><td>      {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_TLS" title='llvm::AArch64II::MO_TLS' data-ref="llvm::AArch64II::MO_TLS" data-ref-filename="llvm..AArch64II..MO_TLS">MO_TLS</a>, <q>"aarch64-tls"</q>},</td></tr>
<tr><th id="5904">5904</th><td>      {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_DLLIMPORT" title='llvm::AArch64II::MO_DLLIMPORT' data-ref="llvm::AArch64II::MO_DLLIMPORT" data-ref-filename="llvm..AArch64II..MO_DLLIMPORT">MO_DLLIMPORT</a>, <q>"aarch64-dllimport"</q>},</td></tr>
<tr><th id="5905">5905</th><td>      {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PREL" title='llvm::AArch64II::MO_PREL' data-ref="llvm::AArch64II::MO_PREL" data-ref-filename="llvm..AArch64II..MO_PREL">MO_PREL</a>, <q>"aarch64-prel"</q>},</td></tr>
<tr><th id="5906">5906</th><td>      {<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_TAGGED" title='llvm::AArch64II::MO_TAGGED' data-ref="llvm::AArch64II::MO_TAGGED" data-ref-filename="llvm..AArch64II..MO_TAGGED">MO_TAGGED</a>, <q>"aarch64-tagged"</q>}};</td></tr>
<tr><th id="5907">5907</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col1 ref" href="#741TargetFlags" title='TargetFlags' data-ref="741TargetFlags" data-ref-filename="741TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="5908">5908</th><td>}</td></tr>
<tr><th id="5909">5909</th><td></td></tr>
<tr><th id="5910">5910</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="5911">5911</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo43getSerializableMachineMemOperandTargetFlagsEv" title='llvm::AArch64InstrInfo::getSerializableMachineMemOperandTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo43getSerializableMachineMemOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo43getSerializableMachineMemOperandTargetFlagsEv">getSerializableMachineMemOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="5912">5912</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a>, <em>const</em> <em>char</em> *&gt; <dfn class="local col2 decl" id="742TargetFlags" title='TargetFlags' data-type='const std::pair&lt;MachineMemOperand::Flags, const char *&gt; [2]' data-ref="742TargetFlags" data-ref-filename="742TargetFlags">TargetFlags</dfn>[] =</td></tr>
<tr><th id="5913">5913</th><td>      {{<a class="ref" href="AArch64InstrInfo.h.html#llvm::MOSuppressPair" title='llvm::MOSuppressPair' data-ref="llvm::MOSuppressPair" data-ref-filename="llvm..MOSuppressPair">MOSuppressPair</a>, <q>"aarch64-suppress-pair"</q>},</td></tr>
<tr><th id="5914">5914</th><td>       {<a class="ref" href="AArch64InstrInfo.h.html#llvm::MOStridedAccess" title='llvm::MOStridedAccess' data-ref="llvm::MOStridedAccess" data-ref-filename="llvm..MOStridedAccess">MOStridedAccess</a>, <q>"aarch64-strided-access"</q>}};</td></tr>
<tr><th id="5915">5915</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col2 ref" href="#742TargetFlags" title='TargetFlags' data-ref="742TargetFlags" data-ref-filename="742TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="5916">5916</th><td>}</td></tr>
<tr><th id="5917">5917</th><td></td></tr>
<tr><th id="5918">5918</th><td><i class="doc">/// Constants defining how certain sequences should be outlined.</i></td></tr>
<tr><th id="5919">5919</th><td><i class="doc">/// This encompasses how an outlined function should be called, and what kind of</i></td></tr>
<tr><th id="5920">5920</th><td><i class="doc">/// frame should be emitted for that outlined function.</i></td></tr>
<tr><th id="5921">5921</th><td><i class="doc">///</i></td></tr>
<tr><th id="5922">5922</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerDefault</span> implies that the function should be called with</i></td></tr>
<tr><th id="5923">5923</th><td><i class="doc">/// a save and restore of LR to the stack.</i></td></tr>
<tr><th id="5924">5924</th><td><i class="doc">///</i></td></tr>
<tr><th id="5925">5925</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="5926">5926</th><td><i class="doc">///</i></td></tr>
<tr><th id="5927">5927</th><td><i class="doc">/// I1     Save LR                    OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="5928">5928</th><td><i class="doc">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</i></td></tr>
<tr><th id="5929">5929</th><td><i class="doc">/// I3     Restore LR                 I2</i></td></tr>
<tr><th id="5930">5930</th><td><i class="doc">///                                   I3</i></td></tr>
<tr><th id="5931">5931</th><td><i class="doc">///                                   RET</i></td></tr>
<tr><th id="5932">5932</th><td><i class="doc">///</i></td></tr>
<tr><th id="5933">5933</th><td><i class="doc">/// * Call construction overhead: 3 (save + BL + restore)</i></td></tr>
<tr><th id="5934">5934</th><td><i class="doc">/// * Frame construction overhead: 1 (ret)</i></td></tr>
<tr><th id="5935">5935</th><td><i class="doc">/// * Requires stack fixups? Yes</i></td></tr>
<tr><th id="5936">5936</th><td><i class="doc">///</i></td></tr>
<tr><th id="5937">5937</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerTailCall</span> implies that the function is being created from</i></td></tr>
<tr><th id="5938">5938</th><td><i class="doc">/// a sequence of instructions ending in a return.</i></td></tr>
<tr><th id="5939">5939</th><td><i class="doc">///</i></td></tr>
<tr><th id="5940">5940</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="5941">5941</th><td><i class="doc">///</i></td></tr>
<tr><th id="5942">5942</th><td><i class="doc">/// I1                             OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="5943">5943</th><td><i class="doc">/// I2 --&gt; B OUTLINED_FUNCTION     I1</i></td></tr>
<tr><th id="5944">5944</th><td><i class="doc">/// RET                            I2</i></td></tr>
<tr><th id="5945">5945</th><td><i class="doc">///                                RET</i></td></tr>
<tr><th id="5946">5946</th><td><i class="doc">///</i></td></tr>
<tr><th id="5947">5947</th><td><i class="doc">/// * Call construction overhead: 1 (B)</i></td></tr>
<tr><th id="5948">5948</th><td><i class="doc">/// * Frame construction overhead: 0 (Return included in sequence)</i></td></tr>
<tr><th id="5949">5949</th><td><i class="doc">/// * Requires stack fixups? No</i></td></tr>
<tr><th id="5950">5950</th><td><i class="doc">///</i></td></tr>
<tr><th id="5951">5951</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerNoLRSave</span> implies that the function should be called using</i></td></tr>
<tr><th id="5952">5952</th><td><i class="doc">/// a BL instruction, but doesn't require LR to be saved and restored. This</i></td></tr>
<tr><th id="5953">5953</th><td><i class="doc">/// happens when LR is known to be dead.</i></td></tr>
<tr><th id="5954">5954</th><td><i class="doc">///</i></td></tr>
<tr><th id="5955">5955</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="5956">5956</th><td><i class="doc">///</i></td></tr>
<tr><th id="5957">5957</th><td><i class="doc">/// I1                                OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="5958">5958</th><td><i class="doc">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</i></td></tr>
<tr><th id="5959">5959</th><td><i class="doc">/// I3                                I2</i></td></tr>
<tr><th id="5960">5960</th><td><i class="doc">///                                   I3</i></td></tr>
<tr><th id="5961">5961</th><td><i class="doc">///                                   RET</i></td></tr>
<tr><th id="5962">5962</th><td><i class="doc">///</i></td></tr>
<tr><th id="5963">5963</th><td><i class="doc">/// * Call construction overhead: 1 (BL)</i></td></tr>
<tr><th id="5964">5964</th><td><i class="doc">/// * Frame construction overhead: 1 (RET)</i></td></tr>
<tr><th id="5965">5965</th><td><i class="doc">/// * Requires stack fixups? No</i></td></tr>
<tr><th id="5966">5966</th><td><i class="doc">///</i></td></tr>
<tr><th id="5967">5967</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerThunk</span> implies that the function is being created from</i></td></tr>
<tr><th id="5968">5968</th><td><i class="doc">/// a sequence of instructions ending in a call. The outlined function is</i></td></tr>
<tr><th id="5969">5969</th><td><i class="doc">/// called with a BL instruction, and the outlined function tail-calls the</i></td></tr>
<tr><th id="5970">5970</th><td><i class="doc">/// original call destination.</i></td></tr>
<tr><th id="5971">5971</th><td><i class="doc">///</i></td></tr>
<tr><th id="5972">5972</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="5973">5973</th><td><i class="doc">///</i></td></tr>
<tr><th id="5974">5974</th><td><i class="doc">/// I1                                OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="5975">5975</th><td><i class="doc">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</i></td></tr>
<tr><th id="5976">5976</th><td><i class="doc">/// BL f                              I2</i></td></tr>
<tr><th id="5977">5977</th><td><i class="doc">///                                   B f</i></td></tr>
<tr><th id="5978">5978</th><td><i class="doc">/// * Call construction overhead: 1 (BL)</i></td></tr>
<tr><th id="5979">5979</th><td><i class="doc">/// * Frame construction overhead: 0</i></td></tr>
<tr><th id="5980">5980</th><td><i class="doc">/// * Requires stack fixups? No</i></td></tr>
<tr><th id="5981">5981</th><td><i class="doc">///</i></td></tr>
<tr><th id="5982">5982</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerRegSave</span> implies that the function should be called with a</i></td></tr>
<tr><th id="5983">5983</th><td><i class="doc">/// save and restore of LR to an available register. This allows us to avoid</i></td></tr>
<tr><th id="5984">5984</th><td><i class="doc">/// stack fixups. Note that this outlining variant is compatible with the</i></td></tr>
<tr><th id="5985">5985</th><td><i class="doc">/// NoLRSave case.</i></td></tr>
<tr><th id="5986">5986</th><td><i class="doc">///</i></td></tr>
<tr><th id="5987">5987</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="5988">5988</th><td><i class="doc">///</i></td></tr>
<tr><th id="5989">5989</th><td><i class="doc">/// I1     Save LR                    OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="5990">5990</th><td><i class="doc">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</i></td></tr>
<tr><th id="5991">5991</th><td><i class="doc">/// I3     Restore LR                 I2</i></td></tr>
<tr><th id="5992">5992</th><td><i class="doc">///                                   I3</i></td></tr>
<tr><th id="5993">5993</th><td><i class="doc">///                                   RET</i></td></tr>
<tr><th id="5994">5994</th><td><i class="doc">///</i></td></tr>
<tr><th id="5995">5995</th><td><i class="doc">/// * Call construction overhead: 3 (save + BL + restore)</i></td></tr>
<tr><th id="5996">5996</th><td><i class="doc">/// * Frame construction overhead: 1 (ret)</i></td></tr>
<tr><th id="5997">5997</th><td><i class="doc">/// * Requires stack fixups? No</i></td></tr>
<tr><th id="5998">5998</th><td><b>enum</b> <dfn class="type def" id="MachineOutlinerClass" title='MachineOutlinerClass' data-ref="MachineOutlinerClass" data-ref-filename="MachineOutlinerClass">MachineOutlinerClass</dfn> {</td></tr>
<tr><th id="5999">5999</th><td>  <dfn class="enum" id="MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</dfn>,  <i class="doc">/// Emit a save, restore, call, and return.</i></td></tr>
<tr><th id="6000">6000</th><td>  <dfn class="enum" id="MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</dfn>, <i class="doc">/// Only emit a branch.</i></td></tr>
<tr><th id="6001">6001</th><td>  <dfn class="enum" id="MachineOutlinerNoLRSave" title='MachineOutlinerNoLRSave' data-ref="MachineOutlinerNoLRSave" data-ref-filename="MachineOutlinerNoLRSave">MachineOutlinerNoLRSave</dfn>, <i class="doc">/// Emit a call and return.</i></td></tr>
<tr><th id="6002">6002</th><td>  <dfn class="enum" id="MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</dfn>,    <i class="doc">/// Emit a call and tail-call.</i></td></tr>
<tr><th id="6003">6003</th><td>  <dfn class="enum" id="MachineOutlinerRegSave" title='MachineOutlinerRegSave' data-ref="MachineOutlinerRegSave" data-ref-filename="MachineOutlinerRegSave">MachineOutlinerRegSave</dfn>   <i class="doc">/// Same as default, but save to a register.</i></td></tr>
<tr><th id="6004">6004</th><td>};</td></tr>
<tr><th id="6005">6005</th><td></td></tr>
<tr><th id="6006">6006</th><td><b>enum</b> <dfn class="type def" id="MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags" data-ref-filename="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</dfn> {</td></tr>
<tr><th id="6007">6007</th><td>  <dfn class="enum" id="LRUnavailableSomewhere" title='LRUnavailableSomewhere' data-ref="LRUnavailableSomewhere" data-ref-filename="LRUnavailableSomewhere">LRUnavailableSomewhere</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="6008">6008</th><td>  <dfn class="enum" id="HasCalls" title='HasCalls' data-ref="HasCalls" data-ref-filename="HasCalls">HasCalls</dfn> = <var>0x4</var>,</td></tr>
<tr><th id="6009">6009</th><td>  <dfn class="enum" id="UnsafeRegsDead" title='UnsafeRegsDead' data-ref="UnsafeRegsDead" data-ref-filename="UnsafeRegsDead">UnsafeRegsDead</dfn> = <var>0x8</var></td></tr>
<tr><th id="6010">6010</th><td>};</td></tr>
<tr><th id="6011">6011</th><td></td></tr>
<tr><th id="6012">6012</th><td><em>unsigned</em></td></tr>
<tr><th id="6013">6013</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" title='llvm::AArch64InstrInfo::findRegisterToSaveLRTo' data-ref="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE">findRegisterToSaveLRTo</dfn>(<em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col3 decl" id="743C" title='C' data-type='const outliner::Candidate &amp;' data-ref="743C" data-ref-filename="743C">C</dfn>) <em>const</em> {</td></tr>
<tr><th id="6014">6014</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(C.LRUWasSet &amp;&amp; <q>"LRU wasn't set?"</q>);</td></tr>
<tr><th id="6015">6015</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="744MF" title='MF' data-type='llvm::MachineFunction *' data-ref="744MF" data-ref-filename="744MF">MF</dfn> = <a class="local col3 ref" href="#743C" title='C' data-ref="743C" data-ref-filename="743C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>();</td></tr>
<tr><th id="6016">6016</th><td>  <em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a> *<dfn class="local col5 decl" id="745ARI" title='ARI' data-type='const llvm::AArch64RegisterInfo *' data-ref="745ARI" data-ref-filename="745ARI">ARI</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a> *&gt;(</td></tr>
<tr><th id="6017">6017</th><td>      <a class="local col4 ref" href="#744MF" title='MF' data-ref="744MF" data-ref-filename="744MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="6018">6018</th><td></td></tr>
<tr><th id="6019">6019</th><td>  <i>// Check if there is an available register across the sequence that we can</i></td></tr>
<tr><th id="6020">6020</th><td><i>  // use.</i></td></tr>
<tr><th id="6021">6021</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="746Reg" title='Reg' data-type='unsigned int' data-ref="746Reg" data-ref-filename="746Reg">Reg</dfn> : <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>) {</td></tr>
<tr><th id="6022">6022</th><td>    <b>if</b> (!<a class="local col5 ref" href="#745ARI" title='ARI' data-ref="745ARI" data-ref-filename="745ARI">ARI</a>-&gt;<a class="ref fn" href="AArch64RegisterInfo.h.html#_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE" title='llvm::AArch64RegisterInfo::isReservedReg' data-ref="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE">isReservedReg</a>(*<a class="local col4 ref" href="#744MF" title='MF' data-ref="744MF" data-ref-filename="744MF">MF</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col6 ref" href="#746Reg" title='Reg' data-ref="746Reg" data-ref-filename="746Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="6023">6023</th><td>        <a class="local col6 ref" href="#746Reg" title='Reg' data-ref="746Reg" data-ref-filename="746Reg">Reg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a> &amp;&amp;  <i>// LR is not reserved, but don't use it.</i></td></tr>
<tr><th id="6024">6024</th><td>        <a class="local col6 ref" href="#746Reg" title='Reg' data-ref="746Reg" data-ref-filename="746Reg">Reg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X16" title='llvm::AArch64::X16' data-ref="llvm::AArch64::X16" data-ref-filename="llvm..AArch64..X16">X16</a> &amp;&amp; <i>// X16 is not guaranteed to be preserved.</i></td></tr>
<tr><th id="6025">6025</th><td>        <a class="local col6 ref" href="#746Reg" title='Reg' data-ref="746Reg" data-ref-filename="746Reg">Reg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X17" title='llvm::AArch64::X17' data-ref="llvm::AArch64::X17" data-ref-filename="llvm..AArch64..X17">X17</a> &amp;&amp; <i>// Ditto for X17.</i></td></tr>
<tr><th id="6026">6026</th><td>        <a class="local col3 ref" href="#743C" title='C' data-ref="743C" data-ref-filename="743C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::LRU" title='llvm::outliner::Candidate::LRU' data-ref="llvm::outliner::Candidate::LRU" data-ref-filename="llvm..outliner..Candidate..LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col6 ref" href="#746Reg" title='Reg' data-ref="746Reg" data-ref-filename="746Reg">Reg</a>) &amp;&amp; <a class="local col3 ref" href="#743C" title='C' data-ref="743C" data-ref-filename="743C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::UsedInSequence" title='llvm::outliner::Candidate::UsedInSequence' data-ref="llvm::outliner::Candidate::UsedInSequence" data-ref-filename="llvm..outliner..Candidate..UsedInSequence">UsedInSequence</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col6 ref" href="#746Reg" title='Reg' data-ref="746Reg" data-ref-filename="746Reg">Reg</a>))</td></tr>
<tr><th id="6027">6027</th><td>      <b>return</b> <a class="local col6 ref" href="#746Reg" title='Reg' data-ref="746Reg" data-ref-filename="746Reg">Reg</a>;</td></tr>
<tr><th id="6028">6028</th><td>  }</td></tr>
<tr><th id="6029">6029</th><td></td></tr>
<tr><th id="6030">6030</th><td>  <i>// No suitable register. Return 0.</i></td></tr>
<tr><th id="6031">6031</th><td>  <b>return</b> <var>0u</var>;</td></tr>
<tr><th id="6032">6032</th><td>}</td></tr>
<tr><th id="6033">6033</th><td></td></tr>
<tr><th id="6034">6034</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="6035">6035</th><td><dfn class="tu decl def fn" id="_ZL40outliningCandidatesSigningScopeConsensusRKN4llvm8outliner9CandidateES3_" title='outliningCandidatesSigningScopeConsensus' data-type='bool outliningCandidatesSigningScopeConsensus(const outliner::Candidate &amp; a, const outliner::Candidate &amp; b)' data-ref="_ZL40outliningCandidatesSigningScopeConsensusRKN4llvm8outliner9CandidateES3_" data-ref-filename="_ZL40outliningCandidatesSigningScopeConsensusRKN4llvm8outliner9CandidateES3_">outliningCandidatesSigningScopeConsensus</dfn>(<em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col7 decl" id="747a" title='a' data-type='const outliner::Candidate &amp;' data-ref="747a" data-ref-filename="747a">a</dfn>,</td></tr>
<tr><th id="6036">6036</th><td>                                         <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col8 decl" id="748b" title='b' data-type='const outliner::Candidate &amp;' data-ref="748b" data-ref-filename="748b">b</dfn>) {</td></tr>
<tr><th id="6037">6037</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="749MFIa" title='MFIa' data-type='llvm::AArch64FunctionInfo *const &amp;' data-ref="749MFIa" data-ref-filename="749MFIa">MFIa</dfn> = <a class="local col7 ref" href="#747a" title='a' data-ref="747a" data-ref-filename="747a">a</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="6038">6038</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="750MFIb" title='MFIb' data-type='llvm::AArch64FunctionInfo *const &amp;' data-ref="750MFIb" data-ref-filename="750MFIb">MFIb</dfn> = <a class="local col8 ref" href="#748b" title='b' data-ref="748b" data-ref-filename="748b">b</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="6039">6039</th><td></td></tr>
<tr><th id="6040">6040</th><td>  <b>return</b> <a class="local col9 ref" href="#749MFIa" title='MFIa' data-ref="749MFIa" data-ref-filename="749MFIa">MFIa</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb" title='llvm::AArch64FunctionInfo::shouldSignReturnAddress' data-ref="_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb">shouldSignReturnAddress</a>(<b>false</b>) == <a class="local col0 ref" href="#750MFIb" title='MFIb' data-ref="750MFIb" data-ref-filename="750MFIb">MFIb</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb" title='llvm::AArch64FunctionInfo::shouldSignReturnAddress' data-ref="_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb">shouldSignReturnAddress</a>(<b>false</b>) &amp;&amp;</td></tr>
<tr><th id="6041">6041</th><td>         <a class="local col9 ref" href="#749MFIa" title='MFIa' data-ref="749MFIa" data-ref-filename="749MFIa">MFIa</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb" title='llvm::AArch64FunctionInfo::shouldSignReturnAddress' data-ref="_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb">shouldSignReturnAddress</a>(<b>true</b>) == <a class="local col0 ref" href="#750MFIb" title='MFIb' data-ref="750MFIb" data-ref-filename="750MFIb">MFIb</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb" title='llvm::AArch64FunctionInfo::shouldSignReturnAddress' data-ref="_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb">shouldSignReturnAddress</a>(<b>true</b>);</td></tr>
<tr><th id="6042">6042</th><td>}</td></tr>
<tr><th id="6043">6043</th><td></td></tr>
<tr><th id="6044">6044</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="6045">6045</th><td><dfn class="tu decl def fn" id="_ZL38outliningCandidatesSigningKeyConsensusRKN4llvm8outliner9CandidateES3_" title='outliningCandidatesSigningKeyConsensus' data-type='bool outliningCandidatesSigningKeyConsensus(const outliner::Candidate &amp; a, const outliner::Candidate &amp; b)' data-ref="_ZL38outliningCandidatesSigningKeyConsensusRKN4llvm8outliner9CandidateES3_" data-ref-filename="_ZL38outliningCandidatesSigningKeyConsensusRKN4llvm8outliner9CandidateES3_">outliningCandidatesSigningKeyConsensus</dfn>(<em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col1 decl" id="751a" title='a' data-type='const outliner::Candidate &amp;' data-ref="751a" data-ref-filename="751a">a</dfn>,</td></tr>
<tr><th id="6046">6046</th><td>                                       <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col2 decl" id="752b" title='b' data-type='const outliner::Candidate &amp;' data-ref="752b" data-ref-filename="752b">b</dfn>) {</td></tr>
<tr><th id="6047">6047</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="753MFIa" title='MFIa' data-type='llvm::AArch64FunctionInfo *const &amp;' data-ref="753MFIa" data-ref-filename="753MFIa">MFIa</dfn> = <a class="local col1 ref" href="#751a" title='a' data-ref="751a" data-ref-filename="751a">a</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="6048">6048</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="754MFIb" title='MFIb' data-type='llvm::AArch64FunctionInfo *const &amp;' data-ref="754MFIb" data-ref-filename="754MFIb">MFIb</dfn> = <a class="local col2 ref" href="#752b" title='b' data-ref="752b" data-ref-filename="752b">b</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="6049">6049</th><td></td></tr>
<tr><th id="6050">6050</th><td>  <b>return</b> <a class="local col3 ref" href="#753MFIa" title='MFIa' data-ref="753MFIa" data-ref-filename="753MFIa">MFIa</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo18shouldSignWithBKeyEv" title='llvm::AArch64FunctionInfo::shouldSignWithBKey' data-ref="_ZNK4llvm19AArch64FunctionInfo18shouldSignWithBKeyEv" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo18shouldSignWithBKeyEv">shouldSignWithBKey</a>() == <a class="local col4 ref" href="#754MFIb" title='MFIb' data-ref="754MFIb" data-ref-filename="754MFIb">MFIb</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo18shouldSignWithBKeyEv" title='llvm::AArch64FunctionInfo::shouldSignWithBKey' data-ref="_ZNK4llvm19AArch64FunctionInfo18shouldSignWithBKeyEv" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo18shouldSignWithBKeyEv">shouldSignWithBKey</a>();</td></tr>
<tr><th id="6051">6051</th><td>}</td></tr>
<tr><th id="6052">6052</th><td></td></tr>
<tr><th id="6053">6053</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL35outliningCandidatesV8_3OpsConsensusRKN4llvm8outliner9CandidateES3_" title='outliningCandidatesV8_3OpsConsensus' data-type='bool outliningCandidatesV8_3OpsConsensus(const outliner::Candidate &amp; a, const outliner::Candidate &amp; b)' data-ref="_ZL35outliningCandidatesV8_3OpsConsensusRKN4llvm8outliner9CandidateES3_" data-ref-filename="_ZL35outliningCandidatesV8_3OpsConsensusRKN4llvm8outliner9CandidateES3_">outliningCandidatesV8_3OpsConsensus</dfn>(<em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col5 decl" id="755a" title='a' data-type='const outliner::Candidate &amp;' data-ref="755a" data-ref-filename="755a">a</dfn>,</td></tr>
<tr><th id="6054">6054</th><td>                                                <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col6 decl" id="756b" title='b' data-type='const outliner::Candidate &amp;' data-ref="756b" data-ref-filename="756b">b</dfn>) {</td></tr>
<tr><th id="6055">6055</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col7 decl" id="757SubtargetA" title='SubtargetA' data-type='const llvm::AArch64Subtarget &amp;' data-ref="757SubtargetA" data-ref-filename="757SubtargetA">SubtargetA</dfn> =</td></tr>
<tr><th id="6056">6056</th><td>      <a class="local col5 ref" href="#755a" title='a' data-ref="755a" data-ref-filename="755a">a</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;();</td></tr>
<tr><th id="6057">6057</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col8 decl" id="758SubtargetB" title='SubtargetB' data-type='const llvm::AArch64Subtarget &amp;' data-ref="758SubtargetB" data-ref-filename="758SubtargetB">SubtargetB</dfn> =</td></tr>
<tr><th id="6058">6058</th><td>      <a class="local col6 ref" href="#756b" title='b' data-ref="756b" data-ref-filename="756b">b</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;();</td></tr>
<tr><th id="6059">6059</th><td>  <b>return</b> <a class="local col7 ref" href="#757SubtargetA" title='SubtargetA' data-ref="757SubtargetA" data-ref-filename="757SubtargetA">SubtargetA</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget11hasV8_3aOpsEv" title='llvm::AArch64Subtarget::hasV8_3aOps' data-ref="_ZNK4llvm16AArch64Subtarget11hasV8_3aOpsEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget11hasV8_3aOpsEv">hasV8_3aOps</a>() == <a class="local col8 ref" href="#758SubtargetB" title='SubtargetB' data-ref="758SubtargetB" data-ref-filename="758SubtargetB">SubtargetB</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget11hasV8_3aOpsEv" title='llvm::AArch64Subtarget::hasV8_3aOps' data-ref="_ZNK4llvm16AArch64Subtarget11hasV8_3aOpsEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget11hasV8_3aOpsEv">hasV8_3aOps</a>();</td></tr>
<tr><th id="6060">6060</th><td>}</td></tr>
<tr><th id="6061">6061</th><td></td></tr>
<tr><th id="6062">6062</th><td><span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" title='llvm::AArch64InstrInfo::getOutliningCandidateInfo' data-ref="_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE">getOutliningCandidateInfo</dfn>(</td></tr>
<tr><th id="6063">6063</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a>&gt; &amp;<dfn class="local col9 decl" id="759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-type='std::vector&lt;outliner::Candidate&gt; &amp;' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</dfn>) <em>const</em> {</td></tr>
<tr><th id="6064">6064</th><td>  <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col0 decl" id="760FirstCand" title='FirstCand' data-type='outliner::Candidate &amp;' data-ref="760FirstCand" data-ref-filename="760FirstCand">FirstCand</dfn> = <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>;</td></tr>
<tr><th id="6065">6065</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="761SequenceSize" title='SequenceSize' data-type='unsigned int' data-ref="761SequenceSize" data-ref-filename="761SequenceSize">SequenceSize</dfn> =</td></tr>
<tr><th id="6066">6066</th><td>      <span class="namespace">std::</span><span class='tu ref fn' title='std::accumulate' data-use='c' data-ref="_ZSt10accumulateT_S_T0_T1_" data-ref-filename="_ZSt10accumulateT_S_T0_T1_">accumulate</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#760FirstCand" title='FirstCand' data-ref="760FirstCand" data-ref-filename="760FirstCand">FirstCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv" data-ref-filename="_ZN4llvm8outliner9Candidate5frontEv">front</a>(), <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#760FirstCand" title='FirstCand' data-ref="760FirstCand" data-ref-filename="760FirstCand">FirstCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>()), <var>0</var>,</td></tr>
<tr><th id="6067">6067</th><td>                      [<b>this</b>](<em>unsigned</em> <dfn class="local col2 decl" id="762Sum" title='Sum' data-type='unsigned int' data-ref="762Sum" data-ref-filename="762Sum">Sum</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="763MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="763MI" data-ref-filename="763MI">MI</dfn>) {</td></tr>
<tr><th id="6068">6068</th><td>                        <b>return</b> <a class="local col2 ref" href="#762Sum" title='Sum' data-ref="762Sum" data-ref-filename="762Sum">Sum</a> + <a class="virtual member fn" href="#_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>);</td></tr>
<tr><th id="6069">6069</th><td>                      });</td></tr>
<tr><th id="6070">6070</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="764NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-type='unsigned int' data-ref="764NumBytesToCreateFrame" data-ref-filename="764NumBytesToCreateFrame">NumBytesToCreateFrame</dfn> = <var>0</var>;</td></tr>
<tr><th id="6071">6071</th><td></td></tr>
<tr><th id="6072">6072</th><td>  <i>// We only allow outlining for functions having exactly matching return</i></td></tr>
<tr><th id="6073">6073</th><td><i>  // address signing attributes, i.e., all share the same value for the</i></td></tr>
<tr><th id="6074">6074</th><td><i>  // attribute "sign-return-address" and all share the same type of key they</i></td></tr>
<tr><th id="6075">6075</th><td><i>  // are signed with.</i></td></tr>
<tr><th id="6076">6076</th><td><i>  // Additionally we require all functions to simultaniously either support</i></td></tr>
<tr><th id="6077">6077</th><td><i>  // v8.3a features or not. Otherwise an outlined function could get signed</i></td></tr>
<tr><th id="6078">6078</th><td><i>  // using dedicated v8.3 instructions and a call from a function that doesn't</i></td></tr>
<tr><th id="6079">6079</th><td><i>  // support v8.3 instructions would therefore be invalid.</i></td></tr>
<tr><th id="6080">6080</th><td>  <b>if</b> (<span class="namespace">std::</span><span class='tu ref fn' title='std::adjacent_find' data-use='c' data-ref="_ZSt13adjacent_findT_S_T0_" data-ref-filename="_ZSt13adjacent_findT_S_T0_">adjacent_find</span>(</td></tr>
<tr><th id="6081">6081</th><td>          <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::begin' data-ref="_ZNSt6vector5beginEv" data-ref-filename="_ZNSt6vector5beginEv">begin</span>(), <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::end' data-ref="_ZNSt6vector3endEv" data-ref-filename="_ZNSt6vector3endEv">end</span>(),</td></tr>
<tr><th id="6082">6082</th><td>          [](<em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col5 decl" id="765a" title='a' data-type='const outliner::Candidate &amp;' data-ref="765a" data-ref-filename="765a">a</dfn>, <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col6 decl" id="766b" title='b' data-type='const outliner::Candidate &amp;' data-ref="766b" data-ref-filename="766b">b</dfn>) {</td></tr>
<tr><th id="6083">6083</th><td>            <i>// Return true if a and b are non-equal w.r.t. return address</i></td></tr>
<tr><th id="6084">6084</th><td><i>            // signing or support of v8.3a features</i></td></tr>
<tr><th id="6085">6085</th><td>            <b>if</b> (<a class="tu ref fn" href="#_ZL40outliningCandidatesSigningScopeConsensusRKN4llvm8outliner9CandidateES3_" title='outliningCandidatesSigningScopeConsensus' data-use='c' data-ref="_ZL40outliningCandidatesSigningScopeConsensusRKN4llvm8outliner9CandidateES3_" data-ref-filename="_ZL40outliningCandidatesSigningScopeConsensusRKN4llvm8outliner9CandidateES3_">outliningCandidatesSigningScopeConsensus</a>(<a class="local col5 ref" href="#765a" title='a' data-ref="765a" data-ref-filename="765a">a</a>, <a class="local col6 ref" href="#766b" title='b' data-ref="766b" data-ref-filename="766b">b</a>) &amp;&amp;</td></tr>
<tr><th id="6086">6086</th><td>                <a class="tu ref fn" href="#_ZL38outliningCandidatesSigningKeyConsensusRKN4llvm8outliner9CandidateES3_" title='outliningCandidatesSigningKeyConsensus' data-use='c' data-ref="_ZL38outliningCandidatesSigningKeyConsensusRKN4llvm8outliner9CandidateES3_" data-ref-filename="_ZL38outliningCandidatesSigningKeyConsensusRKN4llvm8outliner9CandidateES3_">outliningCandidatesSigningKeyConsensus</a>(<a class="local col5 ref" href="#765a" title='a' data-ref="765a" data-ref-filename="765a">a</a>, <a class="local col6 ref" href="#766b" title='b' data-ref="766b" data-ref-filename="766b">b</a>) &amp;&amp;</td></tr>
<tr><th id="6087">6087</th><td>                <a class="tu ref fn" href="#_ZL35outliningCandidatesV8_3OpsConsensusRKN4llvm8outliner9CandidateES3_" title='outliningCandidatesV8_3OpsConsensus' data-use='c' data-ref="_ZL35outliningCandidatesV8_3OpsConsensusRKN4llvm8outliner9CandidateES3_" data-ref-filename="_ZL35outliningCandidatesV8_3OpsConsensusRKN4llvm8outliner9CandidateES3_">outliningCandidatesV8_3OpsConsensus</a>(<a class="local col5 ref" href="#765a" title='a' data-ref="765a" data-ref-filename="765a">a</a>, <a class="local col6 ref" href="#766b" title='b' data-ref="766b" data-ref-filename="766b">b</a>)) {</td></tr>
<tr><th id="6088">6088</th><td>              <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6089">6089</th><td>            }</td></tr>
<tr><th id="6090">6090</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6091">6091</th><td>          }) <span class='ref fn' title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=" data-ref-filename="__gnu_cxx..operator!=">!=</span> <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::end' data-ref="_ZNSt6vector3endEv" data-ref-filename="_ZNSt6vector3endEv">end</span>()) {</td></tr>
<tr><th id="6092">6092</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="6093">6093</th><td>  }</td></tr>
<tr><th id="6094">6094</th><td></td></tr>
<tr><th id="6095">6095</th><td>  <i>// Since at this point all candidates agree on their return address signing</i></td></tr>
<tr><th id="6096">6096</th><td><i>  // picking just one is fine. If the candidate functions potentially sign their</i></td></tr>
<tr><th id="6097">6097</th><td><i>  // return addresses, the outlined function should do the same. Note that in</i></td></tr>
<tr><th id="6098">6098</th><td><i>  // the case of "sign-return-address"="non-leaf" this is an assumption: It is</i></td></tr>
<tr><th id="6099">6099</th><td><i>  // not certainly true that the outlined function will have to sign its return</i></td></tr>
<tr><th id="6100">6100</th><td><i>  // address but this decision is made later, when the decision to outline</i></td></tr>
<tr><th id="6101">6101</th><td><i>  // has already been made.</i></td></tr>
<tr><th id="6102">6102</th><td><i>  // The same holds for the number of additional instructions we need: On</i></td></tr>
<tr><th id="6103">6103</th><td><i>  // v8.3a RET can be replaced by RETAA/RETAB and no AUT instruction is</i></td></tr>
<tr><th id="6104">6104</th><td><i>  // necessary. However, at this point we don't know if the outlined function</i></td></tr>
<tr><th id="6105">6105</th><td><i>  // will have a RET instruction so we assume the worst.</i></td></tr>
<tr><th id="6106">6106</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col7 decl" id="767TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="767TRI" data-ref-filename="767TRI">TRI</dfn> = <a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="6107">6107</th><td>  <b>if</b> (<a class="local col0 ref" href="#760FirstCand" title='FirstCand' data-ref="760FirstCand" data-ref-filename="760FirstCand">FirstCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()</td></tr>
<tr><th id="6108">6108</th><td>          -&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;()</td></tr>
<tr><th id="6109">6109</th><td>          -&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb" title='llvm::AArch64FunctionInfo::shouldSignReturnAddress' data-ref="_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb">shouldSignReturnAddress</a>(<b>true</b>)) {</td></tr>
<tr><th id="6110">6110</th><td>    <i>// One PAC and one AUT instructions</i></td></tr>
<tr><th id="6111">6111</th><td>    <a class="local col4 ref" href="#764NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="764NumBytesToCreateFrame" data-ref-filename="764NumBytesToCreateFrame">NumBytesToCreateFrame</a> += <var>8</var>;</td></tr>
<tr><th id="6112">6112</th><td></td></tr>
<tr><th id="6113">6113</th><td>    <i>// We have to check if sp modifying instructions would get outlined.</i></td></tr>
<tr><th id="6114">6114</th><td><i>    // If so we only allow outlining if sp is unchanged overall, so matching</i></td></tr>
<tr><th id="6115">6115</th><td><i>    // sub and add instructions are okay to outline, all other sp modifications</i></td></tr>
<tr><th id="6116">6116</th><td><i>    // are not</i></td></tr>
<tr><th id="6117">6117</th><td>    <em>auto</em> <dfn class="local col8 decl" id="768hasIllegalSPModification" title='hasIllegalSPModification' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:6117:37)' data-ref="768hasIllegalSPModification" data-ref-filename="768hasIllegalSPModification">hasIllegalSPModification</dfn> = [&amp;<a class="local col7 ref" href="#767TRI" title='TRI' data-ref="767TRI" data-ref-filename="767TRI">TRI</a>](<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col9 decl" id="769C" title='C' data-type='outliner::Candidate &amp;' data-ref="769C" data-ref-filename="769C">C</dfn>) {</td></tr>
<tr><th id="6118">6118</th><td>      <em>int</em> <dfn class="local col0 decl" id="770SPValue" title='SPValue' data-type='int' data-ref="770SPValue" data-ref-filename="770SPValue">SPValue</dfn> = <var>0</var>;</td></tr>
<tr><th id="6119">6119</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="771MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="771MBBI" data-ref-filename="771MBBI">MBBI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#769C" title='C' data-ref="769C" data-ref-filename="769C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv" data-ref-filename="_ZN4llvm8outliner9Candidate5frontEv">front</a>();</td></tr>
<tr><th id="6120">6120</th><td>      <b>for</b> (;;) {</td></tr>
<tr><th id="6121">6121</th><td>        <b>if</b> (<a class="local col1 ref" href="#771MBBI" title='MBBI' data-ref="771MBBI" data-ref-filename="771MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>, &amp;<a class="local col7 ref" href="#767TRI" title='TRI' data-ref="767TRI" data-ref-filename="767TRI">TRI</a>)) {</td></tr>
<tr><th id="6122">6122</th><td>          <b>switch</b> (<a class="local col1 ref" href="#771MBBI" title='MBBI' data-ref="771MBBI" data-ref-filename="771MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="6123">6123</th><td>          <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>:</td></tr>
<tr><th id="6124">6124</th><td>          <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>:</td></tr>
<tr><th id="6125">6125</th><td>            <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBBI-&gt;getNumOperands() == <var>4</var> &amp;&amp; <q>"Wrong number of operands"</q>);</td></tr>
<tr><th id="6126">6126</th><td>            <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBBI-&gt;getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="6127">6127</th><td>                   <q>"Expected operand to be immediate"</q>);</td></tr>
<tr><th id="6128">6128</th><td>            <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBBI-&gt;getOperand(<var>1</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="6129">6129</th><td>                   <q>"Expected operand to be a register"</q>);</td></tr>
<tr><th id="6130">6130</th><td>            <i>// Check if the add just increments sp. If so, we search for</i></td></tr>
<tr><th id="6131">6131</th><td><i>            // matching sub instructions that decrement sp. If not, the</i></td></tr>
<tr><th id="6132">6132</th><td><i>            // modification is illegal</i></td></tr>
<tr><th id="6133">6133</th><td>            <b>if</b> (<a class="local col1 ref" href="#771MBBI" title='MBBI' data-ref="771MBBI" data-ref-filename="771MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>)</td></tr>
<tr><th id="6134">6134</th><td>              <a class="local col0 ref" href="#770SPValue" title='SPValue' data-ref="770SPValue" data-ref-filename="770SPValue">SPValue</a> += <a class="local col1 ref" href="#771MBBI" title='MBBI' data-ref="771MBBI" data-ref-filename="771MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="6135">6135</th><td>            <b>else</b></td></tr>
<tr><th id="6136">6136</th><td>              <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6137">6137</th><td>            <b>break</b>;</td></tr>
<tr><th id="6138">6138</th><td>          <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>:</td></tr>
<tr><th id="6139">6139</th><td>          <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWri" title='llvm::AArch64::SUBWri' data-ref="llvm::AArch64::SUBWri" data-ref-filename="llvm..AArch64..SUBWri">SUBWri</a>:</td></tr>
<tr><th id="6140">6140</th><td>            <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBBI-&gt;getNumOperands() == <var>4</var> &amp;&amp; <q>"Wrong number of operands"</q>);</td></tr>
<tr><th id="6141">6141</th><td>            <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBBI-&gt;getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="6142">6142</th><td>                   <q>"Expected operand to be immediate"</q>);</td></tr>
<tr><th id="6143">6143</th><td>            <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBBI-&gt;getOperand(<var>1</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="6144">6144</th><td>                   <q>"Expected operand to be a register"</q>);</td></tr>
<tr><th id="6145">6145</th><td>            <i>// Check if the sub just decrements sp. If so, we search for</i></td></tr>
<tr><th id="6146">6146</th><td><i>            // matching add instructions that increment sp. If not, the</i></td></tr>
<tr><th id="6147">6147</th><td><i>            // modification is illegal</i></td></tr>
<tr><th id="6148">6148</th><td>            <b>if</b> (<a class="local col1 ref" href="#771MBBI" title='MBBI' data-ref="771MBBI" data-ref-filename="771MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>)</td></tr>
<tr><th id="6149">6149</th><td>              <a class="local col0 ref" href="#770SPValue" title='SPValue' data-ref="770SPValue" data-ref-filename="770SPValue">SPValue</a> -= <a class="local col1 ref" href="#771MBBI" title='MBBI' data-ref="771MBBI" data-ref-filename="771MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="6150">6150</th><td>            <b>else</b></td></tr>
<tr><th id="6151">6151</th><td>              <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6152">6152</th><td>            <b>break</b>;</td></tr>
<tr><th id="6153">6153</th><td>          <b>default</b>:</td></tr>
<tr><th id="6154">6154</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6155">6155</th><td>          }</td></tr>
<tr><th id="6156">6156</th><td>        }</td></tr>
<tr><th id="6157">6157</th><td>        <b>if</b> (<a class="local col1 ref" href="#771MBBI" title='MBBI' data-ref="771MBBI" data-ref-filename="771MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#769C" title='C' data-ref="769C" data-ref-filename="769C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>())</td></tr>
<tr><th id="6158">6158</th><td>          <b>break</b>;</td></tr>
<tr><th id="6159">6159</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#771MBBI" title='MBBI' data-ref="771MBBI" data-ref-filename="771MBBI">MBBI</a>;</td></tr>
<tr><th id="6160">6160</th><td>      }</td></tr>
<tr><th id="6161">6161</th><td>      <b>if</b> (<a class="local col0 ref" href="#770SPValue" title='SPValue' data-ref="770SPValue" data-ref-filename="770SPValue">SPValue</a>)</td></tr>
<tr><th id="6162">6162</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6163">6163</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6164">6164</th><td>    };</td></tr>
<tr><th id="6165">6165</th><td>    <i>// Remove candidates with illegal stack modifying instructions</i></td></tr>
<tr><th id="6166">6166</th><td>    <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm8erase_ifERT_T0_" title='llvm::erase_if' data-use='c' data-ref="_ZN4llvm8erase_ifERT_T0_" data-ref-filename="_ZN4llvm8erase_ifERT_T0_">erase_if</a>(<span class='refarg'><a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a></span>, <a class="tu ref fn fake" href="#6117" title='llvm::AArch64InstrInfo::getOutliningCandidateInfo(std::vector&lt;outliner::Candidate&gt; &amp;)::(anonymous class)::' data-use='c' data-ref="_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEEN3$_4C1ERKS7_" data-ref-filename="_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEEN3$_4C1ERKS7_"></a><a class="local col8 ref" href="#768hasIllegalSPModification" title='hasIllegalSPModification' data-ref="768hasIllegalSPModification" data-ref-filename="768hasIllegalSPModification">hasIllegalSPModification</a>);</td></tr>
<tr><th id="6167">6167</th><td></td></tr>
<tr><th id="6168">6168</th><td>    <i>// If the sequence doesn't have enough candidates left, then we're done.</i></td></tr>
<tr><th id="6169">6169</th><td>    <b>if</b> (<a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() &lt; <var>2</var>)</td></tr>
<tr><th id="6170">6170</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="6171">6171</th><td>  }</td></tr>
<tr><th id="6172">6172</th><td></td></tr>
<tr><th id="6173">6173</th><td>  <i>// Properties about candidate MBBs that hold for all of them.</i></td></tr>
<tr><th id="6174">6174</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="772FlagsSetInAll" title='FlagsSetInAll' data-type='unsigned int' data-ref="772FlagsSetInAll" data-ref-filename="772FlagsSetInAll">FlagsSetInAll</dfn> = <var>0xF</var>;</td></tr>
<tr><th id="6175">6175</th><td></td></tr>
<tr><th id="6176">6176</th><td>  <i>// Compute liveness information for each candidate, and set FlagsSetInAll.</i></td></tr>
<tr><th id="6177">6177</th><td>  <span class="namespace">std::</span><span class='tu ref fn' title='std::for_each' data-use='c' data-ref="_ZSt8for_eachT_S_T0_" data-ref-filename="_ZSt8for_eachT_S_T0_">for_each</span>(<a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::begin' data-ref="_ZNSt6vector5beginEv" data-ref-filename="_ZNSt6vector5beginEv">begin</span>(), <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::end' data-ref="_ZNSt6vector3endEv" data-ref-filename="_ZNSt6vector3endEv">end</span>(),</td></tr>
<tr><th id="6178">6178</th><td>                [&amp;<a class="local col2 ref" href="#772FlagsSetInAll" title='FlagsSetInAll' data-ref="772FlagsSetInAll" data-ref-filename="772FlagsSetInAll">FlagsSetInAll</a>](<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col3 decl" id="773C" title='C' data-type='outliner::Candidate &amp;' data-ref="773C" data-ref-filename="773C">C</dfn>) {</td></tr>
<tr><th id="6179">6179</th><td>                  <a class="local col2 ref" href="#772FlagsSetInAll" title='FlagsSetInAll' data-ref="772FlagsSetInAll" data-ref-filename="772FlagsSetInAll">FlagsSetInAll</a> &amp;= <a class="local col3 ref" href="#773C" title='C' data-ref="773C" data-ref-filename="773C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::Flags" title='llvm::outliner::Candidate::Flags' data-ref="llvm::outliner::Candidate::Flags" data-ref-filename="llvm..outliner..Candidate..Flags">Flags</a>;</td></tr>
<tr><th id="6180">6180</th><td>                });</td></tr>
<tr><th id="6181">6181</th><td></td></tr>
<tr><th id="6182">6182</th><td>  <i>// According to the AArch64 Procedure Call Standard, the following are</i></td></tr>
<tr><th id="6183">6183</th><td><i>  // undefined on entry/exit from a function call:</i></td></tr>
<tr><th id="6184">6184</th><td><i>  //</i></td></tr>
<tr><th id="6185">6185</th><td><i>  // * Registers x16, x17, (and thus w16, w17)</i></td></tr>
<tr><th id="6186">6186</th><td><i>  // * Condition codes (and thus the NZCV register)</i></td></tr>
<tr><th id="6187">6187</th><td><i>  //</i></td></tr>
<tr><th id="6188">6188</th><td><i>  // Because if this, we can't outline any sequence of instructions where</i></td></tr>
<tr><th id="6189">6189</th><td><i>  // one</i></td></tr>
<tr><th id="6190">6190</th><td><i>  // of these registers is live into/across it. Thus, we need to delete</i></td></tr>
<tr><th id="6191">6191</th><td><i>  // those</i></td></tr>
<tr><th id="6192">6192</th><td><i>  // candidates.</i></td></tr>
<tr><th id="6193">6193</th><td>  <em>auto</em> <dfn class="local col4 decl" id="774CantGuaranteeValueAcrossCall" title='CantGuaranteeValueAcrossCall' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:6193:39)' data-ref="774CantGuaranteeValueAcrossCall" data-ref-filename="774CantGuaranteeValueAcrossCall">CantGuaranteeValueAcrossCall</dfn> = [&amp;<a class="local col7 ref" href="#767TRI" title='TRI' data-ref="767TRI" data-ref-filename="767TRI">TRI</a>](<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col5 decl" id="775C" title='C' data-type='outliner::Candidate &amp;' data-ref="775C" data-ref-filename="775C">C</dfn>) {</td></tr>
<tr><th id="6194">6194</th><td>    <i>// If the unsafe registers in this block are all dead, then we don't need</i></td></tr>
<tr><th id="6195">6195</th><td><i>    // to compute liveness here.</i></td></tr>
<tr><th id="6196">6196</th><td>    <b>if</b> (<a class="local col5 ref" href="#775C" title='C' data-ref="775C" data-ref-filename="775C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::Flags" title='llvm::outliner::Candidate::Flags' data-ref="llvm::outliner::Candidate::Flags" data-ref-filename="llvm..outliner..Candidate..Flags">Flags</a> &amp; <a class="enum" href="#UnsafeRegsDead" title='UnsafeRegsDead' data-ref="UnsafeRegsDead" data-ref-filename="UnsafeRegsDead">UnsafeRegsDead</a>)</td></tr>
<tr><th id="6197">6197</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6198">6198</th><td>    <a class="local col5 ref" href="#775C" title='C' data-ref="775C" data-ref-filename="775C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE" title='llvm::outliner::Candidate::initLRU' data-ref="_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE">initLRU</a>(<a class="local col7 ref" href="#767TRI" title='TRI' data-ref="767TRI" data-ref-filename="767TRI">TRI</a>);</td></tr>
<tr><th id="6199">6199</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> <dfn class="local col6 decl" id="776LRU" title='LRU' data-type='llvm::LiveRegUnits' data-ref="776LRU" data-ref-filename="776LRU">LRU</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#30" title='llvm::LiveRegUnits::LiveRegUnits' data-ref="_ZN4llvm12LiveRegUnitsC1ERKS0_" data-ref-filename="_ZN4llvm12LiveRegUnitsC1ERKS0_"></a><a class="local col5 ref" href="#775C" title='C' data-ref="775C" data-ref-filename="775C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::LRU" title='llvm::outliner::Candidate::LRU' data-ref="llvm::outliner::Candidate::LRU" data-ref-filename="llvm..outliner..Candidate..LRU">LRU</a>;</td></tr>
<tr><th id="6200">6200</th><td>    <b>return</b> (!<a class="local col6 ref" href="#776LRU" title='LRU' data-ref="776LRU" data-ref-filename="776LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W16" title='llvm::AArch64::W16' data-ref="llvm::AArch64::W16" data-ref-filename="llvm..AArch64..W16">W16</a>) || !<a class="local col6 ref" href="#776LRU" title='LRU' data-ref="776LRU" data-ref-filename="776LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W17" title='llvm::AArch64::W17' data-ref="llvm::AArch64::W17" data-ref-filename="llvm..AArch64..W17">W17</a>) ||</td></tr>
<tr><th id="6201">6201</th><td>            !<a class="local col6 ref" href="#776LRU" title='LRU' data-ref="776LRU" data-ref-filename="776LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>));</td></tr>
<tr><th id="6202">6202</th><td>  };</td></tr>
<tr><th id="6203">6203</th><td></td></tr>
<tr><th id="6204">6204</th><td>  <i>// Are there any candidates where those registers are live?</i></td></tr>
<tr><th id="6205">6205</th><td>  <b>if</b> (!(<a class="local col2 ref" href="#772FlagsSetInAll" title='FlagsSetInAll' data-ref="772FlagsSetInAll" data-ref-filename="772FlagsSetInAll">FlagsSetInAll</a> &amp; <a class="enum" href="#UnsafeRegsDead" title='UnsafeRegsDead' data-ref="UnsafeRegsDead" data-ref-filename="UnsafeRegsDead">UnsafeRegsDead</a>)) {</td></tr>
<tr><th id="6206">6206</th><td>    <i>// Erase every candidate that violates the restrictions above. (It could be</i></td></tr>
<tr><th id="6207">6207</th><td><i>    // true that we have viable candidates, so it's not worth bailing out in</i></td></tr>
<tr><th id="6208">6208</th><td><i>    // the case that, say, 1 out of 20 candidates violate the restructions.)</i></td></tr>
<tr><th id="6209">6209</th><td>    <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm8erase_ifERT_T0_" title='llvm::erase_if' data-use='c' data-ref="_ZN4llvm8erase_ifERT_T0_" data-ref-filename="_ZN4llvm8erase_ifERT_T0_">erase_if</a>(<span class='refarg'><a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a></span>, <a class="tu ref fn fake" href="#6193" title='llvm::AArch64InstrInfo::getOutliningCandidateInfo(std::vector&lt;outliner::Candidate&gt; &amp;)::(anonymous class)::' data-use='c' data-ref="_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEEN3$_5C1ERKS7_" data-ref-filename="_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEEN3$_5C1ERKS7_"></a><a class="local col4 ref" href="#774CantGuaranteeValueAcrossCall" title='CantGuaranteeValueAcrossCall' data-ref="774CantGuaranteeValueAcrossCall" data-ref-filename="774CantGuaranteeValueAcrossCall">CantGuaranteeValueAcrossCall</a>);</td></tr>
<tr><th id="6210">6210</th><td></td></tr>
<tr><th id="6211">6211</th><td>    <i>// If the sequence doesn't have enough candidates left, then we're done.</i></td></tr>
<tr><th id="6212">6212</th><td>    <b>if</b> (<a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() &lt; <var>2</var>)</td></tr>
<tr><th id="6213">6213</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="6214">6214</th><td>  }</td></tr>
<tr><th id="6215">6215</th><td></td></tr>
<tr><th id="6216">6216</th><td>  <i>// At this point, we have only "safe" candidates to outline. Figure out</i></td></tr>
<tr><th id="6217">6217</th><td><i>  // frame + call instruction information.</i></td></tr>
<tr><th id="6218">6218</th><td></td></tr>
<tr><th id="6219">6219</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="777LastInstrOpcode" title='LastInstrOpcode' data-type='unsigned int' data-ref="777LastInstrOpcode" data-ref-filename="777LastInstrOpcode">LastInstrOpcode</dfn> = <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>()<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="6220">6220</th><td></td></tr>
<tr><th id="6221">6221</th><td>  <i>// Helper lambda which sets call information for every candidate.</i></td></tr>
<tr><th id="6222">6222</th><td>  <em>auto</em> <dfn class="local col8 decl" id="778SetCandidateCallInfo" title='SetCandidateCallInfo' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:6223:7)' data-ref="778SetCandidateCallInfo" data-ref-filename="778SetCandidateCallInfo">SetCandidateCallInfo</dfn> =</td></tr>
<tr><th id="6223">6223</th><td>      [&amp;<a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>](<em>unsigned</em> <dfn class="local col9 decl" id="779CallID" title='CallID' data-type='unsigned int' data-ref="779CallID" data-ref-filename="779CallID">CallID</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="780NumBytesForCall" title='NumBytesForCall' data-type='unsigned int' data-ref="780NumBytesForCall" data-ref-filename="780NumBytesForCall">NumBytesForCall</dfn>) {</td></tr>
<tr><th id="6224">6224</th><td>        <b>for</b> (<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col1 decl" id="781C" title='C' data-type='outliner::Candidate &amp;' data-ref="781C" data-ref-filename="781C">C</dfn> : <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>)</td></tr>
<tr><th id="6225">6225</th><td>          <a class="local col1 ref" href="#781C" title='C' data-ref="781C" data-ref-filename="781C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj" data-ref-filename="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="local col9 ref" href="#779CallID" title='CallID' data-ref="779CallID" data-ref-filename="779CallID">CallID</a>, <a class="local col0 ref" href="#780NumBytesForCall" title='NumBytesForCall' data-ref="780NumBytesForCall" data-ref-filename="780NumBytesForCall">NumBytesForCall</a>);</td></tr>
<tr><th id="6226">6226</th><td>      };</td></tr>
<tr><th id="6227">6227</th><td></td></tr>
<tr><th id="6228">6228</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="782FrameID" title='FrameID' data-type='unsigned int' data-ref="782FrameID" data-ref-filename="782FrameID">FrameID</dfn> = <a class="enum" href="#MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</a>;</td></tr>
<tr><th id="6229">6229</th><td>  <a class="local col4 ref" href="#764NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="764NumBytesToCreateFrame" data-ref-filename="764NumBytesToCreateFrame">NumBytesToCreateFrame</a> += <var>4</var>;</td></tr>
<tr><th id="6230">6230</th><td></td></tr>
<tr><th id="6231">6231</th><td>  <em>bool</em> <dfn class="local col3 decl" id="783HasBTI" title='HasBTI' data-type='bool' data-ref="783HasBTI" data-ref-filename="783HasBTI">HasBTI</dfn> = <a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a></span>, [](<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col4 decl" id="784C" title='C' data-type='outliner::Candidate &amp;' data-ref="784C" data-ref-filename="784C">C</dfn>) {</td></tr>
<tr><th id="6232">6232</th><td>    <b>return</b> <a class="local col4 ref" href="#784C" title='C' data-ref="784C" data-ref-filename="784C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;()-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo23branchTargetEnforcementEv" title='llvm::AArch64FunctionInfo::branchTargetEnforcement' data-ref="_ZNK4llvm19AArch64FunctionInfo23branchTargetEnforcementEv" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo23branchTargetEnforcementEv">branchTargetEnforcement</a>();</td></tr>
<tr><th id="6233">6233</th><td>  });</td></tr>
<tr><th id="6234">6234</th><td></td></tr>
<tr><th id="6235">6235</th><td>  <i>// We check to see if CFI Instructions are present, and if they are</i></td></tr>
<tr><th id="6236">6236</th><td><i>  // we find the number of CFI Instructions in the candidates.</i></td></tr>
<tr><th id="6237">6237</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="785CFICount" title='CFICount' data-type='unsigned int' data-ref="785CFICount" data-ref-filename="785CFICount">CFICount</dfn> = <var>0</var>;</td></tr>
<tr><th id="6238">6238</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="786MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="786MBBI" data-ref-filename="786MBBI">MBBI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv" data-ref-filename="_ZN4llvm8outliner9Candidate5frontEv">front</a>();</td></tr>
<tr><th id="6239">6239</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="787Loc" title='Loc' data-type='unsigned int' data-ref="787Loc" data-ref-filename="787Loc">Loc</dfn> = <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate11getStartIdxEv" title='llvm::outliner::Candidate::getStartIdx' data-ref="_ZNK4llvm8outliner9Candidate11getStartIdxEv" data-ref-filename="_ZNK4llvm8outliner9Candidate11getStartIdxEv">getStartIdx</a>();</td></tr>
<tr><th id="6240">6240</th><td>       <a class="local col7 ref" href="#787Loc" title='Loc' data-ref="787Loc" data-ref-filename="787Loc">Loc</a> &lt; <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate9getEndIdxEv" title='llvm::outliner::Candidate::getEndIdx' data-ref="_ZNK4llvm8outliner9Candidate9getEndIdxEv" data-ref-filename="_ZNK4llvm8outliner9Candidate9getEndIdxEv">getEndIdx</a>() + <var>1</var>; <a class="local col7 ref" href="#787Loc" title='Loc' data-ref="787Loc" data-ref-filename="787Loc">Loc</a>++) {</td></tr>
<tr><th id="6241">6241</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>&gt; &amp;<dfn class="local col8 decl" id="788CFIInstructions" title='CFIInstructions' data-type='const std::vector&lt;MCCFIInstruction&gt; &amp;' data-ref="788CFIInstructions" data-ref-filename="788CFIInstructions">CFIInstructions</dfn> =</td></tr>
<tr><th id="6242">6242</th><td>        <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction20getFrameInstructionsEv" title='llvm::MachineFunction::getFrameInstructions' data-ref="_ZNK4llvm15MachineFunction20getFrameInstructionsEv" data-ref-filename="_ZNK4llvm15MachineFunction20getFrameInstructionsEv">getFrameInstructions</a>();</td></tr>
<tr><th id="6243">6243</th><td>    <b>if</b> (<a class="local col6 ref" href="#786MBBI" title='MBBI' data-ref="786MBBI" data-ref-filename="786MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isCFIInstructionEv" title='llvm::MachineInstr::isCFIInstruction' data-ref="_ZNK4llvm12MachineInstr16isCFIInstructionEv" data-ref-filename="_ZNK4llvm12MachineInstr16isCFIInstructionEv">isCFIInstruction</a>()) {</td></tr>
<tr><th id="6244">6244</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="789CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="789CFIIndex" data-ref-filename="789CFIIndex">CFIIndex</dfn> = <a class="local col6 ref" href="#786MBBI" title='MBBI' data-ref="786MBBI" data-ref-filename="786MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11getCFIIndexEv" title='llvm::MachineOperand::getCFIIndex' data-ref="_ZNK4llvm14MachineOperand11getCFIIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand11getCFIIndexEv">getCFIIndex</a>();</td></tr>
<tr><th id="6245">6245</th><td>      <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a> <dfn class="local col0 decl" id="790CFI" title='CFI' data-type='llvm::MCCFIInstruction' data-ref="790CFI" data-ref-filename="790CFI">CFI</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCDwarf.h.html#441" title='llvm::MCCFIInstruction::MCCFIInstruction' data-ref="_ZN4llvm16MCCFIInstructionC1ERKS0_" data-ref-filename="_ZN4llvm16MCCFIInstructionC1ERKS0_"></a><a class="local col8 ref" href="#788CFIInstructions" title='CFIInstructions' data-ref="788CFIInstructions" data-ref-filename="788CFIInstructions">CFIInstructions</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col9 ref" href="#789CFIIndex" title='CFIIndex' data-ref="789CFIIndex" data-ref-filename="789CFIIndex">CFIIndex</a>]</span>;</td></tr>
<tr><th id="6246">6246</th><td>      <a class="local col5 ref" href="#785CFICount" title='CFICount' data-ref="785CFICount" data-ref-filename="785CFICount">CFICount</a>++;</td></tr>
<tr><th id="6247">6247</th><td>    }</td></tr>
<tr><th id="6248">6248</th><td>    <a class="local col6 ref" href="#786MBBI" title='MBBI' data-ref="786MBBI" data-ref-filename="786MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="6249">6249</th><td>  }</td></tr>
<tr><th id="6250">6250</th><td></td></tr>
<tr><th id="6251">6251</th><td>  <i>// We compare the number of found CFI Instructions to  the number of CFI</i></td></tr>
<tr><th id="6252">6252</th><td><i>  // instructions in the parent function for each candidate.  We must check this</i></td></tr>
<tr><th id="6253">6253</th><td><i>  // since if we outline one of the CFI instructions in a function, we have to</i></td></tr>
<tr><th id="6254">6254</th><td><i>  // outline them all for correctness. If we do not, the address offsets will be</i></td></tr>
<tr><th id="6255">6255</th><td><i>  // incorrect between the two sections of the program.</i></td></tr>
<tr><th id="6256">6256</th><td>  <b>for</b> (<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col1 decl" id="791C" title='C' data-type='outliner::Candidate &amp;' data-ref="791C" data-ref-filename="791C">C</dfn> : <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>) {</td></tr>
<tr><th id="6257">6257</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>&gt; <dfn class="local col2 decl" id="792CFIInstructions" title='CFIInstructions' data-type='std::vector&lt;MCCFIInstruction&gt;' data-ref="792CFIInstructions" data-ref-filename="792CFIInstructions">CFIInstructions</dfn> =</td></tr>
<tr><th id="6258">6258</th><td>        <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E" data-ref-filename="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></span><a class="local col1 ref" href="#791C" title='C' data-ref="791C" data-ref-filename="791C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction20getFrameInstructionsEv" title='llvm::MachineFunction::getFrameInstructions' data-ref="_ZNK4llvm15MachineFunction20getFrameInstructionsEv" data-ref-filename="_ZNK4llvm15MachineFunction20getFrameInstructionsEv">getFrameInstructions</a>();</td></tr>
<tr><th id="6259">6259</th><td></td></tr>
<tr><th id="6260">6260</th><td>    <b>if</b> (<a class="local col5 ref" href="#785CFICount" title='CFICount' data-ref="785CFICount" data-ref-filename="785CFICount">CFICount</a> &gt; <var>0</var> &amp;&amp; <a class="local col5 ref" href="#785CFICount" title='CFICount' data-ref="785CFICount" data-ref-filename="785CFICount">CFICount</a> != <a class="local col2 ref" href="#792CFIInstructions" title='CFIInstructions' data-ref="792CFIInstructions" data-ref-filename="792CFIInstructions">CFIInstructions</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>())</td></tr>
<tr><th id="6261">6261</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="6262">6262</th><td>  }</td></tr>
<tr><th id="6263">6263</th><td></td></tr>
<tr><th id="6264">6264</th><td>  <i>// Returns true if an instructions is safe to fix up, false otherwise.</i></td></tr>
<tr><th id="6265">6265</th><td>  <em>auto</em> <dfn class="local col3 decl" id="793IsSafeToFixup" title='IsSafeToFixup' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:6265:24)' data-ref="793IsSafeToFixup" data-ref-filename="793IsSafeToFixup">IsSafeToFixup</dfn> = [<b>this</b>, &amp;<a class="local col7 ref" href="#767TRI" title='TRI' data-ref="767TRI" data-ref-filename="767TRI">TRI</a>](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="794MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="794MI" data-ref-filename="794MI">MI</dfn>) {</td></tr>
<tr><th id="6266">6266</th><td>    <b>if</b> (<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="6267">6267</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6268">6268</th><td></td></tr>
<tr><th id="6269">6269</th><td>    <b>if</b> (!<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>, &amp;<a class="local col7 ref" href="#767TRI" title='TRI' data-ref="767TRI" data-ref-filename="767TRI">TRI</a>) &amp;&amp;</td></tr>
<tr><th id="6270">6270</th><td>        !<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>, &amp;<a class="local col7 ref" href="#767TRI" title='TRI' data-ref="767TRI" data-ref-filename="767TRI">TRI</a>))</td></tr>
<tr><th id="6271">6271</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6272">6272</th><td></td></tr>
<tr><th id="6273">6273</th><td>    <i>// Any modification of SP will break our code to save/restore LR.</i></td></tr>
<tr><th id="6274">6274</th><td><i>    // FIXME: We could handle some instructions which add a constant</i></td></tr>
<tr><th id="6275">6275</th><td><i>    // offset to SP, with a bit more work.</i></td></tr>
<tr><th id="6276">6276</th><td>    <b>if</b> (<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>, &amp;<a class="local col7 ref" href="#767TRI" title='TRI' data-ref="767TRI" data-ref-filename="767TRI">TRI</a>))</td></tr>
<tr><th id="6277">6277</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6278">6278</th><td></td></tr>
<tr><th id="6279">6279</th><td>    <i>// At this point, we have a stack instruction that we might need to</i></td></tr>
<tr><th id="6280">6280</th><td><i>    // fix up. We'll handle it if it's a load or store.</i></td></tr>
<tr><th id="6281">6281</th><td>    <b>if</b> (<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>()) {</td></tr>
<tr><th id="6282">6282</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="795Base" title='Base' data-type='const llvm::MachineOperand *' data-ref="795Base" data-ref-filename="795Base">Base</dfn>; <i>// Filled with the base operand of MI.</i></td></tr>
<tr><th id="6283">6283</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="796Offset" title='Offset' data-type='int64_t' data-ref="796Offset" data-ref-filename="796Offset">Offset</dfn>;             <i>// Filled with the offset of MI.</i></td></tr>
<tr><th id="6284">6284</th><td>      <em>bool</em> <dfn class="local col7 decl" id="797OffsetIsScalable" title='OffsetIsScalable' data-type='bool' data-ref="797OffsetIsScalable" data-ref-filename="797OffsetIsScalable">OffsetIsScalable</dfn>;</td></tr>
<tr><th id="6285">6285</th><td></td></tr>
<tr><th id="6286">6286</th><td>      <i>// Does it allow us to offset the base operand and is the base the</i></td></tr>
<tr><th id="6287">6287</th><td><i>      // register SP?</i></td></tr>
<tr><th id="6288">6288</th><td>      <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlRbPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlRbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlRbPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>, <span class='refarg'><a class="local col5 ref" href="#795Base" title='Base' data-ref="795Base" data-ref-filename="795Base">Base</a></span>, <span class='refarg'><a class="local col6 ref" href="#796Offset" title='Offset' data-ref="796Offset" data-ref-filename="796Offset">Offset</a></span>, <span class='refarg'><a class="local col7 ref" href="#797OffsetIsScalable" title='OffsetIsScalable' data-ref="797OffsetIsScalable" data-ref-filename="797OffsetIsScalable">OffsetIsScalable</a></span>, &amp;<a class="local col7 ref" href="#767TRI" title='TRI' data-ref="767TRI" data-ref-filename="767TRI">TRI</a>) ||</td></tr>
<tr><th id="6289">6289</th><td>          !<a class="local col5 ref" href="#795Base" title='Base' data-ref="795Base" data-ref-filename="795Base">Base</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col5 ref" href="#795Base" title='Base' data-ref="795Base" data-ref-filename="795Base">Base</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>)</td></tr>
<tr><th id="6290">6290</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6291">6291</th><td></td></tr>
<tr><th id="6292">6292</th><td>      <i>// Fixe-up code below assumes bytes.</i></td></tr>
<tr><th id="6293">6293</th><td>      <b>if</b> (<a class="local col7 ref" href="#797OffsetIsScalable" title='OffsetIsScalable' data-ref="797OffsetIsScalable" data-ref-filename="797OffsetIsScalable">OffsetIsScalable</a>)</td></tr>
<tr><th id="6294">6294</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6295">6295</th><td></td></tr>
<tr><th id="6296">6296</th><td>      <i>// Find the minimum/maximum offset for this instruction and check</i></td></tr>
<tr><th id="6297">6297</th><td><i>      // if fixing it up would be in range.</i></td></tr>
<tr><th id="6298">6298</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="798MinOffset" title='MinOffset' data-type='int64_t' data-ref="798MinOffset" data-ref-filename="798MinOffset">MinOffset</dfn>,</td></tr>
<tr><th id="6299">6299</th><td>          <dfn class="local col9 decl" id="799MaxOffset" title='MaxOffset' data-type='int64_t' data-ref="799MaxOffset" data-ref-filename="799MaxOffset">MaxOffset</dfn>;  <i>// Unscaled offsets for the instruction.</i></td></tr>
<tr><th id="6300">6300</th><td>      <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a> <dfn class="local col0 decl" id="800Scale" title='Scale' data-type='llvm::TypeSize' data-ref="800Scale" data-ref-filename="800Scale">Scale</dfn><a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSizeC1Emb" title='llvm::TypeSize::TypeSize' data-ref="_ZN4llvm8TypeSizeC1Emb" data-ref-filename="_ZN4llvm8TypeSizeC1Emb">(</a><var>0U</var>, <b>false</b>); <i>// The scale to multiply the offsets by.</i></td></tr>
<tr><th id="6301">6301</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="801DummyWidth" title='DummyWidth' data-type='unsigned int' data-ref="801DummyWidth" data-ref-filename="801DummyWidth">DummyWidth</dfn>;</td></tr>
<tr><th id="6302">6302</th><td>      <a class="member fn" href="#_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" data-ref-filename="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_">getMemOpInfo</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col0 ref" href="#800Scale" title='Scale' data-ref="800Scale" data-ref-filename="800Scale">Scale</a></span>, <span class='refarg'><a class="local col1 ref" href="#801DummyWidth" title='DummyWidth' data-ref="801DummyWidth" data-ref-filename="801DummyWidth">DummyWidth</a></span>, <span class='refarg'><a class="local col8 ref" href="#798MinOffset" title='MinOffset' data-ref="798MinOffset" data-ref-filename="798MinOffset">MinOffset</a></span>, <span class='refarg'><a class="local col9 ref" href="#799MaxOffset" title='MaxOffset' data-ref="799MaxOffset" data-ref-filename="799MaxOffset">MaxOffset</a></span>);</td></tr>
<tr><th id="6303">6303</th><td></td></tr>
<tr><th id="6304">6304</th><td>      <a class="local col6 ref" href="#796Offset" title='Offset' data-ref="796Offset" data-ref-filename="796Offset">Offset</a> += <var>16</var>; <i>// Update the offset to what it would be if we outlined.</i></td></tr>
<tr><th id="6305">6305</th><td>      <b>if</b> (<a class="local col6 ref" href="#796Offset" title='Offset' data-ref="796Offset" data-ref-filename="796Offset">Offset</a> &lt; <a class="local col8 ref" href="#798MinOffset" title='MinOffset' data-ref="798MinOffset" data-ref-filename="798MinOffset">MinOffset</a> * (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>)<a class="local col0 ref" href="#800Scale" title='Scale' data-ref="800Scale" data-ref-filename="800Scale">Scale</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSize12getFixedSizeEv" title='llvm::TypeSize::getFixedSize' data-ref="_ZNK4llvm8TypeSize12getFixedSizeEv" data-ref-filename="_ZNK4llvm8TypeSize12getFixedSizeEv">getFixedSize</a>() ||</td></tr>
<tr><th id="6306">6306</th><td>          <a class="local col6 ref" href="#796Offset" title='Offset' data-ref="796Offset" data-ref-filename="796Offset">Offset</a> &gt; <a class="local col9 ref" href="#799MaxOffset" title='MaxOffset' data-ref="799MaxOffset" data-ref-filename="799MaxOffset">MaxOffset</a> * (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>)<a class="local col0 ref" href="#800Scale" title='Scale' data-ref="800Scale" data-ref-filename="800Scale">Scale</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSize12getFixedSizeEv" title='llvm::TypeSize::getFixedSize' data-ref="_ZNK4llvm8TypeSize12getFixedSizeEv" data-ref-filename="_ZNK4llvm8TypeSize12getFixedSizeEv">getFixedSize</a>())</td></tr>
<tr><th id="6307">6307</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6308">6308</th><td></td></tr>
<tr><th id="6309">6309</th><td>      <i>// It's in range, so we can outline it.</i></td></tr>
<tr><th id="6310">6310</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6311">6311</th><td>    }</td></tr>
<tr><th id="6312">6312</th><td></td></tr>
<tr><th id="6313">6313</th><td>    <i>// FIXME: Add handling for instructions like "add x0, sp, #8".</i></td></tr>
<tr><th id="6314">6314</th><td><i></i></td></tr>
<tr><th id="6315">6315</th><td><i>    // We can't fix it up, so don't outline it.</i></td></tr>
<tr><th id="6316">6316</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6317">6317</th><td>  };</td></tr>
<tr><th id="6318">6318</th><td></td></tr>
<tr><th id="6319">6319</th><td>  <i>// True if it's possible to fix up each stack instruction in this sequence.</i></td></tr>
<tr><th id="6320">6320</th><td><i>  // Important for frames/call variants that modify the stack.</i></td></tr>
<tr><th id="6321">6321</th><td>  <em>bool</em> <dfn class="local col2 decl" id="802AllStackInstrsSafe" title='AllStackInstrsSafe' data-type='bool' data-ref="802AllStackInstrsSafe" data-ref-filename="802AllStackInstrsSafe">AllStackInstrsSafe</dfn> = <span class="namespace">std::</span><span class='tu ref fn' title='std::all_of' data-use='c' data-ref="_ZSt6all_ofT_S_T0_" data-ref-filename="_ZSt6all_ofT_S_T0_">all_of</span>(</td></tr>
<tr><th id="6322">6322</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#760FirstCand" title='FirstCand' data-ref="760FirstCand" data-ref-filename="760FirstCand">FirstCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv" data-ref-filename="_ZN4llvm8outliner9Candidate5frontEv">front</a>(), <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#760FirstCand" title='FirstCand' data-ref="760FirstCand" data-ref-filename="760FirstCand">FirstCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>()), <a class="tu ref fn fake" href="#6265" title='llvm::AArch64InstrInfo::getOutliningCandidateInfo(std::vector&lt;outliner::Candidate&gt; &amp;)::(anonymous class)::' data-use='c' data-ref="_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEEN3$_6C1ERKS7_" data-ref-filename="_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEEN3$_6C1ERKS7_"></a><a class="local col3 ref" href="#793IsSafeToFixup" title='IsSafeToFixup' data-ref="793IsSafeToFixup" data-ref-filename="793IsSafeToFixup">IsSafeToFixup</a>);</td></tr>
<tr><th id="6323">6323</th><td></td></tr>
<tr><th id="6324">6324</th><td>  <i>// If the last instruction in any candidate is a terminator, then we should</i></td></tr>
<tr><th id="6325">6325</th><td><i>  // tail call all of the candidates.</i></td></tr>
<tr><th id="6326">6326</th><td>  <b>if</b> (<a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>()<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="6327">6327</th><td>    <a class="local col2 ref" href="#782FrameID" title='FrameID' data-ref="782FrameID" data-ref-filename="782FrameID">FrameID</a> = <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a>;</td></tr>
<tr><th id="6328">6328</th><td>    <a class="local col4 ref" href="#764NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="764NumBytesToCreateFrame" data-ref-filename="764NumBytesToCreateFrame">NumBytesToCreateFrame</a> = <var>0</var>;</td></tr>
<tr><th id="6329">6329</th><td>    <a class="local col8 ref" href="#778SetCandidateCallInfo" title='SetCandidateCallInfo' data-ref="778SetCandidateCallInfo" data-ref-filename="778SetCandidateCallInfo">SetCandidateCallInfo</a><a class="tu ref fn" href="#_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_7clEjj" title='llvm::AArch64InstrInfo::getOutliningCandidateInfo(std::vector&lt;outliner::Candidate&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_7clEjj" data-ref-filename="_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_7clEjj">(<a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a>, <var>4</var>)</a>;</td></tr>
<tr><th id="6330">6330</th><td>  }</td></tr>
<tr><th id="6331">6331</th><td></td></tr>
<tr><th id="6332">6332</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#777LastInstrOpcode" title='LastInstrOpcode' data-ref="777LastInstrOpcode" data-ref-filename="777LastInstrOpcode">LastInstrOpcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BL" title='llvm::AArch64::BL' data-ref="llvm::AArch64::BL" data-ref-filename="llvm..AArch64..BL">BL</a> ||</td></tr>
<tr><th id="6333">6333</th><td>           ((<a class="local col7 ref" href="#777LastInstrOpcode" title='LastInstrOpcode' data-ref="777LastInstrOpcode" data-ref-filename="777LastInstrOpcode">LastInstrOpcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BLR" title='llvm::AArch64::BLR' data-ref="llvm::AArch64::BLR" data-ref-filename="llvm..AArch64..BLR">BLR</a> ||</td></tr>
<tr><th id="6334">6334</th><td>             <a class="local col7 ref" href="#777LastInstrOpcode" title='LastInstrOpcode' data-ref="777LastInstrOpcode" data-ref-filename="777LastInstrOpcode">LastInstrOpcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BLRNoIP" title='llvm::AArch64::BLRNoIP' data-ref="llvm::AArch64::BLRNoIP" data-ref-filename="llvm..AArch64..BLRNoIP">BLRNoIP</a>) &amp;&amp;</td></tr>
<tr><th id="6335">6335</th><td>            !<a class="local col3 ref" href="#783HasBTI" title='HasBTI' data-ref="783HasBTI" data-ref-filename="783HasBTI">HasBTI</a>)) {</td></tr>
<tr><th id="6336">6336</th><td>    <i>// FIXME: Do we need to check if the code after this uses the value of LR?</i></td></tr>
<tr><th id="6337">6337</th><td>    <a class="local col2 ref" href="#782FrameID" title='FrameID' data-ref="782FrameID" data-ref-filename="782FrameID">FrameID</a> = <a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a>;</td></tr>
<tr><th id="6338">6338</th><td>    <a class="local col4 ref" href="#764NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="764NumBytesToCreateFrame" data-ref-filename="764NumBytesToCreateFrame">NumBytesToCreateFrame</a> = <var>0</var>;</td></tr>
<tr><th id="6339">6339</th><td>    <a class="local col8 ref" href="#778SetCandidateCallInfo" title='SetCandidateCallInfo' data-ref="778SetCandidateCallInfo" data-ref-filename="778SetCandidateCallInfo">SetCandidateCallInfo</a><a class="tu ref fn" href="#_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_7clEjj" title='llvm::AArch64InstrInfo::getOutliningCandidateInfo(std::vector&lt;outliner::Candidate&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_7clEjj" data-ref-filename="_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_7clEjj">(<a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a>, <var>4</var>)</a>;</td></tr>
<tr><th id="6340">6340</th><td>  }</td></tr>
<tr><th id="6341">6341</th><td></td></tr>
<tr><th id="6342">6342</th><td>  <b>else</b> {</td></tr>
<tr><th id="6343">6343</th><td>    <i>// We need to decide how to emit calls + frames. We can always emit the same</i></td></tr>
<tr><th id="6344">6344</th><td><i>    // frame if we don't need to save to the stack. If we have to save to the</i></td></tr>
<tr><th id="6345">6345</th><td><i>    // stack, then we need a different frame.</i></td></tr>
<tr><th id="6346">6346</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="803NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-type='unsigned int' data-ref="803NumBytesNoStackCalls" data-ref-filename="803NumBytesNoStackCalls">NumBytesNoStackCalls</dfn> = <var>0</var>;</td></tr>
<tr><th id="6347">6347</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a>&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col4 decl" id="804CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-type='std::vector&lt;outliner::Candidate&gt;' data-ref="804CandidatesWithoutStackFixups" data-ref-filename="804CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</dfn>;</td></tr>
<tr><th id="6348">6348</th><td></td></tr>
<tr><th id="6349">6349</th><td>    <i>// Check if we have to save LR.</i></td></tr>
<tr><th id="6350">6350</th><td>    <b>for</b> (<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col5 decl" id="805C" title='C' data-type='outliner::Candidate &amp;' data-ref="805C" data-ref-filename="805C">C</dfn> : <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>) {</td></tr>
<tr><th id="6351">6351</th><td>      <a class="local col5 ref" href="#805C" title='C' data-ref="805C" data-ref-filename="805C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE" title='llvm::outliner::Candidate::initLRU' data-ref="_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE">initLRU</a>(<a class="local col7 ref" href="#767TRI" title='TRI' data-ref="767TRI" data-ref-filename="767TRI">TRI</a>);</td></tr>
<tr><th id="6352">6352</th><td></td></tr>
<tr><th id="6353">6353</th><td>      <i>// If we have a noreturn caller, then we're going to be conservative and</i></td></tr>
<tr><th id="6354">6354</th><td><i>      // say that we have to save LR. If we don't have a ret at the end of the</i></td></tr>
<tr><th id="6355">6355</th><td><i>      // block, then we can't reason about liveness accurately.</i></td></tr>
<tr><th id="6356">6356</th><td><i>      //</i></td></tr>
<tr><th id="6357">6357</th><td><i>      // FIXME: We can probably do better than always disabling this in</i></td></tr>
<tr><th id="6358">6358</th><td><i>      // noreturn functions by fixing up the liveness info.</i></td></tr>
<tr><th id="6359">6359</th><td>      <em>bool</em> <dfn class="local col6 decl" id="806IsNoReturn" title='IsNoReturn' data-type='bool' data-ref="806IsNoReturn" data-ref-filename="806IsNoReturn">IsNoReturn</dfn> =</td></tr>
<tr><th id="6360">6360</th><td>          <a class="local col5 ref" href="#805C" title='C' data-ref="805C" data-ref-filename="805C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE">hasFnAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#40" title='llvm::Attribute::NoReturn' data-ref="llvm::Attribute::NoReturn" data-ref-filename="llvm..Attribute..NoReturn">NoReturn</a>);</td></tr>
<tr><th id="6361">6361</th><td></td></tr>
<tr><th id="6362">6362</th><td>      <i>// Is LR available? If so, we don't need a save.</i></td></tr>
<tr><th id="6363">6363</th><td>      <b>if</b> (<a class="local col5 ref" href="#805C" title='C' data-ref="805C" data-ref-filename="805C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::LRU" title='llvm::outliner::Candidate::LRU' data-ref="llvm::outliner::Candidate::LRU" data-ref-filename="llvm..outliner..Candidate..LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>) &amp;&amp; !<a class="local col6 ref" href="#806IsNoReturn" title='IsNoReturn' data-ref="806IsNoReturn" data-ref-filename="806IsNoReturn">IsNoReturn</a>) {</td></tr>
<tr><th id="6364">6364</th><td>        <a class="local col3 ref" href="#803NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="803NumBytesNoStackCalls" data-ref-filename="803NumBytesNoStackCalls">NumBytesNoStackCalls</a> += <var>4</var>;</td></tr>
<tr><th id="6365">6365</th><td>        <a class="local col5 ref" href="#805C" title='C' data-ref="805C" data-ref-filename="805C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj" data-ref-filename="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="enum" href="#MachineOutlinerNoLRSave" title='MachineOutlinerNoLRSave' data-ref="MachineOutlinerNoLRSave" data-ref-filename="MachineOutlinerNoLRSave">MachineOutlinerNoLRSave</a>, <var>4</var>);</td></tr>
<tr><th id="6366">6366</th><td>        <a class="local col4 ref" href="#804CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-ref="804CandidatesWithoutStackFixups" data-ref-filename="804CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col5 ref" href="#805C" title='C' data-ref="805C" data-ref-filename="805C">C</a>);</td></tr>
<tr><th id="6367">6367</th><td>      }</td></tr>
<tr><th id="6368">6368</th><td></td></tr>
<tr><th id="6369">6369</th><td>      <i>// Is an unused register available? If so, we won't modify the stack, so</i></td></tr>
<tr><th id="6370">6370</th><td><i>      // we can outline with the same frame type as those that don't save LR.</i></td></tr>
<tr><th id="6371">6371</th><td>      <b>else</b> <b>if</b> (<a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" title='llvm::AArch64InstrInfo::findRegisterToSaveLRTo' data-ref="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE">findRegisterToSaveLRTo</a>(<a class="local col5 ref" href="#805C" title='C' data-ref="805C" data-ref-filename="805C">C</a>)) {</td></tr>
<tr><th id="6372">6372</th><td>        <a class="local col3 ref" href="#803NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="803NumBytesNoStackCalls" data-ref-filename="803NumBytesNoStackCalls">NumBytesNoStackCalls</a> += <var>12</var>;</td></tr>
<tr><th id="6373">6373</th><td>        <a class="local col5 ref" href="#805C" title='C' data-ref="805C" data-ref-filename="805C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj" data-ref-filename="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="enum" href="#MachineOutlinerRegSave" title='MachineOutlinerRegSave' data-ref="MachineOutlinerRegSave" data-ref-filename="MachineOutlinerRegSave">MachineOutlinerRegSave</a>, <var>12</var>);</td></tr>
<tr><th id="6374">6374</th><td>        <a class="local col4 ref" href="#804CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-ref="804CandidatesWithoutStackFixups" data-ref-filename="804CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col5 ref" href="#805C" title='C' data-ref="805C" data-ref-filename="805C">C</a>);</td></tr>
<tr><th id="6375">6375</th><td>      }</td></tr>
<tr><th id="6376">6376</th><td></td></tr>
<tr><th id="6377">6377</th><td>      <i>// Is SP used in the sequence at all? If not, we don't have to modify</i></td></tr>
<tr><th id="6378">6378</th><td><i>      // the stack, so we are guaranteed to get the same frame.</i></td></tr>
<tr><th id="6379">6379</th><td>      <b>else</b> <b>if</b> (<a class="local col5 ref" href="#805C" title='C' data-ref="805C" data-ref-filename="805C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::UsedInSequence" title='llvm::outliner::Candidate::UsedInSequence' data-ref="llvm::outliner::Candidate::UsedInSequence" data-ref-filename="llvm..outliner..Candidate..UsedInSequence">UsedInSequence</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>)) {</td></tr>
<tr><th id="6380">6380</th><td>        <a class="local col3 ref" href="#803NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="803NumBytesNoStackCalls" data-ref-filename="803NumBytesNoStackCalls">NumBytesNoStackCalls</a> += <var>12</var>;</td></tr>
<tr><th id="6381">6381</th><td>        <a class="local col5 ref" href="#805C" title='C' data-ref="805C" data-ref-filename="805C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj" data-ref-filename="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="enum" href="#MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</a>, <var>12</var>);</td></tr>
<tr><th id="6382">6382</th><td>        <a class="local col4 ref" href="#804CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-ref="804CandidatesWithoutStackFixups" data-ref-filename="804CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col5 ref" href="#805C" title='C' data-ref="805C" data-ref-filename="805C">C</a>);</td></tr>
<tr><th id="6383">6383</th><td>      }</td></tr>
<tr><th id="6384">6384</th><td></td></tr>
<tr><th id="6385">6385</th><td>      <i>// If we outline this, we need to modify the stack. Pretend we don't</i></td></tr>
<tr><th id="6386">6386</th><td><i>      // outline this by saving all of its bytes.</i></td></tr>
<tr><th id="6387">6387</th><td>      <b>else</b> {</td></tr>
<tr><th id="6388">6388</th><td>        <a class="local col3 ref" href="#803NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="803NumBytesNoStackCalls" data-ref-filename="803NumBytesNoStackCalls">NumBytesNoStackCalls</a> += <a class="local col1 ref" href="#761SequenceSize" title='SequenceSize' data-ref="761SequenceSize" data-ref-filename="761SequenceSize">SequenceSize</a>;</td></tr>
<tr><th id="6389">6389</th><td>      }</td></tr>
<tr><th id="6390">6390</th><td>    }</td></tr>
<tr><th id="6391">6391</th><td></td></tr>
<tr><th id="6392">6392</th><td>    <i>// If there are no places where we have to save LR, then note that we</i></td></tr>
<tr><th id="6393">6393</th><td><i>    // don't have to update the stack. Otherwise, give every candidate the</i></td></tr>
<tr><th id="6394">6394</th><td><i>    // default call type, as long as it's safe to do so.</i></td></tr>
<tr><th id="6395">6395</th><td>    <b>if</b> (!<a class="local col2 ref" href="#802AllStackInstrsSafe" title='AllStackInstrsSafe' data-ref="802AllStackInstrsSafe" data-ref-filename="802AllStackInstrsSafe">AllStackInstrsSafe</a> ||</td></tr>
<tr><th id="6396">6396</th><td>        <a class="local col3 ref" href="#803NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="803NumBytesNoStackCalls" data-ref-filename="803NumBytesNoStackCalls">NumBytesNoStackCalls</a> &lt;= <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() * <var>12</var>) {</td></tr>
<tr><th id="6397">6397</th><td>      <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a> <span class='ref fn' title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E" data-ref-filename="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</span> <a class="local col4 ref" href="#804CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-ref="804CandidatesWithoutStackFixups" data-ref-filename="804CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</a>;</td></tr>
<tr><th id="6398">6398</th><td>      <a class="local col2 ref" href="#782FrameID" title='FrameID' data-ref="782FrameID" data-ref-filename="782FrameID">FrameID</a> = <a class="enum" href="#MachineOutlinerNoLRSave" title='MachineOutlinerNoLRSave' data-ref="MachineOutlinerNoLRSave" data-ref-filename="MachineOutlinerNoLRSave">MachineOutlinerNoLRSave</a>;</td></tr>
<tr><th id="6399">6399</th><td>    } <b>else</b> {</td></tr>
<tr><th id="6400">6400</th><td>      <a class="local col8 ref" href="#778SetCandidateCallInfo" title='SetCandidateCallInfo' data-ref="778SetCandidateCallInfo" data-ref-filename="778SetCandidateCallInfo">SetCandidateCallInfo</a><a class="tu ref fn" href="#_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_7clEjj" title='llvm::AArch64InstrInfo::getOutliningCandidateInfo(std::vector&lt;outliner::Candidate&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_7clEjj" data-ref-filename="_ZZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_7clEjj">(<a class="enum" href="#MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</a>, <var>12</var>)</a>;</td></tr>
<tr><th id="6401">6401</th><td></td></tr>
<tr><th id="6402">6402</th><td>      <i>// Bugzilla ID: 46767</i></td></tr>
<tr><th id="6403">6403</th><td><i>      // TODO: Check if fixing up the stack more than once is safe so we can</i></td></tr>
<tr><th id="6404">6404</th><td><i>      // outline these.</i></td></tr>
<tr><th id="6405">6405</th><td><i>      //</i></td></tr>
<tr><th id="6406">6406</th><td><i>      // An outline resulting in a caller that requires stack fixups at the</i></td></tr>
<tr><th id="6407">6407</th><td><i>      // callsite to a callee that also requires stack fixups can happen when</i></td></tr>
<tr><th id="6408">6408</th><td><i>      // there are no available registers at the candidate callsite for a</i></td></tr>
<tr><th id="6409">6409</th><td><i>      // candidate that itself also has calls.</i></td></tr>
<tr><th id="6410">6410</th><td><i>      //</i></td></tr>
<tr><th id="6411">6411</th><td><i>      // In other words if function_containing_sequence in the following pseudo</i></td></tr>
<tr><th id="6412">6412</th><td><i>      // assembly requires that we save LR at the point of the call, but there</i></td></tr>
<tr><th id="6413">6413</th><td><i>      // are no available registers: in this case we save using SP and as a</i></td></tr>
<tr><th id="6414">6414</th><td><i>      // result the SP offsets requires stack fixups by multiples of 16.</i></td></tr>
<tr><th id="6415">6415</th><td><i>      //</i></td></tr>
<tr><th id="6416">6416</th><td><i>      // function_containing_sequence:</i></td></tr>
<tr><th id="6417">6417</th><td><i>      //   ...</i></td></tr>
<tr><th id="6418">6418</th><td><i>      //   save LR to SP &lt;- Requires stack instr fixups in OUTLINED_FUNCTION_N</i></td></tr>
<tr><th id="6419">6419</th><td><i>      //   call OUTLINED_FUNCTION_N</i></td></tr>
<tr><th id="6420">6420</th><td><i>      //   restore LR from SP</i></td></tr>
<tr><th id="6421">6421</th><td><i>      //   ...</i></td></tr>
<tr><th id="6422">6422</th><td><i>      //</i></td></tr>
<tr><th id="6423">6423</th><td><i>      // OUTLINED_FUNCTION_N:</i></td></tr>
<tr><th id="6424">6424</th><td><i>      //   save LR to SP &lt;- Requires stack instr fixups in OUTLINED_FUNCTION_N</i></td></tr>
<tr><th id="6425">6425</th><td><i>      //   ...</i></td></tr>
<tr><th id="6426">6426</th><td><i>      //   bl foo</i></td></tr>
<tr><th id="6427">6427</th><td><i>      //   restore LR from SP</i></td></tr>
<tr><th id="6428">6428</th><td><i>      //   ret</i></td></tr>
<tr><th id="6429">6429</th><td><i>      //</i></td></tr>
<tr><th id="6430">6430</th><td><i>      // Because the code to handle more than one stack fixup does not</i></td></tr>
<tr><th id="6431">6431</th><td><i>      // currently have the proper checks for legality, these cases will assert</i></td></tr>
<tr><th id="6432">6432</th><td><i>      // in the AArch64 MachineOutliner. This is because the code to do this</i></td></tr>
<tr><th id="6433">6433</th><td><i>      // needs more hardening, testing, better checks that generated code is</i></td></tr>
<tr><th id="6434">6434</th><td><i>      // legal, etc and because it is only verified to handle a single pass of</i></td></tr>
<tr><th id="6435">6435</th><td><i>      // stack fixup.</i></td></tr>
<tr><th id="6436">6436</th><td><i>      //</i></td></tr>
<tr><th id="6437">6437</th><td><i>      // The assert happens in AArch64InstrInfo::buildOutlinedFrame to catch</i></td></tr>
<tr><th id="6438">6438</th><td><i>      // these cases until they are known to be handled. Bugzilla 46767 is</i></td></tr>
<tr><th id="6439">6439</th><td><i>      // referenced in comments at the assert site.</i></td></tr>
<tr><th id="6440">6440</th><td><i>      //</i></td></tr>
<tr><th id="6441">6441</th><td><i>      // To avoid asserting (or generating non-legal code on noassert builds)</i></td></tr>
<tr><th id="6442">6442</th><td><i>      // we remove all candidates which would need more than one stack fixup by</i></td></tr>
<tr><th id="6443">6443</th><td><i>      // pruning the cases where the candidate has calls while also having no</i></td></tr>
<tr><th id="6444">6444</th><td><i>      // available LR and having no available general purpose registers to copy</i></td></tr>
<tr><th id="6445">6445</th><td><i>      // LR to (ie one extra stack save/restore).</i></td></tr>
<tr><th id="6446">6446</th><td><i>      //</i></td></tr>
<tr><th id="6447">6447</th><td>      <b>if</b> (<a class="local col2 ref" href="#772FlagsSetInAll" title='FlagsSetInAll' data-ref="772FlagsSetInAll" data-ref-filename="772FlagsSetInAll">FlagsSetInAll</a> &amp; <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags" data-ref-filename="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#HasCalls" title='HasCalls' data-ref="HasCalls" data-ref-filename="HasCalls">HasCalls</a>) {</td></tr>
<tr><th id="6448">6448</th><td>        <a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm8erase_ifERT_T0_" title='llvm::erase_if' data-use='c' data-ref="_ZN4llvm8erase_ifERT_T0_" data-ref-filename="_ZN4llvm8erase_ifERT_T0_">erase_if</a>(<span class='refarg'><a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a></span>, [<b>this</b>](<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col7 decl" id="807C" title='C' data-type='outliner::Candidate &amp;' data-ref="807C" data-ref-filename="807C">C</dfn>) {</td></tr>
<tr><th id="6449">6449</th><td>          <b>return</b> (<span class="namespace">std::</span><span class='tu ref fn' title='std::any_of' data-use='c' data-ref="_ZSt6any_ofT_S_T0_" data-ref-filename="_ZSt6any_ofT_S_T0_">any_of</span>(</td></tr>
<tr><th id="6450">6450</th><td>                     <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#807C" title='C' data-ref="807C" data-ref-filename="807C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv" data-ref-filename="_ZN4llvm8outliner9Candidate5frontEv">front</a>(), <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#807C" title='C' data-ref="807C" data-ref-filename="807C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>()),</td></tr>
<tr><th id="6451">6451</th><td>                     [](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="808MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="808MI" data-ref-filename="808MI">MI</dfn>) { <b>return</b> <a class="local col8 ref" href="#808MI" title='MI' data-ref="808MI" data-ref-filename="808MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>(); })) &amp;&amp;</td></tr>
<tr><th id="6452">6452</th><td>                 (!<a class="local col7 ref" href="#807C" title='C' data-ref="807C" data-ref-filename="807C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::LRU" title='llvm::outliner::Candidate::LRU' data-ref="llvm::outliner::Candidate::LRU" data-ref-filename="llvm..outliner..Candidate..LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>) || !<a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" title='llvm::AArch64InstrInfo::findRegisterToSaveLRTo' data-ref="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE">findRegisterToSaveLRTo</a>(<a class="local col7 ref" href="#807C" title='C' data-ref="807C" data-ref-filename="807C">C</a>));</td></tr>
<tr><th id="6453">6453</th><td>        });</td></tr>
<tr><th id="6454">6454</th><td>      }</td></tr>
<tr><th id="6455">6455</th><td>    }</td></tr>
<tr><th id="6456">6456</th><td></td></tr>
<tr><th id="6457">6457</th><td>    <i>// If we dropped all of the candidates, bail out here.</i></td></tr>
<tr><th id="6458">6458</th><td>    <b>if</b> (<a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() &lt; <var>2</var>) {</td></tr>
<tr><th id="6459">6459</th><td>      <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::clear' data-ref="_ZNSt6vector5clearEv" data-ref-filename="_ZNSt6vector5clearEv">clear</span>();</td></tr>
<tr><th id="6460">6460</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="6461">6461</th><td>    }</td></tr>
<tr><th id="6462">6462</th><td>  }</td></tr>
<tr><th id="6463">6463</th><td></td></tr>
<tr><th id="6464">6464</th><td>  <i>// Does every candidate's MBB contain a call? If so, then we might have a call</i></td></tr>
<tr><th id="6465">6465</th><td><i>  // in the range.</i></td></tr>
<tr><th id="6466">6466</th><td>  <b>if</b> (<a class="local col2 ref" href="#772FlagsSetInAll" title='FlagsSetInAll' data-ref="772FlagsSetInAll" data-ref-filename="772FlagsSetInAll">FlagsSetInAll</a> &amp; <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags" data-ref-filename="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#HasCalls" title='HasCalls' data-ref="HasCalls" data-ref-filename="HasCalls">HasCalls</a>) {</td></tr>
<tr><th id="6467">6467</th><td>    <i>// Check if the range contains a call. These require a save + restore of the</i></td></tr>
<tr><th id="6468">6468</th><td><i>    // link register.</i></td></tr>
<tr><th id="6469">6469</th><td>    <em>bool</em> <dfn class="local col9 decl" id="809ModStackToSaveLR" title='ModStackToSaveLR' data-type='bool' data-ref="809ModStackToSaveLR" data-ref-filename="809ModStackToSaveLR">ModStackToSaveLR</dfn> = <b>false</b>;</td></tr>
<tr><th id="6470">6470</th><td>    <b>if</b> (<span class="namespace">std::</span><span class='tu ref fn' title='std::any_of' data-use='c' data-ref="_ZSt6any_ofT_S_T0_" data-ref-filename="_ZSt6any_ofT_S_T0_">any_of</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#760FirstCand" title='FirstCand' data-ref="760FirstCand" data-ref-filename="760FirstCand">FirstCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv" data-ref-filename="_ZN4llvm8outliner9Candidate5frontEv">front</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#760FirstCand" title='FirstCand' data-ref="760FirstCand" data-ref-filename="760FirstCand">FirstCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>(),</td></tr>
<tr><th id="6471">6471</th><td>                    [](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="810MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="810MI" data-ref-filename="810MI">MI</dfn>) { <b>return</b> <a class="local col0 ref" href="#810MI" title='MI' data-ref="810MI" data-ref-filename="810MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>(); }))</td></tr>
<tr><th id="6472">6472</th><td>      <a class="local col9 ref" href="#809ModStackToSaveLR" title='ModStackToSaveLR' data-ref="809ModStackToSaveLR" data-ref-filename="809ModStackToSaveLR">ModStackToSaveLR</a> = <b>true</b>;</td></tr>
<tr><th id="6473">6473</th><td></td></tr>
<tr><th id="6474">6474</th><td>    <i>// Handle the last instruction separately. If this is a tail call, then the</i></td></tr>
<tr><th id="6475">6475</th><td><i>    // last instruction is a call. We don't want to save + restore in this case.</i></td></tr>
<tr><th id="6476">6476</th><td><i>    // However, it could be possible that the last instruction is a call without</i></td></tr>
<tr><th id="6477">6477</th><td><i>    // it being valid to tail call this sequence. We should consider this as</i></td></tr>
<tr><th id="6478">6478</th><td><i>    // well.</i></td></tr>
<tr><th id="6479">6479</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#782FrameID" title='FrameID' data-ref="782FrameID" data-ref-filename="782FrameID">FrameID</a> != <a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a> &amp;&amp;</td></tr>
<tr><th id="6480">6480</th><td>             <a class="local col2 ref" href="#782FrameID" title='FrameID' data-ref="782FrameID" data-ref-filename="782FrameID">FrameID</a> != <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a> &amp;&amp; <a class="local col0 ref" href="#760FirstCand" title='FirstCand' data-ref="760FirstCand" data-ref-filename="760FirstCand">FirstCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>()<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="6481">6481</th><td>      <a class="local col9 ref" href="#809ModStackToSaveLR" title='ModStackToSaveLR' data-ref="809ModStackToSaveLR" data-ref-filename="809ModStackToSaveLR">ModStackToSaveLR</a> = <b>true</b>;</td></tr>
<tr><th id="6482">6482</th><td></td></tr>
<tr><th id="6483">6483</th><td>    <b>if</b> (<a class="local col9 ref" href="#809ModStackToSaveLR" title='ModStackToSaveLR' data-ref="809ModStackToSaveLR" data-ref-filename="809ModStackToSaveLR">ModStackToSaveLR</a>) {</td></tr>
<tr><th id="6484">6484</th><td>      <i>// We can't fix up the stack. Bail out.</i></td></tr>
<tr><th id="6485">6485</th><td>      <b>if</b> (!<a class="local col2 ref" href="#802AllStackInstrsSafe" title='AllStackInstrsSafe' data-ref="802AllStackInstrsSafe" data-ref-filename="802AllStackInstrsSafe">AllStackInstrsSafe</a>) {</td></tr>
<tr><th id="6486">6486</th><td>        <a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::clear' data-ref="_ZNSt6vector5clearEv" data-ref-filename="_ZNSt6vector5clearEv">clear</span>();</td></tr>
<tr><th id="6487">6487</th><td>        <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="6488">6488</th><td>      }</td></tr>
<tr><th id="6489">6489</th><td></td></tr>
<tr><th id="6490">6490</th><td>      <i>// Save + restore LR.</i></td></tr>
<tr><th id="6491">6491</th><td>      <a class="local col4 ref" href="#764NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="764NumBytesToCreateFrame" data-ref-filename="764NumBytesToCreateFrame">NumBytesToCreateFrame</a> += <var>8</var>;</td></tr>
<tr><th id="6492">6492</th><td>    }</td></tr>
<tr><th id="6493">6493</th><td>  }</td></tr>
<tr><th id="6494">6494</th><td></td></tr>
<tr><th id="6495">6495</th><td>  <i>// If we have CFI instructions, we can only outline if the outlined section</i></td></tr>
<tr><th id="6496">6496</th><td><i>  // can be a tail call</i></td></tr>
<tr><th id="6497">6497</th><td>  <b>if</b> (<a class="local col2 ref" href="#782FrameID" title='FrameID' data-ref="782FrameID" data-ref-filename="782FrameID">FrameID</a> != <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a> &amp;&amp; <a class="local col5 ref" href="#785CFICount" title='CFICount' data-ref="785CFICount" data-ref-filename="785CFICount">CFICount</a> &gt; <var>0</var>)</td></tr>
<tr><th id="6498">6498</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="6499">6499</th><td></td></tr>
<tr><th id="6500">6500</th><td>  <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj">(</a><a class="local col9 ref" href="#759RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="759RepeatedSequenceLocs" data-ref-filename="759RepeatedSequenceLocs">RepeatedSequenceLocs</a>, <a class="local col1 ref" href="#761SequenceSize" title='SequenceSize' data-ref="761SequenceSize" data-ref-filename="761SequenceSize">SequenceSize</a>,</td></tr>
<tr><th id="6501">6501</th><td>                                    <a class="local col4 ref" href="#764NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="764NumBytesToCreateFrame" data-ref-filename="764NumBytesToCreateFrame">NumBytesToCreateFrame</a>, <a class="local col2 ref" href="#782FrameID" title='FrameID' data-ref="782FrameID" data-ref-filename="782FrameID">FrameID</a>);</td></tr>
<tr><th id="6502">6502</th><td>}</td></tr>
<tr><th id="6503">6503</th><td></td></tr>
<tr><th id="6504">6504</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" title='llvm::AArch64InstrInfo::isFunctionSafeToOutlineFrom' data-ref="_ZNK4llvm16AArch64InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" data-ref-filename="_ZNK4llvm16AArch64InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb">isFunctionSafeToOutlineFrom</dfn>(</td></tr>
<tr><th id="6505">6505</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="811MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="811MF" data-ref-filename="811MF">MF</dfn>, <em>bool</em> <dfn class="local col2 decl" id="812OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-type='bool' data-ref="812OutlineFromLinkOnceODRs" data-ref-filename="812OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</dfn>) <em>const</em> {</td></tr>
<tr><th id="6506">6506</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col3 decl" id="813F" title='F' data-type='const llvm::Function &amp;' data-ref="813F" data-ref-filename="813F">F</dfn> = <a class="local col1 ref" href="#811MF" title='MF' data-ref="811MF" data-ref-filename="811MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="6507">6507</th><td></td></tr>
<tr><th id="6508">6508</th><td>  <i>// Can F be deduplicated by the linker? If it can, don't outline from it.</i></td></tr>
<tr><th id="6509">6509</th><td>  <b>if</b> (!<a class="local col2 ref" href="#812OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-ref="812OutlineFromLinkOnceODRs" data-ref-filename="812OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</a> &amp;&amp; <a class="local col3 ref" href="#813F" title='F' data-ref="813F" data-ref-filename="813F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv" title='llvm::GlobalValue::hasLinkOnceODRLinkage' data-ref="_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv" data-ref-filename="_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv">hasLinkOnceODRLinkage</a>())</td></tr>
<tr><th id="6510">6510</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6511">6511</th><td></td></tr>
<tr><th id="6512">6512</th><td>  <i>// Don't outline from functions with section markings; the program could</i></td></tr>
<tr><th id="6513">6513</th><td><i>  // expect that all the code is in the named section.</i></td></tr>
<tr><th id="6514">6514</th><td><i>  // FIXME: Allow outlining from multiple functions with the same section</i></td></tr>
<tr><th id="6515">6515</th><td><i>  // marking.</i></td></tr>
<tr><th id="6516">6516</th><td>  <b>if</b> (<a class="local col3 ref" href="#813F" title='F' data-ref="813F" data-ref-filename="813F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/GlobalObject.h.html#_ZNK4llvm12GlobalObject10hasSectionEv" title='llvm::GlobalObject::hasSection' data-ref="_ZNK4llvm12GlobalObject10hasSectionEv" data-ref-filename="_ZNK4llvm12GlobalObject10hasSectionEv">hasSection</a>())</td></tr>
<tr><th id="6517">6517</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6518">6518</th><td></td></tr>
<tr><th id="6519">6519</th><td>  <i>// Outlining from functions with redzones is unsafe since the outliner may</i></td></tr>
<tr><th id="6520">6520</th><td><i>  // modify the stack. Check if hasRedZone is true or unknown; if yes, don't</i></td></tr>
<tr><th id="6521">6521</th><td><i>  // outline from it.</i></td></tr>
<tr><th id="6522">6522</th><td>  <a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a> *<dfn class="local col4 decl" id="814AFI" title='AFI' data-type='llvm::AArch64FunctionInfo *' data-ref="814AFI" data-ref-filename="814AFI">AFI</dfn> = <a class="local col1 ref" href="#811MF" title='MF' data-ref="811MF" data-ref-filename="811MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="6523">6523</th><td>  <b>if</b> (!<a class="local col4 ref" href="#814AFI" title='AFI' data-ref="814AFI" data-ref-filename="814AFI">AFI</a> || <a class="local col4 ref" href="#814AFI" title='AFI' data-ref="814AFI" data-ref-filename="814AFI">AFI</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo10hasRedZoneEv" title='llvm::AArch64FunctionInfo::hasRedZone' data-ref="_ZNK4llvm19AArch64FunctionInfo10hasRedZoneEv" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo10hasRedZoneEv">hasRedZone</a>().<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNO4llvm8Optional10getValueOrEOTL0__" title='llvm::Optional::getValueOr' data-ref="_ZNO4llvm8Optional10getValueOrEOTL0__" data-ref-filename="_ZNO4llvm8Optional10getValueOrEOTL0__">getValueOr</a>(<b>true</b>))</td></tr>
<tr><th id="6524">6524</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6525">6525</th><td></td></tr>
<tr><th id="6526">6526</th><td>  <i>// FIXME: Teach the outliner to generate/handle Windows unwind info.</i></td></tr>
<tr><th id="6527">6527</th><td>  <b>if</b> (<a class="local col1 ref" href="#811MF" title='MF' data-ref="811MF" data-ref-filename="811MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv" data-ref-filename="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>()-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo14usesWindowsCFIEv" title='llvm::MCAsmInfo::usesWindowsCFI' data-ref="_ZNK4llvm9MCAsmInfo14usesWindowsCFIEv" data-ref-filename="_ZNK4llvm9MCAsmInfo14usesWindowsCFIEv">usesWindowsCFI</a>())</td></tr>
<tr><th id="6528">6528</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6529">6529</th><td></td></tr>
<tr><th id="6530">6530</th><td>  <i>// It's safe to outline from MF.</i></td></tr>
<tr><th id="6531">6531</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6532">6532</th><td>}</td></tr>
<tr><th id="6533">6533</th><td></td></tr>
<tr><th id="6534">6534</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj" title='llvm::AArch64InstrInfo::isMBBSafeToOutlineFrom' data-ref="_ZNK4llvm16AArch64InstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj">isMBBSafeToOutlineFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="815MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="815MBB" data-ref-filename="815MBB">MBB</dfn>,</td></tr>
<tr><th id="6535">6535</th><td>                                              <em>unsigned</em> &amp;<dfn class="local col6 decl" id="816Flags" title='Flags' data-type='unsigned int &amp;' data-ref="816Flags" data-ref-filename="816Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="6536">6536</th><td>  <i>// Check if LR is available through all of the MBB. If it's not, then set</i></td></tr>
<tr><th id="6537">6537</th><td><i>  // a flag.</i></td></tr>
<tr><th id="6538">6538</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBB.getParent()-&gt;getRegInfo().tracksLiveness() &amp;&amp;</td></tr>
<tr><th id="6539">6539</th><td>         <q>"Suitable Machine Function for outlining must track liveness"</q>);</td></tr>
<tr><th id="6540">6540</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> <dfn class="local col7 decl" id="817LRU" title='LRU' data-type='llvm::LiveRegUnits' data-ref="817LRU" data-ref-filename="817LRU">LRU</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::LiveRegUnits' data-ref="_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE">(</a><a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="6541">6541</th><td></td></tr>
<tr><th id="6542">6542</th><td>  <span class="namespace">std::</span><span class='tu ref fn' title='std::for_each' data-use='c' data-ref="_ZSt8for_eachT_S_T0_" data-ref-filename="_ZSt8for_eachT_S_T0_">for_each</span>(<a class="local col5 ref" href="#815MBB" title='MBB' data-ref="815MBB" data-ref-filename="815MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <a class="local col5 ref" href="#815MBB" title='MBB' data-ref="815MBB" data-ref-filename="815MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(),</td></tr>
<tr><th id="6543">6543</th><td>                [&amp;<a class="local col7 ref" href="#817LRU" title='LRU' data-ref="817LRU" data-ref-filename="817LRU">LRU</a>](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="818MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="818MI" data-ref-filename="818MI">MI</dfn>) { <a class="local col7 ref" href="#817LRU" title='LRU' data-ref="817LRU" data-ref-filename="817LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE" title='llvm::LiveRegUnits::accumulate' data-ref="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE">accumulate</a>(<a class="local col8 ref" href="#818MI" title='MI' data-ref="818MI" data-ref-filename="818MI">MI</a>); });</td></tr>
<tr><th id="6544">6544</th><td></td></tr>
<tr><th id="6545">6545</th><td>  <i>// Check if each of the unsafe registers are available...</i></td></tr>
<tr><th id="6546">6546</th><td>  <em>bool</em> <dfn class="local col9 decl" id="819W16AvailableInBlock" title='W16AvailableInBlock' data-type='bool' data-ref="819W16AvailableInBlock" data-ref-filename="819W16AvailableInBlock">W16AvailableInBlock</dfn> = <a class="local col7 ref" href="#817LRU" title='LRU' data-ref="817LRU" data-ref-filename="817LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W16" title='llvm::AArch64::W16' data-ref="llvm::AArch64::W16" data-ref-filename="llvm..AArch64..W16">W16</a>);</td></tr>
<tr><th id="6547">6547</th><td>  <em>bool</em> <dfn class="local col0 decl" id="820W17AvailableInBlock" title='W17AvailableInBlock' data-type='bool' data-ref="820W17AvailableInBlock" data-ref-filename="820W17AvailableInBlock">W17AvailableInBlock</dfn> = <a class="local col7 ref" href="#817LRU" title='LRU' data-ref="817LRU" data-ref-filename="817LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W17" title='llvm::AArch64::W17' data-ref="llvm::AArch64::W17" data-ref-filename="llvm..AArch64..W17">W17</a>);</td></tr>
<tr><th id="6548">6548</th><td>  <em>bool</em> <dfn class="local col1 decl" id="821NZCVAvailableInBlock" title='NZCVAvailableInBlock' data-type='bool' data-ref="821NZCVAvailableInBlock" data-ref-filename="821NZCVAvailableInBlock">NZCVAvailableInBlock</dfn> = <a class="local col7 ref" href="#817LRU" title='LRU' data-ref="817LRU" data-ref-filename="817LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>);</td></tr>
<tr><th id="6549">6549</th><td></td></tr>
<tr><th id="6550">6550</th><td>  <i>// If all of these are dead (and not live out), we know we don't have to check</i></td></tr>
<tr><th id="6551">6551</th><td><i>  // them later.</i></td></tr>
<tr><th id="6552">6552</th><td>  <b>if</b> (<a class="local col9 ref" href="#819W16AvailableInBlock" title='W16AvailableInBlock' data-ref="819W16AvailableInBlock" data-ref-filename="819W16AvailableInBlock">W16AvailableInBlock</a> &amp;&amp; <a class="local col0 ref" href="#820W17AvailableInBlock" title='W17AvailableInBlock' data-ref="820W17AvailableInBlock" data-ref-filename="820W17AvailableInBlock">W17AvailableInBlock</a> &amp;&amp; <a class="local col1 ref" href="#821NZCVAvailableInBlock" title='NZCVAvailableInBlock' data-ref="821NZCVAvailableInBlock" data-ref-filename="821NZCVAvailableInBlock">NZCVAvailableInBlock</a>)</td></tr>
<tr><th id="6553">6553</th><td>    <a class="local col6 ref" href="#816Flags" title='Flags' data-ref="816Flags" data-ref-filename="816Flags">Flags</a> |= <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags" data-ref-filename="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#UnsafeRegsDead" title='UnsafeRegsDead' data-ref="UnsafeRegsDead" data-ref-filename="UnsafeRegsDead">UnsafeRegsDead</a>;</td></tr>
<tr><th id="6554">6554</th><td></td></tr>
<tr><th id="6555">6555</th><td>  <i>// Now, add the live outs to the set.</i></td></tr>
<tr><th id="6556">6556</th><td>  <a class="local col7 ref" href="#817LRU" title='LRU' data-ref="817LRU" data-ref-filename="817LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LiveRegUnits::addLiveOuts' data-ref="_ZN4llvm12LiveRegUnits11addLiveOutsERKNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12LiveRegUnits11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</a>(<a class="local col5 ref" href="#815MBB" title='MBB' data-ref="815MBB" data-ref-filename="815MBB">MBB</a>);</td></tr>
<tr><th id="6557">6557</th><td></td></tr>
<tr><th id="6558">6558</th><td>  <i>// If any of these registers is available in the MBB, but also a live out of</i></td></tr>
<tr><th id="6559">6559</th><td><i>  // the block, then we know outlining is unsafe.</i></td></tr>
<tr><th id="6560">6560</th><td>  <b>if</b> (<a class="local col9 ref" href="#819W16AvailableInBlock" title='W16AvailableInBlock' data-ref="819W16AvailableInBlock" data-ref-filename="819W16AvailableInBlock">W16AvailableInBlock</a> &amp;&amp; !<a class="local col7 ref" href="#817LRU" title='LRU' data-ref="817LRU" data-ref-filename="817LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W16" title='llvm::AArch64::W16' data-ref="llvm::AArch64::W16" data-ref-filename="llvm..AArch64..W16">W16</a>))</td></tr>
<tr><th id="6561">6561</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6562">6562</th><td>  <b>if</b> (<a class="local col0 ref" href="#820W17AvailableInBlock" title='W17AvailableInBlock' data-ref="820W17AvailableInBlock" data-ref-filename="820W17AvailableInBlock">W17AvailableInBlock</a> &amp;&amp; !<a class="local col7 ref" href="#817LRU" title='LRU' data-ref="817LRU" data-ref-filename="817LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W17" title='llvm::AArch64::W17' data-ref="llvm::AArch64::W17" data-ref-filename="llvm..AArch64..W17">W17</a>))</td></tr>
<tr><th id="6563">6563</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6564">6564</th><td>  <b>if</b> (<a class="local col1 ref" href="#821NZCVAvailableInBlock" title='NZCVAvailableInBlock' data-ref="821NZCVAvailableInBlock" data-ref-filename="821NZCVAvailableInBlock">NZCVAvailableInBlock</a> &amp;&amp; !<a class="local col7 ref" href="#817LRU" title='LRU' data-ref="817LRU" data-ref-filename="817LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::NZCV" title='llvm::AArch64::NZCV' data-ref="llvm::AArch64::NZCV" data-ref-filename="llvm..AArch64..NZCV">NZCV</a>))</td></tr>
<tr><th id="6565">6565</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6566">6566</th><td></td></tr>
<tr><th id="6567">6567</th><td>  <i>// Check if there's a call inside this MachineBasicBlock. If there is, then</i></td></tr>
<tr><th id="6568">6568</th><td><i>  // set a flag.</i></td></tr>
<tr><th id="6569">6569</th><td>  <b>if</b> (<a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col5 ref" href="#815MBB" title='MBB' data-ref="815MBB" data-ref-filename="815MBB">MBB</a></span>, [](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="822MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="822MI" data-ref-filename="822MI">MI</dfn>) { <b>return</b> <a class="local col2 ref" href="#822MI" title='MI' data-ref="822MI" data-ref-filename="822MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>(); }))</td></tr>
<tr><th id="6570">6570</th><td>    <a class="local col6 ref" href="#816Flags" title='Flags' data-ref="816Flags" data-ref-filename="816Flags">Flags</a> |= <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags" data-ref-filename="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#HasCalls" title='HasCalls' data-ref="HasCalls" data-ref-filename="HasCalls">HasCalls</a>;</td></tr>
<tr><th id="6571">6571</th><td></td></tr>
<tr><th id="6572">6572</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="823MF" title='MF' data-type='llvm::MachineFunction *' data-ref="823MF" data-ref-filename="823MF">MF</dfn> = <a class="local col5 ref" href="#815MBB" title='MBB' data-ref="815MBB" data-ref-filename="815MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="6573">6573</th><td></td></tr>
<tr><th id="6574">6574</th><td>  <i>// In the event that we outline, we may have to save LR. If there is an</i></td></tr>
<tr><th id="6575">6575</th><td><i>  // available register in the MBB, then we'll always save LR there. Check if</i></td></tr>
<tr><th id="6576">6576</th><td><i>  // this is true.</i></td></tr>
<tr><th id="6577">6577</th><td>  <em>bool</em> <dfn class="local col4 decl" id="824CanSaveLR" title='CanSaveLR' data-type='bool' data-ref="824CanSaveLR" data-ref-filename="824CanSaveLR">CanSaveLR</dfn> = <b>false</b>;</td></tr>
<tr><th id="6578">6578</th><td>  <em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a> *<dfn class="local col5 decl" id="825ARI" title='ARI' data-type='const llvm::AArch64RegisterInfo *' data-ref="825ARI" data-ref-filename="825ARI">ARI</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a> *&gt;(</td></tr>
<tr><th id="6579">6579</th><td>      <a class="local col3 ref" href="#823MF" title='MF' data-ref="823MF" data-ref-filename="823MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="6580">6580</th><td></td></tr>
<tr><th id="6581">6581</th><td>  <i>// Check if there is an available register across the sequence that we can</i></td></tr>
<tr><th id="6582">6582</th><td><i>  // use.</i></td></tr>
<tr><th id="6583">6583</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="826Reg" title='Reg' data-type='unsigned int' data-ref="826Reg" data-ref-filename="826Reg">Reg</dfn> : <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>) {</td></tr>
<tr><th id="6584">6584</th><td>    <b>if</b> (!<a class="local col5 ref" href="#825ARI" title='ARI' data-ref="825ARI" data-ref-filename="825ARI">ARI</a>-&gt;<a class="ref fn" href="AArch64RegisterInfo.h.html#_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE" title='llvm::AArch64RegisterInfo::isReservedReg' data-ref="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE">isReservedReg</a>(*<a class="local col3 ref" href="#823MF" title='MF' data-ref="823MF" data-ref-filename="823MF">MF</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col6 ref" href="#826Reg" title='Reg' data-ref="826Reg" data-ref-filename="826Reg">Reg</a>) &amp;&amp; <a class="local col6 ref" href="#826Reg" title='Reg' data-ref="826Reg" data-ref-filename="826Reg">Reg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a> &amp;&amp;</td></tr>
<tr><th id="6585">6585</th><td>        <a class="local col6 ref" href="#826Reg" title='Reg' data-ref="826Reg" data-ref-filename="826Reg">Reg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X16" title='llvm::AArch64::X16' data-ref="llvm::AArch64::X16" data-ref-filename="llvm..AArch64..X16">X16</a> &amp;&amp; <a class="local col6 ref" href="#826Reg" title='Reg' data-ref="826Reg" data-ref-filename="826Reg">Reg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X17" title='llvm::AArch64::X17' data-ref="llvm::AArch64::X17" data-ref-filename="llvm..AArch64..X17">X17</a> &amp;&amp; <a class="local col7 ref" href="#817LRU" title='LRU' data-ref="817LRU" data-ref-filename="817LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col6 ref" href="#826Reg" title='Reg' data-ref="826Reg" data-ref-filename="826Reg">Reg</a>)) {</td></tr>
<tr><th id="6586">6586</th><td>      <a class="local col4 ref" href="#824CanSaveLR" title='CanSaveLR' data-ref="824CanSaveLR" data-ref-filename="824CanSaveLR">CanSaveLR</a> = <b>true</b>;</td></tr>
<tr><th id="6587">6587</th><td>      <b>break</b>;</td></tr>
<tr><th id="6588">6588</th><td>    }</td></tr>
<tr><th id="6589">6589</th><td>  }</td></tr>
<tr><th id="6590">6590</th><td></td></tr>
<tr><th id="6591">6591</th><td>  <i>// Check if we have a register we can save LR to, and if LR was used</i></td></tr>
<tr><th id="6592">6592</th><td><i>  // somewhere. If both of those things are true, then we need to evaluate the</i></td></tr>
<tr><th id="6593">6593</th><td><i>  // safety of outlining stack instructions later.</i></td></tr>
<tr><th id="6594">6594</th><td>  <b>if</b> (!<a class="local col4 ref" href="#824CanSaveLR" title='CanSaveLR' data-ref="824CanSaveLR" data-ref-filename="824CanSaveLR">CanSaveLR</a> &amp;&amp; !<a class="local col7 ref" href="#817LRU" title='LRU' data-ref="817LRU" data-ref-filename="817LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>))</td></tr>
<tr><th id="6595">6595</th><td>    <a class="local col6 ref" href="#816Flags" title='Flags' data-ref="816Flags" data-ref-filename="816Flags">Flags</a> |= <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags" data-ref-filename="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#LRUnavailableSomewhere" title='LRUnavailableSomewhere' data-ref="LRUnavailableSomewhere" data-ref-filename="LRUnavailableSomewhere">LRUnavailableSomewhere</a>;</td></tr>
<tr><th id="6596">6596</th><td></td></tr>
<tr><th id="6597">6597</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6598">6598</th><td>}</td></tr>
<tr><th id="6599">6599</th><td></td></tr>
<tr><th id="6600">6600</th><td><span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a></td></tr>
<tr><th id="6601">6601</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::AArch64InstrInfo::getOutliningType' data-ref="_ZNK4llvm16AArch64InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">getOutliningType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col7 decl" id="827MIT" title='MIT' data-type='MachineBasicBlock::iterator &amp;' data-ref="827MIT" data-ref-filename="827MIT">MIT</dfn>,</td></tr>
<tr><th id="6602">6602</th><td>                                   <em>unsigned</em> <dfn class="local col8 decl" id="828Flags" title='Flags' data-type='unsigned int' data-ref="828Flags" data-ref-filename="828Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="6603">6603</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="829MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="829MI" data-ref-filename="829MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#827MIT" title='MIT' data-ref="827MIT" data-ref-filename="827MIT">MIT</a>;</td></tr>
<tr><th id="6604">6604</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="830MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="830MBB" data-ref-filename="830MBB">MBB</dfn> = <a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="6605">6605</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="831MF" title='MF' data-type='llvm::MachineFunction *' data-ref="831MF" data-ref-filename="831MF">MF</dfn> = <a class="local col0 ref" href="#830MBB" title='MBB' data-ref="830MBB" data-ref-filename="830MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="6606">6606</th><td>  <a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a> *<dfn class="local col2 decl" id="832FuncInfo" title='FuncInfo' data-type='llvm::AArch64FunctionInfo *' data-ref="832FuncInfo" data-ref-filename="832FuncInfo">FuncInfo</dfn> = <a class="local col1 ref" href="#831MF" title='MF' data-ref="831MF" data-ref-filename="831MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="6607">6607</th><td></td></tr>
<tr><th id="6608">6608</th><td>  <i>// Don't outline anything used for return address signing. The outlined</i></td></tr>
<tr><th id="6609">6609</th><td><i>  // function will get signed later if needed</i></td></tr>
<tr><th id="6610">6610</th><td>  <b>switch</b> (<a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="6611">6611</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PACIASP" title='llvm::AArch64::PACIASP' data-ref="llvm::AArch64::PACIASP" data-ref-filename="llvm..AArch64..PACIASP">PACIASP</a>:</td></tr>
<tr><th id="6612">6612</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PACIBSP" title='llvm::AArch64::PACIBSP' data-ref="llvm::AArch64::PACIBSP" data-ref-filename="llvm..AArch64..PACIBSP">PACIBSP</a>:</td></tr>
<tr><th id="6613">6613</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::AUTIASP" title='llvm::AArch64::AUTIASP' data-ref="llvm::AArch64::AUTIASP" data-ref-filename="llvm..AArch64..AUTIASP">AUTIASP</a>:</td></tr>
<tr><th id="6614">6614</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::AUTIBSP" title='llvm::AArch64::AUTIBSP' data-ref="llvm::AArch64::AUTIBSP" data-ref-filename="llvm..AArch64..AUTIBSP">AUTIBSP</a>:</td></tr>
<tr><th id="6615">6615</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::RETAA" title='llvm::AArch64::RETAA' data-ref="llvm::AArch64::RETAA" data-ref-filename="llvm..AArch64..RETAA">RETAA</a>:</td></tr>
<tr><th id="6616">6616</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::RETAB" title='llvm::AArch64::RETAB' data-ref="llvm::AArch64::RETAB" data-ref-filename="llvm..AArch64..RETAB">RETAB</a>:</td></tr>
<tr><th id="6617">6617</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EMITBKEY" title='llvm::AArch64::EMITBKEY' data-ref="llvm::AArch64::EMITBKEY" data-ref-filename="llvm..AArch64..EMITBKEY">EMITBKEY</a>:</td></tr>
<tr><th id="6618">6618</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6619">6619</th><td>  }</td></tr>
<tr><th id="6620">6620</th><td></td></tr>
<tr><th id="6621">6621</th><td>  <i>// Don't outline LOHs.</i></td></tr>
<tr><th id="6622">6622</th><td>  <b>if</b> (<a class="local col2 ref" href="#832FuncInfo" title='FuncInfo' data-ref="832FuncInfo" data-ref-filename="832FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo13getLOHRelatedEv" title='llvm::AArch64FunctionInfo::getLOHRelated' data-ref="_ZNK4llvm19AArch64FunctionInfo13getLOHRelatedEv" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo13getLOHRelatedEv">getLOHRelated</a>().<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" data-ref-filename="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>))</td></tr>
<tr><th id="6623">6623</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6624">6624</th><td></td></tr>
<tr><th id="6625">6625</th><td>  <i>// We can only outline these if we will tail call the outlined function, or</i></td></tr>
<tr><th id="6626">6626</th><td><i>  // fix up the CFI offsets. Currently, CFI instructions are outlined only if</i></td></tr>
<tr><th id="6627">6627</th><td><i>  // in a tail call.</i></td></tr>
<tr><th id="6628">6628</th><td><i>  //</i></td></tr>
<tr><th id="6629">6629</th><td><i>  // FIXME: If the proper fixups for the offset are implemented, this should be</i></td></tr>
<tr><th id="6630">6630</th><td><i>  // possible.</i></td></tr>
<tr><th id="6631">6631</th><td>  <b>if</b> (<a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isCFIInstructionEv" title='llvm::MachineInstr::isCFIInstruction' data-ref="_ZNK4llvm12MachineInstr16isCFIInstructionEv" data-ref-filename="_ZNK4llvm12MachineInstr16isCFIInstructionEv">isCFIInstruction</a>())</td></tr>
<tr><th id="6632">6632</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="6633">6633</th><td></td></tr>
<tr><th id="6634">6634</th><td>  <i>// Don't allow debug values to impact outlining type.</i></td></tr>
<tr><th id="6635">6635</th><td>  <b>if</b> (<a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || <a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20isIndirectDebugValueEv" title='llvm::MachineInstr::isIndirectDebugValue' data-ref="_ZNK4llvm12MachineInstr20isIndirectDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr20isIndirectDebugValueEv">isIndirectDebugValue</a>())</td></tr>
<tr><th id="6636">6636</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Invisible" title='llvm::outliner::Invisible' data-ref="llvm::outliner::Invisible" data-ref-filename="llvm..outliner..Invisible">Invisible</a>;</td></tr>
<tr><th id="6637">6637</th><td></td></tr>
<tr><th id="6638">6638</th><td>  <i>// At this point, KILL instructions don't really tell us much so we can go</i></td></tr>
<tr><th id="6639">6639</th><td><i>  // ahead and skip over them.</i></td></tr>
<tr><th id="6640">6640</th><td>  <b>if</b> (<a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv" data-ref-filename="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>())</td></tr>
<tr><th id="6641">6641</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Invisible" title='llvm::outliner::Invisible' data-ref="llvm::outliner::Invisible" data-ref-filename="llvm..outliner..Invisible">Invisible</a>;</td></tr>
<tr><th id="6642">6642</th><td></td></tr>
<tr><th id="6643">6643</th><td>  <i>// Is this a terminator for a basic block?</i></td></tr>
<tr><th id="6644">6644</th><td>  <b>if</b> (<a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="6645">6645</th><td></td></tr>
<tr><th id="6646">6646</th><td>    <i>// Is this the end of a function?</i></td></tr>
<tr><th id="6647">6647</th><td>    <b>if</b> (<a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>())</td></tr>
<tr><th id="6648">6648</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="6649">6649</th><td></td></tr>
<tr><th id="6650">6650</th><td>    <i>// It's not, so don't outline it.</i></td></tr>
<tr><th id="6651">6651</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6652">6652</th><td>  }</td></tr>
<tr><th id="6653">6653</th><td></td></tr>
<tr><th id="6654">6654</th><td>  <i>// Make sure none of the operands are un-outlinable.</i></td></tr>
<tr><th id="6655">6655</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="833MOP" title='MOP' data-type='const llvm::MachineOperand &amp;' data-ref="833MOP" data-ref-filename="833MOP">MOP</dfn> : <a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="6656">6656</th><td>    <b>if</b> (<a class="local col3 ref" href="#833MOP" title='MOP' data-ref="833MOP" data-ref-filename="833MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col3 ref" href="#833MOP" title='MOP' data-ref="833MOP" data-ref-filename="833MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>() || <a class="local col3 ref" href="#833MOP" title='MOP' data-ref="833MOP" data-ref-filename="833MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isCFIIndexEv" title='llvm::MachineOperand::isCFIIndex' data-ref="_ZNK4llvm14MachineOperand10isCFIIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand10isCFIIndexEv">isCFIIndex</a>() || <a class="local col3 ref" href="#833MOP" title='MOP' data-ref="833MOP" data-ref-filename="833MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() ||</td></tr>
<tr><th id="6657">6657</th><td>        <a class="local col3 ref" href="#833MOP" title='MOP' data-ref="833MOP" data-ref-filename="833MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isTargetIndexEv" title='llvm::MachineOperand::isTargetIndex' data-ref="_ZNK4llvm14MachineOperand13isTargetIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand13isTargetIndexEv">isTargetIndex</a>())</td></tr>
<tr><th id="6658">6658</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6659">6659</th><td></td></tr>
<tr><th id="6660">6660</th><td>    <i>// If it uses LR or W30 explicitly, then don't touch it.</i></td></tr>
<tr><th id="6661">6661</th><td>    <b>if</b> (<a class="local col3 ref" href="#833MOP" title='MOP' data-ref="833MOP" data-ref-filename="833MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col3 ref" href="#833MOP" title='MOP' data-ref="833MOP" data-ref-filename="833MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp;</td></tr>
<tr><th id="6662">6662</th><td>        (<a class="local col3 ref" href="#833MOP" title='MOP' data-ref="833MOP" data-ref-filename="833MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a> || <a class="local col3 ref" href="#833MOP" title='MOP' data-ref="833MOP" data-ref-filename="833MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W30" title='llvm::AArch64::W30' data-ref="llvm::AArch64::W30" data-ref-filename="llvm..AArch64..W30">W30</a>))</td></tr>
<tr><th id="6663">6663</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6664">6664</th><td>  }</td></tr>
<tr><th id="6665">6665</th><td></td></tr>
<tr><th id="6666">6666</th><td>  <i>// Special cases for instructions that can always be outlined, but will fail</i></td></tr>
<tr><th id="6667">6667</th><td><i>  // the later tests. e.g, ADRPs, which are PC-relative use LR, but can always</i></td></tr>
<tr><th id="6668">6668</th><td><i>  // be outlined because they don't require a *specific* value to be in LR.</i></td></tr>
<tr><th id="6669">6669</th><td>  <b>if</b> (<a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADRP" title='llvm::AArch64::ADRP' data-ref="llvm::AArch64::ADRP" data-ref-filename="llvm..AArch64..ADRP">ADRP</a>)</td></tr>
<tr><th id="6670">6670</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="6671">6671</th><td></td></tr>
<tr><th id="6672">6672</th><td>  <i>// If MI is a call we might be able to outline it. We don't want to outline</i></td></tr>
<tr><th id="6673">6673</th><td><i>  // any calls that rely on the position of items on the stack. When we outline</i></td></tr>
<tr><th id="6674">6674</th><td><i>  // something containing a call, we have to emit a save and restore of LR in</i></td></tr>
<tr><th id="6675">6675</th><td><i>  // the outlined function. Currently, this always happens by saving LR to the</i></td></tr>
<tr><th id="6676">6676</th><td><i>  // stack. Thus, if we outline, say, half the parameters for a function call</i></td></tr>
<tr><th id="6677">6677</th><td><i>  // plus the call, then we'll break the callee's expectations for the layout</i></td></tr>
<tr><th id="6678">6678</th><td><i>  // of the stack.</i></td></tr>
<tr><th id="6679">6679</th><td><i>  //</i></td></tr>
<tr><th id="6680">6680</th><td><i>  // FIXME: Allow calls to functions which construct a stack frame, as long</i></td></tr>
<tr><th id="6681">6681</th><td><i>  // as they don't access arguments on the stack.</i></td></tr>
<tr><th id="6682">6682</th><td><i>  // FIXME: Figure out some way to analyze functions defined in other modules.</i></td></tr>
<tr><th id="6683">6683</th><td><i>  // We should be able to compute the memory usage based on the IR calling</i></td></tr>
<tr><th id="6684">6684</th><td><i>  // convention, even if we can't see the definition.</i></td></tr>
<tr><th id="6685">6685</th><td>  <b>if</b> (<a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="6686">6686</th><td>    <i>// Get the function associated with the call. Look at each operand and find</i></td></tr>
<tr><th id="6687">6687</th><td><i>    // the one that represents the callee and get its name.</i></td></tr>
<tr><th id="6688">6688</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> *<dfn class="local col4 decl" id="834Callee" title='Callee' data-type='const llvm::Function *' data-ref="834Callee" data-ref-filename="834Callee">Callee</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="6689">6689</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="835MOP" title='MOP' data-type='const llvm::MachineOperand &amp;' data-ref="835MOP" data-ref-filename="835MOP">MOP</dfn> : <a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="6690">6690</th><td>      <b>if</b> (<a class="local col5 ref" href="#835MOP" title='MOP' data-ref="835MOP" data-ref-filename="835MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="6691">6691</th><td>        <a class="local col4 ref" href="#834Callee" title='Callee' data-ref="834Callee" data-ref-filename="834Callee">Callee</a> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a>&gt;(<a class="local col5 ref" href="#835MOP" title='MOP' data-ref="835MOP" data-ref-filename="835MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>());</td></tr>
<tr><th id="6692">6692</th><td>        <b>break</b>;</td></tr>
<tr><th id="6693">6693</th><td>      }</td></tr>
<tr><th id="6694">6694</th><td>    }</td></tr>
<tr><th id="6695">6695</th><td></td></tr>
<tr><th id="6696">6696</th><td>    <i>// Never outline calls to mcount.  There isn't any rule that would require</i></td></tr>
<tr><th id="6697">6697</th><td><i>    // this, but the Linux kernel's "ftrace" feature depends on it.</i></td></tr>
<tr><th id="6698">6698</th><td>    <b>if</b> (<a class="local col4 ref" href="#834Callee" title='Callee' data-ref="834Callee" data-ref-filename="834Callee">Callee</a> &amp;&amp; <a class="local col4 ref" href="#834Callee" title='Callee' data-ref="834Callee" data-ref-filename="834Callee">Callee</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getNameEv" title='llvm::Value::getName' data-ref="_ZNK4llvm5Value7getNameEv" data-ref-filename="_ZNK4llvm5Value7getNameEv">getName</a>() <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"\01_mcount"</q>)</td></tr>
<tr><th id="6699">6699</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6700">6700</th><td></td></tr>
<tr><th id="6701">6701</th><td>    <i>// If we don't know anything about the callee, assume it depends on the</i></td></tr>
<tr><th id="6702">6702</th><td><i>    // stack layout of the caller. In that case, it's only legal to outline</i></td></tr>
<tr><th id="6703">6703</th><td><i>    // as a tail-call. Explicitly list the call instructions we know about so we</i></td></tr>
<tr><th id="6704">6704</th><td><i>    // don't get unexpected results with call pseudo-instructions.</i></td></tr>
<tr><th id="6705">6705</th><td>    <em>auto</em> <dfn class="local col6 decl" id="836UnknownCallOutlineType" title='UnknownCallOutlineType' data-type='llvm::outliner::InstrType' data-ref="836UnknownCallOutlineType" data-ref-filename="836UnknownCallOutlineType">UnknownCallOutlineType</dfn> = <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6706">6706</th><td>    <b>if</b> (<a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BLR" title='llvm::AArch64::BLR' data-ref="llvm::AArch64::BLR" data-ref-filename="llvm..AArch64..BLR">BLR</a> ||</td></tr>
<tr><th id="6707">6707</th><td>        <a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BLRNoIP" title='llvm::AArch64::BLRNoIP' data-ref="llvm::AArch64::BLRNoIP" data-ref-filename="llvm..AArch64..BLRNoIP">BLRNoIP</a> || <a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BL" title='llvm::AArch64::BL' data-ref="llvm::AArch64::BL" data-ref-filename="llvm..AArch64..BL">BL</a>)</td></tr>
<tr><th id="6708">6708</th><td>      <a class="local col6 ref" href="#836UnknownCallOutlineType" title='UnknownCallOutlineType' data-ref="836UnknownCallOutlineType" data-ref-filename="836UnknownCallOutlineType">UnknownCallOutlineType</a> = <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::LegalTerminator" title='llvm::outliner::LegalTerminator' data-ref="llvm::outliner::LegalTerminator" data-ref-filename="llvm..outliner..LegalTerminator">LegalTerminator</a>;</td></tr>
<tr><th id="6709">6709</th><td></td></tr>
<tr><th id="6710">6710</th><td>    <b>if</b> (!<a class="local col4 ref" href="#834Callee" title='Callee' data-ref="834Callee" data-ref-filename="834Callee">Callee</a>)</td></tr>
<tr><th id="6711">6711</th><td>      <b>return</b> <a class="local col6 ref" href="#836UnknownCallOutlineType" title='UnknownCallOutlineType' data-ref="836UnknownCallOutlineType" data-ref-filename="836UnknownCallOutlineType">UnknownCallOutlineType</a>;</td></tr>
<tr><th id="6712">6712</th><td></td></tr>
<tr><th id="6713">6713</th><td>    <i>// We have a function we have information about. Check it if it's something</i></td></tr>
<tr><th id="6714">6714</th><td><i>    // can safely outline.</i></td></tr>
<tr><th id="6715">6715</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="837CalleeMF" title='CalleeMF' data-type='llvm::MachineFunction *' data-ref="837CalleeMF" data-ref-filename="837CalleeMF">CalleeMF</dfn> = <a class="local col1 ref" href="#831MF" title='MF' data-ref="831MF" data-ref-filename="831MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv" data-ref-filename="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZNK4llvm17MachineModuleInfo18getMachineFunctionERKNS_8FunctionE" title='llvm::MachineModuleInfo::getMachineFunction' data-ref="_ZNK4llvm17MachineModuleInfo18getMachineFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm17MachineModuleInfo18getMachineFunctionERKNS_8FunctionE">getMachineFunction</a>(*<a class="local col4 ref" href="#834Callee" title='Callee' data-ref="834Callee" data-ref-filename="834Callee">Callee</a>);</td></tr>
<tr><th id="6716">6716</th><td></td></tr>
<tr><th id="6717">6717</th><td>    <i>// We don't know what's going on with the callee at all. Don't touch it.</i></td></tr>
<tr><th id="6718">6718</th><td>    <b>if</b> (!<a class="local col7 ref" href="#837CalleeMF" title='CalleeMF' data-ref="837CalleeMF" data-ref-filename="837CalleeMF">CalleeMF</a>)</td></tr>
<tr><th id="6719">6719</th><td>      <b>return</b> <a class="local col6 ref" href="#836UnknownCallOutlineType" title='UnknownCallOutlineType' data-ref="836UnknownCallOutlineType" data-ref-filename="836UnknownCallOutlineType">UnknownCallOutlineType</a>;</td></tr>
<tr><th id="6720">6720</th><td></td></tr>
<tr><th id="6721">6721</th><td>    <i>// Check if we know anything about the callee saves on the function. If we</i></td></tr>
<tr><th id="6722">6722</th><td><i>    // don't, then don't touch it, since that implies that we haven't</i></td></tr>
<tr><th id="6723">6723</th><td><i>    // computed anything about its stack frame yet.</i></td></tr>
<tr><th id="6724">6724</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="838MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="838MFI" data-ref-filename="838MFI">MFI</dfn> = <a class="local col7 ref" href="#837CalleeMF" title='CalleeMF' data-ref="837CalleeMF" data-ref-filename="837CalleeMF">CalleeMF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="6725">6725</th><td>    <b>if</b> (!<a class="local col8 ref" href="#838MFI" title='MFI' data-ref="838MFI" data-ref-filename="838MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv" title='llvm::MachineFrameInfo::isCalleeSavedInfoValid' data-ref="_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv">isCalleeSavedInfoValid</a>() || <a class="local col8 ref" href="#838MFI" title='MFI' data-ref="838MFI" data-ref-filename="838MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>() &gt; <var>0</var> ||</td></tr>
<tr><th id="6726">6726</th><td>        <a class="local col8 ref" href="#838MFI" title='MFI' data-ref="838MFI" data-ref-filename="838MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getNumObjectsEv" title='llvm::MachineFrameInfo::getNumObjects' data-ref="_ZNK4llvm16MachineFrameInfo13getNumObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getNumObjectsEv">getNumObjects</a>() &gt; <var>0</var>)</td></tr>
<tr><th id="6727">6727</th><td>      <b>return</b> <a class="local col6 ref" href="#836UnknownCallOutlineType" title='UnknownCallOutlineType' data-ref="836UnknownCallOutlineType" data-ref-filename="836UnknownCallOutlineType">UnknownCallOutlineType</a>;</td></tr>
<tr><th id="6728">6728</th><td></td></tr>
<tr><th id="6729">6729</th><td>    <i>// At this point, we can say that CalleeMF ought to not pass anything on the</i></td></tr>
<tr><th id="6730">6730</th><td><i>    // stack. Therefore, we can outline it.</i></td></tr>
<tr><th id="6731">6731</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="6732">6732</th><td>  }</td></tr>
<tr><th id="6733">6733</th><td></td></tr>
<tr><th id="6734">6734</th><td>  <i>// Don't outline positions.</i></td></tr>
<tr><th id="6735">6735</th><td>  <b>if</b> (<a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv" data-ref-filename="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="6736">6736</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6737">6737</th><td></td></tr>
<tr><th id="6738">6738</th><td>  <i>// Don't touch the link register or W30.</i></td></tr>
<tr><th id="6739">6739</th><td>  <b>if</b> (<a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W30" title='llvm::AArch64::W30' data-ref="llvm::AArch64::W30" data-ref-filename="llvm..AArch64..W30">W30</a>, &amp;<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>()) ||</td></tr>
<tr><th id="6740">6740</th><td>      <a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W30" title='llvm::AArch64::W30' data-ref="llvm::AArch64::W30" data-ref-filename="llvm..AArch64..W30">W30</a>, &amp;<a class="member fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>()))</td></tr>
<tr><th id="6741">6741</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6742">6742</th><td></td></tr>
<tr><th id="6743">6743</th><td>  <i>// Don't outline BTI instructions, because that will prevent the outlining</i></td></tr>
<tr><th id="6744">6744</th><td><i>  // site from being indirectly callable.</i></td></tr>
<tr><th id="6745">6745</th><td>  <b>if</b> (<a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::HINT" title='llvm::AArch64::HINT' data-ref="llvm::AArch64::HINT" data-ref-filename="llvm..AArch64..HINT">HINT</a>) {</td></tr>
<tr><th id="6746">6746</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="839Imm" title='Imm' data-type='int64_t' data-ref="839Imm" data-ref-filename="839Imm">Imm</dfn> = <a class="local col9 ref" href="#829MI" title='MI' data-ref="829MI" data-ref-filename="829MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="6747">6747</th><td>    <b>if</b> (<a class="local col9 ref" href="#839Imm" title='Imm' data-ref="839Imm" data-ref-filename="839Imm">Imm</a> == <var>32</var> || <a class="local col9 ref" href="#839Imm" title='Imm' data-ref="839Imm" data-ref-filename="839Imm">Imm</a> == <var>34</var> || <a class="local col9 ref" href="#839Imm" title='Imm' data-ref="839Imm" data-ref-filename="839Imm">Imm</a> == <var>36</var> || <a class="local col9 ref" href="#839Imm" title='Imm' data-ref="839Imm" data-ref-filename="839Imm">Imm</a> == <var>38</var>)</td></tr>
<tr><th id="6748">6748</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6749">6749</th><td>  }</td></tr>
<tr><th id="6750">6750</th><td></td></tr>
<tr><th id="6751">6751</th><td>  <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="6752">6752</th><td>}</td></tr>
<tr><th id="6753">6753</th><td></td></tr>
<tr><th id="6754">6754</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" title='llvm::AArch64InstrInfo::fixupPostOutline' data-ref="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE">fixupPostOutline</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="840MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="840MBB" data-ref-filename="840MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="6755">6755</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="841MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="841MI" data-ref-filename="841MI">MI</dfn> : <a class="local col0 ref" href="#840MBB" title='MBB' data-ref="840MBB" data-ref-filename="840MBB">MBB</a>) {</td></tr>
<tr><th id="6756">6756</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="842Base" title='Base' data-type='const llvm::MachineOperand *' data-ref="842Base" data-ref-filename="842Base">Base</dfn>;</td></tr>
<tr><th id="6757">6757</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="843Width" title='Width' data-type='unsigned int' data-ref="843Width" data-ref-filename="843Width">Width</dfn>;</td></tr>
<tr><th id="6758">6758</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="844Offset" title='Offset' data-type='int64_t' data-ref="844Offset" data-ref-filename="844Offset">Offset</dfn>;</td></tr>
<tr><th id="6759">6759</th><td>    <em>bool</em> <dfn class="local col5 decl" id="845OffsetIsScalable" title='OffsetIsScalable' data-type='bool' data-ref="845OffsetIsScalable" data-ref-filename="845OffsetIsScalable">OffsetIsScalable</dfn>;</td></tr>
<tr><th id="6760">6760</th><td></td></tr>
<tr><th id="6761">6761</th><td>    <i>// Is this a load or store with an immediate offset with SP as the base?</i></td></tr>
<tr><th id="6762">6762</th><td>    <b>if</b> (!<a class="local col1 ref" href="#841MI" title='MI' data-ref="841MI" data-ref-filename="841MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>() ||</td></tr>
<tr><th id="6763">6763</th><td>        !<a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</a>(<a class="local col1 ref" href="#841MI" title='MI' data-ref="841MI" data-ref-filename="841MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#842Base" title='Base' data-ref="842Base" data-ref-filename="842Base">Base</a></span>, <span class='refarg'><a class="local col4 ref" href="#844Offset" title='Offset' data-ref="844Offset" data-ref-filename="844Offset">Offset</a></span>, <span class='refarg'><a class="local col5 ref" href="#845OffsetIsScalable" title='OffsetIsScalable' data-ref="845OffsetIsScalable" data-ref-filename="845OffsetIsScalable">OffsetIsScalable</a></span>, <span class='refarg'><a class="local col3 ref" href="#843Width" title='Width' data-ref="843Width" data-ref-filename="843Width">Width</a></span>,</td></tr>
<tr><th id="6764">6764</th><td>                                      &amp;<a class="member field" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>) ||</td></tr>
<tr><th id="6765">6765</th><td>        (<a class="local col2 ref" href="#842Base" title='Base' data-ref="842Base" data-ref-filename="842Base">Base</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#842Base" title='Base' data-ref="842Base" data-ref-filename="842Base">Base</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>))</td></tr>
<tr><th id="6766">6766</th><td>      <b>continue</b>;</td></tr>
<tr><th id="6767">6767</th><td></td></tr>
<tr><th id="6768">6768</th><td>    <i>// It is, so we have to fix it up.</i></td></tr>
<tr><th id="6769">6769</th><td>    <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a> <dfn class="local col6 decl" id="846Scale" title='Scale' data-type='llvm::TypeSize' data-ref="846Scale" data-ref-filename="846Scale">Scale</dfn><a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm8TypeSizeC1Emb" title='llvm::TypeSize::TypeSize' data-ref="_ZN4llvm8TypeSizeC1Emb" data-ref-filename="_ZN4llvm8TypeSizeC1Emb">(</a><var>0U</var>, <b>false</b>);</td></tr>
<tr><th id="6770">6770</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="847Dummy1" title='Dummy1' data-type='int64_t' data-ref="847Dummy1" data-ref-filename="847Dummy1">Dummy1</dfn>, <dfn class="local col8 decl" id="848Dummy2" title='Dummy2' data-type='int64_t' data-ref="848Dummy2" data-ref-filename="848Dummy2">Dummy2</dfn>;</td></tr>
<tr><th id="6771">6771</th><td></td></tr>
<tr><th id="6772">6772</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="849StackOffsetOperand" title='StackOffsetOperand' data-type='llvm::MachineOperand &amp;' data-ref="849StackOffsetOperand" data-ref-filename="849StackOffsetOperand">StackOffsetOperand</dfn> = <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand' data-ref="_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE">getMemOpBaseRegImmOfsOffsetOperand</a>(<span class='refarg'><a class="local col1 ref" href="#841MI" title='MI' data-ref="841MI" data-ref-filename="841MI">MI</a></span>);</td></tr>
<tr><th id="6773">6773</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(StackOffsetOperand.isImm() &amp;&amp; <q>"Stack offset wasn't immediate!"</q>);</td></tr>
<tr><th id="6774">6774</th><td>    <a class="member fn" href="#_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" data-ref-filename="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_">getMemOpInfo</a>(<a class="local col1 ref" href="#841MI" title='MI' data-ref="841MI" data-ref-filename="841MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col6 ref" href="#846Scale" title='Scale' data-ref="846Scale" data-ref-filename="846Scale">Scale</a></span>, <span class='refarg'><a class="local col3 ref" href="#843Width" title='Width' data-ref="843Width" data-ref-filename="843Width">Width</a></span>, <span class='refarg'><a class="local col7 ref" href="#847Dummy1" title='Dummy1' data-ref="847Dummy1" data-ref-filename="847Dummy1">Dummy1</a></span>, <span class='refarg'><a class="local col8 ref" href="#848Dummy2" title='Dummy2' data-ref="848Dummy2" data-ref-filename="848Dummy2">Dummy2</a></span>);</td></tr>
<tr><th id="6775">6775</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Scale != <var>0</var> &amp;&amp; <q>"Unexpected opcode!"</q>);</td></tr>
<tr><th id="6776">6776</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!OffsetIsScalable &amp;&amp; <q>"Expected offset to be a byte offset"</q>);</td></tr>
<tr><th id="6777">6777</th><td></td></tr>
<tr><th id="6778">6778</th><td>    <i>// We've pushed the return address to the stack, so add 16 to the offset.</i></td></tr>
<tr><th id="6779">6779</th><td><i>    // This is safe, since we already checked if it would overflow when we</i></td></tr>
<tr><th id="6780">6780</th><td><i>    // checked if this instruction was legal to outline.</i></td></tr>
<tr><th id="6781">6781</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="850NewImm" title='NewImm' data-type='int64_t' data-ref="850NewImm" data-ref-filename="850NewImm">NewImm</dfn> = (<a class="local col4 ref" href="#844Offset" title='Offset' data-ref="844Offset" data-ref-filename="844Offset">Offset</a> + <var>16</var>) / (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>)<a class="local col6 ref" href="#846Scale" title='Scale' data-ref="846Scale" data-ref-filename="846Scale">Scale</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSize12getFixedSizeEv" title='llvm::TypeSize::getFixedSize' data-ref="_ZNK4llvm8TypeSize12getFixedSizeEv" data-ref-filename="_ZNK4llvm8TypeSize12getFixedSizeEv">getFixedSize</a>();</td></tr>
<tr><th id="6782">6782</th><td>    <a class="local col9 ref" href="#849StackOffsetOperand" title='StackOffsetOperand' data-ref="849StackOffsetOperand" data-ref-filename="849StackOffsetOperand">StackOffsetOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#850NewImm" title='NewImm' data-ref="850NewImm" data-ref-filename="850NewImm">NewImm</a>);</td></tr>
<tr><th id="6783">6783</th><td>  }</td></tr>
<tr><th id="6784">6784</th><td>}</td></tr>
<tr><th id="6785">6785</th><td></td></tr>
<tr><th id="6786">6786</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL20signOutlinedFunctionRN4llvm15MachineFunctionERNS_17MachineBasicBlockEbb" title='signOutlinedFunction' data-type='void signOutlinedFunction(llvm::MachineFunction &amp; MF, llvm::MachineBasicBlock &amp; MBB, bool ShouldSignReturnAddr, bool ShouldSignReturnAddrWithAKey)' data-ref="_ZL20signOutlinedFunctionRN4llvm15MachineFunctionERNS_17MachineBasicBlockEbb" data-ref-filename="_ZL20signOutlinedFunctionRN4llvm15MachineFunctionERNS_17MachineBasicBlockEbb">signOutlinedFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="851MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="851MF" data-ref-filename="851MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="852MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="852MBB" data-ref-filename="852MBB">MBB</dfn>,</td></tr>
<tr><th id="6787">6787</th><td>                                 <em>bool</em> <dfn class="local col3 decl" id="853ShouldSignReturnAddr" title='ShouldSignReturnAddr' data-type='bool' data-ref="853ShouldSignReturnAddr" data-ref-filename="853ShouldSignReturnAddr">ShouldSignReturnAddr</dfn>,</td></tr>
<tr><th id="6788">6788</th><td>                                 <em>bool</em> <dfn class="local col4 decl" id="854ShouldSignReturnAddrWithAKey" title='ShouldSignReturnAddrWithAKey' data-type='bool' data-ref="854ShouldSignReturnAddrWithAKey" data-ref-filename="854ShouldSignReturnAddrWithAKey">ShouldSignReturnAddrWithAKey</dfn>) {</td></tr>
<tr><th id="6789">6789</th><td>  <b>if</b> (<a class="local col3 ref" href="#853ShouldSignReturnAddr" title='ShouldSignReturnAddr' data-ref="853ShouldSignReturnAddr" data-ref-filename="853ShouldSignReturnAddr">ShouldSignReturnAddr</a>) {</td></tr>
<tr><th id="6790">6790</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="855MBBPAC" title='MBBPAC' data-type='MachineBasicBlock::iterator' data-ref="855MBBPAC" data-ref-filename="855MBBPAC">MBBPAC</dfn> = <a class="local col2 ref" href="#852MBB" title='MBB' data-ref="852MBB" data-ref-filename="852MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="6791">6791</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="856MBBAUT" title='MBBAUT' data-type='MachineBasicBlock::iterator' data-ref="856MBBAUT" data-ref-filename="856MBBAUT">MBBAUT</dfn> = <a class="local col2 ref" href="#852MBB" title='MBB' data-ref="852MBB" data-ref-filename="852MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="6792">6792</th><td>    <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col7 decl" id="857Subtarget" title='Subtarget' data-type='const llvm::AArch64Subtarget &amp;' data-ref="857Subtarget" data-ref-filename="857Subtarget">Subtarget</dfn> = <a class="local col1 ref" href="#851MF" title='MF' data-ref="851MF" data-ref-filename="851MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;();</td></tr>
<tr><th id="6793">6793</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="858TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="858TII" data-ref-filename="858TII">TII</dfn> = <a class="local col7 ref" href="#857Subtarget" title='Subtarget' data-ref="857Subtarget" data-ref-filename="857Subtarget">Subtarget</a>.<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" title='llvm::AArch64Subtarget::getInstrInfo' data-ref="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="6794">6794</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col9 decl" id="859DL" title='DL' data-type='llvm::DebugLoc' data-ref="859DL" data-ref-filename="859DL">DL</dfn>;</td></tr>
<tr><th id="6795">6795</th><td></td></tr>
<tr><th id="6796">6796</th><td>    <b>if</b> (<a class="local col6 ref" href="#856MBBAUT" title='MBBAUT' data-ref="856MBBAUT" data-ref-filename="856MBBAUT">MBBAUT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#852MBB" title='MBB' data-ref="852MBB" data-ref-filename="852MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="6797">6797</th><td>      <a class="local col9 ref" href="#859DL" title='DL' data-ref="859DL" data-ref-filename="859DL">DL</a> <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col6 ref" href="#856MBBAUT" title='MBBAUT' data-ref="856MBBAUT" data-ref-filename="856MBBAUT">MBBAUT</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="6798">6798</th><td></td></tr>
<tr><th id="6799">6799</th><td>    <i>// At the very beginning of the basic block we insert the following</i></td></tr>
<tr><th id="6800">6800</th><td><i>    // depending on the key type</i></td></tr>
<tr><th id="6801">6801</th><td><i>    //</i></td></tr>
<tr><th id="6802">6802</th><td><i>    // a_key:                   b_key:</i></td></tr>
<tr><th id="6803">6803</th><td><i>    //    PACIASP                   EMITBKEY</i></td></tr>
<tr><th id="6804">6804</th><td><i>    //    CFI_INSTRUCTION           PACIBSP</i></td></tr>
<tr><th id="6805">6805</th><td><i>    //                              CFI_INSTRUCTION</i></td></tr>
<tr><th id="6806">6806</th><td>    <b>if</b> (<a class="local col4 ref" href="#854ShouldSignReturnAddrWithAKey" title='ShouldSignReturnAddrWithAKey' data-ref="854ShouldSignReturnAddrWithAKey" data-ref-filename="854ShouldSignReturnAddrWithAKey">ShouldSignReturnAddrWithAKey</a>) {</td></tr>
<tr><th id="6807">6807</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#852MBB" title='MBB' data-ref="852MBB" data-ref-filename="852MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#855MBBPAC" title='MBBPAC' data-ref="855MBBPAC" data-ref-filename="855MBBPAC">MBBPAC</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col8 ref" href="#858TII" title='TII' data-ref="858TII" data-ref-filename="858TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PACIASP" title='llvm::AArch64::PACIASP' data-ref="llvm::AArch64::PACIASP" data-ref-filename="llvm..AArch64..PACIASP">PACIASP</a>))</td></tr>
<tr><th id="6808">6808</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="6809">6809</th><td>    } <b>else</b> {</td></tr>
<tr><th id="6810">6810</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#852MBB" title='MBB' data-ref="852MBB" data-ref-filename="852MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#855MBBPAC" title='MBBPAC' data-ref="855MBBPAC" data-ref-filename="855MBBPAC">MBBPAC</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col8 ref" href="#858TII" title='TII' data-ref="858TII" data-ref-filename="858TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EMITBKEY" title='llvm::AArch64::EMITBKEY' data-ref="llvm::AArch64::EMITBKEY" data-ref-filename="llvm..AArch64..EMITBKEY">EMITBKEY</a>))</td></tr>
<tr><th id="6811">6811</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="6812">6812</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#852MBB" title='MBB' data-ref="852MBB" data-ref-filename="852MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#855MBBPAC" title='MBBPAC' data-ref="855MBBPAC" data-ref-filename="855MBBPAC">MBBPAC</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col8 ref" href="#858TII" title='TII' data-ref="858TII" data-ref-filename="858TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PACIBSP" title='llvm::AArch64::PACIBSP' data-ref="llvm::AArch64::PACIBSP" data-ref-filename="llvm..AArch64..PACIBSP">PACIBSP</a>))</td></tr>
<tr><th id="6813">6813</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="6814">6814</th><td>    }</td></tr>
<tr><th id="6815">6815</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="860CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="860CFIIndex" data-ref-filename="860CFIIndex">CFIIndex</dfn> =</td></tr>
<tr><th id="6816">6816</th><td>        <a class="local col1 ref" href="#851MF" title='MF' data-ref="851MF" data-ref-filename="851MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" data-ref-filename="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>::<a class="ref fn" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction19createNegateRAStateEPNS_8MCSymbolE" title='llvm::MCCFIInstruction::createNegateRAState' data-ref="_ZN4llvm16MCCFIInstruction19createNegateRAStateEPNS_8MCSymbolE" data-ref-filename="_ZN4llvm16MCCFIInstruction19createNegateRAStateEPNS_8MCSymbolE">createNegateRAState</a>(<b>nullptr</b>));</td></tr>
<tr><th id="6817">6817</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#852MBB" title='MBB' data-ref="852MBB" data-ref-filename="852MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#855MBBPAC" title='MBBPAC' data-ref="855MBBPAC" data-ref-filename="855MBBPAC">MBBPAC</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col8 ref" href="#858TII" title='TII' data-ref="858TII" data-ref-filename="858TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CFI_INSTRUCTION" title='llvm::AArch64::CFI_INSTRUCTION' data-ref="llvm::AArch64::CFI_INSTRUCTION" data-ref-filename="llvm..AArch64..CFI_INSTRUCTION">CFI_INSTRUCTION</a>))</td></tr>
<tr><th id="6818">6818</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col0 ref" href="#860CFIIndex" title='CFIIndex' data-ref="860CFIIndex" data-ref-filename="860CFIIndex">CFIIndex</a>)</td></tr>
<tr><th id="6819">6819</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="6820">6820</th><td></td></tr>
<tr><th id="6821">6821</th><td>    <i>// If v8.3a features are available we can replace a RET instruction by</i></td></tr>
<tr><th id="6822">6822</th><td><i>    // RETAA or RETAB and omit the AUT instructions</i></td></tr>
<tr><th id="6823">6823</th><td>    <b>if</b> (<a class="local col7 ref" href="#857Subtarget" title='Subtarget' data-ref="857Subtarget" data-ref-filename="857Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget8hasPAuthEv" title='llvm::AArch64Subtarget::hasPAuth' data-ref="_ZNK4llvm16AArch64Subtarget8hasPAuthEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget8hasPAuthEv">hasPAuth</a>() &amp;&amp; <a class="local col6 ref" href="#856MBBAUT" title='MBBAUT' data-ref="856MBBAUT" data-ref-filename="856MBBAUT">MBBAUT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#852MBB" title='MBB' data-ref="852MBB" data-ref-filename="852MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="6824">6824</th><td>        <a class="local col6 ref" href="#856MBBAUT" title='MBBAUT' data-ref="856MBBAUT" data-ref-filename="856MBBAUT">MBBAUT</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::RET" title='llvm::AArch64::RET' data-ref="llvm::AArch64::RET" data-ref-filename="llvm..AArch64..RET">RET</a>) {</td></tr>
<tr><th id="6825">6825</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#852MBB" title='MBB' data-ref="852MBB" data-ref-filename="852MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#856MBBAUT" title='MBBAUT' data-ref="856MBBAUT" data-ref-filename="856MBBAUT">MBBAUT</a>, <a class="local col9 ref" href="#859DL" title='DL' data-ref="859DL" data-ref-filename="859DL">DL</a>,</td></tr>
<tr><th id="6826">6826</th><td>              <a class="local col8 ref" href="#858TII" title='TII' data-ref="858TII" data-ref-filename="858TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#854ShouldSignReturnAddrWithAKey" title='ShouldSignReturnAddrWithAKey' data-ref="854ShouldSignReturnAddrWithAKey" data-ref-filename="854ShouldSignReturnAddrWithAKey">ShouldSignReturnAddrWithAKey</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::RETAA" title='llvm::AArch64::RETAA' data-ref="llvm::AArch64::RETAA" data-ref-filename="llvm..AArch64..RETAA">RETAA</a></td></tr>
<tr><th id="6827">6827</th><td>                                                    : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::RETAB" title='llvm::AArch64::RETAB' data-ref="llvm::AArch64::RETAB" data-ref-filename="llvm..AArch64..RETAB">RETAB</a>))</td></tr>
<tr><th id="6828">6828</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::copyImplicitOps' data-ref="_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE">copyImplicitOps</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#856MBBAUT" title='MBBAUT' data-ref="856MBBAUT" data-ref-filename="856MBBAUT">MBBAUT</a>);</td></tr>
<tr><th id="6829">6829</th><td>      <a class="local col2 ref" href="#852MBB" title='MBB' data-ref="852MBB" data-ref-filename="852MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#856MBBAUT" title='MBBAUT' data-ref="856MBBAUT" data-ref-filename="856MBBAUT">MBBAUT</a>);</td></tr>
<tr><th id="6830">6830</th><td>    } <b>else</b> {</td></tr>
<tr><th id="6831">6831</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#852MBB" title='MBB' data-ref="852MBB" data-ref-filename="852MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#856MBBAUT" title='MBBAUT' data-ref="856MBBAUT" data-ref-filename="856MBBAUT">MBBAUT</a>, <a class="local col9 ref" href="#859DL" title='DL' data-ref="859DL" data-ref-filename="859DL">DL</a>,</td></tr>
<tr><th id="6832">6832</th><td>              <a class="local col8 ref" href="#858TII" title='TII' data-ref="858TII" data-ref-filename="858TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#854ShouldSignReturnAddrWithAKey" title='ShouldSignReturnAddrWithAKey' data-ref="854ShouldSignReturnAddrWithAKey" data-ref-filename="854ShouldSignReturnAddrWithAKey">ShouldSignReturnAddrWithAKey</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::AUTIASP" title='llvm::AArch64::AUTIASP' data-ref="llvm::AArch64::AUTIASP" data-ref-filename="llvm..AArch64..AUTIASP">AUTIASP</a></td></tr>
<tr><th id="6833">6833</th><td>                                                    : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::AUTIBSP" title='llvm::AArch64::AUTIBSP' data-ref="llvm::AArch64::AUTIBSP" data-ref-filename="llvm..AArch64..AUTIBSP">AUTIBSP</a>))</td></tr>
<tr><th id="6834">6834</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameDestroy" title='llvm::MachineInstr::FrameDestroy' data-ref="llvm::MachineInstr::FrameDestroy" data-ref-filename="llvm..MachineInstr..FrameDestroy">FrameDestroy</a>);</td></tr>
<tr><th id="6835">6835</th><td>    }</td></tr>
<tr><th id="6836">6836</th><td>  }</td></tr>
<tr><th id="6837">6837</th><td>}</td></tr>
<tr><th id="6838">6838</th><td></td></tr>
<tr><th id="6839">6839</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" title='llvm::AArch64InstrInfo::buildOutlinedFrame' data-ref="_ZNK4llvm16AArch64InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE">buildOutlinedFrame</dfn>(</td></tr>
<tr><th id="6840">6840</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="861MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="861MBB" data-ref-filename="861MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="862MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="862MF" data-ref-filename="862MF">MF</dfn>,</td></tr>
<tr><th id="6841">6841</th><td>    <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> &amp;<dfn class="local col3 decl" id="863OF" title='OF' data-type='const outliner::OutlinedFunction &amp;' data-ref="863OF" data-ref-filename="863OF">OF</dfn>) <em>const</em> {</td></tr>
<tr><th id="6842">6842</th><td></td></tr>
<tr><th id="6843">6843</th><td>  <a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a> *<dfn class="local col4 decl" id="864FI" title='FI' data-type='llvm::AArch64FunctionInfo *' data-ref="864FI" data-ref-filename="864FI">FI</dfn> = <a class="local col2 ref" href="#862MF" title='MF' data-ref="862MF" data-ref-filename="862MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="6844">6844</th><td></td></tr>
<tr><th id="6845">6845</th><td>  <b>if</b> (<a class="local col3 ref" href="#863OF" title='OF' data-ref="863OF" data-ref-filename="863OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a>)</td></tr>
<tr><th id="6846">6846</th><td>    <a class="local col4 ref" href="#864FI" title='FI' data-ref="864FI" data-ref-filename="864FI">FI</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZN4llvm19AArch64FunctionInfo17setOutliningStyleENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::AArch64FunctionInfo::setOutliningStyle' data-ref="_ZN4llvm19AArch64FunctionInfo17setOutliningStyleENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm19AArch64FunctionInfo17setOutliningStyleENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">setOutliningStyle</a>(<span class='ref fn fake' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" data-ref-filename="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></span><q>"Tail Call"</q>);</td></tr>
<tr><th id="6847">6847</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#863OF" title='OF' data-ref="863OF" data-ref-filename="863OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a>) {</td></tr>
<tr><th id="6848">6848</th><td>    <i>// For thunk outlining, rewrite the last instruction from a call to a</i></td></tr>
<tr><th id="6849">6849</th><td><i>    // tail-call.</i></td></tr>
<tr><th id="6850">6850</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="865Call" title='Call' data-type='llvm::MachineInstr *' data-ref="865Call" data-ref-filename="865Call">Call</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv" data-ref-filename="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="6851">6851</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="866TailOpcode" title='TailOpcode' data-type='unsigned int' data-ref="866TailOpcode" data-ref-filename="866TailOpcode">TailOpcode</dfn>;</td></tr>
<tr><th id="6852">6852</th><td>    <b>if</b> (<a class="local col5 ref" href="#865Call" title='Call' data-ref="865Call" data-ref-filename="865Call">Call</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BL" title='llvm::AArch64::BL' data-ref="llvm::AArch64::BL" data-ref-filename="llvm..AArch64..BL">BL</a>) {</td></tr>
<tr><th id="6853">6853</th><td>      <a class="local col6 ref" href="#866TailOpcode" title='TailOpcode' data-ref="866TailOpcode" data-ref-filename="866TailOpcode">TailOpcode</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TCRETURNdi" title='llvm::AArch64::TCRETURNdi' data-ref="llvm::AArch64::TCRETURNdi" data-ref-filename="llvm..AArch64..TCRETURNdi">TCRETURNdi</a>;</td></tr>
<tr><th id="6854">6854</th><td>    } <b>else</b> {</td></tr>
<tr><th id="6855">6855</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Call-&gt;getOpcode() == AArch64::BLR ||</td></tr>
<tr><th id="6856">6856</th><td>             Call-&gt;getOpcode() == AArch64::BLRNoIP);</td></tr>
<tr><th id="6857">6857</th><td>      <a class="local col6 ref" href="#866TailOpcode" title='TailOpcode' data-ref="866TailOpcode" data-ref-filename="866TailOpcode">TailOpcode</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TCRETURNriALL" title='llvm::AArch64::TCRETURNriALL' data-ref="llvm::AArch64::TCRETURNriALL" data-ref-filename="llvm..AArch64..TCRETURNriALL">TCRETURNriALL</a>;</td></tr>
<tr><th id="6858">6858</th><td>    }</td></tr>
<tr><th id="6859">6859</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="867TC" title='TC' data-type='llvm::MachineInstr *' data-ref="867TC" data-ref-filename="867TC">TC</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#862MF" title='MF' data-ref="862MF" data-ref-filename="862MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#866TailOpcode" title='TailOpcode' data-ref="866TailOpcode" data-ref-filename="866TailOpcode">TailOpcode</a>))</td></tr>
<tr><th id="6860">6860</th><td>                           .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#865Call" title='Call' data-ref="865Call" data-ref-filename="865Call">Call</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="6861">6861</th><td>                           .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="6862">6862</th><td>    <a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col7 ref" href="#867TC" title='TC' data-ref="867TC" data-ref-filename="867TC">TC</a>);</td></tr>
<tr><th id="6863">6863</th><td>    <a class="local col5 ref" href="#865Call" title='Call' data-ref="865Call" data-ref-filename="865Call">Call</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="6864">6864</th><td></td></tr>
<tr><th id="6865">6865</th><td>    <a class="local col4 ref" href="#864FI" title='FI' data-ref="864FI" data-ref-filename="864FI">FI</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZN4llvm19AArch64FunctionInfo17setOutliningStyleENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::AArch64FunctionInfo::setOutliningStyle' data-ref="_ZN4llvm19AArch64FunctionInfo17setOutliningStyleENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm19AArch64FunctionInfo17setOutliningStyleENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">setOutliningStyle</a>(<span class='ref fn fake' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" data-ref-filename="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></span><q>"Thunk"</q>);</td></tr>
<tr><th id="6866">6866</th><td>  }</td></tr>
<tr><th id="6867">6867</th><td></td></tr>
<tr><th id="6868">6868</th><td>  <em>bool</em> <dfn class="local col8 decl" id="868IsLeafFunction" title='IsLeafFunction' data-type='bool' data-ref="868IsLeafFunction" data-ref-filename="868IsLeafFunction">IsLeafFunction</dfn> = <b>true</b>;</td></tr>
<tr><th id="6869">6869</th><td></td></tr>
<tr><th id="6870">6870</th><td>  <i>// Is there a call in the outlined range?</i></td></tr>
<tr><th id="6871">6871</th><td>  <em>auto</em> <dfn class="local col9 decl" id="869IsNonTailCall" title='IsNonTailCall' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:6871:24)' data-ref="869IsNonTailCall" data-ref-filename="869IsNonTailCall">IsNonTailCall</dfn> = [](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="870MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="870MI" data-ref-filename="870MI">MI</dfn>) {</td></tr>
<tr><th id="6872">6872</th><td>    <b>return</b> <a class="local col0 ref" href="#870MI" title='MI' data-ref="870MI" data-ref-filename="870MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() &amp;&amp; !<a class="local col0 ref" href="#870MI" title='MI' data-ref="870MI" data-ref-filename="870MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>();</td></tr>
<tr><th id="6873">6873</th><td>  };</td></tr>
<tr><th id="6874">6874</th><td></td></tr>
<tr><th id="6875">6875</th><td>  <b>if</b> (<span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>(), <a class="tu ref fn fake" href="#6871" title='llvm::AArch64InstrInfo::buildOutlinedFrame(llvm::MachineBasicBlock &amp;, llvm::MachineFunction &amp;, const outliner::OutlinedFunction &amp;)::(anonymous class)::' data-use='c' data-ref="_ZZNK4llvm16AArch64InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionEEN3$_8C1ERKS9_" data-ref-filename="_ZZNK4llvm16AArch64InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionEEN3$_8C1ERKS9_"></a><a class="local col9 ref" href="#869IsNonTailCall" title='IsNonTailCall' data-ref="869IsNonTailCall" data-ref-filename="869IsNonTailCall">IsNonTailCall</a>)) {</td></tr>
<tr><th id="6876">6876</th><td>    <i>// Fix up the instructions in the range, since we're going to modify the</i></td></tr>
<tr><th id="6877">6877</th><td><i>    // stack.</i></td></tr>
<tr><th id="6878">6878</th><td><i></i></td></tr>
<tr><th id="6879">6879</th><td><i>    // Bugzilla ID: 46767</i></td></tr>
<tr><th id="6880">6880</th><td><i>    // TODO: Check if fixing up twice is safe so we can outline these.</i></td></tr>
<tr><th id="6881">6881</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OF.FrameConstructionID != MachineOutlinerDefault &amp;&amp;</td></tr>
<tr><th id="6882">6882</th><td>           <q>"Can only fix up stack references once"</q>);</td></tr>
<tr><th id="6883">6883</th><td>    <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" title='llvm::AArch64InstrInfo::fixupPostOutline' data-ref="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE">fixupPostOutline</a>(<span class='refarg'><a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a></span>);</td></tr>
<tr><th id="6884">6884</th><td></td></tr>
<tr><th id="6885">6885</th><td>    <a class="local col8 ref" href="#868IsLeafFunction" title='IsLeafFunction' data-ref="868IsLeafFunction" data-ref-filename="868IsLeafFunction">IsLeafFunction</a> = <b>false</b>;</td></tr>
<tr><th id="6886">6886</th><td></td></tr>
<tr><th id="6887">6887</th><td>    <i>// LR has to be a live in so that we can save it.</i></td></tr>
<tr><th id="6888">6888</th><td>    <b>if</b> (!<a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>))</td></tr>
<tr><th id="6889">6889</th><td>      <a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>);</td></tr>
<tr><th id="6890">6890</th><td></td></tr>
<tr><th id="6891">6891</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="871It" title='It' data-type='MachineBasicBlock::iterator' data-ref="871It" data-ref-filename="871It">It</dfn> = <a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="6892">6892</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="872Et" title='Et' data-type='MachineBasicBlock::iterator' data-ref="872Et" data-ref-filename="872Et">Et</dfn> = <a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="6893">6893</th><td></td></tr>
<tr><th id="6894">6894</th><td>    <b>if</b> (<a class="local col3 ref" href="#863OF" title='OF' data-ref="863OF" data-ref-filename="863OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a> ||</td></tr>
<tr><th id="6895">6895</th><td>        <a class="local col3 ref" href="#863OF" title='OF' data-ref="863OF" data-ref-filename="863OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a>)</td></tr>
<tr><th id="6896">6896</th><td>      <a class="local col2 ref" href="#872Et" title='Et' data-ref="872Et" data-ref-filename="872Et">Et</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="6897">6897</th><td></td></tr>
<tr><th id="6898">6898</th><td>    <i>// Insert a save before the outlined region</i></td></tr>
<tr><th id="6899">6899</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="873STRXpre" title='STRXpre' data-type='llvm::MachineInstr *' data-ref="873STRXpre" data-ref-filename="873STRXpre">STRXpre</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#862MF" title='MF' data-ref="862MF" data-ref-filename="862MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXpre" title='llvm::AArch64::STRXpre' data-ref="llvm::AArch64::STRXpre" data-ref-filename="llvm..AArch64..STRXpre">STRXpre</a>))</td></tr>
<tr><th id="6900">6900</th><td>                                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="6901">6901</th><td>                                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>)</td></tr>
<tr><th id="6902">6902</th><td>                                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>)</td></tr>
<tr><th id="6903">6903</th><td>                                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>16</var>);</td></tr>
<tr><th id="6904">6904</th><td>    <a class="local col1 ref" href="#871It" title='It' data-ref="871It" data-ref-filename="871It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#871It" title='It' data-ref="871It" data-ref-filename="871It">It</a>, <a class="local col3 ref" href="#873STRXpre" title='STRXpre' data-ref="873STRXpre" data-ref-filename="873STRXpre">STRXpre</a>);</td></tr>
<tr><th id="6905">6905</th><td></td></tr>
<tr><th id="6906">6906</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo" data-ref-filename="llvm..TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="874STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="874STI" data-ref-filename="874STI">STI</dfn> = <a class="local col2 ref" href="#862MF" title='MF' data-ref="862MF" data-ref-filename="862MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="6907">6907</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col5 decl" id="875MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="875MRI" data-ref-filename="875MRI">MRI</dfn> = <a class="local col4 ref" href="#874STI" title='STI' data-ref="874STI" data-ref-filename="874STI">STI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="6908">6908</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="876DwarfReg" title='DwarfReg' data-type='unsigned int' data-ref="876DwarfReg" data-ref-filename="876DwarfReg">DwarfReg</dfn> = <a class="local col5 ref" href="#875MRI" title='MRI' data-ref="875MRI" data-ref-filename="875MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb">getDwarfRegNum</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>, <b>true</b>);</td></tr>
<tr><th id="6909">6909</th><td></td></tr>
<tr><th id="6910">6910</th><td>    <i>// Add a CFI saying the stack was moved 16 B down.</i></td></tr>
<tr><th id="6911">6911</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="877StackPosEntry" title='StackPosEntry' data-type='int64_t' data-ref="877StackPosEntry" data-ref-filename="877StackPosEntry">StackPosEntry</dfn> =</td></tr>
<tr><th id="6912">6912</th><td>        <a class="local col2 ref" href="#862MF" title='MF' data-ref="862MF" data-ref-filename="862MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" data-ref-filename="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>::<a class="ref fn" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction15cfiDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::cfiDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction15cfiDefCfaOffsetEPNS_8MCSymbolEi" data-ref-filename="_ZN4llvm16MCCFIInstruction15cfiDefCfaOffsetEPNS_8MCSymbolEi">cfiDefCfaOffset</a>(<b>nullptr</b>, <var>16</var>));</td></tr>
<tr><th id="6913">6913</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#871It" title='It' data-ref="871It" data-ref-filename="871It">It</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CFI_INSTRUCTION" title='llvm::AArch64::CFI_INSTRUCTION' data-ref="llvm::AArch64::CFI_INSTRUCTION" data-ref-filename="llvm..AArch64..CFI_INSTRUCTION">CFI_INSTRUCTION</a>))</td></tr>
<tr><th id="6914">6914</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col7 ref" href="#877StackPosEntry" title='StackPosEntry' data-ref="877StackPosEntry" data-ref-filename="877StackPosEntry">StackPosEntry</a>)</td></tr>
<tr><th id="6915">6915</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="6916">6916</th><td></td></tr>
<tr><th id="6917">6917</th><td>    <i>// Add a CFI saying that the LR that we want to find is now 16 B higher than</i></td></tr>
<tr><th id="6918">6918</th><td><i>    // before.</i></td></tr>
<tr><th id="6919">6919</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="878LRPosEntry" title='LRPosEntry' data-type='int64_t' data-ref="878LRPosEntry" data-ref-filename="878LRPosEntry">LRPosEntry</dfn> =</td></tr>
<tr><th id="6920">6920</th><td>        <a class="local col2 ref" href="#862MF" title='MF' data-ref="862MF" data-ref-filename="862MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" data-ref-filename="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>::<a class="ref fn" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" data-ref-filename="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<b>nullptr</b>, <a class="local col6 ref" href="#876DwarfReg" title='DwarfReg' data-ref="876DwarfReg" data-ref-filename="876DwarfReg">DwarfReg</a>, -<var>16</var>));</td></tr>
<tr><th id="6921">6921</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#871It" title='It' data-ref="871It" data-ref-filename="871It">It</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CFI_INSTRUCTION" title='llvm::AArch64::CFI_INSTRUCTION' data-ref="llvm::AArch64::CFI_INSTRUCTION" data-ref-filename="llvm..AArch64..CFI_INSTRUCTION">CFI_INSTRUCTION</a>))</td></tr>
<tr><th id="6922">6922</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col8 ref" href="#878LRPosEntry" title='LRPosEntry' data-ref="878LRPosEntry" data-ref-filename="878LRPosEntry">LRPosEntry</a>)</td></tr>
<tr><th id="6923">6923</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="6924">6924</th><td></td></tr>
<tr><th id="6925">6925</th><td>    <i>// Insert a restore before the terminator for the function.</i></td></tr>
<tr><th id="6926">6926</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="879LDRXpost" title='LDRXpost' data-type='llvm::MachineInstr *' data-ref="879LDRXpost" data-ref-filename="879LDRXpost">LDRXpost</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#862MF" title='MF' data-ref="862MF" data-ref-filename="862MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXpost" title='llvm::AArch64::LDRXpost' data-ref="llvm::AArch64::LDRXpost" data-ref-filename="llvm..AArch64..LDRXpost">LDRXpost</a>))</td></tr>
<tr><th id="6927">6927</th><td>                                 .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="6928">6928</th><td>                                 .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="6929">6929</th><td>                                 .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>)</td></tr>
<tr><th id="6930">6930</th><td>                                 .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>);</td></tr>
<tr><th id="6931">6931</th><td>    <a class="local col2 ref" href="#872Et" title='Et' data-ref="872Et" data-ref-filename="872Et">Et</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#872Et" title='Et' data-ref="872Et" data-ref-filename="872Et">Et</a>, <a class="local col9 ref" href="#879LDRXpost" title='LDRXpost' data-ref="879LDRXpost" data-ref-filename="879LDRXpost">LDRXpost</a>);</td></tr>
<tr><th id="6932">6932</th><td>  }</td></tr>
<tr><th id="6933">6933</th><td></td></tr>
<tr><th id="6934">6934</th><td>  <i>// If a bunch of candidates reach this point they must agree on their return</i></td></tr>
<tr><th id="6935">6935</th><td><i>  // address signing. It is therefore enough to just consider the signing</i></td></tr>
<tr><th id="6936">6936</th><td><i>  // behaviour of one of them</i></td></tr>
<tr><th id="6937">6937</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="880MFI" title='MFI' data-type='const llvm::AArch64FunctionInfo &amp;' data-ref="880MFI" data-ref-filename="880MFI">MFI</dfn> = *<a class="local col3 ref" href="#863OF" title='OF' data-ref="863OF" data-ref-filename="863OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::Candidates" title='llvm::outliner::OutlinedFunction::Candidates' data-ref="llvm::outliner::OutlinedFunction::Candidates" data-ref-filename="llvm..outliner..OutlinedFunction..Candidates">Candidates</a>.<span class='ref fn' title='std::vector::front' data-ref="_ZNKSt6vector5frontEv" data-ref-filename="_ZNKSt6vector5frontEv">front</span>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="6938">6938</th><td>  <em>bool</em> <dfn class="local col1 decl" id="881ShouldSignReturnAddr" title='ShouldSignReturnAddr' data-type='bool' data-ref="881ShouldSignReturnAddr" data-ref-filename="881ShouldSignReturnAddr">ShouldSignReturnAddr</dfn> = <a class="local col0 ref" href="#880MFI" title='MFI' data-ref="880MFI" data-ref-filename="880MFI">MFI</a>.<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb" title='llvm::AArch64FunctionInfo::shouldSignReturnAddress' data-ref="_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo23shouldSignReturnAddressEb">shouldSignReturnAddress</a>(!<a class="local col8 ref" href="#868IsLeafFunction" title='IsLeafFunction' data-ref="868IsLeafFunction" data-ref-filename="868IsLeafFunction">IsLeafFunction</a>);</td></tr>
<tr><th id="6939">6939</th><td></td></tr>
<tr><th id="6940">6940</th><td>  <i>// a_key is the default</i></td></tr>
<tr><th id="6941">6941</th><td>  <em>bool</em> <dfn class="local col2 decl" id="882ShouldSignReturnAddrWithAKey" title='ShouldSignReturnAddrWithAKey' data-type='bool' data-ref="882ShouldSignReturnAddrWithAKey" data-ref-filename="882ShouldSignReturnAddrWithAKey">ShouldSignReturnAddrWithAKey</dfn> = !<a class="local col0 ref" href="#880MFI" title='MFI' data-ref="880MFI" data-ref-filename="880MFI">MFI</a>.<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo18shouldSignWithBKeyEv" title='llvm::AArch64FunctionInfo::shouldSignWithBKey' data-ref="_ZNK4llvm19AArch64FunctionInfo18shouldSignWithBKeyEv" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo18shouldSignWithBKeyEv">shouldSignWithBKey</a>();</td></tr>
<tr><th id="6942">6942</th><td></td></tr>
<tr><th id="6943">6943</th><td>  <i>// If this is a tail call outlined function, then there's already a return.</i></td></tr>
<tr><th id="6944">6944</th><td>  <b>if</b> (<a class="local col3 ref" href="#863OF" title='OF' data-ref="863OF" data-ref-filename="863OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a> ||</td></tr>
<tr><th id="6945">6945</th><td>      <a class="local col3 ref" href="#863OF" title='OF' data-ref="863OF" data-ref-filename="863OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a>) {</td></tr>
<tr><th id="6946">6946</th><td>    <a class="tu ref fn" href="#_ZL20signOutlinedFunctionRN4llvm15MachineFunctionERNS_17MachineBasicBlockEbb" title='signOutlinedFunction' data-use='c' data-ref="_ZL20signOutlinedFunctionRN4llvm15MachineFunctionERNS_17MachineBasicBlockEbb" data-ref-filename="_ZL20signOutlinedFunctionRN4llvm15MachineFunctionERNS_17MachineBasicBlockEbb">signOutlinedFunction</a>(<span class='refarg'><a class="local col2 ref" href="#862MF" title='MF' data-ref="862MF" data-ref-filename="862MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a></span>, <a class="local col1 ref" href="#881ShouldSignReturnAddr" title='ShouldSignReturnAddr' data-ref="881ShouldSignReturnAddr" data-ref-filename="881ShouldSignReturnAddr">ShouldSignReturnAddr</a>,</td></tr>
<tr><th id="6947">6947</th><td>                         <a class="local col2 ref" href="#882ShouldSignReturnAddrWithAKey" title='ShouldSignReturnAddrWithAKey' data-ref="882ShouldSignReturnAddrWithAKey" data-ref-filename="882ShouldSignReturnAddrWithAKey">ShouldSignReturnAddrWithAKey</a>);</td></tr>
<tr><th id="6948">6948</th><td>    <b>return</b>;</td></tr>
<tr><th id="6949">6949</th><td>  }</td></tr>
<tr><th id="6950">6950</th><td></td></tr>
<tr><th id="6951">6951</th><td>  <i>// It's not a tail call, so we have to insert the return ourselves.</i></td></tr>
<tr><th id="6952">6952</th><td><i></i></td></tr>
<tr><th id="6953">6953</th><td><i>  // LR has to be a live in so that we can return to it.</i></td></tr>
<tr><th id="6954">6954</th><td>  <b>if</b> (!<a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>))</td></tr>
<tr><th id="6955">6955</th><td>    <a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>);</td></tr>
<tr><th id="6956">6956</th><td></td></tr>
<tr><th id="6957">6957</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="883ret" title='ret' data-type='llvm::MachineInstr *' data-ref="883ret" data-ref-filename="883ret">ret</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#862MF" title='MF' data-ref="862MF" data-ref-filename="862MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::RET" title='llvm::AArch64::RET' data-ref="llvm::AArch64::RET" data-ref-filename="llvm..AArch64..RET">RET</a>))</td></tr>
<tr><th id="6958">6958</th><td>                          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>);</td></tr>
<tr><th id="6959">6959</th><td>  <a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col3 ref" href="#883ret" title='ret' data-ref="883ret" data-ref-filename="883ret">ret</a>);</td></tr>
<tr><th id="6960">6960</th><td></td></tr>
<tr><th id="6961">6961</th><td>  <a class="tu ref fn" href="#_ZL20signOutlinedFunctionRN4llvm15MachineFunctionERNS_17MachineBasicBlockEbb" title='signOutlinedFunction' data-use='c' data-ref="_ZL20signOutlinedFunctionRN4llvm15MachineFunctionERNS_17MachineBasicBlockEbb" data-ref-filename="_ZL20signOutlinedFunctionRN4llvm15MachineFunctionERNS_17MachineBasicBlockEbb">signOutlinedFunction</a>(<span class='refarg'><a class="local col2 ref" href="#862MF" title='MF' data-ref="862MF" data-ref-filename="862MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a></span>, <a class="local col1 ref" href="#881ShouldSignReturnAddr" title='ShouldSignReturnAddr' data-ref="881ShouldSignReturnAddr" data-ref-filename="881ShouldSignReturnAddr">ShouldSignReturnAddr</a>,</td></tr>
<tr><th id="6962">6962</th><td>                       <a class="local col2 ref" href="#882ShouldSignReturnAddrWithAKey" title='ShouldSignReturnAddrWithAKey' data-ref="882ShouldSignReturnAddrWithAKey" data-ref-filename="882ShouldSignReturnAddrWithAKey">ShouldSignReturnAddrWithAKey</a>);</td></tr>
<tr><th id="6963">6963</th><td></td></tr>
<tr><th id="6964">6964</th><td>  <a class="local col4 ref" href="#864FI" title='FI' data-ref="864FI" data-ref-filename="864FI">FI</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZN4llvm19AArch64FunctionInfo17setOutliningStyleENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::AArch64FunctionInfo::setOutliningStyle' data-ref="_ZN4llvm19AArch64FunctionInfo17setOutliningStyleENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm19AArch64FunctionInfo17setOutliningStyleENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">setOutliningStyle</a>(<span class='ref fn fake' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" data-ref-filename="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></span><q>"Function"</q>);</td></tr>
<tr><th id="6965">6965</th><td></td></tr>
<tr><th id="6966">6966</th><td>  <i>// Did we have to modify the stack by saving the link register?</i></td></tr>
<tr><th id="6967">6967</th><td>  <b>if</b> (<a class="local col3 ref" href="#863OF" title='OF' data-ref="863OF" data-ref-filename="863OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> != <a class="enum" href="#MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</a>)</td></tr>
<tr><th id="6968">6968</th><td>    <b>return</b>;</td></tr>
<tr><th id="6969">6969</th><td></td></tr>
<tr><th id="6970">6970</th><td>  <i>// We modified the stack.</i></td></tr>
<tr><th id="6971">6971</th><td><i>  // Walk over the basic block and fix up all the stack accesses.</i></td></tr>
<tr><th id="6972">6972</th><td>  <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" title='llvm::AArch64InstrInfo::fixupPostOutline' data-ref="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE">fixupPostOutline</a>(<span class='refarg'><a class="local col1 ref" href="#861MBB" title='MBB' data-ref="861MBB" data-ref-filename="861MBB">MBB</a></span>);</td></tr>
<tr><th id="6973">6973</th><td>}</td></tr>
<tr><th id="6974">6974</th><td></td></tr>
<tr><th id="6975">6975</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac1942286" title='llvm::AArch64InstrInfo::insertOutlinedCall' data-ref="_ZNK4llvm16AArch64InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac1942286" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac1942286">insertOutlinedCall</dfn>(</td></tr>
<tr><th id="6976">6976</th><td>    <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" data-ref-filename="llvm..Module">Module</a> &amp;<dfn class="local col4 decl" id="884M" title='M' data-type='llvm::Module &amp;' data-ref="884M" data-ref-filename="884M">M</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="885MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="885MBB" data-ref-filename="885MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col6 decl" id="886It" title='It' data-type='MachineBasicBlock::iterator &amp;' data-ref="886It" data-ref-filename="886It">It</dfn>,</td></tr>
<tr><th id="6977">6977</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="887MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="887MF" data-ref-filename="887MF">MF</dfn>, <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col8 decl" id="888C" title='C' data-type='const outliner::Candidate &amp;' data-ref="888C" data-ref-filename="888C">C</dfn>) <em>const</em> {</td></tr>
<tr><th id="6978">6978</th><td></td></tr>
<tr><th id="6979">6979</th><td>  <i>// Are we tail calling?</i></td></tr>
<tr><th id="6980">6980</th><td>  <b>if</b> (<a class="local col8 ref" href="#888C" title='C' data-ref="888C" data-ref-filename="888C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID" data-ref-filename="llvm..outliner..Candidate..CallConstructionID">CallConstructionID</a> == <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a>) {</td></tr>
<tr><th id="6981">6981</th><td>    <i>// If yes, then we can just branch to the label.</i></td></tr>
<tr><th id="6982">6982</th><td>    <a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col5 ref" href="#885MBB" title='MBB' data-ref="885MBB" data-ref-filename="885MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#887MF" title='MF' data-ref="887MF" data-ref-filename="887MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TCRETURNdi" title='llvm::AArch64::TCRETURNdi' data-ref="llvm::AArch64::TCRETURNdi" data-ref-filename="llvm..AArch64..TCRETURNdi">TCRETURNdi</a>))</td></tr>
<tr><th id="6983">6983</th><td>                            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col4 ref" href="#884M" title='M' data-ref="884M" data-ref-filename="884M">M</a>.<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getNamedValueENS_9StringRefE" title='llvm::Module::getNamedValue' data-ref="_ZNK4llvm6Module13getNamedValueENS_9StringRefE" data-ref-filename="_ZNK4llvm6Module13getNamedValueENS_9StringRefE">getNamedValue</a>(<a class="local col7 ref" href="#887MF" title='MF' data-ref="887MF" data-ref-filename="887MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv" data-ref-filename="_ZNK4llvm15MachineFunction7getNameEv">getName</a>()))</td></tr>
<tr><th id="6984">6984</th><td>                            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>));</td></tr>
<tr><th id="6985">6985</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a>;</td></tr>
<tr><th id="6986">6986</th><td>  }</td></tr>
<tr><th id="6987">6987</th><td></td></tr>
<tr><th id="6988">6988</th><td>  <i>// Are we saving the link register?</i></td></tr>
<tr><th id="6989">6989</th><td>  <b>if</b> (<a class="local col8 ref" href="#888C" title='C' data-ref="888C" data-ref-filename="888C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID" data-ref-filename="llvm..outliner..Candidate..CallConstructionID">CallConstructionID</a> == <a class="enum" href="#MachineOutlinerNoLRSave" title='MachineOutlinerNoLRSave' data-ref="MachineOutlinerNoLRSave" data-ref-filename="MachineOutlinerNoLRSave">MachineOutlinerNoLRSave</a> ||</td></tr>
<tr><th id="6990">6990</th><td>      <a class="local col8 ref" href="#888C" title='C' data-ref="888C" data-ref-filename="888C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID" data-ref-filename="llvm..outliner..Candidate..CallConstructionID">CallConstructionID</a> == <a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a>) {</td></tr>
<tr><th id="6991">6991</th><td>    <i>// No, so just insert the call.</i></td></tr>
<tr><th id="6992">6992</th><td>    <a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col5 ref" href="#885MBB" title='MBB' data-ref="885MBB" data-ref-filename="885MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#887MF" title='MF' data-ref="887MF" data-ref-filename="887MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BL" title='llvm::AArch64::BL' data-ref="llvm::AArch64::BL" data-ref-filename="llvm..AArch64..BL">BL</a>))</td></tr>
<tr><th id="6993">6993</th><td>                            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col4 ref" href="#884M" title='M' data-ref="884M" data-ref-filename="884M">M</a>.<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getNamedValueENS_9StringRefE" title='llvm::Module::getNamedValue' data-ref="_ZNK4llvm6Module13getNamedValueENS_9StringRefE" data-ref-filename="_ZNK4llvm6Module13getNamedValueENS_9StringRefE">getNamedValue</a>(<a class="local col7 ref" href="#887MF" title='MF' data-ref="887MF" data-ref-filename="887MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv" data-ref-filename="_ZNK4llvm15MachineFunction7getNameEv">getName</a>())));</td></tr>
<tr><th id="6994">6994</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a>;</td></tr>
<tr><th id="6995">6995</th><td>  }</td></tr>
<tr><th id="6996">6996</th><td></td></tr>
<tr><th id="6997">6997</th><td>  <i>// We want to return the spot where we inserted the call.</i></td></tr>
<tr><th id="6998">6998</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col9 decl" id="889CallPt" title='CallPt' data-type='MachineBasicBlock::iterator' data-ref="889CallPt" data-ref-filename="889CallPt">CallPt</dfn>;</td></tr>
<tr><th id="6999">6999</th><td></td></tr>
<tr><th id="7000">7000</th><td>  <i>// Instructions for saving and restoring LR around the call instruction we're</i></td></tr>
<tr><th id="7001">7001</th><td><i>  // going to insert.</i></td></tr>
<tr><th id="7002">7002</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="890Save" title='Save' data-type='llvm::MachineInstr *' data-ref="890Save" data-ref-filename="890Save">Save</dfn>;</td></tr>
<tr><th id="7003">7003</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="891Restore" title='Restore' data-type='llvm::MachineInstr *' data-ref="891Restore" data-ref-filename="891Restore">Restore</dfn>;</td></tr>
<tr><th id="7004">7004</th><td>  <i>// Can we save to a register?</i></td></tr>
<tr><th id="7005">7005</th><td>  <b>if</b> (<a class="local col8 ref" href="#888C" title='C' data-ref="888C" data-ref-filename="888C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID" data-ref-filename="llvm..outliner..Candidate..CallConstructionID">CallConstructionID</a> == <a class="enum" href="#MachineOutlinerRegSave" title='MachineOutlinerRegSave' data-ref="MachineOutlinerRegSave" data-ref-filename="MachineOutlinerRegSave">MachineOutlinerRegSave</a>) {</td></tr>
<tr><th id="7006">7006</th><td>    <i>// FIXME: This logic should be sunk into a target-specific interface so that</i></td></tr>
<tr><th id="7007">7007</th><td><i>    // we don't have to recompute the register.</i></td></tr>
<tr><th id="7008">7008</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="892Reg" title='Reg' data-type='unsigned int' data-ref="892Reg" data-ref-filename="892Reg">Reg</dfn> = <a class="member fn" href="#_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" title='llvm::AArch64InstrInfo::findRegisterToSaveLRTo' data-ref="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE">findRegisterToSaveLRTo</a>(<a class="local col8 ref" href="#888C" title='C' data-ref="888C" data-ref-filename="888C">C</a>);</td></tr>
<tr><th id="7009">7009</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg != <var>0</var> &amp;&amp; <q>"No callee-saved register available?"</q>);</td></tr>
<tr><th id="7010">7010</th><td></td></tr>
<tr><th id="7011">7011</th><td>    <i>// Save and restore LR from that register.</i></td></tr>
<tr><th id="7012">7012</th><td>    <a class="local col0 ref" href="#890Save" title='Save' data-ref="890Save" data-ref-filename="890Save">Save</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#887MF" title='MF' data-ref="887MF" data-ref-filename="887MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrs" title='llvm::AArch64::ORRXrs' data-ref="llvm::AArch64::ORRXrs" data-ref-filename="llvm..AArch64..ORRXrs">ORRXrs</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#892Reg" title='Reg' data-ref="892Reg" data-ref-filename="892Reg">Reg</a>)</td></tr>
<tr><th id="7013">7013</th><td>               .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>)</td></tr>
<tr><th id="7014">7014</th><td>               .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>)</td></tr>
<tr><th id="7015">7015</th><td>               .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="7016">7016</th><td>    <a class="local col1 ref" href="#891Restore" title='Restore' data-ref="891Restore" data-ref-filename="891Restore">Restore</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#887MF" title='MF' data-ref="887MF" data-ref-filename="887MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrs" title='llvm::AArch64::ORRXrs' data-ref="llvm::AArch64::ORRXrs" data-ref-filename="llvm..AArch64..ORRXrs">ORRXrs</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>)</td></tr>
<tr><th id="7017">7017</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>)</td></tr>
<tr><th id="7018">7018</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#892Reg" title='Reg' data-ref="892Reg" data-ref-filename="892Reg">Reg</a>)</td></tr>
<tr><th id="7019">7019</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="7020">7020</th><td>  } <b>else</b> {</td></tr>
<tr><th id="7021">7021</th><td>    <i>// We have the default case. Save and restore from SP.</i></td></tr>
<tr><th id="7022">7022</th><td>    <a class="local col0 ref" href="#890Save" title='Save' data-ref="890Save" data-ref-filename="890Save">Save</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#887MF" title='MF' data-ref="887MF" data-ref-filename="887MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXpre" title='llvm::AArch64::STRXpre' data-ref="llvm::AArch64::STRXpre" data-ref-filename="llvm..AArch64..STRXpre">STRXpre</a>))</td></tr>
<tr><th id="7023">7023</th><td>               .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="7024">7024</th><td>               .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>)</td></tr>
<tr><th id="7025">7025</th><td>               .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>)</td></tr>
<tr><th id="7026">7026</th><td>               .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>16</var>);</td></tr>
<tr><th id="7027">7027</th><td>    <a class="local col1 ref" href="#891Restore" title='Restore' data-ref="891Restore" data-ref-filename="891Restore">Restore</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#887MF" title='MF' data-ref="887MF" data-ref-filename="887MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXpost" title='llvm::AArch64::LDRXpost' data-ref="llvm::AArch64::LDRXpost" data-ref-filename="llvm..AArch64..LDRXpost">LDRXpost</a>))</td></tr>
<tr><th id="7028">7028</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="7029">7029</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="7030">7030</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>)</td></tr>
<tr><th id="7031">7031</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>);</td></tr>
<tr><th id="7032">7032</th><td>  }</td></tr>
<tr><th id="7033">7033</th><td></td></tr>
<tr><th id="7034">7034</th><td>  <a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col5 ref" href="#885MBB" title='MBB' data-ref="885MBB" data-ref-filename="885MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a>, <a class="local col0 ref" href="#890Save" title='Save' data-ref="890Save" data-ref-filename="890Save">Save</a>);</td></tr>
<tr><th id="7035">7035</th><td>  <a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="7036">7036</th><td></td></tr>
<tr><th id="7037">7037</th><td>  <i>// Insert the call.</i></td></tr>
<tr><th id="7038">7038</th><td>  <a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col5 ref" href="#885MBB" title='MBB' data-ref="885MBB" data-ref-filename="885MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#887MF" title='MF' data-ref="887MF" data-ref-filename="887MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BL" title='llvm::AArch64::BL' data-ref="llvm::AArch64::BL" data-ref-filename="llvm..AArch64..BL">BL</a>))</td></tr>
<tr><th id="7039">7039</th><td>                          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col4 ref" href="#884M" title='M' data-ref="884M" data-ref-filename="884M">M</a>.<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getNamedValueENS_9StringRefE" title='llvm::Module::getNamedValue' data-ref="_ZNK4llvm6Module13getNamedValueENS_9StringRefE" data-ref-filename="_ZNK4llvm6Module13getNamedValueENS_9StringRefE">getNamedValue</a>(<a class="local col7 ref" href="#887MF" title='MF' data-ref="887MF" data-ref-filename="887MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv" data-ref-filename="_ZNK4llvm15MachineFunction7getNameEv">getName</a>())));</td></tr>
<tr><th id="7040">7040</th><td>  <a class="local col9 ref" href="#889CallPt" title='CallPt' data-ref="889CallPt" data-ref-filename="889CallPt">CallPt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a>;</td></tr>
<tr><th id="7041">7041</th><td>  <a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="7042">7042</th><td></td></tr>
<tr><th id="7043">7043</th><td>  <a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col5 ref" href="#885MBB" title='MBB' data-ref="885MBB" data-ref-filename="885MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#886It" title='It' data-ref="886It" data-ref-filename="886It">It</a>, <a class="local col1 ref" href="#891Restore" title='Restore' data-ref="891Restore" data-ref-filename="891Restore">Restore</a>);</td></tr>
<tr><th id="7044">7044</th><td>  <b>return</b> <a class="local col9 ref" href="#889CallPt" title='CallPt' data-ref="889CallPt" data-ref-filename="889CallPt">CallPt</a>;</td></tr>
<tr><th id="7045">7045</th><td>}</td></tr>
<tr><th id="7046">7046</th><td></td></tr>
<tr><th id="7047">7047</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE" title='llvm::AArch64InstrInfo::shouldOutlineFromFunctionByDefault' data-ref="_ZNK4llvm16AArch64InstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE">shouldOutlineFromFunctionByDefault</dfn>(</td></tr>
<tr><th id="7048">7048</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="893MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="893MF" data-ref-filename="893MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="7049">7049</th><td>  <b>return</b> <a class="local col3 ref" href="#893MF" title='MF' data-ref="893MF" data-ref-filename="893MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv" data-ref-filename="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>();</td></tr>
<tr><th id="7050">7050</th><td>}</td></tr>
<tr><th id="7051">7051</th><td></td></tr>
<tr><th id="7052">7052</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a>&gt;</td></tr>
<tr><th id="7053">7053</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo15isCopyInstrImplERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm16AArch64InstrInfo15isCopyInstrImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15isCopyInstrImplERKNS_12MachineInstrE">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="894MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="894MI" data-ref-filename="894MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="7054">7054</th><td></td></tr>
<tr><th id="7055">7055</th><td>  <i>// AArch64::ORRWrs and AArch64::ORRXrs with WZR/XZR reg</i></td></tr>
<tr><th id="7056">7056</th><td><i>  // and zero immediate operands used as an alias for mov instruction.</i></td></tr>
<tr><th id="7057">7057</th><td>  <b>if</b> (<a class="local col4 ref" href="#894MI" title='MI' data-ref="894MI" data-ref-filename="894MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrs" title='llvm::AArch64::ORRWrs' data-ref="llvm::AArch64::ORRWrs" data-ref-filename="llvm..AArch64..ORRWrs">ORRWrs</a> &amp;&amp;</td></tr>
<tr><th id="7058">7058</th><td>      <a class="local col4 ref" href="#894MI" title='MI' data-ref="894MI" data-ref-filename="894MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a> &amp;&amp;</td></tr>
<tr><th id="7059">7059</th><td>      <a class="local col4 ref" href="#894MI" title='MI' data-ref="894MI" data-ref-filename="894MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0x0</var>) {</td></tr>
<tr><th id="7060">7060</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" title='llvm::DestSourcePair::DestSourcePair' data-ref="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" data-ref-filename="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_">{</a><a class="local col4 ref" href="#894MI" title='MI' data-ref="894MI" data-ref-filename="894MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col4 ref" href="#894MI" title='MI' data-ref="894MI" data-ref-filename="894MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)};</td></tr>
<tr><th id="7061">7061</th><td>  }</td></tr>
<tr><th id="7062">7062</th><td></td></tr>
<tr><th id="7063">7063</th><td>  <b>if</b> (<a class="local col4 ref" href="#894MI" title='MI' data-ref="894MI" data-ref-filename="894MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrs" title='llvm::AArch64::ORRXrs' data-ref="llvm::AArch64::ORRXrs" data-ref-filename="llvm..AArch64..ORRXrs">ORRXrs</a> &amp;&amp;</td></tr>
<tr><th id="7064">7064</th><td>      <a class="local col4 ref" href="#894MI" title='MI' data-ref="894MI" data-ref-filename="894MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> &amp;&amp;</td></tr>
<tr><th id="7065">7065</th><td>      <a class="local col4 ref" href="#894MI" title='MI' data-ref="894MI" data-ref-filename="894MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0x0</var>) {</td></tr>
<tr><th id="7066">7066</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" title='llvm::DestSourcePair::DestSourcePair' data-ref="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" data-ref-filename="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_">{</a><a class="local col4 ref" href="#894MI" title='MI' data-ref="894MI" data-ref-filename="894MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col4 ref" href="#894MI" title='MI' data-ref="894MI" data-ref-filename="894MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)};</td></tr>
<tr><th id="7067">7067</th><td>  }</td></tr>
<tr><th id="7068">7068</th><td></td></tr>
<tr><th id="7069">7069</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="7070">7070</th><td>}</td></tr>
<tr><th id="7071">7071</th><td></td></tr>
<tr><th id="7072">7072</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::RegImmPair" title='llvm::RegImmPair' data-ref="llvm::RegImmPair" data-ref-filename="llvm..RegImmPair">RegImmPair</a>&gt; <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" title='llvm::AArch64InstrInfo::isAddImmediate' data-ref="_ZNK4llvm16AArch64InstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE">isAddImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="895MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="895MI" data-ref-filename="895MI">MI</dfn>,</td></tr>
<tr><th id="7073">7073</th><td>                                                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="896Reg" title='Reg' data-type='llvm::Register' data-ref="896Reg" data-ref-filename="896Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="7074">7074</th><td>  <em>int</em> <dfn class="local col7 decl" id="897Sign" title='Sign' data-type='int' data-ref="897Sign" data-ref-filename="897Sign">Sign</dfn> = <var>1</var>;</td></tr>
<tr><th id="7075">7075</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="898Offset" title='Offset' data-type='int64_t' data-ref="898Offset" data-ref-filename="898Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="7076">7076</th><td></td></tr>
<tr><th id="7077">7077</th><td>  <i>// TODO: Handle cases where Reg is a super- or sub-register of the</i></td></tr>
<tr><th id="7078">7078</th><td><i>  // destination register.</i></td></tr>
<tr><th id="7079">7079</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="899Op0" title='Op0' data-type='const llvm::MachineOperand &amp;' data-ref="899Op0" data-ref-filename="899Op0">Op0</dfn> = <a class="local col5 ref" href="#895MI" title='MI' data-ref="895MI" data-ref-filename="895MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="7080">7080</th><td>  <b>if</b> (!<a class="local col9 ref" href="#899Op0" title='Op0' data-ref="899Op0" data-ref-filename="899Op0">Op0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col6 ref" href="#896Reg" title='Reg' data-ref="896Reg" data-ref-filename="896Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col9 ref" href="#899Op0" title='Op0' data-ref="899Op0" data-ref-filename="899Op0">Op0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="7081">7081</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="7082">7082</th><td></td></tr>
<tr><th id="7083">7083</th><td>  <b>switch</b> (<a class="local col5 ref" href="#895MI" title='MI' data-ref="895MI" data-ref-filename="895MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="7084">7084</th><td>  <b>default</b>:</td></tr>
<tr><th id="7085">7085</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="7086">7086</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWri" title='llvm::AArch64::SUBWri' data-ref="llvm::AArch64::SUBWri" data-ref-filename="llvm..AArch64..SUBWri">SUBWri</a>:</td></tr>
<tr><th id="7087">7087</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>:</td></tr>
<tr><th id="7088">7088</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>:</td></tr>
<tr><th id="7089">7089</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>:</td></tr>
<tr><th id="7090">7090</th><td>    <a class="local col7 ref" href="#897Sign" title='Sign' data-ref="897Sign" data-ref-filename="897Sign">Sign</a> *= -<var>1</var>;</td></tr>
<tr><th id="7091">7091</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="7092">7092</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>:</td></tr>
<tr><th id="7093">7093</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>:</td></tr>
<tr><th id="7094">7094</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>:</td></tr>
<tr><th id="7095">7095</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>: {</td></tr>
<tr><th id="7096">7096</th><td>    <i>// TODO: Third operand can be global address (usually some string).</i></td></tr>
<tr><th id="7097">7097</th><td>    <b>if</b> (!<a class="local col5 ref" href="#895MI" title='MI' data-ref="895MI" data-ref-filename="895MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#895MI" title='MI' data-ref="895MI" data-ref-filename="895MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="7098">7098</th><td>        !<a class="local col5 ref" href="#895MI" title='MI' data-ref="895MI" data-ref-filename="895MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="7099">7099</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="7100">7100</th><td>    <em>int</em> <dfn class="local col0 decl" id="900Shift" title='Shift' data-type='int' data-ref="900Shift" data-ref-filename="900Shift">Shift</dfn> = <a class="local col5 ref" href="#895MI" title='MI' data-ref="895MI" data-ref-filename="895MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="7101">7101</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Shift == <var>0</var> || Shift == <var>12</var>) &amp;&amp; <q>"Shift can be either 0 or 12"</q>);</td></tr>
<tr><th id="7102">7102</th><td>    <a class="local col8 ref" href="#898Offset" title='Offset' data-ref="898Offset" data-ref-filename="898Offset">Offset</a> = <a class="local col7 ref" href="#897Sign" title='Sign' data-ref="897Sign" data-ref-filename="897Sign">Sign</a> * (<a class="local col5 ref" href="#895MI" title='MI' data-ref="895MI" data-ref-filename="895MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &lt;&lt; <a class="local col0 ref" href="#900Shift" title='Shift' data-ref="900Shift" data-ref-filename="900Shift">Shift</a>);</td></tr>
<tr><th id="7103">7103</th><td>  }</td></tr>
<tr><th id="7104">7104</th><td>  }</td></tr>
<tr><th id="7105">7105</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::RegImmPair" title='llvm::RegImmPair' data-ref="llvm::RegImmPair" data-ref-filename="llvm..RegImmPair">RegImmPair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm10RegImmPairC1ENS_8RegisterEl" title='llvm::RegImmPair::RegImmPair' data-ref="_ZN4llvm10RegImmPairC1ENS_8RegisterEl" data-ref-filename="_ZN4llvm10RegImmPairC1ENS_8RegisterEl">{</a><a class="local col5 ref" href="#895MI" title='MI' data-ref="895MI" data-ref-filename="895MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#898Offset" title='Offset' data-ref="898Offset" data-ref-filename="898Offset">Offset</a>};</td></tr>
<tr><th id="7106">7106</th><td>}</td></tr>
<tr><th id="7107">7107</th><td></td></tr>
<tr><th id="7108">7108</th><td><i class="doc" data-doc="_ZL22describeORRLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// If the given ORR instruction is a copy, and<span class="command"> \p</span> <span class="arg">DescribedReg</span> overlaps with</i></td></tr>
<tr><th id="7109">7109</th><td><i class="doc" data-doc="_ZL22describeORRLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// the destination register then, if possible, describe the value in terms of</i></td></tr>
<tr><th id="7110">7110</th><td><i class="doc" data-doc="_ZL22describeORRLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// the source register.</i></td></tr>
<tr><th id="7111">7111</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a>&gt;</td></tr>
<tr><th id="7112">7112</th><td><dfn class="tu decl def fn" id="_ZL22describeORRLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='describeORRLoadedValue' data-type='Optional&lt;llvm::ParamLoadedValue&gt; describeORRLoadedValue(const llvm::MachineInstr &amp; MI, llvm::Register DescribedReg, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL22describeORRLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL22describeORRLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">describeORRLoadedValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="901MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="901MI" data-ref-filename="901MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="902DescribedReg" title='DescribedReg' data-type='llvm::Register' data-ref="902DescribedReg" data-ref-filename="902DescribedReg">DescribedReg</dfn>,</td></tr>
<tr><th id="7113">7113</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="903TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="903TII" data-ref-filename="903TII">TII</dfn>,</td></tr>
<tr><th id="7114">7114</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="904TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="904TRI" data-ref-filename="904TRI">TRI</dfn>) {</td></tr>
<tr><th id="7115">7115</th><td>  <em>auto</em> <dfn class="local col5 decl" id="905DestSrc" title='DestSrc' data-type='llvm::Optional&lt;llvm::DestSourcePair&gt;' data-ref="905DestSrc" data-ref-filename="905DestSrc">DestSrc</dfn> = <a class="local col3 ref" href="#903TII" title='TII' data-ref="903TII" data-ref-filename="903TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11isCopyInstrERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isCopyInstr' data-ref="_ZNK4llvm15TargetInstrInfo11isCopyInstrERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11isCopyInstrERKNS_12MachineInstrE">isCopyInstr</a>(<a class="local col1 ref" href="#901MI" title='MI' data-ref="901MI" data-ref-filename="901MI">MI</a>);</td></tr>
<tr><th id="7116">7116</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col5 ref" href="#905DestSrc" title='DestSrc' data-ref="905DestSrc" data-ref-filename="905DestSrc">DestSrc</a>)</td></tr>
<tr><th id="7117">7117</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="7118">7118</th><td></td></tr>
<tr><th id="7119">7119</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="906DestReg" title='DestReg' data-type='llvm::Register' data-ref="906DestReg" data-ref-filename="906DestReg">DestReg</dfn> = <a class="local col5 ref" href="#905DestSrc" title='DestSrc' data-ref="905DestSrc" data-ref-filename="905DestSrc">DestSrc</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair::Destination" title='llvm::DestSourcePair::Destination' data-ref="llvm::DestSourcePair::Destination" data-ref-filename="llvm..DestSourcePair..Destination">Destination</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="7120">7120</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="907SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="907SrcReg" data-ref-filename="907SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#905DestSrc" title='DestSrc' data-ref="905DestSrc" data-ref-filename="905DestSrc">DestSrc</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair::Source" title='llvm::DestSourcePair::Source' data-ref="llvm::DestSourcePair::Source" data-ref-filename="llvm..DestSourcePair..Source">Source</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="7121">7121</th><td></td></tr>
<tr><th id="7122">7122</th><td>  <em>auto</em> <dfn class="local col8 decl" id="908Expr" title='Expr' data-type='llvm::DIExpression *' data-ref="908Expr" data-ref-filename="908Expr">Expr</dfn> = <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression" data-ref-filename="llvm..DIExpression">DIExpression</a>::<a class="ref fn" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#2577" title='llvm::DIExpression::get' data-ref="_ZN4llvm12DIExpression3getERNS_11LLVMContextENS_8ArrayRefImEE" data-ref-filename="_ZN4llvm12DIExpression3getERNS_11LLVMContextENS_8ArrayRefImEE">get</a>(<span class='refarg'><a class="local col1 ref" href="#901MI" title='MI' data-ref="901MI" data-ref-filename="901MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>, <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>});</td></tr>
<tr><th id="7123">7123</th><td></td></tr>
<tr><th id="7124">7124</th><td>  <i>// If the described register is the destination, just return the source.</i></td></tr>
<tr><th id="7125">7125</th><td>  <b>if</b> (<a class="local col6 ref" href="#906DestReg" title='DestReg' data-ref="906DestReg" data-ref-filename="906DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col2 ref" href="#902DescribedReg" title='DescribedReg' data-ref="902DescribedReg" data-ref-filename="902DescribedReg">DescribedReg</a>)</td></tr>
<tr><th id="7126">7126</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">(</span><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#907SrcReg" title='SrcReg' data-ref="907SrcReg" data-ref-filename="907SrcReg">SrcReg</a>, <b>false</b>), <a class="local col8 ref" href="#908Expr" title='Expr' data-ref="908Expr" data-ref-filename="908Expr">Expr</a>);</td></tr>
<tr><th id="7127">7127</th><td></td></tr>
<tr><th id="7128">7128</th><td>  <i>// ORRWrs zero-extends to 64-bits, so we need to consider such cases.</i></td></tr>
<tr><th id="7129">7129</th><td>  <b>if</b> (<a class="local col1 ref" href="#901MI" title='MI' data-ref="901MI" data-ref-filename="901MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrs" title='llvm::AArch64::ORRWrs' data-ref="llvm::AArch64::ORRWrs" data-ref-filename="llvm..AArch64..ORRWrs">ORRWrs</a> &amp;&amp;</td></tr>
<tr><th id="7130">7130</th><td>      <a class="local col4 ref" href="#904TRI" title='TRI' data-ref="904TRI" data-ref-filename="904TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSuperRegisterENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo15isSuperRegisterENS_10MCRegisterES1_">isSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#906DestReg" title='DestReg' data-ref="906DestReg" data-ref-filename="906DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#902DescribedReg" title='DescribedReg' data-ref="902DescribedReg" data-ref-filename="902DescribedReg">DescribedReg</a>))</td></tr>
<tr><th id="7131">7131</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">(</span><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#907SrcReg" title='SrcReg' data-ref="907SrcReg" data-ref-filename="907SrcReg">SrcReg</a>, <b>false</b>), <a class="local col8 ref" href="#908Expr" title='Expr' data-ref="908Expr" data-ref-filename="908Expr">Expr</a>);</td></tr>
<tr><th id="7132">7132</th><td></td></tr>
<tr><th id="7133">7133</th><td>  <i>// We may need to describe the lower part of a ORRXrs move.</i></td></tr>
<tr><th id="7134">7134</th><td>  <b>if</b> (<a class="local col1 ref" href="#901MI" title='MI' data-ref="901MI" data-ref-filename="901MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrs" title='llvm::AArch64::ORRXrs' data-ref="llvm::AArch64::ORRXrs" data-ref-filename="llvm..AArch64..ORRXrs">ORRXrs</a> &amp;&amp;</td></tr>
<tr><th id="7135">7135</th><td>      <a class="local col4 ref" href="#904TRI" title='TRI' data-ref="904TRI" data-ref-filename="904TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegister' data-ref="_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_">isSubRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#906DestReg" title='DestReg' data-ref="906DestReg" data-ref-filename="906DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#902DescribedReg" title='DescribedReg' data-ref="902DescribedReg" data-ref-filename="902DescribedReg">DescribedReg</a>)) {</td></tr>
<tr><th id="7136">7136</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="909SrcSubReg" title='SrcSubReg' data-type='llvm::Register' data-ref="909SrcSubReg" data-ref-filename="909SrcSubReg">SrcSubReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#904TRI" title='TRI' data-ref="904TRI" data-ref-filename="904TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#907SrcReg" title='SrcReg' data-ref="907SrcReg" data-ref-filename="907SrcReg">SrcReg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="7137">7137</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">(</span><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#909SrcSubReg" title='SrcSubReg' data-ref="909SrcSubReg" data-ref-filename="909SrcSubReg">SrcSubReg</a>, <b>false</b>), <a class="local col8 ref" href="#908Expr" title='Expr' data-ref="908Expr" data-ref-filename="908Expr">Expr</a>);</td></tr>
<tr><th id="7138">7138</th><td>  }</td></tr>
<tr><th id="7139">7139</th><td></td></tr>
<tr><th id="7140">7140</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!TRI-&gt;isSuperOrSubRegisterEq(DestReg, DescribedReg) &amp;&amp;</td></tr>
<tr><th id="7141">7141</th><td>         <q>"Unhandled ORR[XW]rs copy case"</q>);</td></tr>
<tr><th id="7142">7142</th><td></td></tr>
<tr><th id="7143">7143</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="7144">7144</th><td>}</td></tr>
<tr><th id="7145">7145</th><td></td></tr>
<tr><th id="7146">7146</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a>&gt;</td></tr>
<tr><th id="7147">7147</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" title='llvm::AArch64InstrInfo::describeLoadedValue' data-ref="_ZNK4llvm16AArch64InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE">describeLoadedValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="910MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="910MI" data-ref-filename="910MI">MI</dfn>,</td></tr>
<tr><th id="7148">7148</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="911Reg" title='Reg' data-type='llvm::Register' data-ref="911Reg" data-ref-filename="911Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="7149">7149</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="912MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="912MF" data-ref-filename="912MF">MF</dfn> = <a class="local col0 ref" href="#910MI" title='MI' data-ref="910MI" data-ref-filename="910MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="7150">7150</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="913TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="913TRI" data-ref-filename="913TRI">TRI</dfn> = <a class="local col2 ref" href="#912MF" title='MF' data-ref="912MF" data-ref-filename="912MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="7151">7151</th><td>  <b>switch</b> (<a class="local col0 ref" href="#910MI" title='MI' data-ref="910MI" data-ref-filename="910MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="7152">7152</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVZWi" title='llvm::AArch64::MOVZWi' data-ref="llvm::AArch64::MOVZWi" data-ref-filename="llvm..AArch64..MOVZWi">MOVZWi</a>:</td></tr>
<tr><th id="7153">7153</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVZXi" title='llvm::AArch64::MOVZXi' data-ref="llvm::AArch64::MOVZXi" data-ref-filename="llvm..AArch64..MOVZXi">MOVZXi</a>: {</td></tr>
<tr><th id="7154">7154</th><td>    <i>// MOVZWi may be used for producing zero-extended 32-bit immediates in</i></td></tr>
<tr><th id="7155">7155</th><td><i>    // 64-bit parameters, so we need to consider super-registers.</i></td></tr>
<tr><th id="7156">7156</th><td>    <b>if</b> (!<a class="local col3 ref" href="#913TRI" title='TRI' data-ref="913TRI" data-ref-filename="913TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSuperRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_">isSuperRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#910MI" title='MI' data-ref="910MI" data-ref-filename="910MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#911Reg" title='Reg' data-ref="911Reg" data-ref-filename="911Reg">Reg</a>))</td></tr>
<tr><th id="7157">7157</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="7158">7158</th><td></td></tr>
<tr><th id="7159">7159</th><td>    <b>if</b> (!<a class="local col0 ref" href="#910MI" title='MI' data-ref="910MI" data-ref-filename="910MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="7160">7160</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="7161">7161</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="914Immediate" title='Immediate' data-type='int64_t' data-ref="914Immediate" data-ref-filename="914Immediate">Immediate</dfn> = <a class="local col0 ref" href="#910MI" title='MI' data-ref="910MI" data-ref-filename="910MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="7162">7162</th><td>    <em>int</em> <dfn class="local col5 decl" id="915Shift" title='Shift' data-type='int' data-ref="915Shift" data-ref-filename="915Shift">Shift</dfn> = <a class="local col0 ref" href="#910MI" title='MI' data-ref="910MI" data-ref-filename="910MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="7163">7163</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">(</span><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col4 ref" href="#914Immediate" title='Immediate' data-ref="914Immediate" data-ref-filename="914Immediate">Immediate</a> &lt;&lt; <a class="local col5 ref" href="#915Shift" title='Shift' data-ref="915Shift" data-ref-filename="915Shift">Shift</a>),</td></tr>
<tr><th id="7164">7164</th><td>                            <b>nullptr</b>);</td></tr>
<tr><th id="7165">7165</th><td>  }</td></tr>
<tr><th id="7166">7166</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrs" title='llvm::AArch64::ORRWrs' data-ref="llvm::AArch64::ORRWrs" data-ref-filename="llvm..AArch64..ORRWrs">ORRWrs</a>:</td></tr>
<tr><th id="7167">7167</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrs" title='llvm::AArch64::ORRXrs' data-ref="llvm::AArch64::ORRXrs" data-ref-filename="llvm..AArch64..ORRXrs">ORRXrs</a>:</td></tr>
<tr><th id="7168">7168</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL22describeORRLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='describeORRLoadedValue' data-use='c' data-ref="_ZL22describeORRLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL22describeORRLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">describeORRLoadedValue</a>(<a class="local col0 ref" href="#910MI" title='MI' data-ref="910MI" data-ref-filename="910MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#911Reg" title='Reg' data-ref="911Reg" data-ref-filename="911Reg">Reg</a>, <b>this</b>, <a class="local col3 ref" href="#913TRI" title='TRI' data-ref="913TRI" data-ref-filename="913TRI">TRI</a>);</td></tr>
<tr><th id="7169">7169</th><td>  }</td></tr>
<tr><th id="7170">7170</th><td></td></tr>
<tr><th id="7171">7171</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" title='llvm::TargetInstrInfo::describeLoadedValue' data-ref="_ZNK4llvm15TargetInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm15TargetInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE">describeLoadedValue</a>(<a class="local col0 ref" href="#910MI" title='MI' data-ref="910MI" data-ref-filename="910MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#911Reg" title='Reg' data-ref="911Reg" data-ref-filename="911Reg">Reg</a>);</td></tr>
<tr><th id="7172">7172</th><td>}</td></tr>
<tr><th id="7173">7173</th><td></td></tr>
<tr><th id="7174">7174</th><td><a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo23getElementSizeForOpcodeEj" title='llvm::AArch64InstrInfo::getElementSizeForOpcode' data-ref="_ZNK4llvm16AArch64InstrInfo23getElementSizeForOpcodeEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo23getElementSizeForOpcodeEj">getElementSizeForOpcode</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="916Opc" title='Opc' data-type='unsigned int' data-ref="916Opc" data-ref-filename="916Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="7175">7175</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#916Opc" title='Opc' data-ref="916Opc" data-ref-filename="916Opc">Opc</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">AArch64::</span><a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64::ElementSizeMask" title='llvm::AArch64::ElementSizeMask' data-ref="llvm::AArch64::ElementSizeMask" data-ref-filename="llvm..AArch64..ElementSizeMask">ElementSizeMask</a>;</td></tr>
<tr><th id="7176">7176</th><td>}</td></tr>
<tr><th id="7177">7177</th><td></td></tr>
<tr><th id="7178">7178</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo17isPTestLikeOpcodeEj" title='llvm::AArch64InstrInfo::isPTestLikeOpcode' data-ref="_ZNK4llvm16AArch64InstrInfo17isPTestLikeOpcodeEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo17isPTestLikeOpcodeEj">isPTestLikeOpcode</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="917Opc" title='Opc' data-type='unsigned int' data-ref="917Opc" data-ref-filename="917Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="7179">7179</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#917Opc" title='Opc' data-ref="917Opc" data-ref-filename="917Opc">Opc</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">AArch64::</span><a class="ref" href="AArch64InstrInfo.h.html#llvm::AArch64::InstrFlagIsPTestLike" title='llvm::AArch64::InstrFlagIsPTestLike' data-ref="llvm::AArch64::InstrFlagIsPTestLike" data-ref-filename="llvm..AArch64..InstrFlagIsPTestLike">InstrFlagIsPTestLike</a>;</td></tr>
<tr><th id="7180">7180</th><td>}</td></tr>
<tr><th id="7181">7181</th><td></td></tr>
<tr><th id="7182">7182</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo13isWhileOpcodeEj" title='llvm::AArch64InstrInfo::isWhileOpcode' data-ref="_ZNK4llvm16AArch64InstrInfo13isWhileOpcodeEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo13isWhileOpcodeEj">isWhileOpcode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="918Opc" title='Opc' data-type='unsigned int' data-ref="918Opc" data-ref-filename="918Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="7183">7183</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#918Opc" title='Opc' data-ref="918Opc" data-ref-filename="918Opc">Opc</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">AArch64::</span><a class="ref" href="AArch64InstrInfo.h.html#llvm::AArch64::InstrFlagIsWhile" title='llvm::AArch64::InstrFlagIsWhile' data-ref="llvm::AArch64::InstrFlagIsWhile" data-ref-filename="llvm..AArch64..InstrFlagIsWhile">InstrFlagIsWhile</a>;</td></tr>
<tr><th id="7184">7184</th><td>}</td></tr>
<tr><th id="7185">7185</th><td></td></tr>
<tr><th id="7186">7186</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE" title='llvm::getBLRCallOpcode' data-ref="_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE">getBLRCallOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="919MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="919MF" data-ref-filename="919MF">MF</dfn>) {</td></tr>
<tr><th id="7187">7187</th><td>  <b>if</b> (<a class="local col9 ref" href="#919MF" title='MF' data-ref="919MF" data-ref-filename="919MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12hardenSlsBlrEv" title='llvm::AArch64Subtarget::hardenSlsBlr' data-ref="_ZNK4llvm16AArch64Subtarget12hardenSlsBlrEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget12hardenSlsBlrEv">hardenSlsBlr</a>())</td></tr>
<tr><th id="7188">7188</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BLRNoIP" title='llvm::AArch64::BLRNoIP' data-ref="llvm::AArch64::BLRNoIP" data-ref-filename="llvm..AArch64..BLRNoIP">BLRNoIP</a>;</td></tr>
<tr><th id="7189">7189</th><td>  <b>else</b></td></tr>
<tr><th id="7190">7190</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BLR" title='llvm::AArch64::BLR' data-ref="llvm::AArch64::BLR" data-ref-filename="llvm..AArch64..BLR">BLR</a>;</td></tr>
<tr><th id="7191">7191</th><td>}</td></tr>
<tr><th id="7192">7192</th><td></td></tr>
<tr><th id="7193">7193</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HELPERS" data-ref="_M/GET_INSTRINFO_HELPERS">GET_INSTRINFO_HELPERS</dfn></u></td></tr>
<tr><th id="7194">7194</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRMAP_INFO" data-ref="_M/GET_INSTRMAP_INFO">GET_INSTRMAP_INFO</dfn></u></td></tr>
<tr><th id="7195">7195</th><td><u>#include <a href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html">"AArch64GenInstrInfo.inc"</a></u></td></tr>
<tr><th id="7196">7196</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>