

================================================================
== Vivado HLS Report for 'canny_edge'
================================================================
* Date:           Mon Apr  8 12:37:56 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.250|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+----------+
    |     Latency    |    Interval    | Pipeline |
    | min |    max   | min |    max   |   Type   |
    +-----+----------+-----+----------+----------+
    |  234|  10368021|  233|  10368007| dataflow |
    +-----+----------+-----+----------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+-----------------------+-----+----------+-----+----------+---------+
        |                         |                       |     Latency    |    Interval    | Pipeline|
        |         Instance        |         Module        | min |    max   | min |    max   |   Type  |
        +-------------------------+-----------------------+-----+----------+-----+----------+---------+
        |hysteresis_U0            |hysteresis             |   10|  10368006|   10|  10368006|   none  |
        |Sobel_U0                 |Sobel                  |  232|   2093672|  232|   2093672|   none  |
        |Sobel_1_U0               |Sobel_1                |  232|   2093672|  232|   2093672|   none  |
        |nonmax_suppression_U0    |nonmax_suppression     |    1|   2079001|    1|   2079001|   none  |
        |gradient_decompositi_U0  |gradient_decompositi   |    1|   6222961|    1|   6222961|   none  |
        |Loop_2_proc_U0           |Loop_2_proc            |    1|   2592001|    1|   2592001|   none  |
        |Loop_1_proc_U0           |Loop_1_proc            |    1|   2073601|    1|   2073601|   none  |
        |Duplicate_U0             |Duplicate              |    1|   2076841|    1|   2076841|   none  |
        |Block_Mat_exit27932_U0   |Block_Mat_exit27932_s  |    3|         3|    3|         3|   none  |
        +-------------------------+-----------------------+-----+----------+-----+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     36|
|FIFO             |        0|      -|      51|    257|
|Instance         |       14|     17|    3805|   5752|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     36|
|Register         |        -|      -|       6|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       14|     17|    3862|   6081|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      7|       3|     11|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+------+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------+------------------------------+---------+-------+-----+------+
    |Block_Mat_exit27932_U0          |Block_Mat_exit27932_s         |        0|      1|    5|    47|
    |Duplicate_U0                    |Duplicate                     |        0|      0|   42|   167|
    |Loop_1_proc_U0                  |Loop_1_proc                   |        0|      0|  157|   207|
    |Loop_2_proc_U0                  |Loop_2_proc                   |        0|      0|  157|   167|
    |Sobel_U0                        |Sobel                         |        3|      6|  852|  1200|
    |Sobel_1_U0                      |Sobel_1                       |        3|      6|  851|  1191|
    |canny_edge_CONTROL_BUS_s_axi_U  |canny_edge_CONTROL_BUS_s_axi  |        0|      0|  188|   296|
    |gradient_decompositi_U0         |gradient_decompositi          |        0|      0|  219|   496|
    |hysteresis_U0                   |hysteresis                    |        4|      4|  764|  1108|
    |nonmax_suppression_U0           |nonmax_suppression            |        4|      0|  570|   873|
    +--------------------------------+------------------------------+---------+-------+-----+------+
    |Total                           |                              |       14|     17| 3805|  5752|
    +--------------------------------+------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+------+-----+---------+
    |canny_edges_data_str_U   |        0|  5|  20|     2|    8|       16|
    |grad_gd_data_stream_s_U  |        0|  5|  28|     2|   16|       32|
    |packets_cast_loc_c35_U   |        0|  6|  33|     7|   20|      140|
    |packets_cast_loc_c_U     |        0|  5|  32|     2|   20|       40|
    |sobel_gx_data_stream_U   |        0|  5|  28|     2|   16|       32|
    |sobel_gy_data_stream_U   |        0|  5|  28|     2|   16|       32|
    |src1_data_stream_0_s_U   |        0|  5|  20|     2|    8|       16|
    |src2_data_stream_0_s_U   |        0|  5|  20|     2|    8|       16|
    |src_bw_data_stream_0_U   |        0|  5|  20|     2|    8|       16|
    |suppressed_data_stre_U   |        0|  5|  28|     2|   16|       32|
    +-------------------------+---------+---+----+------+-----+---------+
    |Total                    |        0| 51| 257|    25|  136|      372|
    +-------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Block_Mat_exit27932_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Loop_1_proc_U0_ap_ready_count            |     +    |      0|  0|  10|           2|           1|
    |Block_Mat_exit27932_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Duplicate_U0_start_full_n                |    and   |      0|  0|   2|           1|           1|
    |Loop_1_proc_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |Loop_1_proc_U0_start_full_n              |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                            |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_Mat_exit27932_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_1_proc_U0_ap_ready          |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0|  36|          12|          10|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Block_Mat_exit27932_U0_ap_ready_count        |   9|          2|    2|          4|
    |Loop_1_proc_U0_ap_ready_count                |   9|          2|    2|          4|
    |ap_sync_reg_Block_Mat_exit27932_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_1_proc_U0_ap_ready          |   9|          2|    1|          2|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        |  36|          8|    6|         12|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |Block_Mat_exit27932_U0_ap_ready_count        |  2|   0|    2|          0|
    |Loop_1_proc_U0_ap_ready_count                |  2|   0|    2|          0|
    |ap_sync_reg_Block_Mat_exit27932_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_1_proc_U0_ap_ready          |  1|   0|    1|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        |  6|   0|    6|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------------+-----+-----+------------+---------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    6|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    6|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |  CONTROL_BUS  |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |   canny_edge  | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |   canny_edge  | return value |
|interrupt                  | out |    1| ap_ctrl_hs |   canny_edge  | return value |
|AXI_LITE_clk               |  in |    1| ap_ctrl_hs |   canny_edge  | return value |
|ap_rst_n_AXI_LITE_clk      |  in |    1| ap_ctrl_hs |   canny_edge  | return value |
|INPUT_data_V_TDATA         |  in |   32|    axis    |  INPUT_data_V |    pointer   |
|INPUT_data_V_TVALID        |  in |    1|    axis    |  INPUT_data_V |    pointer   |
|INPUT_data_V_TREADY        | out |    1|    axis    |  INPUT_data_V |    pointer   |
|OUTPUT_data_V_TDATA        | out |   32|    axis    | OUTPUT_data_V |    pointer   |
|OUTPUT_data_V_TVALID       | out |    1|    axis    | OUTPUT_data_V |    pointer   |
|OUTPUT_data_V_TREADY       |  in |    1|    axis    | OUTPUT_data_V |    pointer   |
+---------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.89>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%cols_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols_V)"   --->   Operation 18 'read' 'cols_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%rows_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows_V)"   --->   Operation 19 'read' 'rows_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%packets_cast_loc_c35 = alloca i20, align 4"   --->   Operation 20 'alloca' 'packets_cast_loc_c35' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%packets_cast_loc_c = alloca i20, align 4"   --->   Operation 21 'alloca' 'packets_cast_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%src_bw_data_stream_0 = alloca i8, align 1" [canny/canny_edge.cpp:285]   --->   Operation 22 'alloca' 'src_bw_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%src1_data_stream_0_s = alloca i8, align 1" [canny/canny_edge.cpp:287]   --->   Operation 23 'alloca' 'src1_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%src2_data_stream_0_s = alloca i8, align 1" [canny/canny_edge.cpp:288]   --->   Operation 24 'alloca' 'src2_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sobel_gx_data_stream = alloca i16, align 2" [canny/canny_edge.cpp:289]   --->   Operation 25 'alloca' 'sobel_gx_data_stream' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sobel_gy_data_stream = alloca i16, align 2" [canny/canny_edge.cpp:290]   --->   Operation 26 'alloca' 'sobel_gy_data_stream' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%grad_gd_data_stream_s = alloca i16, align 2" [canny/canny_edge.cpp:291]   --->   Operation 27 'alloca' 'grad_gd_data_stream_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%suppressed_data_stre = alloca i16, align 2" [canny/canny_edge.cpp:292]   --->   Operation 28 'alloca' 'suppressed_data_stre' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%canny_edges_data_str = alloca i8, align 1" [canny/canny_edge.cpp:294]   --->   Operation 29 'alloca' 'canny_edges_data_str' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 30 [2/2] (3.89ns)   --->   "call fastcc void @Block_Mat.exit27932_(i32 %rows_V_read, i32 %cols_V_read, i20* %packets_cast_loc_c)"   --->   Operation 30 'call' <Predicate = true> <Delay = 3.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @Block_Mat.exit27932_(i32 %rows_V_read, i32 %cols_V_read, i20* %packets_cast_loc_c)"   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc(i20* nocapture %packets_cast_loc_c, i32* %INPUT_data_V, i8* %src_bw_data_stream_0, i20* %packets_cast_loc_c35)"   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc(i20* nocapture %packets_cast_loc_c, i32* %INPUT_data_V, i8* %src_bw_data_stream_0, i20* %packets_cast_loc_c35)"   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @Duplicate(i32 %rows_V_read, i32 %cols_V_read, i8* %src_bw_data_stream_0, i8* %src1_data_stream_0_s, i8* %src2_data_stream_0_s)" [canny/canny_edge.cpp:318]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @Duplicate(i32 %rows_V_read, i32 %cols_V_read, i8* %src_bw_data_stream_0, i8* %src1_data_stream_0_s, i8* %src2_data_stream_0_s)" [canny/canny_edge.cpp:318]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.63>
ST_7 : Operation 36 [2/2] (1.63ns)   --->   "call fastcc void @Sobel(i32 %rows_V_read, i32 %cols_V_read, i8* %src1_data_stream_0_s, i16* %sobel_gx_data_stream)" [canny/canny_edge.cpp:320]   --->   Operation 36 'call' <Predicate = true> <Delay = 1.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 37 [2/2] (1.63ns)   --->   "call fastcc void @Sobel.1(i32 %rows_V_read, i32 %cols_V_read, i8* %src2_data_stream_0_s, i16* %sobel_gy_data_stream)" [canny/canny_edge.cpp:321]   --->   Operation 37 'call' <Predicate = true> <Delay = 1.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @Sobel(i32 %rows_V_read, i32 %cols_V_read, i8* %src1_data_stream_0_s, i16* %sobel_gx_data_stream)" [canny/canny_edge.cpp:320]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @Sobel.1(i32 %rows_V_read, i32 %cols_V_read, i8* %src2_data_stream_0_s, i16* %sobel_gy_data_stream)" [canny/canny_edge.cpp:321]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @gradient_decompositi(i32 %rows_V_read, i32 %cols_V_read, i16* %sobel_gx_data_stream, i16* %sobel_gy_data_stream, i16* %grad_gd_data_stream_s)" [canny/canny_edge.cpp:323]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @gradient_decompositi(i32 %rows_V_read, i32 %cols_V_read, i16* %sobel_gx_data_stream, i16* %sobel_gy_data_stream, i16* %grad_gd_data_stream_s)" [canny/canny_edge.cpp:323]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 42 [2/2] (2.55ns)   --->   "call fastcc void @nonmax_suppression(i32 %rows_V_read, i32 %cols_V_read, i16* %grad_gd_data_stream_s, i16* %suppressed_data_stre)" [canny/canny_edge.cpp:325]   --->   Operation 42 'call' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @nonmax_suppression(i32 %rows_V_read, i32 %cols_V_read, i16* %grad_gd_data_stream_s, i16* %suppressed_data_stre)" [canny/canny_edge.cpp:325]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.55>
ST_13 : Operation 44 [1/1] (1.00ns)   --->   "%threshold2_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %threshold2)"   --->   Operation 44 'read' 'threshold2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 45 [1/1] (1.00ns)   --->   "%threshold1_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %threshold1)"   --->   Operation 45 'read' 'threshold1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 46 [2/2] (2.55ns)   --->   "call fastcc void @hysteresis(i32 %rows_V_read, i32 %cols_V_read, i16* %suppressed_data_stre, i8* %canny_edges_data_str, i32 %threshold1_read, i32 %threshold2_read)" [canny/canny_edge.cpp:328]   --->   Operation 46 'call' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @hysteresis(i32 %rows_V_read, i32 %cols_V_read, i16* %suppressed_data_stre, i8* %canny_edges_data_str, i32 %threshold1_read, i32 %threshold2_read)" [canny/canny_edge.cpp:328]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 48 [2/2] (0.00ns)   --->   "call fastcc void @Loop_2_proc(i20* nocapture %packets_cast_loc_c35, i8* %canny_edges_data_str, i32* %OUTPUT_data_V)"   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @Loop_2_proc(i20* nocapture %packets_cast_loc_c35, i8* %canny_edges_data_str, i32* %OUTPUT_data_V)"   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:295]   --->   Operation 50 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_data_V), !map !243"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_data_V), !map !247"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows_V), !map !251"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols_V), !map !257"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %threshold1), !map !261"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %threshold2), !map !265"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @canny_edge_str) nounwind"   --->   Operation 57 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @src_bw_OC_data_strea, i32 1, [1 x i8]* @p_str172, [1 x i8]* @p_str172, i32 2, i32 2, i8* %src_bw_data_stream_0, i8* %src_bw_data_stream_0)"   --->   Operation 58 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_bw_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str173, i32 0, i32 0, [1 x i8]* @p_str174, [1 x i8]* @p_str175, [1 x i8]* @p_str176, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str177, [1 x i8]* @p_str178)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 60 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src1_OC_data_stream_s, i32 1, [1 x i8]* @p_str179, [1 x i8]* @p_str179, i32 2, i32 2, i8* %src1_data_stream_0_s, i8* %src1_data_stream_0_s)"   --->   Operation 60 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str180, i32 0, i32 0, [1 x i8]* @p_str181, [1 x i8]* @p_str182, [1 x i8]* @p_str183, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str184, [1 x i8]* @p_str185)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 62 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src2_OC_data_stream_s, i32 1, [1 x i8]* @p_str186, [1 x i8]* @p_str186, i32 2, i32 2, i8* %src2_data_stream_0_s, i8* %src2_data_stream_0_s)"   --->   Operation 62 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src2_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str187, i32 0, i32 0, [1 x i8]* @p_str188, [1 x i8]* @p_str189, [1 x i8]* @p_str190, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str191, [1 x i8]* @p_str192)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 64 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @sobel_gx_OC_data_str, i32 1, [1 x i8]* @p_str193, [1 x i8]* @p_str193, i32 2, i32 2, i16* %sobel_gx_data_stream, i16* %sobel_gx_data_stream)"   --->   Operation 64 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %sobel_gx_data_stream, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str194, i32 0, i32 0, [1 x i8]* @p_str195, [1 x i8]* @p_str196, [1 x i8]* @p_str197, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str198, [1 x i8]* @p_str199)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @sobel_gy_OC_data_str, i32 1, [1 x i8]* @p_str200, [1 x i8]* @p_str200, i32 2, i32 2, i16* %sobel_gy_data_stream, i16* %sobel_gy_data_stream)"   --->   Operation 66 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %sobel_gy_data_stream, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str201, i32 0, i32 0, [1 x i8]* @p_str202, [1 x i8]* @p_str203, [1 x i8]* @p_str204, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str205, [1 x i8]* @p_str206)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @grad_gd_OC_data_stre, i32 1, [1 x i8]* @p_str207, [1 x i8]* @p_str207, i32 2, i32 2, i16* %grad_gd_data_stream_s, i16* %grad_gd_data_stream_s)"   --->   Operation 68 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %grad_gd_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str208, i32 0, i32 0, [1 x i8]* @p_str209, [1 x i8]* @p_str210, [1 x i8]* @p_str211, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str212, [1 x i8]* @p_str213)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 70 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @suppressed_OC_data_s, i32 1, [1 x i8]* @p_str214, [1 x i8]* @p_str214, i32 2, i32 2, i16* %suppressed_data_stre, i16* %suppressed_data_stre)"   --->   Operation 70 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %suppressed_data_stre, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str215, i32 0, i32 0, [1 x i8]* @p_str216, [1 x i8]* @p_str217, [1 x i8]* @p_str218, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str219, [1 x i8]* @p_str220)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 72 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @canny_edges_OC_data_s, i32 1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, i32 2, i32 2, i8* %canny_edges_data_str, i8* %canny_edges_data_str)"   --->   Operation 72 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %canny_edges_data_str, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str222, i32 0, i32 0, [1 x i8]* @p_str223, [1 x i8]* @p_str224, [1 x i8]* @p_str225, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str226, [1 x i8]* @p_str227)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_data_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [6 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:271]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_data_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [7 x i8]* @p_str10, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:272]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows_V, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str12, [5 x i8]* @p_str13, [13 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:274]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols_V, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str12, [5 x i8]* @p_str15, [13 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:275]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %threshold1, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str12, [5 x i8]* @p_str16, [13 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:276]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %threshold2, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str12, [5 x i8]* @p_str17, [13 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:277]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str12, [1 x i8]* @p_str1, [13 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:278]   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows_V, [10 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:280]   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols_V, [10 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:281]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %threshold1, [10 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:282]   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %threshold2, [10 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:283]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @packets_OC_cast_OC_l_1, i32 1, [1 x i8]* @p_str235, [1 x i8]* @p_str235, i32 2, i32 0, i20* %packets_cast_loc_c, i20* %packets_cast_loc_c)"   --->   Operation 85 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %packets_cast_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str236, i32 0, i32 0, [1 x i8]* @p_str237, [1 x i8]* @p_str238, [1 x i8]* @p_str239, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str240, [1 x i8]* @p_str241)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @packets_OC_cast_OC_l, i32 1, [1 x i8]* @p_str253, [1 x i8]* @p_str253, i32 7, i32 0, i20* %packets_cast_loc_c35, i20* %packets_cast_loc_c35)"   --->   Operation 87 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %packets_cast_loc_c35, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str254, i32 0, i32 0, [1 x i8]* @p_str255, [1 x i8]* @p_str256, [1 x i8]* @p_str257, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str258, [1 x i8]* @p_str259)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [canny/canny_edge.cpp:340]   --->   Operation 89 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ threshold1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ threshold2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_V_read           (read                ) [ 001111111111111000]
rows_V_read           (read                ) [ 001111111111111000]
packets_cast_loc_c35  (alloca              ) [ 001111111111111111]
packets_cast_loc_c    (alloca              ) [ 011111111111111111]
src_bw_data_stream_0  (alloca              ) [ 001111111111111111]
src1_data_stream_0_s  (alloca              ) [ 001111111111111111]
src2_data_stream_0_s  (alloca              ) [ 001111111111111111]
sobel_gx_data_stream  (alloca              ) [ 001111111111111111]
sobel_gy_data_stream  (alloca              ) [ 001111111111111111]
grad_gd_data_stream_s (alloca              ) [ 001111111111111111]
suppressed_data_stre  (alloca              ) [ 001111111111111111]
canny_edges_data_str  (alloca              ) [ 001111111111111111]
StgValue_31           (call                ) [ 000000000000000000]
StgValue_33           (call                ) [ 000000000000000000]
StgValue_35           (call                ) [ 000000000000000000]
StgValue_38           (call                ) [ 000000000000000000]
StgValue_39           (call                ) [ 000000000000000000]
StgValue_41           (call                ) [ 000000000000000000]
StgValue_43           (call                ) [ 000000000000000000]
threshold2_read       (read                ) [ 000000000000001000]
threshold1_read       (read                ) [ 000000000000001000]
StgValue_47           (call                ) [ 000000000000000000]
StgValue_49           (call                ) [ 000000000000000000]
StgValue_50           (specdataflowpipeline) [ 000000000000000000]
StgValue_51           (specbitsmap         ) [ 000000000000000000]
StgValue_52           (specbitsmap         ) [ 000000000000000000]
StgValue_53           (specbitsmap         ) [ 000000000000000000]
StgValue_54           (specbitsmap         ) [ 000000000000000000]
StgValue_55           (specbitsmap         ) [ 000000000000000000]
StgValue_56           (specbitsmap         ) [ 000000000000000000]
StgValue_57           (spectopmodule       ) [ 000000000000000000]
empty                 (specchannel         ) [ 000000000000000000]
StgValue_59           (specinterface       ) [ 000000000000000000]
empty_20              (specchannel         ) [ 000000000000000000]
StgValue_61           (specinterface       ) [ 000000000000000000]
empty_21              (specchannel         ) [ 000000000000000000]
StgValue_63           (specinterface       ) [ 000000000000000000]
empty_22              (specchannel         ) [ 000000000000000000]
StgValue_65           (specinterface       ) [ 000000000000000000]
empty_23              (specchannel         ) [ 000000000000000000]
StgValue_67           (specinterface       ) [ 000000000000000000]
empty_24              (specchannel         ) [ 000000000000000000]
StgValue_69           (specinterface       ) [ 000000000000000000]
empty_25              (specchannel         ) [ 000000000000000000]
StgValue_71           (specinterface       ) [ 000000000000000000]
empty_26              (specchannel         ) [ 000000000000000000]
StgValue_73           (specinterface       ) [ 000000000000000000]
StgValue_74           (specinterface       ) [ 000000000000000000]
StgValue_75           (specinterface       ) [ 000000000000000000]
StgValue_76           (specinterface       ) [ 000000000000000000]
StgValue_77           (specinterface       ) [ 000000000000000000]
StgValue_78           (specinterface       ) [ 000000000000000000]
StgValue_79           (specinterface       ) [ 000000000000000000]
StgValue_80           (specinterface       ) [ 000000000000000000]
StgValue_81           (specinterface       ) [ 000000000000000000]
StgValue_82           (specinterface       ) [ 000000000000000000]
StgValue_83           (specinterface       ) [ 000000000000000000]
StgValue_84           (specinterface       ) [ 000000000000000000]
empty_27              (specchannel         ) [ 000000000000000000]
StgValue_86           (specinterface       ) [ 000000000000000000]
empty_28              (specchannel         ) [ 000000000000000000]
StgValue_88           (specinterface       ) [ 000000000000000000]
StgValue_89           (ret                 ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUTPUT_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="threshold1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="threshold2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit27932_"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Duplicate"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sobel"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sobel.1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_decompositi"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nonmax_suppression"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hysteresis"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_2_proc"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_edge_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_bw_OC_data_strea"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str175"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str178"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str179"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str180"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str181"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str182"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str183"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str184"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str185"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str186"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str187"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str188"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str189"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str190"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str192"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_gx_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str193"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str194"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str195"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str196"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str197"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str198"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str199"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_gy_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str200"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str201"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str202"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str203"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str204"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str205"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str206"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_gd_OC_data_stre"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str207"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str208"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str209"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="suppressed_OC_data_s"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str214"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str217"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_edges_OC_data_s"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="packets_OC_cast_OC_l_1"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str241"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="packets_OC_cast_OC_l"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str253"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str254"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str255"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str256"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str257"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str258"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str259"/></StgValue>
</bind>
</comp>

<comp id="246" class="1004" name="packets_cast_loc_c35_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="packets_cast_loc_c35/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="packets_cast_loc_c_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="packets_cast_loc_c/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="src_bw_data_stream_0_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_bw_data_stream_0/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="src1_data_stream_0_s_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="src2_data_stream_0_s_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src2_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sobel_gx_data_stream_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sobel_gx_data_stream/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sobel_gy_data_stream_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sobel_gy_data_stream/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grad_gd_data_stream_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="grad_gd_data_stream_s/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="suppressed_data_stre_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="suppressed_data_stre/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="canny_edges_data_str_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="canny_edges_data_str/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="cols_V_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_V_read/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="rows_V_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_V_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="threshold2_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold2_read/13 "/>
</bind>
</comp>

<comp id="304" class="1004" name="threshold1_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold1_read/13 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_hysteresis_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="12"/>
<pin id="313" dir="0" index="2" bw="32" slack="12"/>
<pin id="314" dir="0" index="3" bw="16" slack="12"/>
<pin id="315" dir="0" index="4" bw="8" slack="12"/>
<pin id="316" dir="0" index="5" bw="32" slack="0"/>
<pin id="317" dir="0" index="6" bw="32" slack="0"/>
<pin id="318" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_46/13 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_Sobel_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="6"/>
<pin id="325" dir="0" index="2" bw="32" slack="6"/>
<pin id="326" dir="0" index="3" bw="8" slack="6"/>
<pin id="327" dir="0" index="4" bw="16" slack="6"/>
<pin id="328" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_Sobel_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="6"/>
<pin id="333" dir="0" index="2" bw="32" slack="6"/>
<pin id="334" dir="0" index="3" bw="8" slack="6"/>
<pin id="335" dir="0" index="4" bw="16" slack="6"/>
<pin id="336" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_37/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_nonmax_suppression_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="10"/>
<pin id="341" dir="0" index="2" bw="32" slack="10"/>
<pin id="342" dir="0" index="3" bw="16" slack="10"/>
<pin id="343" dir="0" index="4" bw="16" slack="10"/>
<pin id="344" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_42/11 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_gradient_decompositi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="8"/>
<pin id="349" dir="0" index="2" bw="32" slack="8"/>
<pin id="350" dir="0" index="3" bw="16" slack="8"/>
<pin id="351" dir="0" index="4" bw="16" slack="8"/>
<pin id="352" dir="0" index="5" bw="16" slack="8"/>
<pin id="353" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_Loop_2_proc_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="0" slack="0"/>
<pin id="357" dir="0" index="1" bw="20" slack="14"/>
<pin id="358" dir="0" index="2" bw="8" slack="14"/>
<pin id="359" dir="0" index="3" bw="32" slack="0"/>
<pin id="360" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_48/15 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_Loop_1_proc_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="20" slack="2"/>
<pin id="366" dir="0" index="2" bw="32" slack="0"/>
<pin id="367" dir="0" index="3" bw="8" slack="2"/>
<pin id="368" dir="0" index="4" bw="20" slack="2"/>
<pin id="369" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_Duplicate_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="0" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="4"/>
<pin id="375" dir="0" index="2" bw="32" slack="4"/>
<pin id="376" dir="0" index="3" bw="8" slack="4"/>
<pin id="377" dir="0" index="4" bw="8" slack="4"/>
<pin id="378" dir="0" index="5" bw="8" slack="4"/>
<pin id="379" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_Block_Mat_exit27932_s_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="0" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="0" index="3" bw="20" slack="0"/>
<pin id="386" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="cols_V_read_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_V_read "/>
</bind>
</comp>

<comp id="401" class="1005" name="rows_V_read_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_V_read "/>
</bind>
</comp>

<comp id="412" class="1005" name="packets_cast_loc_c35_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="20" slack="2"/>
<pin id="414" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="packets_cast_loc_c35 "/>
</bind>
</comp>

<comp id="418" class="1005" name="packets_cast_loc_c_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="20" slack="0"/>
<pin id="420" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="packets_cast_loc_c "/>
</bind>
</comp>

<comp id="424" class="1005" name="src_bw_data_stream_0_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="2"/>
<pin id="426" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_bw_data_stream_0 "/>
</bind>
</comp>

<comp id="430" class="1005" name="src1_data_stream_0_s_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="4"/>
<pin id="432" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src1_data_stream_0_s "/>
</bind>
</comp>

<comp id="436" class="1005" name="src2_data_stream_0_s_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="4"/>
<pin id="438" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src2_data_stream_0_s "/>
</bind>
</comp>

<comp id="442" class="1005" name="sobel_gx_data_stream_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="6"/>
<pin id="444" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="sobel_gx_data_stream "/>
</bind>
</comp>

<comp id="448" class="1005" name="sobel_gy_data_stream_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="6"/>
<pin id="450" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="sobel_gy_data_stream "/>
</bind>
</comp>

<comp id="454" class="1005" name="grad_gd_data_stream_s_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="8"/>
<pin id="456" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="grad_gd_data_stream_s "/>
</bind>
</comp>

<comp id="460" class="1005" name="suppressed_data_stre_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="10"/>
<pin id="462" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="suppressed_data_stre "/>
</bind>
</comp>

<comp id="466" class="1005" name="canny_edges_data_str_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="12"/>
<pin id="468" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="canny_edges_data_str "/>
</bind>
</comp>

<comp id="472" class="1005" name="threshold2_read_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="threshold2_read "/>
</bind>
</comp>

<comp id="477" class="1005" name="threshold1_read_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="threshold1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="249"><net_src comp="14" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="6" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="12" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="12" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="8" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="319"><net_src comp="30" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="304" pin="2"/><net_sink comp="310" pin=5"/></net>

<net id="321"><net_src comp="298" pin="2"/><net_sink comp="310" pin=6"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="28" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="354"><net_src comp="26" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="361"><net_src comp="32" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="2" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="370"><net_src comp="18" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="0" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="380"><net_src comp="20" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="387"><net_src comp="16" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="292" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="286" pin="2"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="286" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="404"><net_src comp="292" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="410"><net_src comp="401" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="415"><net_src comp="246" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="421"><net_src comp="250" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="427"><net_src comp="254" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="363" pin=3"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="433"><net_src comp="258" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="322" pin=3"/></net>

<net id="439"><net_src comp="262" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="372" pin=5"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="330" pin=3"/></net>

<net id="445"><net_src comp="266" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="322" pin=4"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="346" pin=3"/></net>

<net id="451"><net_src comp="270" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="330" pin=4"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="457"><net_src comp="274" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="346" pin=5"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="338" pin=3"/></net>

<net id="463"><net_src comp="278" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="338" pin=4"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="310" pin=3"/></net>

<net id="469"><net_src comp="282" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="475"><net_src comp="298" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="310" pin=6"/></net>

<net id="480"><net_src comp="304" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="310" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_data_V | {15 16 }
 - Input state : 
	Port: canny_edge : INPUT_data_V | {3 4 }
	Port: canny_edge : rows_V | {1 }
	Port: canny_edge : cols_V | {1 }
	Port: canny_edge : threshold1 | {13 }
	Port: canny_edge : threshold2 | {13 }
  - Chain level:
	State 1
		StgValue_30 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |       grp_hysteresis_fu_310      |    4    |    4    | 8.89075 |   1317  |   1018  |
|          |         grp_Sobel_fu_322         |    3    |    6    | 23.0885 |   718   |   954   |
|          |        grp_Sobel_1_fu_330        |    3    |    6    | 23.0885 |   718   |   954   |
|          |   grp_nonmax_suppression_fu_338  |    4    |    0    |  5.307  |   531   |   679   |
|   call   |  grp_gradient_decompositi_fu_346 |    0    |    0    |    0    |   276   |   394   |
|          |      grp_Loop_2_proc_fu_355      |    0    |    0    |  1.769  |   114   |    53   |
|          |      grp_Loop_1_proc_fu_363      |    0    |    0    |  1.8605 |    82   |    65   |
|          |       grp_Duplicate_fu_372       |    0    |    0    |    0    |    70   |    52   |
|          | grp_Block_Mat_exit27932_s_fu_381 |    0    |    1    |  3.538  |    60   |    18   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |      cols_V_read_read_fu_286     |    0    |    0    |    0    |    0    |    0    |
|   read   |      rows_V_read_read_fu_292     |    0    |    0    |    0    |    0    |    0    |
|          |    threshold2_read_read_fu_298   |    0    |    0    |    0    |    0    |    0    |
|          |    threshold1_read_read_fu_304   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    14   |    17   | 67.5422 |   3886  |   4187  |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| canny_edges_data_str_reg_466|    8   |
|     cols_V_read_reg_390     |   32   |
|grad_gd_data_stream_s_reg_454|   16   |
| packets_cast_loc_c35_reg_412|   20   |
|  packets_cast_loc_c_reg_418 |   20   |
|     rows_V_read_reg_401     |   32   |
| sobel_gx_data_stream_reg_442|   16   |
| sobel_gy_data_stream_reg_448|   16   |
| src1_data_stream_0_s_reg_430|    8   |
| src2_data_stream_0_s_reg_436|    8   |
| src_bw_data_stream_0_reg_424|    8   |
| suppressed_data_stre_reg_460|   16   |
|   threshold1_read_reg_477   |   32   |
|   threshold2_read_reg_472   |   32   |
+-----------------------------+--------+
|            Total            |   264  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|       grp_hysteresis_fu_310      |  p5  |   2  |  32  |   64   ||    9    |
|       grp_hysteresis_fu_310      |  p6  |   2  |  32  |   64   ||    9    |
| grp_Block_Mat_exit27932_s_fu_381 |  p1  |   2  |  32  |   64   ||    9    |
| grp_Block_Mat_exit27932_s_fu_381 |  p2  |   2  |  32  |   64   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   256  ||  7.076  ||    36   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   14   |   17   |   67   |  3886  |  4187  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |    -   |   264  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   14   |   17   |   74   |  4150  |  4223  |
+-----------+--------+--------+--------+--------+--------+
