

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:42:00 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Pool_Row_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    14.360|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8281|  8281|  8281|  8281|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |  8280|  8280|      1380|          -|          -|     6|    no    |
        | + Row_Loop           |  1378|  1378|       106|          -|          -|    13|    no    |
        |  ++ Col_Loop         |   104|   104|         8|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop  |     5|     5|         4|          2|          1|     2|    yes   |
        +----------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    443|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    152|    -|
|Register         |        -|      -|     199|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     265|    834|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_fcmp_32nbkb_U1  |max_pool_fcmp_32nbkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_fu_313_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_228_p2       |     +    |      0|  0|  15|           8|           4|
    |add_ln29_1_fu_350_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_2_fu_360_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_3_fu_391_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_fu_319_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln36_1_fu_616_p2     |     +    |      0|  0|  11|          11|          11|
    |add_ln36_fu_584_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_260_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_214_p2              |     +    |      0|  0|  12|           3|           1|
    |i_fu_304_p2              |     +    |      0|  0|  15|           5|           5|
    |mpr_fu_294_p2            |     +    |      0|  0|  10|           2|           1|
    |r_fu_240_p2              |     +    |      0|  0|  13|           4|           1|
    |sub_ln29_1_fu_385_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_fu_344_p2       |     -    |      0|  0|  11|          13|          13|
    |sub_ln36_fu_610_p2       |     -    |      0|  0|  11|          11|          11|
    |and_ln29_1_fu_478_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_2_fu_562_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_3_fu_568_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_472_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_208_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln13_fu_234_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_254_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_288_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_1_fu_442_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_2_fu_454_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_460_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_4_fu_526_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_5_fu_532_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_6_fu_544_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_7_fu_550_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_436_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln27_fu_278_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln29_1_fu_466_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_2_fu_538_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_3_fu_556_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_448_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln29_1_fu_574_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_fu_484_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 443|         286|         219|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_max_0_phi_fu_183_p4  |   9|          2|   32|         64|
    |ap_phi_mux_mpr_0_phi_fu_195_p4  |   9|          2|    2|          4|
    |c_0_reg_166                     |   9|          2|    4|          8|
    |f_0_reg_132                     |   9|          2|    3|          6|
    |grp_fu_202_p0                   |  15|          3|   32|         96|
    |grp_fu_202_p1                   |  15|          3|   32|         96|
    |max_0_reg_178                   |   9|          2|   32|         64|
    |mpr_0_reg_191                   |   9|          2|    2|          4|
    |phi_mul_reg_154                 |   9|          2|    8|         16|
    |r_0_reg_143                     |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 152|         32|  153|        376|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln13_reg_645                 |   8|   0|    8|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_166                      |   4|   0|    4|          0|
    |c_reg_667                        |   4|   0|    4|          0|
    |conv_out_load_1_reg_708          |  32|   0|   32|          0|
    |conv_out_load_reg_701            |  32|   0|   32|          0|
    |f_0_reg_132                      |   3|   0|    3|          0|
    |f_reg_629                        |   3|   0|    3|          0|
    |icmp_ln20_reg_682                |   1|   0|    1|          0|
    |icmp_ln20_reg_682_pp0_iter1_reg  |   1|   0|    1|          0|
    |max_0_reg_178                    |  32|   0|   32|          0|
    |mpr_0_reg_191                    |   2|   0|    2|          0|
    |mpr_reg_686                      |   2|   0|    2|          0|
    |phi_mul_reg_154                  |   8|   0|    8|          0|
    |r_0_reg_143                      |   4|   0|    4|          0|
    |r_reg_653                        |   4|   0|    4|          0|
    |select_ln29_reg_715              |  32|   0|   32|          0|
    |shl_ln_reg_658                   |   4|   0|    5|          1|
    |zext_ln13_1_reg_640              |   3|   0|   11|          8|
    |zext_ln13_reg_634                |   3|   0|   13|         10|
    |zext_ln20_1_reg_677              |   4|   0|   10|          6|
    |zext_ln27_reg_672                |   4|   0|   10|          6|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 199|   0|  230|         31|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   max_pool   | return value |
|conv_out_address0      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|conv_out_address1      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce1           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q1            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   10|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

