

================================================================
== Vivado HLS Report for 'nco'
================================================================
* Date:           Mon Nov 27 23:32:34 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nco
* Solution:       zybe
* Product family: zynq
* Target device:  xc7z010clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.25|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     10|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     93|
|Register         |        -|      -|    147|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      0|    147|    103|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |sinarray_V_U  |nco_sinarray_V  |        2|  0|   0|  1024|   22|     1|        22528|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |Total         |                |        2|  0|   0|  1024|   22|     1|        22528|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |dataout_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |dataout_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |phasein_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |phasein_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |dataout_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |phasein_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  10|           8|           6|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  27|          5|    1|          5|
    |dataout_V_1_data_out   |   9|          2|   32|         64|
    |dataout_V_1_state      |  15|          3|    2|          6|
    |dataout_V_TDATA_blk_n  |   9|          2|    1|          2|
    |phasein_V_0_data_out   |   9|          2|   32|         64|
    |phasein_V_0_state      |  15|          3|    2|          6|
    |phasein_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  93|         19|   71|        149|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   4|   0|    4|          0|
    |dataout_V_1_payload_A  |  32|   0|   32|          0|
    |dataout_V_1_payload_B  |  32|   0|   32|          0|
    |dataout_V_1_sel_rd     |   1|   0|    1|          0|
    |dataout_V_1_sel_wr     |   1|   0|    1|          0|
    |dataout_V_1_state      |   2|   0|    2|          0|
    |phasein_V_0_payload_A  |  32|   0|   32|          0|
    |phasein_V_0_payload_B  |  32|   0|   32|          0|
    |phasein_V_0_sel_rd     |   1|   0|    1|          0|
    |phasein_V_0_sel_wr     |   1|   0|    1|          0|
    |phasein_V_0_state      |   2|   0|    2|          0|
    |tmp_2_reg_125          |   7|   0|    7|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 147|   0|  147|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------+-----+-----+--------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none |      nco     | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none |      nco     | return value |
|phasein_V_TDATA   |  in |   32|     axis     |   phasein_V  |    pointer   |
|phasein_V_TVALID  |  in |    1|     axis     |   phasein_V  |    pointer   |
|phasein_V_TREADY  | out |    1|     axis     |   phasein_V  |    pointer   |
|dataout_V_TDATA   | out |   32|     axis     |   dataout_V  |    pointer   |
|dataout_V_TVALID  | out |    1|     axis     |   dataout_V  |    pointer   |
|dataout_V_TREADY  |  in |    1|     axis     |   dataout_V  |    pointer   |
|params_V_Addr_A   | out |   32|     bram     |   params_V   |     array    |
|params_V_EN_A     | out |    1|     bram     |   params_V   |     array    |
|params_V_WEN_A    | out |    4|     bram     |   params_V   |     array    |
|params_V_Din_A    | out |   32|     bram     |   params_V   |     array    |
|params_V_Dout_A   |  in |   32|     bram     |   params_V   |     array    |
|params_V_Clk_A    | out |    1|     bram     |   params_V   |     array    |
|params_V_Rst_A    | out |    1|     bram     |   params_V   |     array    |
+------------------+-----+-----+--------------+--------------+--------------+

