

================================================================
== Vivado HLS Report for 'xilly_decprint'
================================================================
* Date:           Tue Oct  3 20:11:53 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 09 16:50:22 MDT 2017)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    10|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	5  / (exitcond)
3 --> 
	4  / true
4 --> 
	4  / (!tmp)
	2  / (tmp)
5 --> 
	6  / true
6 --> 
	7  / (!tmp_i)
7 --> 
	7  / (!tmp_21)
	5  / (tmp_21)
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: v (5)  [1/1] 0.00ns
:0  %v = alloca i32

ST_1: val_read (6)  [1/1] 0.00ns
:1  %val_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %val_r) nounwind

ST_1: out (7)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:33
:2  %out = alloca [11 x i8], align 1

ST_1: StgValue_11 (8)  [1/1] 1.59ns  loc: coprocess/example/src/xilly_debug.c:30
:3  store i32 %val_read, i32* %v

ST_1: StgValue_12 (9)  [1/1] 1.59ns  loc: coprocess/example/src/xilly_debug.c:38
:4  br label %1


 <State 2>: 3.25ns
ST_2: first (11)  [1/1] 0.00ns
:0  %first = phi i32 [ 9, %0 ], [ %first_1, %3 ]

ST_2: first_2 (12)  [1/1] 0.00ns
:1  %first_2 = phi i4 [ 0, %0 ], [ %i, %3 ]

ST_2: first_2_cast1 (13)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:38
:2  %first_2_cast1 = zext i4 %first_2 to i32

ST_2: exitcond (14)  [1/1] 3.10ns  loc: coprocess/example/src/xilly_debug.c:38
:3  %exitcond = icmp eq i4 %first_2, -6

ST_2: empty (15)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_2: i (16)  [1/1] 2.35ns  loc: coprocess/example/src/xilly_debug.c:38
:5  %i = add i4 %first_2, 1

ST_2: StgValue_19 (17)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:38
:6  br i1 %exitcond, label %4, label %.preheader.preheader

ST_2: powers10_addr (19)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader.preheader:0  %powers10_addr = getelementptr [10 x i28]* @powers10, i32 0, i32 %first_2_cast1

ST_2: powers10_load (20)  [2/2] 3.25ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader.preheader:1  %powers10_load = load i28* %powers10_addr, align 4

ST_2: tmp_19 (44)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:38
:0  %tmp_19 = trunc i32 %first to i5

ST_2: out_addr (45)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:51
:1  %out_addr = getelementptr inbounds [11 x i8]* %out, i32 0, i32 10

ST_2: StgValue_24 (46)  [1/1] 2.32ns  loc: coprocess/example/src/xilly_debug.c:51
:2  store i8 0, i8* %out_addr, align 1

ST_2: StgValue_25 (47)  [1/1] 1.59ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:53
:3  br label %5


 <State 3>: 3.25ns
ST_3: powers10_load (20)  [1/2] 3.25ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader.preheader:1  %powers10_load = load i28* %powers10_addr, align 4

ST_3: powers10_load_cast2 (21)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader.preheader:2  %powers10_load_cast2 = sext i28 %powers10_load to i30

ST_3: powers10_load_cast (22)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader.preheader:3  %powers10_load_cast = zext i30 %powers10_load_cast2 to i32

ST_3: StgValue_29 (23)  [1/1] 1.59ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader.preheader:4  br label %.preheader


 <State 4>: 5.33ns
ST_4: x (25)  [1/1] 0.00ns
.preheader:0  %x = phi i8 [ %x_1, %2 ], [ 0, %.preheader.preheader ]

ST_4: v_load (26)  [1/1] 0.00ns
.preheader:1  %v_load = load i32* %v

ST_4: tmp (27)  [1/1] 3.26ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader:2  %tmp = icmp ult i32 %v_load, %powers10_load_cast

ST_4: x_1 (28)  [1/1] 2.32ns  loc: coprocess/example/src/xilly_debug.c:42
.preheader:3  %x_1 = add i8 %x, 1

ST_4: StgValue_34 (29)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader:4  br i1 %tmp, label %3, label %2

ST_4: v_1 (31)  [1/1] 2.90ns  loc: coprocess/example/src/xilly_debug.c:41
:0  %v_1 = sub i32 %v_load, %powers10_load_cast

ST_4: StgValue_36 (32)  [1/1] 1.59ns  loc: coprocess/example/src/xilly_debug.c:41
:1  store i32 %v_1, i32* %v

ST_4: StgValue_37 (33)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:43
:2  br label %.preheader

ST_4: tmp_5 (35)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:45
:0  %tmp_5 = or i8 %x, 48

ST_4: out_addr_1 (36)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:45
:1  %out_addr_1 = getelementptr inbounds [11 x i8]* %out, i32 0, i32 %first_2_cast1

ST_4: StgValue_40 (37)  [1/1] 2.32ns  loc: coprocess/example/src/xilly_debug.c:45
:2  store i8 %tmp_5, i8* %out_addr_1, align 1

ST_4: tmp_6 (38)  [1/1] 2.91ns  loc: coprocess/example/src/xilly_debug.c:47
:3  %tmp_6 = icmp ne i8 %x, 0

ST_4: tmp_7 (39)  [1/1] 3.26ns  loc: coprocess/example/src/xilly_debug.c:47
:4  %tmp_7 = icmp sgt i32 %first, %first_2_cast1

ST_4: or_cond (40)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:47 (grouped into LUT with out node first_1)
:5  %or_cond = and i1 %tmp_6, %tmp_7

ST_4: first_1 (41)  [1/1] 2.07ns  loc: coprocess/example/src/xilly_debug.c:47 (out node of the LUT)
:6  %first_1 = select i1 %or_cond, i32 %first_2_cast1, i32 %first

ST_4: StgValue_45 (42)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:38
:7  br label %1


 <State 5>: 4.65ns
ST_5: p_0_rec_i (49)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:0  %p_0_rec_i = phi i32 [ 0, %4 ], [ %p_rec_i, %6 ]

ST_5: tmp_20 (50)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:1  %tmp_20 = trunc i32 %p_0_rec_i to i5

ST_5: sum_i (51)  [1/1] 2.33ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:2  %sum_i = add i5 %tmp_20, %tmp_19

ST_5: sum_i_cast (52)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:3  %sum_i_cast = zext i5 %sum_i to i32

ST_5: out_addr_2 (53)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:4  %out_addr_2 = getelementptr [11 x i8]* %out, i32 0, i32 %sum_i_cast

ST_5: out_load (54)  [2/2] 2.32ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:53
:5  %out_load = load i8* %out_addr_2, align 1

ST_5: p_rec_i (56)  [1/1] 2.90ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:7  %p_rec_i = add i32 1, %p_0_rec_i


 <State 6>: 5.23ns
ST_6: out_load (54)  [1/2] 2.32ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:53
:5  %out_load = load i8* %out_addr_2, align 1

ST_6: tmp_i (55)  [1/1] 2.91ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:53
:6  %tmp_i = icmp eq i8 %out_load, 0

ST_6: StgValue_55 (57)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:53
:8  br i1 %tmp_i, label %xilly_puts.3.exit, label %.preheader.i.preheader

ST_6: StgValue_56 (59)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/xilly_debug.c:53
.preheader.i.preheader:0  br label %.preheader.i

ST_6: StgValue_57 (68)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:54
xilly_puts.3.exit:0  ret void


 <State 7>: 0.00ns
ST_7: debug_ready_load (61)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/xilly_debug.c:53
.preheader.i:0  %debug_ready_load = load volatile i8* @debug_ready, align 1

ST_7: tmp_21 (62)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/xilly_debug.c:53
.preheader.i:1  %tmp_21 = trunc i8 %debug_ready_load to i1

ST_7: StgValue_60 (63)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/xilly_debug.c:53
.preheader.i:2  br i1 %tmp_21, label %6, label %.preheader.i

ST_7: StgValue_61 (65)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:0  store volatile i8 %out_load, i8* @debug_out, align 1

ST_7: StgValue_62 (66)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:10->coprocess/example/src/xilly_debug.c:53
:1  br label %5



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('val') [5]  (0 ns)
	'store' operation (coprocess/example/src/xilly_debug.c:30) of variable 'val' on local variable 'val' [8]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', coprocess/example/src/xilly_debug.c:38) [12]  (0 ns)
	'getelementptr' operation ('powers10_addr', coprocess/example/src/xilly_debug.c:40) [19]  (0 ns)
	'load' operation ('powers10_load', coprocess/example/src/xilly_debug.c:40) on array 'powers10' [20]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('powers10_load', coprocess/example/src/xilly_debug.c:40) on array 'powers10' [20]  (3.25 ns)

 <State 4>: 5.33ns
The critical path consists of the following:
	'icmp' operation ('tmp_7', coprocess/example/src/xilly_debug.c:47) [39]  (3.26 ns)
	'and' operation ('or_cond', coprocess/example/src/xilly_debug.c:47) [40]  (0 ns)
	'select' operation ('first', coprocess/example/src/xilly_debug.c:47) [41]  (2.07 ns)

 <State 5>: 4.65ns
The critical path consists of the following:
	'phi' operation ('p_0_rec_i', coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53) with incoming values : ('p_rec_i', coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53) [49]  (0 ns)
	'add' operation ('sum_i', coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53) [51]  (2.33 ns)
	'getelementptr' operation ('out_addr_2', coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53) [53]  (0 ns)
	'load' operation ('out_load', coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:53) on array 'out', coprocess/example/src/xilly_debug.c:33 [54]  (2.32 ns)

 <State 6>: 5.23ns
The critical path consists of the following:
	'load' operation ('out_load', coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:53) on array 'out', coprocess/example/src/xilly_debug.c:33 [54]  (2.32 ns)
	'icmp' operation ('tmp_i', coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:53) [55]  (2.91 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
