Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug 22 19:35:41 2024
| Host         : DESKTOP-F7R7CT8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_ddr3_hdmi_control_sets_placed.rpt
| Design       : top_ddr3_hdmi
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   259 |
|    Minimum number of control sets                        |   192 |
|    Addition due to synthesis replication                 |    67 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   751 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   259 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |    41 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |     7 |
| >= 16              |    78 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2733 |          839 |
| No           | No                    | Yes                    |             149 |           58 |
| No           | Yes                   | No                     |             953 |          372 |
| Yes          | No                    | No                     |             976 |          270 |
| Yes          | No                    | Yes                    |              12 |            3 |
| Yes          | Yes                   | No                     |            1570 |          461 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                                                             Enable Signal                                                                                                                            |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                                      | inst_rx_filter_buffer/rx_en_new_i_2_n_0                                                                                                                                             |                1 |              1 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              2 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              2 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              2 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              3 |
|  hdmi_clk_gen_inst/inst/p1_clk                         |                                                                                                                                                                                                                                                                      | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                         |                2 |              3 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                                      | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                    |                2 |              3 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                                      | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                   |                2 |              3 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              3 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                        |                2 |              3 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              3 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                        | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                2 |              4 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_iddr_ctrl/E[0]                                                                                                                                                                                                                                                  | inst_iddr_ctrl/rxdv_r_reg_0                                                                                                                                                         |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_arbit/state[3]_i_1_n_0                                                                                                                                                                                                                                          | inst_user_wr_ctrl/rst0                                                                                                                                                              |                2 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                     |                3 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                               |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                2 |              4 |
|  ddr3_clk_gen_inst/inst/clk_out1                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                         | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                3 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                2 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                2 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | inst_user_wr_ctrl/rst0                                                                                                                                                              |                3 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                        |                3 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                          |                3 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                4 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                     |                2 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                            |                                                                                                                                                                                     |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                3 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                   |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                             |                                                                                                                                                                                     |                2 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                5 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                     |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                   |                2 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                     |                2 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                     |                1 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                         | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              5 |
|  ddr3_clk_gen_inst/inst/clk_out1                       |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                     |                3 |              5 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                        | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                       |                                                                                                                                                                                     |                1 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0                                                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns[0]                                                                                       |                1 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                        | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                4 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                 |                                                                                                                                                                                     |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                |                1 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                         | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                3 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                             |                1 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                |                                                                                                                                                                                     |                6 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              6 |
|  hdmi_clk_gen_inst/inst/p1_clk                         |                                                                                                                                                                                                                                                                      | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_dc_i[0]                                                                        |                1 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                   |                4 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                 | inst_a7_ddr3_rd_ctrl/data_cnt[6]_i_1_n_0                                                                                                                                            |                2 |              7 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                         | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              7 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_a7_ddr3_rd_ctrl/cmd_cnt01_out                                                                                                                                                                                                                                   | inst_a7_ddr3_rd_ctrl/cmd_cnt[6]_i_1_n_0                                                                                                                                             |                2 |              7 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                           |                                                                                                                                                                                     |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_a7_ddr3_wr_ctrl/p_1_in                                                                                                                                                                                                                                          | inst_a7_ddr3_wr_ctrl/cmd_cnt[7]_i_1_n_0                                                                                                                                             |                3 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_a7_ddr3_wr_ctrl/wdf_wren_reg_0[0]                                                                                                                                                                                                                               | inst_a7_ddr3_wr_ctrl/data_cnt[7]_i_1_n_0                                                                                                                                            |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                          |                4 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                         |                                                                                                                                                                                     |                2 |              8 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                 |                                                                                                                                                                                     |                1 |              8 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_bit8to128/wr_en                                                                                                                                                                                                                                                 | inst_bit8to128/rd_cnt[7]_i_1_n_0                                                                                                                                                    |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0      |                4 |              8 |
|  hdmi_clk_gen_inst/inst/p1_clk                         | inst_user_rd_ctrl/data_cnt                                                                                                                                                                                                                                           | inst_user_rd_ctrl/data_cnt[7]_i_1__0_n_0                                                                                                                                            |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                3 |              9 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              9 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_arbit/rd_cmd_start                                                                                                                                                                                                                                              | inst_user_wr_ctrl/rst0                                                                                                                                                              |                2 |              9 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                2 |              9 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_arbit/E[0]                                                                                                                                                                                                                                                      | inst_user_wr_ctrl/rst0                                                                                                                                                              |                4 |              9 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              9 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                     |                3 |              9 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                5 |              9 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                            |                3 |             11 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                  |                4 |             11 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                             |                4 |             11 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                7 |             11 |
|  ddr3_clk_gen_inst/inst/clk_out1                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |
|  hdmi_clk_gen_inst/inst/p1_clk                         |                                                                                                                                                                                                                                                                      | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                 |                4 |             11 |
|  hdmi_clk_gen_inst/inst/clk1x                          |                                                                                                                                                                                                                                                                      | inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_dc_i[0]                                          |                4 |             11 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                         |                                                                                                                                                                                     |                3 |             11 |
|  hdmi_clk_gen_inst/inst/p1_clk                         | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                              | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                 |                4 |             12 |
|  hdmi_clk_gen_inst/inst/clk1x                          | inst_top_hdmi/inst_VGA_TIMING/ver_cnt[0]_i_1_n_0                                                                                                                                                                                                                     | inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg_0                                                                                                                                   |                3 |             12 |
|  ddr3_clk_gen_inst/inst/clk_out1                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                         | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                              |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                               | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                  |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                     |               12 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                         | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                            |                3 |             12 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                            |                                                                                                                                                                                     |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                          | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                             |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                5 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                        | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             13 |
|  ddr3_clk_gen_inst/inst/clk_out1                       |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             13 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                                      | inst_iddr_ctrl/rxdv_r_reg_0                                                                                                                                                         |                4 |             14 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                                      | inst_rx_filter_buffer/rx_buffer_rd_cnt[0]_i_1_n_0                                                                                                                                   |                4 |             14 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                 |                                                                                                                                                                                     |                3 |             14 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_cnt_buf[13]_i_1_n_0                                                                                                                                                                                                                         | inst_rx_filter_buffer/rst                                                                                                                                                           |                3 |             14 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                5 |             15 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                5 |             15 |
|  ddr3_clk_gen_inst/inst/clk_out1                       |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                4 |             15 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_get_images_pixels/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                     |                4 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                |               11 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                          |                                                                                                                                                                                     |                2 |             16 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/read_sta_en                                                                                                                                                                                                                                    | inst_rx_filter_buffer/rst                                                                                                                                                           |                7 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                5 |             16 |
|  hdmi_clk_gen_inst/inst/clk1x                          | inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             |                                                                                                                                                                                     |                5 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                       | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                        |                3 |             18 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                5 |             18 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     |                                                                                                                                                                                     |                5 |             18 |
|  clk_125_gen_inst/inst/clk_out1                        | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                  | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                   |                4 |             18 |
|  hdmi_clk_gen_inst/inst/p1_clk                         | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                        | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                         |                5 |             18 |
|  clk_125_gen_inst/inst/clk_out1                        | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                   | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                    |                4 |             18 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_user_wr_ctrl/p2_cmd_en                                                                                                                                                                                                                                          | inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0                                                                                                                                          |                5 |             19 |
|  hdmi_clk_gen_inst/inst/p1_clk                         | inst_user_rd_ctrl/p1_cmd_en                                                                                                                                                                                                                                          | inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0                                                                                                                                          |                5 |             19 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                         | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_5                                                              |                8 |             20 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_1[0]                                                                                                                                                   |                                                                                                                                                                                     |                4 |             20 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                              |                3 |             20 |
|  hdmi_clk_gen_inst/inst/clk1x                          | sel                                                                                                                                                                                                                                                                  | inst_rx_filter_buffer/rst                                                                                                                                                           |                5 |             20 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               15 |             20 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               11 |             21 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               14 |             23 |
|  hdmi_clk_gen_inst/inst/clk1x                          | inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                            |                                                                                                                                                                                     |                6 |             24 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |               10 |             24 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                6 |             24 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               14 |             25 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                9 |             25 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |               11 |             26 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                6 |             26 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                            |                                                                                                                                                                                     |                8 |             26 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             27 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               16 |             27 |
|  hdmi_clk_gen_inst/inst/p1_clk                         | inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                         |                                                                                                                                                                                     |                9 |             27 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_arbit/rd_start_reg_6                                                                                                                                                                                                                                            | inst_a7_ddr3_rd_ctrl/app_addr_r[0]_i_1_n_0                                                                                                                                          |                8 |             28 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |               15 |             28 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_arbit/wr_start_reg_0                                                                                                                                                                                                                                            | inst_a7_ddr3_wr_ctrl/cmd_addr[0]_i_1_n_0                                                                                                                                            |                9 |             28 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                7 |             29 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                     |                8 |             30 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                     |                8 |             30 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                     |               11 |             30 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                     |                7 |             30 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                                      | inst_rx_filter_buffer/inst_crc32_d8_rec_02/p_0_in                                                                                                                                   |               12 |             32 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               14 |             34 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                           | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                             |               14 |             37 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                  |               10 |             37 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                         |                                                                                                                                                                                     |                9 |             39 |
|  hdmi_clk_gen_inst/inst/clk1x                          |                                                                                                                                                                                                                                                                      | inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg_0                                                                                                                                   |               12 |             40 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               21 |             42 |
|  hdmi_clk_gen_inst/inst/clk1x                          |                                                                                                                                                                                                                                                                      | inst_top_hdmi/inst_hdmi_buffer/AR[0]                                                                                                                                                |               20 |             42 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               25 |             44 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               19 |             48 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               16 |             48 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               18 |             48 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                                      | inst_rx_filter_buffer/rst                                                                                                                                                           |               19 |             56 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               13 |             64 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                           |                                                                                                                                                                                     |               15 |             64 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           |                                                                                                                                                                                     |               18 |             64 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                     |                                                                                                                                                                                     |               13 |             64 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                  |                                                                                                                                                                                     |               18 |             64 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                       |                                                                                                                                                                                     |               13 |            104 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] |                                                                                                                                                                                     |               13 |            104 |
|  hdmi_clk_gen_inst/inst/clk1x                          |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                     |               36 |            112 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                  |                                                                                                                                                                                     |               14 |            112 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                     |               14 |            112 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                     |               14 |            112 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                                                  |                                                                                                                                                                                     |               14 |            112 |
|  hdmi_clk_gen_inst/inst/p1_clk                         | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                               | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                 |               28 |            128 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                 |                                                                                                                                                                                     |               33 |            128 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                                      | inst_user_wr_ctrl/rst0                                                                                                                                                              |               21 |            132 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                          | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                            |               28 |            144 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                               |                                                                                                                                                                                     |               39 |            144 |
|  hdmi_clk_gen_inst/inst/p1_clk                         |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                     |               36 |            148 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/read_fifo.fifo_out_data_r_reg[6]                                                                                                                                |                                                                                                                                                                                     |               22 |            176 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                        |                                                                                                                                                                                     |               24 |            192 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                     |               78 |            292 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                     |              687 |           2221 |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


