{"version":"1.1.0","info":[["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb/assign.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb/assign.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["APB_ASSIGN_SVH_",[[12,0],[14,0]],[[12,8],[12,23]],["source.systemverilog"],["macro"]],["APB_ASSIGN",[[19,0],[30,0]],[[19,8],[19,18]],["source.systemverilog"],["macro"]],["APB_FROM_REQ",[[35,0],[43,0]],[[35,8],[35,20]],["source.systemverilog"],["macro"]],["APB_FROM_RESP",[[43,0],[47,0]],[[43,8],[43,21]],["source.systemverilog"],["macro"]],["APB_SET_FROM_REQ",[[57,0],[58,0]],[[57,8],[57,24]],["source.systemverilog"],["macro"]],["APB_SET_FROM_RESP",[[58,0],[59,0]],[[58,8],[58,25]],["source.systemverilog"],["macro"]],["APB_ASSIGN_FROM_REQ",[[67,0],[68,0]],[[67,8],[67,27]],["source.systemverilog"],["macro"]],["APB_ASSIGN_FROM_RESP",[[68,0],[69,0]],[[68,8],[68,28]],["source.systemverilog"],["macro"]],["APB_TO_REQ",[[75,0],[85,0]],[[75,8],[75,18]],["source.systemverilog"],["macro"]],["APB_TO_RESP",[[85,0],[91,0]],[[85,8],[85,19]],["source.systemverilog"],["macro"]],["APB_SET_TO_REQ",[[101,0],[102,0]],[[101,8],[101,22]],["source.systemverilog"],["macro"]],["APB_SET_TO_RESP",[[102,0],[103,0]],[[102,8],[102,23]],["source.systemverilog"],["macro"]],["APB_ASSIGN_TO_REQ",[[110,0],[111,0]],[[110,8],[110,25]],["source.systemverilog"],["macro"]],["APB_ASSIGN_TO_RESP",[[111,0],[112,0]],[[111,8],[111,26]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb/typedef.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb/typedef.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["APB_TYPEDEF_SVH_",[[17,0],[19,0]],[[17,8],[17,24]],["source.systemverilog"],["macro"]],["APB_TYPEDEF_REQ_T",[[25,0],[35,0]],[[25,8],[25,25]],["source.systemverilog"],["macro"]],["APB_TYPEDEF_RESP_T",[[35,0],[41,0]],[[35,8],[35,26]],["source.systemverilog"],["macro"]],["APB_TYPEDEF_ALL",[[51,0],[54,0]],[[51,8],[51,23]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/src/apb_cdc.sv",[[[[[["apb_cdc",[[36,0],[54,2]],[[36,7],[36,14]],[],["module"]],[232,9]],[[["LogDepth",[[37,2],[37,24]],[[37,12],[37,20]],["apb_cdc"],["parameter-port","parameter"]],["req_t",[[38,2],[38,30]],[[38,17],[38,22]],["apb_cdc"],["parameter-port","#Unknown"]],["resp_t",[[39,2],[39,31]],[[39,17],[39,23]],["apb_cdc"],["parameter-port","#Unknown"]],["addr_t",[[40,2],[40,31]],[[40,17],[40,23]],["apb_cdc"],["parameter-port","#Unknown"]],["data_t",[[41,2],[41,31]],[[41,17],[41,23]],["apb_cdc"],["parameter-port","#Unknown"]],["strb_t",[[42,2],[42,31]],[[42,17],[42,23]],["apb_cdc"],["parameter-port","#Unknown"]],["src_pclk_i",[[45,2],[45,43]],[[45,33],[45,43]],["apb_cdc"],["port","logic"]],["src_preset_ni",[[46,2],[46,46]],[[46,33],[46,46]],["apb_cdc"],["port","logic"]],["src_req_i",[[47,2],[47,42]],[[47,33],[47,42]],["apb_cdc"],["port","req_t"]],["src_resp_o",[[48,2],[48,43]],[[48,33],[48,43]],["apb_cdc"],["port","resp_t"]],["dst_pclk_i",[[50,2],[50,43]],[[50,33],[50,43]],["apb_cdc"],["port","logic"]],["dst_preset_ni",[[51,2],[51,46]],[[51,33],[51,46]],["apb_cdc"],["port","logic"]],["dst_req_o",[[52,2],[52,42]],[[52,33],[52,42]],["apb_cdc"],["port","req_t"]],["dst_resp_i",[[53,2],[53,43]],[[53,33],[53,43]],["apb_cdc"],["port","resp_t"]],["apb_async_req_data_t",[[56,2],[62,25]],[[62,4],[62,24]],["apb_cdc"],["typedef","#AnonymousStructUnion0"]],["apb_async_resp_data_t",[[64,2],[67,26]],[[67,4],[67,25]],["apb_cdc"],["typedef","#AnonymousStructUnion1"]],["Src_Idle",[[69,22],[69,30]],[[69,22],[69,30]],["apb_cdc"],["enum_member","#AnonymousEnum0"]],["Src_Busy",[[69,32],[69,40]],[[69,32],[69,40]],["apb_cdc"],["enum_member","#AnonymousEnum0"]],["src_fsm_state_e",[[69,2],[69,58]],[[69,42],[69,57]],["apb_cdc"],["typedef","#AnonymousEnum0"]],["Dst_Idle",[[70,27],[70,35]],[[70,27],[70,35]],["apb_cdc"],["enum_member","#AnonymousEnum1"]],["Dst_Access",[[70,37],[70,47]],[[70,37],[70,47]],["apb_cdc"],["enum_member","#AnonymousEnum1"]],["Dst_Busy",[[70,49],[70,57]],[[70,49],[70,57]],["apb_cdc"],["enum_member","#AnonymousEnum1"]],["dst_fsm_state_e",[[70,2],[70,75]],[[70,59],[70,74]],["apb_cdc"],["typedef","#AnonymousEnum1"]],["src_state_d",[[71,2],[71,29]],[[71,18],[71,29]],["apb_cdc"],["variable","src_fsm_state_e"]],["src_state_q",[[71,2],[71,42]],[[71,31],[71,42]],["apb_cdc"],["variable","src_state_d"]],["dst_state_d",[[72,2],[72,29]],[[72,18],[72,29]],["apb_cdc"],["variable","dst_fsm_state_e"]],["dst_state_q",[[72,2],[72,42]],[[72,31],[72,42]],["apb_cdc"],["variable","dst_state_d"]],["src_req_valid",[[73,2],[73,28]],[[73,15],[73,28]],["apb_cdc"],["variable","logic"]],["src_req_ready",[[73,2],[73,43]],[[73,30],[73,43]],["apb_cdc"],["variable","src_req_valid"]],["src_resp_valid",[[73,2],[73,59]],[[73,45],[73,59]],["apb_cdc"],["variable","src_req_ready"]],["src_resp_ready",[[73,2],[73,75]],[[73,61],[73,75]],["apb_cdc"],["variable","src_resp_valid"]],["dst_req_valid",[[74,2],[74,28]],[[74,15],[74,28]],["apb_cdc"],["variable","logic"]],["dst_req_ready",[[74,2],[74,43]],[[74,30],[74,43]],["apb_cdc"],["variable","dst_req_valid"]],["dst_resp_valid",[[74,2],[74,59]],[[74,45],[74,59]],["apb_cdc"],["variable","dst_req_ready"]],["dst_resp_ready",[[74,2],[74,75]],[[74,61],[74,75]],["apb_cdc"],["variable","dst_resp_valid"]],["src_req_data",[[76,2],[76,35]],[[76,23],[76,35]],["apb_cdc"],["variable","apb_async_req_data_t"]],["dst_req_data",[[76,2],[76,49]],[[76,37],[76,49]],["apb_cdc"],["variable","src_req_data"]],["dst_resp_data_d",[[78,2],[78,39]],[[78,24],[78,39]],["apb_cdc"],["variable","apb_async_resp_data_t"]],["dst_resp_data_q",[[78,2],[78,56]],[[78,41],[78,56]],["apb_cdc"],["variable","dst_resp_data_d"]],["src_resp_data",[[78,2],[78,71]],[[78,58],[78,71]],["apb_cdc"],["variable","dst_resp_data_q"]],["i_cdc_fifo_gray_req",[[198,2],[213,3]],[[201,4],[201,23]],["apb_cdc"],["instance","cdc_fifo_gray"]],["i_cdc_fifo_gray_resp",[[215,2],[230,3]],[[218,4],[218,24]],["apb_cdc"],["instance","cdc_fifo_gray"]]],[],[[[["#AnonymousStructUnion0",[[56,10],[62,3]],[[56,10],[56,16]],["apb_cdc"],["struct"]],[62,2]],[[["paddr",[[57,4],[57,25]],[[57,20],[57,25]],["apb_cdc","#AnonymousStructUnion0"],["struct_union_member"]],["pprot",[[58,4],[58,25]],[[58,20],[58,25]],["apb_cdc","#AnonymousStructUnion0"],["struct_union_member"]],["pwrite",[[59,4],[59,26]],[[59,20],[59,26]],["apb_cdc","#AnonymousStructUnion0"],["struct_union_member"]],["pwdata",[[60,4],[60,26]],[[60,20],[60,26]],["apb_cdc","#AnonymousStructUnion0"],["struct_union_member"]],["pstrb",[[61,4],[61,25]],[[61,20],[61,25]],["apb_cdc","#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["#AnonymousStructUnion1",[[64,10],[67,3]],[[64,10],[64,16]],["apb_cdc"],["struct"]],[67,2]],[[["prdata",[[65,4],[65,24]],[[65,18],[65,24]],["apb_cdc","#AnonymousStructUnion1"],["struct_union_member"]],["pslverr",[[66,4],[66,24]],[[66,17],[66,24]],["apb_cdc","#AnonymousStructUnion1"],["struct_union_member"]]]]]]]],[[["apb_cdc_intf",[[238,0],[250,2]],[[238,7],[238,19]],[],["module"]],[284,9]],[[["APB_ADDR_WIDTH",[[239,2],[239,43]],[[239,25],[239,39]],["apb_cdc_intf"],["parameter-port","unsigned"]],["APB_DATA_WIDTH",[[240,2],[240,43]],[[240,25],[240,39]],["apb_cdc_intf"],["parameter-port","unsigned"]],["LOG_DEPTH",[[242,2],[242,38]],[[242,25],[242,34]],["apb_cdc_intf"],["parameter-port","unsigned"]],["src_pclk_i",[[244,2],[244,24]],[[244,14],[244,24]],["apb_cdc_intf"],["port","logic"]],["src_preset_ni",[[245,2],[245,27]],[[245,14],[245,27]],["apb_cdc_intf"],["port","logic"]],["src",[[246,2],[246,17]],[[246,14],[246,17]],["apb_cdc_intf"],["port","APB.Slave"]],["dst_pclk_i",[[247,2],[247,24]],[[247,14],[247,24]],["apb_cdc_intf"],["port","logic"]],["dst_preset_ni",[[248,2],[248,27]],[[248,14],[248,27]],["apb_cdc_intf"],["port","logic"]],["dst",[[249,2],[249,17]],[[249,14],[249,17]],["apb_cdc_intf"],["port","APB.Master"]],["addr_t",[[252,2],[252,44]],[[252,37],[252,43]],["apb_cdc_intf"],["typedef","logic"]],["data_t",[[253,2],[253,44]],[[253,37],[253,43]],["apb_cdc_intf"],["typedef","logic"]],["strb_t",[[254,2],[254,46]],[[254,39],[254,45]],["apb_cdc_intf"],["typedef","logic"]],["apb_req_t",[[256,2],[256,55]],[[256,2],[256,55]],["apb_cdc_intf"],["typedef","#AnonymousStructUnion2"]],["apb_resp_t",[[257,2],[257,41]],[[257,2],[257,41]],["apb_cdc_intf"],["typedef","#AnonymousStructUnion3"]],["src_req",[[259,2],[259,19]],[[259,12],[259,19]],["apb_cdc_intf"],["variable","apb_req_t"]],["dst_req",[[259,2],[259,28]],[[259,21],[259,28]],["apb_cdc_intf"],["variable","src_req"]],["dst_resp",[[260,2],[260,21]],[[260,13],[260,21]],["apb_cdc_intf"],["variable","apb_resp_t"]],["src_resp",[[260,2],[260,31]],[[260,23],[260,31]],["apb_cdc_intf"],["variable","dst_resp"]],["i_apb_cdc",[[267,2],[283,3]],[[274,3],[274,12]],["apb_cdc_intf"],["instance","apb_cdc"]]],[],[[[["#AnonymousStructUnion2",[[256,2],[256,55]],[[256,2],[256,55]],["apb_cdc_intf"],["struct"]],[256,54]],[[["paddr",[[256,2],[256,55]],[[256,2],[256,55]],["apb_cdc_intf","#AnonymousStructUnion2"],["struct_union_member"]],["pprot",[[256,2],[256,55]],[[256,2],[256,55]],["apb_cdc_intf","#AnonymousStructUnion2"],["struct_union_member"]],["psel",[[256,2],[256,55]],[[256,2],[256,55]],["apb_cdc_intf","#AnonymousStructUnion2"],["struct_union_member"]],["penable",[[256,2],[256,55]],[[256,2],[256,55]],["apb_cdc_intf","#AnonymousStructUnion2"],["struct_union_member"]],["pwrite",[[256,2],[256,55]],[[256,2],[256,55]],["apb_cdc_intf","#AnonymousStructUnion2"],["struct_union_member"]],["pwdata",[[256,2],[256,55]],[[256,2],[256,55]],["apb_cdc_intf","#AnonymousStructUnion2"],["struct_union_member"]],["pstrb",[[256,2],[256,55]],[[256,2],[256,55]],["apb_cdc_intf","#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["#AnonymousStructUnion3",[[257,2],[257,41]],[[257,2],[257,41]],["apb_cdc_intf"],["struct"]],[257,40]],[[["pready",[[257,2],[257,41]],[[257,2],[257,41]],["apb_cdc_intf","#AnonymousStructUnion3"],["struct_union_member"]],["prdata",[[257,2],[257,41]],[[257,2],[257,41]],["apb_cdc_intf","#AnonymousStructUnion3"],["struct_union_member"]],["pslverr",[[257,2],[257,41]],[[257,2],[257,41]],["apb_cdc_intf","#AnonymousStructUnion3"],["struct_union_member"]]]]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb/typedef.svh","/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb/assign.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/src/apb_demux.sv",[[[[[["apb_demux",[[14,0],[29,2]],[[14,7],[14,16]],[],["module"]],[59,0]],[[["NoMstPorts",[[15,2],[15,44]],[[15,25],[15,35]],["apb_demux"],["parameter-port","unsigned"]],["req_t",[[18,2],[18,44]],[[18,17],[18,22]],["apb_demux"],["parameter-port","#Unknown"]],["resp_t",[[19,2],[19,44]],[[19,17],[19,23]],["apb_demux"],["parameter-port","#Unknown"]],["SelectWidth",[[21,2],[21,87]],[[21,25],[21,36]],["apb_demux"],["parameter-port","#Unknown"]],["select_t",[[22,2],[22,62]],[[22,17],[22,25]],["apb_demux"],["parameter-port","#Unknown"]],["slv_req_i",[[24,2],[24,41]],[[24,32],[24,41]],["apb_demux"],["port","req_t"]],["slv_resp_o",[[25,2],[25,42]],[[25,32],[25,42]],["apb_demux"],["port","resp_t"]],["mst_req_o",[[26,2],[26,41]],[[26,32],[26,41]],["apb_demux"],["port","req_t"]],["mst_resp_i",[[27,2],[27,42]],[[27,32],[27,42]],["apb_demux"],["port","resp_t"]],["select_i",[[28,2],[28,40]],[[28,32],[28,40]],["apb_demux"],["port","select_t"]]]]],[[["apb_demux_intf",[[63,0],[74,2]],[[63,7],[63,21]],[],["module"]],[107,9]],[[["APB_ADDR_WIDTH",[[64,2],[64,43]],[[64,25],[64,39]],["apb_demux_intf"],["parameter-port","unsigned"]],["APB_DATA_WIDTH",[[65,2],[65,43]],[[65,25],[65,39]],["apb_demux_intf"],["parameter-port","unsigned"]],["NoMstPorts",[[66,2],[66,43]],[[66,25],[66,35]],["apb_demux_intf"],["parameter-port","unsigned"]],["SelectWidth",[[68,2],[68,87]],[[68,25],[68,36]],["apb_demux_intf"],["parameter-port","unsigned"]],["select_t",[[69,2],[69,51]],[[69,17],[69,25]],["apb_demux_intf"],["parameter-port","#Unknown"]],["slv",[[71,2],[71,17]],[[71,14],[71,17]],["apb_demux_intf"],["port","APB.Slave"]],["mst",[[72,2],[72,34]],[[72,14],[72,17]],["apb_demux_intf"],["port","APB.Master"]],["select_i",[[73,2],[73,25]],[[73,17],[73,25]],["apb_demux_intf"],["port","select_t"]],["addr_t",[[76,2],[76,44]],[[76,37],[76,43]],["apb_demux_intf"],["typedef","logic"]],["data_t",[[77,2],[77,44]],[[77,37],[77,43]],["apb_demux_intf"],["typedef","logic"]],["strb_t",[[78,2],[78,46]],[[78,39],[78,45]],["apb_demux_intf"],["typedef","logic"]],["apb_req_t",[[80,2],[80,55]],[[80,2],[80,55]],["apb_demux_intf"],["typedef","#AnonymousStructUnion4"]],["apb_resp_t",[[81,2],[81,41]],[[81,2],[81,41]],["apb_demux_intf"],["typedef","#AnonymousStructUnion5"]],["slv_req",[[83,2],[83,19]],[[83,12],[83,19]],["apb_demux_intf"],["variable","apb_req_t"]],["slv_resp",[[84,2],[84,21]],[[84,13],[84,21]],["apb_demux_intf"],["variable","apb_resp_t"]],["mst_req",[[86,2],[86,36]],[[86,29],[86,36]],["apb_demux_intf"],["variable","apb_req_t"]],["mst_resp",[[87,2],[87,38]],[[87,30],[87,38]],["apb_demux_intf"],["variable","apb_resp_t"]],["i_apb_cdc",[[96,2],[106,3]],[[100,3],[100,12]],["apb_demux_intf"],["instance","apb_demux"]]],[],[[[["#AnonymousStructUnion4",[[80,2],[80,55]],[[80,2],[80,55]],["apb_demux_intf"],["struct"]],[80,54]],[[["paddr",[[80,2],[80,55]],[[80,2],[80,55]],["apb_demux_intf","#AnonymousStructUnion4"],["struct_union_member"]],["pprot",[[80,2],[80,55]],[[80,2],[80,55]],["apb_demux_intf","#AnonymousStructUnion4"],["struct_union_member"]],["psel",[[80,2],[80,55]],[[80,2],[80,55]],["apb_demux_intf","#AnonymousStructUnion4"],["struct_union_member"]],["penable",[[80,2],[80,55]],[[80,2],[80,55]],["apb_demux_intf","#AnonymousStructUnion4"],["struct_union_member"]],["pwrite",[[80,2],[80,55]],[[80,2],[80,55]],["apb_demux_intf","#AnonymousStructUnion4"],["struct_union_member"]],["pwdata",[[80,2],[80,55]],[[80,2],[80,55]],["apb_demux_intf","#AnonymousStructUnion4"],["struct_union_member"]],["pstrb",[[80,2],[80,55]],[[80,2],[80,55]],["apb_demux_intf","#AnonymousStructUnion4"],["struct_union_member"]]]]],[[["#AnonymousStructUnion5",[[81,2],[81,41]],[[81,2],[81,41]],["apb_demux_intf"],["struct"]],[81,40]],[[["pready",[[81,2],[81,41]],[[81,2],[81,41]],["apb_demux_intf","#AnonymousStructUnion5"],["struct_union_member"]],["prdata",[[81,2],[81,41]],[[81,2],[81,41]],["apb_demux_intf","#AnonymousStructUnion5"],["struct_union_member"]],["pslverr",[[81,2],[81,41]],[[81,2],[81,41]],["apb_demux_intf","#AnonymousStructUnion5"],["struct_union_member"]]]]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb/typedef.svh","/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb/assign.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/src/apb_err_slv.sv",[[[[[["apb_err_slv",[[24,0],[32,2]],[[24,7],[24,18]],[],["module"]],[43,0]],[[["req_t",[[25,2],[25,52]],[[25,39],[25,44]],["apb_err_slv"],["parameter-port","#Unknown"]],["resp_t",[[26,2],[26,53]],[[26,39],[26,45]],["apb_err_slv"],["parameter-port","#Unknown"]],["RespWidth",[[27,2],[27,52]],[[27,34],[27,43]],["apb_err_slv"],["parameter-port","#Unknown"]],["RespData",[[28,2],[28,57]],[[28,34],[28,42]],["apb_err_slv"],["parameter-port","#Unknown"]],["slv_req_i",[[30,2],[30,23]],[[30,14],[30,23]],["apb_err_slv"],["port","req_t"]],["slv_resp_o",[[31,2],[31,26]],[[31,16],[31,26]],["apb_err_slv"],["port","resp_t"]]]]],[[["apb_err_slv_intf",[[47,0],[53,2]],[[47,7],[47,23]],[],["module"]],[78,9]],[[["APB_ADDR_WIDTH",[[48,2],[48,52]],[[48,34],[48,48]],["apb_err_slv_intf"],["parameter-port","unsigned"]],["APB_DATA_WIDTH",[[49,2],[49,52]],[[49,34],[49,48]],["apb_err_slv_intf"],["parameter-port","unsigned"]],["RespData",[[50,2],[50,63]],[[50,39],[50,47]],["apb_err_slv_intf"],["parameter-port","logic"]],["slv",[[52,2],[52,15]],[[52,12],[52,15]],["apb_err_slv_intf"],["port","APB.Slave"]],["addr_t",[[55,2],[55,44]],[[55,37],[55,43]],["apb_err_slv_intf"],["typedef","logic"]],["data_t",[[56,2],[56,44]],[[56,37],[56,43]],["apb_err_slv_intf"],["typedef","logic"]],["strb_t",[[57,2],[57,46]],[[57,39],[57,45]],["apb_err_slv_intf"],["typedef","logic"]],["apb_req_t",[[59,2],[59,55]],[[59,2],[59,55]],["apb_err_slv_intf"],["typedef","#AnonymousStructUnion6"]],["apb_resp_t",[[60,2],[60,41]],[[60,2],[60,41]],["apb_err_slv_intf"],["typedef","#AnonymousStructUnion7"]],["slv_req",[[62,2],[62,19]],[[62,12],[62,19]],["apb_err_slv_intf"],["variable","apb_req_t"]],["slv_resp",[[63,2],[63,21]],[[63,13],[63,21]],["apb_err_slv_intf"],["variable","apb_resp_t"]],["i_apb_err_slv",[[68,2],[76,3]],[[73,4],[73,17]],["apb_err_slv_intf"],["instance","apb_err_slv"]]],[],[[[["#AnonymousStructUnion6",[[59,2],[59,55]],[[59,2],[59,55]],["apb_err_slv_intf"],["struct"]],[59,54]],[[["paddr",[[59,2],[59,55]],[[59,2],[59,55]],["apb_err_slv_intf","#AnonymousStructUnion6"],["struct_union_member"]],["pprot",[[59,2],[59,55]],[[59,2],[59,55]],["apb_err_slv_intf","#AnonymousStructUnion6"],["struct_union_member"]],["psel",[[59,2],[59,55]],[[59,2],[59,55]],["apb_err_slv_intf","#AnonymousStructUnion6"],["struct_union_member"]],["penable",[[59,2],[59,55]],[[59,2],[59,55]],["apb_err_slv_intf","#AnonymousStructUnion6"],["struct_union_member"]],["pwrite",[[59,2],[59,55]],[[59,2],[59,55]],["apb_err_slv_intf","#AnonymousStructUnion6"],["struct_union_member"]],["pwdata",[[59,2],[59,55]],[[59,2],[59,55]],["apb_err_slv_intf","#AnonymousStructUnion6"],["struct_union_member"]],["pstrb",[[59,2],[59,55]],[[59,2],[59,55]],["apb_err_slv_intf","#AnonymousStructUnion6"],["struct_union_member"]]]]],[[["#AnonymousStructUnion7",[[60,2],[60,41]],[[60,2],[60,41]],["apb_err_slv_intf"],["struct"]],[60,40]],[[["pready",[[60,2],[60,41]],[[60,2],[60,41]],["apb_err_slv_intf","#AnonymousStructUnion7"],["struct_union_member"]],["prdata",[[60,2],[60,41]],[[60,2],[60,41]],["apb_err_slv_intf","#AnonymousStructUnion7"],["struct_union_member"]],["pslverr",[[60,2],[60,41]],[[60,2],[60,41]],["apb_err_slv_intf","#AnonymousStructUnion7"],["struct_union_member"]]]]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb/typedef.svh","/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb/assign.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/src/apb_intf.sv",[[[[[["APB",[[12,0],[15,2]],[[12,10],[12,13]],[],["interface"]],[43,0]],[[["ADDR_WIDTH",[[13,2],[13,44]],[[13,25],[13,35]],["APB"],["parameter-port","unsigned"]],["DATA_WIDTH",[[14,2],[14,44]],[[14,25],[14,35]],["APB"],["parameter-port","unsigned"]],["STRB_WIDTH",[[16,2],[16,76]],[[16,26],[16,36]],["APB"],["localparam","unsigned"]],["addr_t",[[17,2],[17,40]],[[17,33],[17,39]],["APB"],["typedef","logic"]],["data_t",[[18,2],[18,40]],[[18,33],[18,39]],["APB"],["typedef","logic"]],["strb_t",[[19,2],[19,40]],[[19,33],[19,39]],["APB"],["typedef","logic"]],["paddr",[[21,2],[21,23]],[[21,18],[21,23]],["APB"],["variable","addr_t"]],["pprot",[[22,2],[22,23]],[[22,18],[22,23]],["APB"],["variable","apb_pkg::prot_t"]],["psel",[[23,2],[23,22]],[[23,18],[23,22]],["APB"],["variable","logic"]],["penable",[[24,2],[24,25]],[[24,18],[24,25]],["APB"],["variable","logic"]],["pwrite",[[25,2],[25,24]],[[25,18],[25,24]],["APB"],["variable","logic"]],["pwdata",[[26,2],[26,24]],[[26,18],[26,24]],["APB"],["variable","data_t"]],["pstrb",[[27,2],[27,23]],[[27,18],[27,23]],["APB"],["variable","strb_t"]],["pready",[[28,2],[28,24]],[[28,18],[28,24]],["APB"],["variable","logic"]],["prdata",[[29,2],[29,24]],[[29,18],[29,24]],["APB"],["variable","data_t"]],["pslverr",[[30,2],[30,25]],[[30,18],[30,25]],["APB"],["variable","logic"]]],[],[[[["Master",[[32,10],[35,3]],[[32,10],[32,16]],["APB"],["modport"]],[35,2]],[[["paddr",[[33,4],[33,16]],[[33,11],[33,16]],["APB","Master"],["port","output"]],["pprot",[[33,18],[33,23]],[[33,18],[33,23]],["APB","Master"],["port","paddr"]],["psel",[[33,25],[33,29]],[[33,25],[33,29]],["APB","Master"],["port","pprot"]],["penable",[[33,31],[33,38]],[[33,31],[33,38]],["APB","Master"],["port","psel"]],["pwrite",[[33,40],[33,46]],[[33,40],[33,46]],["APB","Master"],["port","penable"]],["pwdata",[[33,48],[33,54]],[[33,48],[33,54]],["APB","Master"],["port","pwrite"]],["pstrb",[[33,56],[33,61]],[[33,56],[33,61]],["APB","Master"],["port","pwdata"]],["pready",[[34,4],[34,17]],[[34,11],[34,17]],["APB","Master"],["port","input"]],["prdata",[[34,19],[34,25]],[[34,19],[34,25]],["APB","Master"],["port","pready"]],["pslverr",[[34,27],[34,34]],[[34,27],[34,34]],["APB","Master"],["port","prdata"]]]]],[[["Slave",[[37,10],[40,3]],[[37,10],[37,15]],["APB"],["modport"]],[40,2]],[[["paddr",[[38,4],[38,16]],[[38,11],[38,16]],["APB","Slave"],["port","input"]],["pprot",[[38,18],[38,23]],[[38,18],[38,23]],["APB","Slave"],["port","paddr"]],["psel",[[38,25],[38,29]],[[38,25],[38,29]],["APB","Slave"],["port","pprot"]],["penable",[[38,31],[38,38]],[[38,31],[38,38]],["APB","Slave"],["port","psel"]],["pwrite",[[38,40],[38,46]],[[38,40],[38,46]],["APB","Slave"],["port","penable"]],["pwdata",[[38,48],[38,54]],[[38,48],[38,54]],["APB","Slave"],["port","pwrite"]],["pstrb",[[38,56],[38,61]],[[38,56],[38,61]],["APB","Slave"],["port","pwdata"]],["pready",[[39,4],[39,17]],[[39,11],[39,17]],["APB","Slave"],["port","output"]],["prdata",[[39,19],[39,25]],[[39,19],[39,25]],["APB","Slave"],["port","pready"]],["pslverr",[[39,27],[39,34]],[[39,27],[39,34]],["APB","Slave"],["port","prdata"]]]]]]]],[[["APB_DV",[[45,0],[50,2]],[[45,10],[45,16]],[],["interface"]],[77,12]],[[["ADDR_WIDTH",[[46,2],[46,44]],[[46,25],[46,35]],["APB_DV"],["parameter-port","unsigned"]],["DATA_WIDTH",[[47,2],[47,44]],[[47,25],[47,35]],["APB_DV"],["parameter-port","unsigned"]],["clk_i",[[49,2],[49,19]],[[49,14],[49,19]],["APB_DV"],["port","logic"]],["STRB_WIDTH",[[51,2],[51,76]],[[51,26],[51,36]],["APB_DV"],["localparam","unsigned"]],["addr_t",[[52,2],[52,40]],[[52,33],[52,39]],["APB_DV"],["typedef","logic"]],["data_t",[[53,2],[53,40]],[[53,33],[53,39]],["APB_DV"],["typedef","logic"]],["strb_t",[[54,2],[54,40]],[[54,33],[54,39]],["APB_DV"],["typedef","logic"]],["paddr",[[56,2],[56,23]],[[56,18],[56,23]],["APB_DV"],["variable","addr_t"]],["pprot",[[57,2],[57,23]],[[57,18],[57,23]],["APB_DV"],["variable","apb_pkg::prot_t"]],["psel",[[58,2],[58,22]],[[58,18],[58,22]],["APB_DV"],["variable","logic"]],["penable",[[59,2],[59,25]],[[59,18],[59,25]],["APB_DV"],["variable","logic"]],["pwrite",[[60,2],[60,24]],[[60,18],[60,24]],["APB_DV"],["variable","logic"]],["pwdata",[[61,2],[61,24]],[[61,18],[61,24]],["APB_DV"],["variable","data_t"]],["pstrb",[[62,2],[62,23]],[[62,18],[62,23]],["APB_DV"],["variable","strb_t"]],["pready",[[63,2],[63,24]],[[63,18],[63,24]],["APB_DV"],["variable","logic"]],["prdata",[[64,2],[64,24]],[[64,18],[64,24]],["APB_DV"],["variable","data_t"]],["pslverr",[[65,2],[65,25]],[[65,18],[65,25]],["APB_DV"],["variable","logic"]]],[],[[[["Master",[[67,10],[70,3]],[[67,10],[67,16]],["APB_DV"],["modport"]],[70,2]],[[["paddr",[[68,4],[68,16]],[[68,11],[68,16]],["APB_DV","Master"],["port","output"]],["pprot",[[68,18],[68,23]],[[68,18],[68,23]],["APB_DV","Master"],["port","paddr"]],["psel",[[68,25],[68,29]],[[68,25],[68,29]],["APB_DV","Master"],["port","pprot"]],["penable",[[68,31],[68,38]],[[68,31],[68,38]],["APB_DV","Master"],["port","psel"]],["pwrite",[[68,40],[68,46]],[[68,40],[68,46]],["APB_DV","Master"],["port","penable"]],["pwdata",[[68,48],[68,54]],[[68,48],[68,54]],["APB_DV","Master"],["port","pwrite"]],["pstrb",[[68,56],[68,61]],[[68,56],[68,61]],["APB_DV","Master"],["port","pwdata"]],["pready",[[69,4],[69,17]],[[69,11],[69,17]],["APB_DV","Master"],["port","input"]],["prdata",[[69,19],[69,25]],[[69,19],[69,25]],["APB_DV","Master"],["port","pready"]],["pslverr",[[69,27],[69,34]],[[69,27],[69,34]],["APB_DV","Master"],["port","prdata"]]]]],[[["Slave",[[72,10],[75,3]],[[72,10],[72,15]],["APB_DV"],["modport"]],[75,2]],[[["paddr",[[73,4],[73,16]],[[73,11],[73,16]],["APB_DV","Slave"],["port","input"]],["pprot",[[73,18],[73,23]],[[73,18],[73,23]],["APB_DV","Slave"],["port","paddr"]],["psel",[[73,25],[73,29]],[[73,25],[73,29]],["APB_DV","Slave"],["port","pprot"]],["penable",[[73,31],[73,38]],[[73,31],[73,38]],["APB_DV","Slave"],["port","psel"]],["pwrite",[[73,40],[73,46]],[[73,40],[73,46]],["APB_DV","Slave"],["port","penable"]],["pwdata",[[73,48],[73,54]],[[73,48],[73,54]],["APB_DV","Slave"],["port","pwrite"]],["pstrb",[[73,56],[73,61]],[[73,56],[73,61]],["APB_DV","Slave"],["port","pwdata"]],["pready",[[74,4],[74,17]],[[74,11],[74,17]],["APB_DV","Slave"],["port","output"]],["prdata",[[74,19],[74,25]],[[74,19],[74,25]],["APB_DV","Slave"],["port","pready"]],["pslverr",[[74,27],[74,34]],[[74,27],[74,34]],["APB_DV","Slave"],["port","prdata"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/src/apb_pkg.sv",[[[[[["apb_pkg",[[14,0],[14,16]],[[14,8],[14,15]],[],["package"]],[21,10]],[[["prot_t",[[16,2],[16,30]],[[16,23],[16,29]],["apb_pkg"],["typedef","logic"]],["RESP_OKAY",[[18,2],[18,32]],[[18,13],[18,22]],["apb_pkg"],["localparam"]],["RESP_SLVERR",[[19,2],[19,32]],[[19,13],[19,24]],["apb_pkg"],["localparam"]]]]]]],[],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/src/apb_regs.sv",[[[[[["apb_regs",[[56,0],[78,2]],[[56,7],[56,15]],[],["module"]],[196,0]],[[["NoApbRegs",[[57,2],[57,52]],[[57,32],[57,41]],["apb_regs"],["parameter-port","unsigned"]],["ApbAddrWidth",[[58,2],[58,52]],[[58,32],[58,44]],["apb_regs"],["parameter-port","unsigned"]],["AddrOffset",[[59,2],[59,52]],[[59,32],[59,42]],["apb_regs"],["parameter-port","unsigned"]],["ApbDataWidth",[[60,2],[60,52]],[[60,32],[60,44]],["apb_regs"],["parameter-port","unsigned"]],["RegDataWidth",[[61,2],[61,52]],[[61,32],[61,44]],["apb_regs"],["parameter-port","unsigned"]],["ReadOnly",[[62,2],[62,52]],[[62,32],[62,40]],["apb_regs"],["parameter-port","bit"]],["req_t",[[63,2],[63,52]],[[63,32],[63,37]],["apb_regs"],["parameter-port","#Unknown"]],["resp_t",[[64,2],[64,52]],[[64,32],[64,38]],["apb_regs"],["parameter-port","#Unknown"]],["apb_addr_t",[[66,2],[66,70]],[[66,17],[66,27]],["apb_regs"],["parameter-port","#Unknown"]],["reg_data_t",[[67,2],[67,70]],[[67,17],[67,27]],["apb_regs"],["parameter-port","#Unknown"]],["pclk_i",[[70,2],[70,42]],[[70,36],[70,42]],["apb_regs"],["port","logic"]],["preset_ni",[[71,2],[71,45]],[[71,36],[71,45]],["apb_regs"],["port","logic"]],["req_i",[[72,2],[72,41]],[[72,36],[72,41]],["apb_regs"],["port","req_t"]],["resp_o",[[73,2],[73,42]],[[73,36],[73,42]],["apb_regs"],["port","resp_t"]],["base_addr_i",[[75,2],[75,47]],[[75,36],[75,47]],["apb_regs"],["port","apb_addr_t"]],["reg_init_i",[[76,2],[76,46]],[[76,36],[76,46]],["apb_regs"],["port","reg_data_t"]],["reg_q_o",[[77,2],[77,43]],[[77,36],[77,43]],["apb_regs"],["port","reg_data_t"]],["IdxWidth",[[79,2],[79,86]],[[79,26],[79,34]],["apb_regs"],["localparam","unsigned"]],["idx_t",[[80,2],[80,41]],[[80,35],[80,40]],["apb_regs"],["typedef","logic"]],["apb_data_t",[[81,2],[81,46]],[[81,35],[81,45]],["apb_regs"],["typedef","logic"]],["rule_t",[[82,2],[86,11]],[[86,4],[86,10]],["apb_regs"],["typedef","#AnonymousStructUnion8"]],["has_reset_d",[[88,2],[88,19]],[[88,8],[88,19]],["apb_regs"],["variable","logic"]],["has_reset_q",[[88,2],[88,32]],[[88,21],[88,32]],["apb_regs"],["variable","has_reset_d"]],["addr_map",[[93,2],[93,37]],[[93,29],[93,37]],["apb_regs"],["variable","rule_t"]],["reg_idx",[[94,2],[94,36]],[[94,29],[94,36]],["apb_regs"],["variable","idx_t"]],["decode_valid",[[95,2],[95,41]],[[95,29],[95,41]],["apb_regs"],["variable","logic"]],["reg_d",[[97,2],[97,34]],[[97,29],[97,34]],["apb_regs"],["variable","reg_data_t"]],["reg_q",[[97,2],[97,41]],[[97,36],[97,41]],["apb_regs"],["variable","reg_d"]],["reg_update",[[98,2],[98,39]],[[98,29],[98,39]],["apb_regs"],["variable","logic"]],["i_addr_decode",[[153,2],[166,3]],[[158,4],[158,17]],["apb_regs"],["instance","addr_decode"]]],[],[[[["#AnonymousStructUnion8",[[82,10],[86,3]],[[82,10],[82,16]],["apb_regs"],["struct"]],[86,2]],[[["idx",[[83,4],[83,20]],[[83,17],[83,20]],["apb_regs","#AnonymousStructUnion8"],["struct_union_member"]],["start_addr",[[84,4],[84,27]],[[84,17],[84,27]],["apb_regs","#AnonymousStructUnion8"],["struct_union_member"]],["end_addr",[[85,4],[85,25]],[[85,17],[85,25]],["apb_regs","#AnonymousStructUnion8"],["struct_union_member"]]]]]]]],[[["apb_regs_intf",[[200,0],[219,2]],[[200,7],[200,20]],[],["module"]],[263,9]],[[["NO_APB_REGS",[[201,2],[201,56]],[[201,34],[201,45]],["apb_regs_intf"],["parameter-port","unsigned"]],["APB_ADDR_WIDTH",[[202,2],[202,56]],[[202,34],[202,48]],["apb_regs_intf"],["parameter-port","unsigned"]],["ADDR_OFFSET",[[203,2],[203,56]],[[203,34],[203,45]],["apb_regs_intf"],["parameter-port","unsigned"]],["APB_DATA_WIDTH",[[204,2],[204,56]],[[204,34],[204,48]],["apb_regs_intf"],["parameter-port","unsigned"]],["REG_DATA_WIDTH",[[205,2],[205,56]],[[205,34],[205,48]],["apb_regs_intf"],["parameter-port","unsigned"]],["READ_ONLY",[[206,2],[206,56]],[[206,34],[206,43]],["apb_regs_intf"],["parameter-port","bit"]],["apb_addr_t",[[208,2],[208,76]],[[208,34],[208,44]],["apb_regs_intf"],["parameter-port","#Unknown"]],["reg_data_t",[[209,2],[209,76]],[[209,34],[209,44]],["apb_regs_intf"],["parameter-port","#Unknown"]],["pclk_i",[[212,2],[212,44]],[[212,38],[212,44]],["apb_regs_intf"],["port","logic"]],["preset_ni",[[213,2],[213,47]],[[213,38],[213,47]],["apb_regs_intf"],["port","logic"]],["slv",[[214,2],[214,41]],[[214,38],[214,41]],["apb_regs_intf"],["port","APB.Slave"]],["base_addr_i",[[216,2],[216,49]],[[216,38],[216,49]],["apb_regs_intf"],["port","apb_addr_t"]],["reg_init_i",[[217,2],[217,48]],[[217,38],[217,48]],["apb_regs_intf"],["port","reg_data_t"]],["reg_q_o",[[218,2],[218,45]],[[218,38],[218,45]],["apb_regs_intf"],["port","reg_data_t"]],["APB_STRB_WIDTH",[[220,2],[220,84]],[[220,26],[220,40]],["apb_regs_intf"],["localparam","unsigned"]],["apb_data_t",[[221,2],[221,48]],[[221,37],[221,47]],["apb_regs_intf"],["typedef","logic"]],["apb_strb_t",[[222,2],[222,48]],[[222,37],[222,47]],["apb_regs_intf"],["typedef","logic"]],["apb_req_t",[[224,2],[224,67]],[[224,2],[224,67]],["apb_regs_intf"],["typedef","#AnonymousStructUnion9"]],["apb_resp_t",[[225,2],[225,45]],[[225,2],[225,45]],["apb_regs_intf"],["typedef","#AnonymousStructUnion10"]],["apb_req",[[227,2],[227,20]],[[227,13],[227,20]],["apb_regs_intf"],["variable","apb_req_t"]],["apb_resp",[[228,2],[228,21]],[[228,13],[228,21]],["apb_regs_intf"],["variable","apb_resp_t"]],["i_apb_regs",[[233,2],[250,3]],[[242,4],[242,14]],["apb_regs_intf"],["instance","apb_regs"]]],[],[[[["#AnonymousStructUnion9",[[224,2],[224,67]],[[224,2],[224,67]],["apb_regs_intf"],["struct"]],[224,66]],[[["paddr",[[224,2],[224,67]],[[224,2],[224,67]],["apb_regs_intf","#AnonymousStructUnion9"],["struct_union_member"]],["pprot",[[224,2],[224,67]],[[224,2],[224,67]],["apb_regs_intf","#AnonymousStructUnion9"],["struct_union_member"]],["psel",[[224,2],[224,67]],[[224,2],[224,67]],["apb_regs_intf","#AnonymousStructUnion9"],["struct_union_member"]],["penable",[[224,2],[224,67]],[[224,2],[224,67]],["apb_regs_intf","#AnonymousStructUnion9"],["struct_union_member"]],["pwrite",[[224,2],[224,67]],[[224,2],[224,67]],["apb_regs_intf","#AnonymousStructUnion9"],["struct_union_member"]],["pwdata",[[224,2],[224,67]],[[224,2],[224,67]],["apb_regs_intf","#AnonymousStructUnion9"],["struct_union_member"]],["pstrb",[[224,2],[224,67]],[[224,2],[224,67]],["apb_regs_intf","#AnonymousStructUnion9"],["struct_union_member"]]]]],[[["#AnonymousStructUnion10",[[225,2],[225,45]],[[225,2],[225,45]],["apb_regs_intf"],["struct"]],[225,44]],[[["pready",[[225,2],[225,45]],[[225,2],[225,45]],["apb_regs_intf","#AnonymousStructUnion10"],["struct_union_member"]],["prdata",[[225,2],[225,45]],[[225,2],[225,45]],["apb_regs_intf","#AnonymousStructUnion10"],["struct_union_member"]],["pslverr",[[225,2],[225,45]],[[225,2],[225,45]],["apb_regs_intf","#AnonymousStructUnion10"],["struct_union_member"]]]]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh","/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb/assign.svh","/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb/typedef.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/src/apb_test.sv",[[[[[["apb_test",[[12,0],[12,17]],[[12,8],[12,16]],[],["package"]],[341,10]],[]]]],["cf_math_pkg","apb_test","apb_driver_t","std"],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi_riscv_atomics-baa633fa798ef2d4/src/axi_res_tbl.sv",[[[[[["axi_res_tbl",[[12,0],[28,2]],[[12,7],[12,18]],[],["module"]],[88,9]],[[["AXI_ADDR_WIDTH",[[13,4],[13,45]],[[13,27],[13,41]],["axi_res_tbl"],["parameter-port","unsigned"]],["AXI_ID_WIDTH",[[14,4],[14,43]],[[14,27],[14,39]],["axi_res_tbl"],["parameter-port","unsigned"]],["clk_i",[[16,4],[16,45]],[[16,40],[16,45]],["axi_res_tbl"],["port","logic"]],["rst_ni",[[17,4],[17,46]],[[17,40],[17,46]],["axi_res_tbl"],["port","logic"]],["check_clr_addr_i",[[18,4],[18,56]],[[18,40],[18,56]],["axi_res_tbl"],["port","logic"]],["check_id_i",[[19,4],[19,50]],[[19,40],[19,50]],["axi_res_tbl"],["port","logic"]],["check_clr_excl_i",[[20,4],[20,56]],[[20,40],[20,56]],["axi_res_tbl"],["port","logic"]],["check_res_o",[[21,4],[21,51]],[[21,40],[21,51]],["axi_res_tbl"],["port","logic"]],["check_clr_req_i",[[22,4],[22,55]],[[22,40],[22,55]],["axi_res_tbl"],["port","logic"]],["check_clr_gnt_o",[[23,4],[23,55]],[[23,40],[23,55]],["axi_res_tbl"],["port","logic"]],["set_addr_i",[[24,4],[24,50]],[[24,40],[24,50]],["axi_res_tbl"],["port","logic"]],["set_id_i",[[25,4],[25,48]],[[25,40],[25,48]],["axi_res_tbl"],["port","logic"]],["set_req_i",[[26,4],[26,49]],[[26,40],[26,49]],["axi_res_tbl"],["port","logic"]],["set_gnt_o",[[27,4],[27,49]],[[27,40],[27,49]],["axi_res_tbl"],["port","logic"]],["N_IDS",[[30,4],[30,47]],[[30,23],[30,28]],["axi_res_tbl"],["localparam","integer"]],["tbl_d",[[33,4],[33,49]],[[33,44],[33,49]],["axi_res_tbl"],["variable","logic"]],["tbl_q",[[33,4],[33,77]],[[33,72],[33,77]],["axi_res_tbl"],["variable","tbl_d"]],["clr",[[34,4],[34,47]],[[34,44],[34,47]],["axi_res_tbl"],["variable","logic"]],["set",[[34,4],[35,47]],[[35,44],[35,47]],["axi_res_tbl"],["variable","clr"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi_riscv_atomics-baa633fa798ef2d4/src/axi_riscv_amos_alu.sv",[[[[[["axi_riscv_amos_alu",[[12,0],[19,2]],[[12,7],[12,25]],[],["module"]],[77,9]],[[["DATA_WIDTH",[[13,4],[13,41]],[[13,27],[13,37]],["axi_riscv_amos_alu"],["port","unsigned"]],["adder_sum",[[21,4],[21,34]],[[21,25],[21,34]],["axi_riscv_amos_alu"],["variable","logic"]],["adder_operand_a",[[22,4],[22,40]],[[22,25],[22,40]],["axi_riscv_amos_alu"],["variable","logic"]],["adder_operand_b",[[22,4],[22,57]],[[22,42],[22,57]],["axi_riscv_amos_alu"],["variable","adder_operand_a"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi_riscv_atomics-baa633fa798ef2d4/src/axi_riscv_amos_wrap.sv",[[[[[["axi_riscv_amos_wrap",[[17,0],[36,2]],[[17,7],[17,26]],[],["module"]],[150,9]],[[["AXI_ADDR_WIDTH",[[19,4],[19,51]],[[19,27],[19,41]],["axi_riscv_amos_wrap"],["parameter-port","unsigned"]],["AXI_DATA_WIDTH",[[20,4],[20,51]],[[20,27],[20,41]],["axi_riscv_amos_wrap"],["parameter-port","unsigned"]],["AXI_ID_WIDTH",[[21,4],[21,51]],[[21,27],[21,39]],["axi_riscv_amos_wrap"],["parameter-port","unsigned"]],["AXI_USER_WIDTH",[[22,4],[22,51]],[[22,27],[22,41]],["axi_riscv_amos_wrap"],["parameter-port","unsigned"]],["AXI_MAX_WRITE_TXNS",[[24,4],[24,51]],[[24,27],[24,45]],["axi_riscv_amos_wrap"],["parameter-port","unsigned"]],["RISCV_WORD_WIDTH",[[28,4],[28,51]],[[28,27],[28,43]],["axi_riscv_amos_wrap"],["parameter-port","unsigned"]],["AXI_STRB_WIDTH",[[30,4],[30,68]],[[30,28],[30,42]],["axi_riscv_amos_wrap"],["parameter-port","unsigned"]],["clk_i",[[32,4],[32,25]],[[32,20],[32,25]],["axi_riscv_amos_wrap"],["port","logic"]],["rst_ni",[[33,4],[33,26]],[[33,20],[33,26]],["axi_riscv_amos_wrap"],["port","logic"]],["mst",[[34,4],[34,23]],[[34,20],[34,23]],["axi_riscv_amos_wrap"],["port","AXI_BUS.Master"]],["slv",[[35,4],[35,23]],[[35,20],[35,23]],["axi_riscv_amos_wrap"],["port","AXI_BUS.Slave"]],["i_amos",[[38,4],[138,5]],[[45,6],[45,12]],["axi_riscv_amos_wrap"],["instance","axi_riscv_amos"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi_riscv_atomics-baa633fa798ef2d4/src/axi_riscv_amos.sv",[[[[[["axi_riscv_amos",[[22,0],[141,2]],[[22,7],[22,21]],[],["module"]],[1083,9]],[[["AXI_ADDR_WIDTH",[[24,4],[24,51]],[[24,27],[24,41]],["axi_riscv_amos"],["parameter-port","unsigned"]],["AXI_DATA_WIDTH",[[25,4],[25,51]],[[25,27],[25,41]],["axi_riscv_amos"],["parameter-port","unsigned"]],["AXI_ID_WIDTH",[[26,4],[26,51]],[[26,27],[26,39]],["axi_riscv_amos"],["parameter-port","unsigned"]],["AXI_USER_WIDTH",[[27,4],[27,51]],[[27,27],[27,41]],["axi_riscv_amos"],["parameter-port","unsigned"]],["AXI_MAX_WRITE_TXNS",[[29,4],[29,51]],[[29,27],[29,45]],["axi_riscv_amos"],["parameter-port","unsigned"]],["RISCV_WORD_WIDTH",[[33,4],[33,51]],[[33,27],[33,43]],["axi_riscv_amos"],["parameter-port","unsigned"]],["AXI_STRB_WIDTH",[[35,4],[35,68]],[[35,28],[35,42]],["axi_riscv_amos"],["parameter-port","unsigned"]],["clk_i",[[37,4],[37,45]],[[37,40],[37,45]],["axi_riscv_amos"],["port","logic"]],["rst_ni",[[38,4],[38,46]],[[38,40],[38,46]],["axi_riscv_amos"],["port","logic"]],["slv_aw_addr_i",[[41,4],[41,53]],[[41,40],[41,53]],["axi_riscv_amos"],["port","logic"]],["slv_aw_prot_i",[[42,4],[42,53]],[[42,40],[42,53]],["axi_riscv_amos"],["port","logic"]],["slv_aw_region_i",[[43,4],[43,55]],[[43,40],[43,55]],["axi_riscv_amos"],["port","logic"]],["slv_aw_atop_i",[[44,4],[44,53]],[[44,40],[44,53]],["axi_riscv_amos"],["port","logic"]],["slv_aw_len_i",[[45,4],[45,52]],[[45,40],[45,52]],["axi_riscv_amos"],["port","logic"]],["slv_aw_size_i",[[46,4],[46,53]],[[46,40],[46,53]],["axi_riscv_amos"],["port","logic"]],["slv_aw_burst_i",[[47,4],[47,54]],[[47,40],[47,54]],["axi_riscv_amos"],["port","logic"]],["slv_aw_lock_i",[[48,4],[48,53]],[[48,40],[48,53]],["axi_riscv_amos"],["port","logic"]],["slv_aw_cache_i",[[49,4],[49,54]],[[49,40],[49,54]],["axi_riscv_amos"],["port","logic"]],["slv_aw_qos_i",[[50,4],[50,52]],[[50,40],[50,52]],["axi_riscv_amos"],["port","logic"]],["slv_aw_id_i",[[51,4],[51,51]],[[51,40],[51,51]],["axi_riscv_amos"],["port","logic"]],["slv_aw_user_i",[[52,4],[52,53]],[[52,40],[52,53]],["axi_riscv_amos"],["port","logic"]],["slv_aw_ready_o",[[53,4],[53,54]],[[53,40],[53,54]],["axi_riscv_amos"],["port","logic"]],["slv_aw_valid_i",[[54,4],[54,54]],[[54,40],[54,54]],["axi_riscv_amos"],["port","logic"]],["slv_ar_addr_i",[[56,4],[56,53]],[[56,40],[56,53]],["axi_riscv_amos"],["port","logic"]],["slv_ar_prot_i",[[57,4],[57,53]],[[57,40],[57,53]],["axi_riscv_amos"],["port","logic"]],["slv_ar_region_i",[[58,4],[58,55]],[[58,40],[58,55]],["axi_riscv_amos"],["port","logic"]],["slv_ar_len_i",[[59,4],[59,52]],[[59,40],[59,52]],["axi_riscv_amos"],["port","logic"]],["slv_ar_size_i",[[60,4],[60,53]],[[60,40],[60,53]],["axi_riscv_amos"],["port","logic"]],["slv_ar_burst_i",[[61,4],[61,54]],[[61,40],[61,54]],["axi_riscv_amos"],["port","logic"]],["slv_ar_lock_i",[[62,4],[62,53]],[[62,40],[62,53]],["axi_riscv_amos"],["port","logic"]],["slv_ar_cache_i",[[63,4],[63,54]],[[63,40],[63,54]],["axi_riscv_amos"],["port","logic"]],["slv_ar_qos_i",[[64,4],[64,52]],[[64,40],[64,52]],["axi_riscv_amos"],["port","logic"]],["slv_ar_id_i",[[65,4],[65,51]],[[65,40],[65,51]],["axi_riscv_amos"],["port","logic"]],["slv_ar_user_i",[[66,4],[66,53]],[[66,40],[66,53]],["axi_riscv_amos"],["port","logic"]],["slv_ar_ready_o",[[67,4],[67,54]],[[67,40],[67,54]],["axi_riscv_amos"],["port","logic"]],["slv_ar_valid_i",[[68,4],[68,54]],[[68,40],[68,54]],["axi_riscv_amos"],["port","logic"]],["slv_w_data_i",[[70,4],[70,52]],[[70,40],[70,52]],["axi_riscv_amos"],["port","logic"]],["slv_w_strb_i",[[71,4],[71,52]],[[71,40],[71,52]],["axi_riscv_amos"],["port","logic"]],["slv_w_user_i",[[72,4],[72,52]],[[72,40],[72,52]],["axi_riscv_amos"],["port","logic"]],["slv_w_last_i",[[73,4],[73,52]],[[73,40],[73,52]],["axi_riscv_amos"],["port","logic"]],["slv_w_ready_o",[[74,4],[74,53]],[[74,40],[74,53]],["axi_riscv_amos"],["port","logic"]],["slv_w_valid_i",[[75,4],[75,53]],[[75,40],[75,53]],["axi_riscv_amos"],["port","logic"]],["slv_r_data_o",[[77,4],[77,52]],[[77,40],[77,52]],["axi_riscv_amos"],["port","logic"]],["slv_r_resp_o",[[78,4],[78,52]],[[78,40],[78,52]],["axi_riscv_amos"],["port","logic"]],["slv_r_last_o",[[79,4],[79,52]],[[79,40],[79,52]],["axi_riscv_amos"],["port","logic"]],["slv_r_id_o",[[80,4],[80,50]],[[80,40],[80,50]],["axi_riscv_amos"],["port","logic"]],["slv_r_user_o",[[81,4],[81,52]],[[81,40],[81,52]],["axi_riscv_amos"],["port","logic"]],["slv_r_ready_i",[[82,4],[82,53]],[[82,40],[82,53]],["axi_riscv_amos"],["port","logic"]],["slv_r_valid_o",[[83,4],[83,53]],[[83,40],[83,53]],["axi_riscv_amos"],["port","logic"]],["slv_b_resp_o",[[85,4],[85,52]],[[85,40],[85,52]],["axi_riscv_amos"],["port","logic"]],["slv_b_id_o",[[86,4],[86,50]],[[86,40],[86,50]],["axi_riscv_amos"],["port","logic"]],["slv_b_user_o",[[87,4],[87,52]],[[87,40],[87,52]],["axi_riscv_amos"],["port","logic"]],["slv_b_ready_i",[[88,4],[88,53]],[[88,40],[88,53]],["axi_riscv_amos"],["port","logic"]],["slv_b_valid_o",[[89,4],[89,53]],[[89,40],[89,53]],["axi_riscv_amos"],["port","logic"]],["mst_aw_addr_o",[[92,4],[92,53]],[[92,40],[92,53]],["axi_riscv_amos"],["port","logic"]],["mst_aw_prot_o",[[93,4],[93,53]],[[93,40],[93,53]],["axi_riscv_amos"],["port","logic"]],["mst_aw_region_o",[[94,4],[94,55]],[[94,40],[94,55]],["axi_riscv_amos"],["port","logic"]],["mst_aw_atop_o",[[95,4],[95,53]],[[95,40],[95,53]],["axi_riscv_amos"],["port","logic"]],["mst_aw_len_o",[[96,4],[96,52]],[[96,40],[96,52]],["axi_riscv_amos"],["port","logic"]],["mst_aw_size_o",[[97,4],[97,53]],[[97,40],[97,53]],["axi_riscv_amos"],["port","logic"]],["mst_aw_burst_o",[[98,4],[98,54]],[[98,40],[98,54]],["axi_riscv_amos"],["port","logic"]],["mst_aw_lock_o",[[99,4],[99,53]],[[99,40],[99,53]],["axi_riscv_amos"],["port","logic"]],["mst_aw_cache_o",[[100,4],[100,54]],[[100,40],[100,54]],["axi_riscv_amos"],["port","logic"]],["mst_aw_qos_o",[[101,4],[101,52]],[[101,40],[101,52]],["axi_riscv_amos"],["port","logic"]],["mst_aw_id_o",[[102,4],[102,51]],[[102,40],[102,51]],["axi_riscv_amos"],["port","logic"]],["mst_aw_user_o",[[103,4],[103,53]],[[103,40],[103,53]],["axi_riscv_amos"],["port","logic"]],["mst_aw_ready_i",[[104,4],[104,54]],[[104,40],[104,54]],["axi_riscv_amos"],["port","logic"]],["mst_aw_valid_o",[[105,4],[105,54]],[[105,40],[105,54]],["axi_riscv_amos"],["port","logic"]],["mst_ar_addr_o",[[107,4],[107,53]],[[107,40],[107,53]],["axi_riscv_amos"],["port","logic"]],["mst_ar_prot_o",[[108,4],[108,53]],[[108,40],[108,53]],["axi_riscv_amos"],["port","logic"]],["mst_ar_region_o",[[109,4],[109,55]],[[109,40],[109,55]],["axi_riscv_amos"],["port","logic"]],["mst_ar_len_o",[[110,4],[110,52]],[[110,40],[110,52]],["axi_riscv_amos"],["port","logic"]],["mst_ar_size_o",[[111,4],[111,53]],[[111,40],[111,53]],["axi_riscv_amos"],["port","logic"]],["mst_ar_burst_o",[[112,4],[112,54]],[[112,40],[112,54]],["axi_riscv_amos"],["port","logic"]],["mst_ar_lock_o",[[113,4],[113,53]],[[113,40],[113,53]],["axi_riscv_amos"],["port","logic"]],["mst_ar_cache_o",[[114,4],[114,54]],[[114,40],[114,54]],["axi_riscv_amos"],["port","logic"]],["mst_ar_qos_o",[[115,4],[115,52]],[[115,40],[115,52]],["axi_riscv_amos"],["port","logic"]],["mst_ar_id_o",[[116,4],[116,51]],[[116,40],[116,51]],["axi_riscv_amos"],["port","logic"]],["mst_ar_user_o",[[117,4],[117,53]],[[117,40],[117,53]],["axi_riscv_amos"],["port","logic"]],["mst_ar_ready_i",[[118,4],[118,54]],[[118,40],[118,54]],["axi_riscv_amos"],["port","logic"]],["mst_ar_valid_o",[[119,4],[119,54]],[[119,40],[119,54]],["axi_riscv_amos"],["port","logic"]],["mst_w_data_o",[[121,4],[121,52]],[[121,40],[121,52]],["axi_riscv_amos"],["port","logic"]],["mst_w_strb_o",[[122,4],[122,52]],[[122,40],[122,52]],["axi_riscv_amos"],["port","logic"]],["mst_w_user_o",[[123,4],[123,52]],[[123,40],[123,52]],["axi_riscv_amos"],["port","logic"]],["mst_w_last_o",[[124,4],[124,52]],[[124,40],[124,52]],["axi_riscv_amos"],["port","logic"]],["mst_w_ready_i",[[125,4],[125,53]],[[125,40],[125,53]],["axi_riscv_amos"],["port","logic"]],["mst_w_valid_o",[[126,4],[126,53]],[[126,40],[126,53]],["axi_riscv_amos"],["port","logic"]],["mst_r_data_i",[[128,4],[128,52]],[[128,40],[128,52]],["axi_riscv_amos"],["port","logic"]],["mst_r_resp_i",[[129,4],[129,52]],[[129,40],[129,52]],["axi_riscv_amos"],["port","logic"]],["mst_r_last_i",[[130,4],[130,52]],[[130,40],[130,52]],["axi_riscv_amos"],["port","logic"]],["mst_r_id_i",[[131,4],[131,50]],[[131,40],[131,50]],["axi_riscv_amos"],["port","logic"]],["mst_r_user_i",[[132,4],[132,52]],[[132,40],[132,52]],["axi_riscv_amos"],["port","logic"]],["mst_r_ready_o",[[133,4],[133,53]],[[133,40],[133,53]],["axi_riscv_amos"],["port","logic"]],["mst_r_valid_i",[[134,4],[134,53]],[[134,40],[134,53]],["axi_riscv_amos"],["port","logic"]],["mst_b_resp_i",[[136,4],[136,52]],[[136,40],[136,52]],["axi_riscv_amos"],["port","logic"]],["mst_b_id_i",[[137,4],[137,50]],[[137,40],[137,50]],["axi_riscv_amos"],["port","logic"]],["mst_b_user_i",[[138,4],[138,52]],[[138,40],[138,52]],["axi_riscv_amos"],["port","logic"]],["mst_b_ready_o",[[139,4],[139,53]],[[139,40],[139,53]],["axi_riscv_amos"],["port","logic"]],["mst_b_valid_i",[[140,4],[140,53]],[[140,40],[140,53]],["axi_riscv_amos"],["port","logic"]],["OUTSTND_BURSTS_WIDTH",[[143,4],[143,80]],[[143,28],[143,48]],["axi_riscv_amos"],["localparam","unsigned"]],["AXI_ALU_RATIO",[[144,4],[144,83]],[[144,28],[144,41]],["axi_riscv_amos"],["localparam","unsigned"]],["FEEDTHROUGH_AW",[[147,31],[147,45]],[[147,31],[147,45]],["axi_riscv_amos"],["enum_member","#AnonymousEnum2"]],["WAIT_RESULT_AW",[[147,47],[147,61]],[[147,47],[147,61]],["axi_riscv_amos"],["enum_member","#AnonymousEnum2"]],["SEND_AW",[[147,63],[147,70]],[[147,63],[147,70]],["axi_riscv_amos"],["enum_member","#AnonymousEnum2"]],["aw_state_t",[[147,4],[147,84]],[[147,73],[147,83]],["axi_riscv_amos"],["typedef","#AnonymousEnum2"]],["aw_state_d",[[148,4],[148,27]],[[148,17],[148,27]],["axi_riscv_amos"],["variable","aw_state_t"]],["aw_state_q",[[148,4],[148,39]],[[148,29],[148,39]],["axi_riscv_amos"],["variable","aw_state_d"]],["FEEDTHROUGH_W",[[150,31],[150,44]],[[150,31],[150,44]],["axi_riscv_amos"],["enum_member","#AnonymousEnum3"]],["WAIT_DATA_W",[[150,46],[150,57]],[[150,46],[150,57]],["axi_riscv_amos"],["enum_member","#AnonymousEnum3"]],["WAIT_RESULT_W",[[150,59],[150,72]],[[150,59],[150,72]],["axi_riscv_amos"],["enum_member","#AnonymousEnum3"]],["WAIT_CHANNEL_W",[[150,74],[150,88]],[[150,74],[150,88]],["axi_riscv_amos"],["enum_member","#AnonymousEnum3"]],["SEND_W",[[150,90],[150,96]],[[150,90],[150,96]],["axi_riscv_amos"],["enum_member","#AnonymousEnum3"]],["w_state_t",[[150,4],[150,109]],[[150,99],[150,108]],["axi_riscv_amos"],["typedef","#AnonymousEnum3"]],["w_state_d",[[151,4],[151,26]],[[151,17],[151,26]],["axi_riscv_amos"],["variable","w_state_t"]],["w_state_q",[[151,4],[151,37]],[[151,28],[151,37]],["axi_riscv_amos"],["variable","w_state_d"]],["FEEDTHROUGH_B",[[153,31],[153,44]],[[153,31],[153,44]],["axi_riscv_amos"],["enum_member","#AnonymousEnum4"]],["WAIT_COMPLETE_B",[[153,46],[153,61]],[[153,46],[153,61]],["axi_riscv_amos"],["enum_member","#AnonymousEnum4"]],["WAIT_CHANNEL_B",[[153,63],[153,77]],[[153,63],[153,77]],["axi_riscv_amos"],["enum_member","#AnonymousEnum4"]],["SEND_B",[[153,79],[153,85]],[[153,79],[153,85]],["axi_riscv_amos"],["enum_member","#AnonymousEnum4"]],["b_state_t",[[153,4],[153,98]],[[153,88],[153,97]],["axi_riscv_amos"],["typedef","#AnonymousEnum4"]],["b_state_d",[[154,4],[154,26]],[[154,17],[154,26]],["axi_riscv_amos"],["variable","b_state_t"]],["b_state_q",[[154,4],[154,37]],[[154,28],[154,37]],["axi_riscv_amos"],["variable","b_state_d"]],["FEEDTHROUGH_AR",[[156,31],[156,45]],[[156,31],[156,45]],["axi_riscv_amos"],["enum_member","#AnonymousEnum5"]],["WAIT_CHANNEL_AR",[[156,47],[156,62]],[[156,47],[156,62]],["axi_riscv_amos"],["enum_member","#AnonymousEnum5"]],["SEND_AR",[[156,64],[156,71]],[[156,64],[156,71]],["axi_riscv_amos"],["enum_member","#AnonymousEnum5"]],["ar_state_t",[[156,4],[156,85]],[[156,74],[156,84]],["axi_riscv_amos"],["typedef","#AnonymousEnum5"]],["ar_state_d",[[157,4],[157,27]],[[157,17],[157,27]],["axi_riscv_amos"],["variable","ar_state_t"]],["ar_state_q",[[157,4],[157,39]],[[157,29],[157,39]],["axi_riscv_amos"],["variable","ar_state_d"]],["FEEDTHROUGH_R",[[159,31],[159,44]],[[159,31],[159,44]],["axi_riscv_amos"],["enum_member","#AnonymousEnum6"]],["WAIT_DATA_R",[[159,46],[159,57]],[[159,46],[159,57]],["axi_riscv_amos"],["enum_member","#AnonymousEnum6"]],["WAIT_CHANNEL_R",[[159,59],[159,73]],[[159,59],[159,73]],["axi_riscv_amos"],["enum_member","#AnonymousEnum6"]],["SEND_R",[[159,75],[159,81]],[[159,75],[159,81]],["axi_riscv_amos"],["enum_member","#AnonymousEnum6"]],["r_state_t",[[159,4],[159,94]],[[159,84],[159,93]],["axi_riscv_amos"],["typedef","#AnonymousEnum6"]],["r_state_d",[[160,4],[160,26]],[[160,17],[160,26]],["axi_riscv_amos"],["variable","r_state_t"]],["r_state_q",[[160,4],[160,37]],[[160,28],[160,37]],["axi_riscv_amos"],["variable","r_state_d"]],["NONE",[[162,31],[162,35]],[[162,31],[162,35]],["axi_riscv_amos"],["enum_member","#AnonymousEnum7"]],["INVALID",[[162,37],[162,44]],[[162,37],[162,44]],["axi_riscv_amos"],["enum_member","#AnonymousEnum7"]],["LOAD",[[162,46],[162,50]],[[162,46],[162,50]],["axi_riscv_amos"],["enum_member","#AnonymousEnum7"]],["STORE",[[162,52],[162,57]],[[162,52],[162,57]],["axi_riscv_amos"],["enum_member","#AnonymousEnum7"]],["atop_req_t",[[162,4],[162,71]],[[162,60],[162,70]],["axi_riscv_amos"],["typedef","#AnonymousEnum7"]],["atop_valid_d",[[163,4],[163,29]],[[163,17],[163,29]],["axi_riscv_amos"],["variable","atop_req_t"]],["atop_valid_q",[[163,4],[163,43]],[[163,31],[163,43]],["axi_riscv_amos"],["variable","atop_valid_d"]],["addr_d",[[167,4],[167,46]],[[167,40],[167,46]],["axi_riscv_amos"],["variable","logic"]],["addr_q",[[167,4],[167,62]],[[167,56],[167,62]],["axi_riscv_amos"],["variable","addr_d"]],["id_d",[[168,4],[168,44]],[[168,40],[168,44]],["axi_riscv_amos"],["variable","logic"]],["id_q",[[168,4],[168,60]],[[168,56],[168,60]],["axi_riscv_amos"],["variable","id_d"]],["strb_d",[[169,4],[169,46]],[[169,40],[169,46]],["axi_riscv_amos"],["variable","logic"]],["strb_q",[[169,4],[169,62]],[[169,56],[169,62]],["axi_riscv_amos"],["variable","strb_d"]],["size_d",[[170,4],[170,46]],[[170,40],[170,46]],["axi_riscv_amos"],["variable","logic"]],["size_q",[[170,4],[170,62]],[[170,56],[170,62]],["axi_riscv_amos"],["variable","size_d"]],["atop_d",[[171,4],[171,46]],[[171,40],[171,46]],["axi_riscv_amos"],["variable","logic"]],["atop_q",[[171,4],[171,62]],[[171,56],[171,62]],["axi_riscv_amos"],["variable","atop_d"]],["cache_d",[[172,4],[172,47]],[[172,40],[172,47]],["axi_riscv_amos"],["variable","logic"]],["cache_q",[[172,4],[172,63]],[[172,56],[172,63]],["axi_riscv_amos"],["variable","cache_d"]],["prot_d",[[173,4],[173,46]],[[173,40],[173,46]],["axi_riscv_amos"],["variable","logic"]],["prot_q",[[173,4],[173,62]],[[173,56],[173,62]],["axi_riscv_amos"],["variable","prot_d"]],["qos_d",[[174,4],[174,45]],[[174,40],[174,45]],["axi_riscv_amos"],["variable","logic"]],["qos_q",[[174,4],[174,61]],[[174,56],[174,61]],["axi_riscv_amos"],["variable","qos_d"]],["region_d",[[175,4],[175,48]],[[175,40],[175,48]],["axi_riscv_amos"],["variable","logic"]],["region_q",[[175,4],[175,64]],[[175,56],[175,64]],["axi_riscv_amos"],["variable","region_d"]],["r_resp_d",[[176,4],[176,48]],[[176,40],[176,48]],["axi_riscv_amos"],["variable","logic"]],["r_resp_q",[[176,4],[176,64]],[[176,56],[176,64]],["axi_riscv_amos"],["variable","r_resp_d"]],["aw_user_d",[[177,4],[177,49]],[[177,40],[177,49]],["axi_riscv_amos"],["variable","logic"]],["aw_user_q",[[177,4],[177,65]],[[177,56],[177,65]],["axi_riscv_amos"],["variable","aw_user_d"]],["w_user_d",[[177,4],[178,48]],[[178,40],[178,48]],["axi_riscv_amos"],["variable","aw_user_q"]],["w_user_q",[[177,4],[178,64]],[[178,56],[178,64]],["axi_riscv_amos"],["variable","w_user_d"]],["r_user_d",[[177,4],[179,48]],[[179,40],[179,48]],["axi_riscv_amos"],["variable","w_user_q"]],["r_user_q",[[177,4],[179,64]],[[179,56],[179,64]],["axi_riscv_amos"],["variable","r_user_d"]],["w_data_d",[[181,4],[181,48]],[[181,40],[181,48]],["axi_riscv_amos"],["variable","logic"]],["w_data_q",[[181,4],[181,64]],[[181,56],[181,64]],["axi_riscv_amos"],["variable","w_data_d"]],["r_data_d",[[182,4],[182,48]],[[182,40],[182,48]],["axi_riscv_amos"],["variable","logic"]],["r_data_q",[[182,4],[182,64]],[[182,56],[182,64]],["axi_riscv_amos"],["variable","r_data_d"]],["result_d",[[183,4],[183,48]],[[183,40],[183,48]],["axi_riscv_amos"],["variable","logic"]],["result_q",[[183,4],[183,64]],[[183,56],[183,64]],["axi_riscv_amos"],["variable","result_d"]],["w_d_valid_d",[[184,4],[184,51]],[[184,40],[184,51]],["axi_riscv_amos"],["variable","logic"]],["w_d_valid_q",[[184,4],[184,67]],[[184,56],[184,67]],["axi_riscv_amos"],["variable","w_d_valid_d"]],["r_d_valid_d",[[184,4],[185,51]],[[185,40],[185,51]],["axi_riscv_amos"],["variable","w_d_valid_q"]],["r_d_valid_q",[[184,4],[185,67]],[[185,56],[185,67]],["axi_riscv_amos"],["variable","r_d_valid_d"]],["aw_trans_d",[[187,4],[187,50]],[[187,40],[187,50]],["axi_riscv_amos"],["variable","logic"]],["aw_trans_q",[[187,4],[187,66]],[[187,56],[187,66]],["axi_riscv_amos"],["variable","aw_trans_d"]],["w_cnt_d",[[188,4],[188,47]],[[188,40],[188,47]],["axi_riscv_amos"],["variable","logic"]],["w_cnt_q",[[188,4],[188,63]],[[188,56],[188,63]],["axi_riscv_amos"],["variable","w_cnt_d"]],["w_cnt_req_d",[[189,4],[189,51]],[[189,40],[189,51]],["axi_riscv_amos"],["variable","logic"]],["w_cnt_req_q",[[189,4],[189,67]],[[189,56],[189,67]],["axi_riscv_amos"],["variable","w_cnt_req_d"]],["w_cnt_inj_d",[[190,4],[190,51]],[[190,40],[190,51]],["axi_riscv_amos"],["variable","logic"]],["w_cnt_inj_q",[[190,4],[190,67]],[[190,56],[190,67]],["axi_riscv_amos"],["variable","w_cnt_inj_d"]],["adapter_ready",[[192,4],[192,53]],[[192,40],[192,53]],["axi_riscv_amos"],["variable","logic"]],["transaction_collision",[[193,4],[193,61]],[[193,40],[193,61]],["axi_riscv_amos"],["variable","logic"]],["atop_r_resp_d",[[194,4],[194,53]],[[194,40],[194,53]],["axi_riscv_amos"],["variable","logic"]],["atop_r_resp_q",[[194,4],[194,69]],[[194,56],[194,69]],["axi_riscv_amos"],["variable","atop_r_resp_d"]],["force_wf_d",[[195,4],[195,50]],[[195,40],[195,50]],["axi_riscv_amos"],["variable","logic"]],["force_wf_q",[[195,4],[195,66]],[[195,56],[195,66]],["axi_riscv_amos"],["variable","force_wf_d"]],["start_wf_d",[[196,4],[196,50]],[[196,40],[196,50]],["axi_riscv_amos"],["variable","logic"]],["start_wf_q",[[196,4],[196,66]],[[196,56],[196,66]],["axi_riscv_amos"],["variable","start_wf_d"]],["b_resp_valid",[[197,4],[197,52]],[[197,40],[197,52]],["axi_riscv_amos"],["variable","logic"]],["aw_valid",[[198,4],[198,48]],[[198,40],[198,48]],["axi_riscv_amos"],["variable","logic"]],["aw_ready",[[198,4],[198,64]],[[198,56],[198,64]],["axi_riscv_amos"],["variable","aw_valid"]],["aw_free",[[198,4],[198,79]],[[198,72],[198,79]],["axi_riscv_amos"],["variable","aw_ready"]],["w_valid",[[198,4],[199,47]],[[199,40],[199,47]],["axi_riscv_amos"],["variable","aw_free"]],["w_ready",[[198,4],[199,63]],[[199,56],[199,63]],["axi_riscv_amos"],["variable","w_valid"]],["w_free",[[198,4],[199,78]],[[199,72],[199,78]],["axi_riscv_amos"],["variable","w_ready"]],["b_valid",[[198,4],[200,47]],[[200,40],[200,47]],["axi_riscv_amos"],["variable","w_free"]],["b_ready",[[198,4],[200,63]],[[200,56],[200,63]],["axi_riscv_amos"],["variable","b_valid"]],["b_free",[[198,4],[200,78]],[[200,72],[200,78]],["axi_riscv_amos"],["variable","b_ready"]],["ar_valid",[[198,4],[201,48]],[[201,40],[201,48]],["axi_riscv_amos"],["variable","b_free"]],["ar_ready",[[198,4],[201,64]],[[201,56],[201,64]],["axi_riscv_amos"],["variable","ar_valid"]],["ar_free",[[198,4],[201,79]],[[201,72],[201,79]],["axi_riscv_amos"],["variable","ar_ready"]],["r_valid",[[198,4],[202,47]],[[202,40],[202,47]],["axi_riscv_amos"],["variable","ar_free"]],["r_ready",[[198,4],[202,63]],[[202,56],[202,63]],["axi_riscv_amos"],["variable","r_valid"]],["r_free",[[198,4],[202,78]],[[202,72],[202,78]],["axi_riscv_amos"],["variable","r_ready"]],["alu_operand_a",[[204,4],[204,69]],[[204,56],[204,69]],["axi_riscv_amos"],["variable","logic"]],["alu_operand_b",[[205,4],[205,69]],[[205,56],[205,69]],["axi_riscv_amos"],["variable","logic"]],["alu_result",[[206,4],[206,66]],[[206,56],[206,66]],["axi_riscv_amos"],["variable","logic"]],["alu_result_ext",[[207,4],[207,70]],[[207,56],[207,70]],["axi_riscv_amos"],["variable","logic"]],["op_a",[[208,4],[208,60]],[[208,56],[208,60]],["axi_riscv_amos"],["variable","logic"]],["op_b",[[209,4],[209,60]],[[209,56],[209,60]],["axi_riscv_amos"],["variable","logic"]],["op_a_sign_ext",[[210,4],[210,69]],[[210,56],[210,69]],["axi_riscv_amos"],["variable","logic"]],["op_b_sign_ext",[[211,4],[211,69]],[[211,56],[211,69]],["axi_riscv_amos"],["variable","logic"]],["res",[[212,4],[212,59]],[[212,56],[212,59]],["axi_riscv_amos"],["variable","logic"]],["strb_ext",[[213,4],[213,64]],[[213,56],[213,64]],["axi_riscv_amos"],["variable","logic"]],["sign_a",[[214,4],[214,62]],[[214,56],[214,62]],["axi_riscv_amos"],["variable","logic"]],["sign_b",[[215,4],[215,62]],[[215,56],[215,62]],["axi_riscv_amos"],["variable","logic"]],["i_amo_alu",[[1054,4],[1061,5]],[[1056,6],[1056,15]],["axi_riscv_amos"],["instance","axi_riscv_amos_alu"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi_riscv_atomics-baa633fa798ef2d4/src/axi_riscv_atomics_wrap.sv",[[[[[["axi_riscv_atomics_wrap",[[17,0],[46,2]],[[17,7],[17,29]],[],["module"]],[165,9]],[[["AXI_ADDR_WIDTH",[[19,4],[19,45]],[[19,27],[19,41]],["axi_riscv_atomics_wrap"],["parameter-port","unsigned"]],["AXI_DATA_WIDTH",[[20,4],[20,45]],[[20,27],[20,41]],["axi_riscv_atomics_wrap"],["parameter-port","unsigned"]],["AXI_ID_WIDTH",[[21,4],[21,43]],[[21,27],[21,39]],["axi_riscv_atomics_wrap"],["parameter-port","unsigned"]],["AXI_USER_WIDTH",[[22,4],[22,45]],[[22,27],[22,41]],["axi_riscv_atomics_wrap"],["parameter-port","unsigned"]],["AXI_MAX_READ_TXNS",[[24,4],[24,48]],[[24,27],[24,44]],["axi_riscv_atomics_wrap"],["parameter-port","unsigned"]],["AXI_MAX_WRITE_TXNS",[[26,4],[26,49]],[[26,27],[26,45]],["axi_riscv_atomics_wrap"],["parameter-port","unsigned"]],["AXI_USER_AS_ID",[[28,4],[28,39]],[[28,18],[28,32]],["axi_riscv_atomics_wrap"],["parameter-port","bit"]],["AXI_USER_ID_MSB",[[30,4],[30,46]],[[30,27],[30,42]],["axi_riscv_atomics_wrap"],["parameter-port","unsigned"]],["AXI_USER_ID_LSB",[[32,4],[32,46]],[[32,27],[32,42]],["axi_riscv_atomics_wrap"],["parameter-port","unsigned"]],["RISCV_WORD_WIDTH",[[36,4],[36,47]],[[36,27],[36,43]],["axi_riscv_atomics_wrap"],["parameter-port","unsigned"]],["N_AXI_CUT",[[38,4],[38,40]],[[38,27],[38,36]],["axi_riscv_atomics_wrap"],["parameter-port","unsigned"]],["AXI_STRB_WIDTH",[[40,4],[40,63]],[[40,28],[40,42]],["axi_riscv_atomics_wrap"],["parameter-port","unsigned"]],["clk_i",[[42,4],[42,25]],[[42,20],[42,25]],["axi_riscv_atomics_wrap"],["port","logic"]],["rst_ni",[[43,4],[43,26]],[[43,20],[43,26]],["axi_riscv_atomics_wrap"],["port","logic"]],["mst",[[44,4],[44,23]],[[44,20],[44,23]],["axi_riscv_atomics_wrap"],["port","AXI_BUS.Master"]],["slv",[[45,4],[45,23]],[[45,20],[45,23]],["axi_riscv_atomics_wrap"],["port","AXI_BUS.Slave"]],["i_atomics",[[48,4],[153,5]],[[60,6],[60,15]],["axi_riscv_atomics_wrap"],["instance","axi_riscv_atomics"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi_riscv_atomics-baa633fa798ef2d4/src/axi_riscv_atomics.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi_riscv_atomics-baa633fa798ef2d4/src/axi_riscv_lrsc_wrap.sv",[[[[[["axi_riscv_lrsc_wrap",[[17,0],[40,2]],[[17,7],[17,26]],[],["module"]],[160,9]],[[["ADDR_BEGIN",[[19,4],[19,45]],[[19,31],[19,41]],["axi_riscv_lrsc_wrap"],["parameter-port","unsigned"]],["ADDR_END",[[20,4],[20,43]],[[20,31],[20,39]],["axi_riscv_lrsc_wrap"],["parameter-port","unsigned"]],["AXI_ADDR_WIDTH",[[22,4],[22,45]],[[22,27],[22,41]],["axi_riscv_lrsc_wrap"],["parameter-port","unsigned"]],["AXI_DATA_WIDTH",[[23,4],[23,45]],[[23,27],[23,41]],["axi_riscv_lrsc_wrap"],["parameter-port","unsigned"]],["AXI_ID_WIDTH",[[24,4],[24,43]],[[24,27],[24,39]],["axi_riscv_lrsc_wrap"],["parameter-port","unsigned"]],["AXI_USER_WIDTH",[[25,4],[25,45]],[[25,27],[25,41]],["axi_riscv_lrsc_wrap"],["parameter-port","unsigned"]],["AXI_MAX_READ_TXNS",[[26,4],[26,48]],[[26,27],[26,44]],["axi_riscv_lrsc_wrap"],["parameter-port","unsigned"]],["AXI_MAX_WRITE_TXNS",[[27,4],[27,49]],[[27,27],[27,45]],["axi_riscv_lrsc_wrap"],["parameter-port","unsigned"]],["AXI_USER_AS_ID",[[28,4],[28,39]],[[28,18],[28,32]],["axi_riscv_lrsc_wrap"],["parameter-port","bit"]],["AXI_USER_ID_MSB",[[29,4],[29,46]],[[29,27],[29,42]],["axi_riscv_lrsc_wrap"],["parameter-port","unsigned"]],["AXI_USER_ID_LSB",[[30,4],[30,46]],[[30,27],[30,42]],["axi_riscv_lrsc_wrap"],["parameter-port","unsigned"]],["DEBUG",[[32,4],[32,30]],[[32,18],[32,23]],["axi_riscv_lrsc_wrap"],["parameter-port","bit"]],["AXI_STRB_WIDTH",[[34,4],[34,63]],[[34,28],[34,42]],["axi_riscv_lrsc_wrap"],["parameter-port","unsigned"]],["clk_i",[[36,4],[36,25]],[[36,20],[36,25]],["axi_riscv_lrsc_wrap"],["port","logic"]],["rst_ni",[[37,4],[37,26]],[[37,20],[37,26]],["axi_riscv_lrsc_wrap"],["port","logic"]],["mst",[[38,4],[38,23]],[[38,20],[38,23]],["axi_riscv_lrsc_wrap"],["port","AXI_BUS.Master"]],["slv",[[39,4],[39,23]],[[39,20],[39,23]],["axi_riscv_lrsc_wrap"],["port","AXI_BUS.Slave"]],["i_lrsc",[[42,4],[148,5]],[[55,6],[55,12]],["axi_riscv_lrsc_wrap"],["instance","axi_riscv_lrsc"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi_riscv_atomics-baa633fa798ef2d4/src/axi_riscv_lrsc.sv",[[[[[["axi_riscv_lrsc",[[29,0],[152,2]],[[29,7],[29,21]],[],["module"]],[1012,9]],[[["ADDR_BEGIN",[[31,4],[31,45]],[[31,31],[31,41]],["axi_riscv_lrsc"],["parameter-port","unsigned"]],["ADDR_END",[[32,4],[32,43]],[[32,31],[32,39]],["axi_riscv_lrsc"],["parameter-port","unsigned"]],["AXI_ADDR_WIDTH",[[34,4],[34,45]],[[34,27],[34,41]],["axi_riscv_lrsc"],["parameter-port","unsigned"]],["AXI_DATA_WIDTH",[[35,4],[35,45]],[[35,27],[35,41]],["axi_riscv_lrsc"],["parameter-port","unsigned"]],["AXI_ID_WIDTH",[[36,4],[36,43]],[[36,27],[36,39]],["axi_riscv_lrsc"],["parameter-port","unsigned"]],["AXI_USER_WIDTH",[[37,4],[37,45]],[[37,27],[37,41]],["axi_riscv_lrsc"],["parameter-port","unsigned"]],["AXI_MAX_READ_TXNS",[[38,4],[38,48]],[[38,27],[38,44]],["axi_riscv_lrsc"],["parameter-port","unsigned"]],["AXI_MAX_WRITE_TXNS",[[39,4],[39,49]],[[39,27],[39,45]],["axi_riscv_lrsc"],["parameter-port","unsigned"]],["AXI_USER_AS_ID",[[40,4],[40,39]],[[40,18],[40,32]],["axi_riscv_lrsc"],["parameter-port","bit"]],["AXI_USER_ID_MSB",[[41,4],[41,46]],[[41,27],[41,42]],["axi_riscv_lrsc"],["parameter-port","unsigned"]],["AXI_USER_ID_LSB",[[42,4],[42,46]],[[42,27],[42,42]],["axi_riscv_lrsc"],["parameter-port","unsigned"]],["DEBUG",[[44,4],[44,30]],[[44,18],[44,23]],["axi_riscv_lrsc"],["parameter-port","bit"]],["AXI_STRB_WIDTH",[[46,4],[46,63]],[[46,28],[46,42]],["axi_riscv_lrsc"],["parameter-port","unsigned"]],["clk_i",[[48,4],[48,45]],[[48,40],[48,45]],["axi_riscv_lrsc"],["port","logic"]],["rst_ni",[[49,4],[49,46]],[[49,40],[49,46]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_addr_i",[[52,4],[52,53]],[[52,40],[52,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_prot_i",[[53,4],[53,53]],[[53,40],[53,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_region_i",[[54,4],[54,55]],[[54,40],[54,55]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_atop_i",[[55,4],[55,53]],[[55,40],[55,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_len_i",[[56,4],[56,52]],[[56,40],[56,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_size_i",[[57,4],[57,53]],[[57,40],[57,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_burst_i",[[58,4],[58,54]],[[58,40],[58,54]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_lock_i",[[59,4],[59,53]],[[59,40],[59,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_cache_i",[[60,4],[60,54]],[[60,40],[60,54]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_qos_i",[[61,4],[61,52]],[[61,40],[61,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_id_i",[[62,4],[62,51]],[[62,40],[62,51]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_user_i",[[63,4],[63,53]],[[63,40],[63,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_ready_o",[[64,4],[64,54]],[[64,40],[64,54]],["axi_riscv_lrsc"],["port","logic"]],["slv_aw_valid_i",[[65,4],[65,54]],[[65,40],[65,54]],["axi_riscv_lrsc"],["port","logic"]],["slv_ar_addr_i",[[67,4],[67,53]],[[67,40],[67,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_ar_prot_i",[[68,4],[68,53]],[[68,40],[68,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_ar_region_i",[[69,4],[69,55]],[[69,40],[69,55]],["axi_riscv_lrsc"],["port","logic"]],["slv_ar_len_i",[[70,4],[70,52]],[[70,40],[70,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_ar_size_i",[[71,4],[71,53]],[[71,40],[71,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_ar_burst_i",[[72,4],[72,54]],[[72,40],[72,54]],["axi_riscv_lrsc"],["port","logic"]],["slv_ar_lock_i",[[73,4],[73,53]],[[73,40],[73,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_ar_cache_i",[[74,4],[74,54]],[[74,40],[74,54]],["axi_riscv_lrsc"],["port","logic"]],["slv_ar_qos_i",[[75,4],[75,52]],[[75,40],[75,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_ar_id_i",[[76,4],[76,51]],[[76,40],[76,51]],["axi_riscv_lrsc"],["port","logic"]],["slv_ar_user_i",[[77,4],[77,53]],[[77,40],[77,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_ar_ready_o",[[78,4],[78,54]],[[78,40],[78,54]],["axi_riscv_lrsc"],["port","logic"]],["slv_ar_valid_i",[[79,4],[79,54]],[[79,40],[79,54]],["axi_riscv_lrsc"],["port","logic"]],["slv_w_data_i",[[81,4],[81,52]],[[81,40],[81,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_w_strb_i",[[82,4],[82,52]],[[82,40],[82,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_w_user_i",[[83,4],[83,52]],[[83,40],[83,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_w_last_i",[[84,4],[84,52]],[[84,40],[84,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_w_ready_o",[[85,4],[85,53]],[[85,40],[85,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_w_valid_i",[[86,4],[86,53]],[[86,40],[86,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_r_data_o",[[88,4],[88,52]],[[88,40],[88,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_r_resp_o",[[89,4],[89,52]],[[89,40],[89,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_r_last_o",[[90,4],[90,52]],[[90,40],[90,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_r_id_o",[[91,4],[91,50]],[[91,40],[91,50]],["axi_riscv_lrsc"],["port","logic"]],["slv_r_user_o",[[92,4],[92,52]],[[92,40],[92,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_r_ready_i",[[93,4],[93,53]],[[93,40],[93,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_r_valid_o",[[94,4],[94,53]],[[94,40],[94,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_b_resp_o",[[96,4],[96,52]],[[96,40],[96,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_b_id_o",[[97,4],[97,50]],[[97,40],[97,50]],["axi_riscv_lrsc"],["port","logic"]],["slv_b_user_o",[[98,4],[98,52]],[[98,40],[98,52]],["axi_riscv_lrsc"],["port","logic"]],["slv_b_ready_i",[[99,4],[99,53]],[[99,40],[99,53]],["axi_riscv_lrsc"],["port","logic"]],["slv_b_valid_o",[[100,4],[100,53]],[[100,40],[100,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_addr_o",[[103,4],[103,53]],[[103,40],[103,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_prot_o",[[104,4],[104,53]],[[104,40],[104,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_region_o",[[105,4],[105,55]],[[105,40],[105,55]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_atop_o",[[106,4],[106,53]],[[106,40],[106,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_len_o",[[107,4],[107,52]],[[107,40],[107,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_size_o",[[108,4],[108,53]],[[108,40],[108,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_burst_o",[[109,4],[109,54]],[[109,40],[109,54]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_lock_o",[[110,4],[110,53]],[[110,40],[110,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_cache_o",[[111,4],[111,54]],[[111,40],[111,54]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_qos_o",[[112,4],[112,52]],[[112,40],[112,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_id_o",[[113,4],[113,51]],[[113,40],[113,51]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_user_o",[[114,4],[114,53]],[[114,40],[114,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_ready_i",[[115,4],[115,54]],[[115,40],[115,54]],["axi_riscv_lrsc"],["port","logic"]],["mst_aw_valid_o",[[116,4],[116,54]],[[116,40],[116,54]],["axi_riscv_lrsc"],["port","logic"]],["mst_ar_addr_o",[[118,4],[118,53]],[[118,40],[118,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_ar_prot_o",[[119,4],[119,53]],[[119,40],[119,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_ar_region_o",[[120,4],[120,55]],[[120,40],[120,55]],["axi_riscv_lrsc"],["port","logic"]],["mst_ar_len_o",[[121,4],[121,52]],[[121,40],[121,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_ar_size_o",[[122,4],[122,53]],[[122,40],[122,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_ar_burst_o",[[123,4],[123,54]],[[123,40],[123,54]],["axi_riscv_lrsc"],["port","logic"]],["mst_ar_lock_o",[[124,4],[124,53]],[[124,40],[124,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_ar_cache_o",[[125,4],[125,54]],[[125,40],[125,54]],["axi_riscv_lrsc"],["port","logic"]],["mst_ar_qos_o",[[126,4],[126,52]],[[126,40],[126,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_ar_id_o",[[127,4],[127,51]],[[127,40],[127,51]],["axi_riscv_lrsc"],["port","logic"]],["mst_ar_user_o",[[128,4],[128,53]],[[128,40],[128,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_ar_ready_i",[[129,4],[129,54]],[[129,40],[129,54]],["axi_riscv_lrsc"],["port","logic"]],["mst_ar_valid_o",[[130,4],[130,54]],[[130,40],[130,54]],["axi_riscv_lrsc"],["port","logic"]],["mst_w_data_o",[[132,4],[132,52]],[[132,40],[132,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_w_strb_o",[[133,4],[133,52]],[[133,40],[133,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_w_user_o",[[134,4],[134,52]],[[134,40],[134,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_w_last_o",[[135,4],[135,52]],[[135,40],[135,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_w_ready_i",[[136,4],[136,53]],[[136,40],[136,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_w_valid_o",[[137,4],[137,53]],[[137,40],[137,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_r_data_i",[[139,4],[139,52]],[[139,40],[139,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_r_resp_i",[[140,4],[140,52]],[[140,40],[140,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_r_last_i",[[141,4],[141,52]],[[141,40],[141,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_r_id_i",[[142,4],[142,50]],[[142,40],[142,50]],["axi_riscv_lrsc"],["port","logic"]],["mst_r_user_i",[[143,4],[143,52]],[[143,40],[143,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_r_ready_o",[[144,4],[144,53]],[[144,40],[144,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_r_valid_i",[[145,4],[145,53]],[[145,40],[145,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_b_resp_i",[[147,4],[147,52]],[[147,40],[147,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_b_id_i",[[148,4],[148,50]],[[148,40],[148,50]],["axi_riscv_lrsc"],["port","logic"]],["mst_b_user_i",[[149,4],[149,52]],[[149,40],[149,52]],["axi_riscv_lrsc"],["port","logic"]],["mst_b_ready_o",[[150,4],[150,53]],[[150,40],[150,53]],["axi_riscv_lrsc"],["port","logic"]],["mst_b_valid_i",[[151,4],[151,53]],[[151,40],[151,53]],["axi_riscv_lrsc"],["port","logic"]],["RES_ID_WIDTH",[[155,4],[157,27]],[[155,28],[155,40]],["axi_riscv_lrsc"],["localparam","unsigned"]],["axi_addr_t",[[159,4],[159,51]],[[159,40],[159,50]],["axi_riscv_lrsc"],["typedef","logic"]],["axi_data_t",[[160,4],[160,51]],[[160,40],[160,50]],["axi_riscv_lrsc"],["typedef","logic"]],["axi_id_t",[[161,4],[161,49]],[[161,40],[161,48]],["axi_riscv_lrsc"],["typedef","logic"]],["axi_resp_t",[[162,4],[162,51]],[[162,40],[162,50]],["axi_riscv_lrsc"],["typedef","logic"]],["axi_user_t",[[163,4],[163,51]],[[163,40],[163,50]],["axi_riscv_lrsc"],["typedef","logic"]],["res_addr_t",[[164,4],[164,51]],[[164,40],[164,50]],["axi_riscv_lrsc"],["typedef","logic"]],["res_id_t",[[165,4],[165,49]],[[165,40],[165,48]],["axi_riscv_lrsc"],["typedef","logic"]],["B_REGULAR",[[168,8],[168,20]],[[168,8],[168,17]],["axi_riscv_lrsc"],["enum_member","#AnonymousEnum8"]],["B_EXCLUSIVE",[[168,22],[168,33]],[[168,22],[168,33]],["axi_riscv_lrsc"],["enum_member","#AnonymousEnum8"]],["B_INJECT",[[168,35],[168,43]],[[168,35],[168,43]],["axi_riscv_lrsc"],["enum_member","#AnonymousEnum8"]],["b_cmd_t",[[167,4],[169,14]],[[169,6],[169,13]],["axi_riscv_lrsc"],["typedef","#AnonymousEnum8"]],["b_inj_t",[[171,4],[174,14]],[[174,6],[174,13]],["axi_riscv_lrsc"],["typedef","#AnonymousStructUnion11"]],["b_chan_t",[[176,4],[180,15]],[[180,6],[180,14]],["axi_riscv_lrsc"],["typedef","#AnonymousStructUnion12"]],["r_chan_t",[[182,4],[188,15]],[[188,6],[188,14]],["axi_riscv_lrsc"],["typedef","#AnonymousStructUnion13"]],["r_flight_t",[[190,4],[192,17]],[[192,6],[192,16]],["axi_riscv_lrsc"],["typedef","#AnonymousStructUnion14"]],["w_cmd_t",[[194,4],[198,14]],[[198,6],[198,13]],["axi_riscv_lrsc"],["typedef","#AnonymousStructUnion15"]],["w_flight_t",[[200,4],[203,17]],[[203,6],[203,16]],["axi_riscv_lrsc"],["typedef","#AnonymousStructUnion16"]],["wifq_exists_t",[[205,4],[208,20]],[[208,6],[208,19]],["axi_riscv_lrsc"],["typedef","#AnonymousStructUnion17"]],["AR_IDLE",[[211,8],[211,15]],[[211,8],[211,15]],["axi_riscv_lrsc"],["enum_member","#AnonymousEnum9"]],["AR_WAIT",[[211,17],[211,24]],[[211,17],[211,24]],["axi_riscv_lrsc"],["enum_member","#AnonymousEnum9"]],["ar_state_t",[[210,4],[212,17]],[[212,6],[212,16]],["axi_riscv_lrsc"],["typedef","#AnonymousEnum9"]],["AW_IDLE",[[215,8],[215,15]],[[215,8],[215,15]],["axi_riscv_lrsc"],["enum_member","#AnonymousEnum10"]],["AW_WAIT",[[215,17],[215,24]],[[215,17],[215,24]],["axi_riscv_lrsc"],["enum_member","#AnonymousEnum10"]],["aw_state_t",[[214,4],[216,17]],[[216,6],[216,16]],["axi_riscv_lrsc"],["typedef","#AnonymousEnum10"]],["aw_chan_t",[[218,4],[230,16]],[[230,6],[230,15]],["axi_riscv_lrsc"],["typedef","#AnonymousStructUnion18"]],["B_NORMAL",[[233,8],[233,16]],[[233,8],[233,16]],["axi_riscv_lrsc"],["enum_member","#AnonymousEnum11"]],["B_FORWARD",[[233,18],[233,27]],[[233,18],[233,27]],["axi_riscv_lrsc"],["enum_member","#AnonymousEnum11"]],["b_state_t",[[232,4],[234,16]],[[234,6],[234,15]],["axi_riscv_lrsc"],["typedef","#AnonymousEnum11"]],["b_status_inp_id",[[236,4],[236,35]],[[236,20],[236,35]],["axi_riscv_lrsc"],["variable","axi_id_t"]],["b_status_oup_id",[[236,4],[237,35]],[[237,20],[237,35]],["axi_riscv_lrsc"],["variable","b_status_inp_id"]],["rifq_oup_id",[[236,4],[238,31]],[[238,20],[238,31]],["axi_riscv_lrsc"],["variable","b_status_oup_id"]],["ar_push_addr",[[240,4],[240,32]],[[240,20],[240,32]],["axi_riscv_lrsc"],["variable","res_addr_t"]],["art_check_clr_addr",[[240,4],[241,38]],[[241,20],[241,38]],["axi_riscv_lrsc"],["variable","ar_push_addr"]],["art_set_id",[[243,4],[243,30]],[[243,20],[243,30]],["axi_riscv_lrsc"],["variable","res_id_t"]],["art_check_id",[[243,4],[244,32]],[[244,20],[244,32]],["axi_riscv_lrsc"],["variable","art_set_id"]],["ar_push_excl",[[246,4],[246,32]],[[246,20],[246,32]],["axi_riscv_lrsc"],["variable","logic"]],["ar_push_res",[[246,4],[247,31]],[[247,20],[247,31]],["axi_riscv_lrsc"],["variable","ar_push_excl"]],["art_check_clr_excl",[[249,4],[249,38]],[[249,20],[249,38]],["axi_riscv_lrsc"],["variable","logic"]],["ar_push_valid",[[251,4],[251,33]],[[251,20],[251,33]],["axi_riscv_lrsc"],["variable","logic"]],["ar_push_ready",[[251,4],[251,61]],[[251,48],[251,61]],["axi_riscv_lrsc"],["variable","ar_push_valid"]],["art_check_clr_req",[[251,4],[252,37]],[[252,20],[252,37]],["axi_riscv_lrsc"],["variable","ar_push_ready"]],["art_check_clr_gnt",[[251,4],[252,65]],[[252,48],[252,65]],["axi_riscv_lrsc"],["variable","art_check_clr_req"]],["art_filter_valid",[[251,4],[253,36]],[[253,20],[253,36]],["axi_riscv_lrsc"],["variable","art_check_clr_gnt"]],["art_filter_ready",[[251,4],[253,64]],[[253,48],[253,64]],["axi_riscv_lrsc"],["variable","art_filter_valid"]],["art_set_req",[[251,4],[254,31]],[[254,20],[254,31]],["axi_riscv_lrsc"],["variable","art_filter_ready"]],["art_set_gnt",[[251,4],[254,59]],[[254,48],[254,59]],["axi_riscv_lrsc"],["variable","art_set_req"]],["rifq_inp_req",[[256,4],[256,32]],[[256,20],[256,32]],["axi_riscv_lrsc"],["variable","logic"]],["rifq_inp_gnt",[[256,4],[256,60]],[[256,48],[256,60]],["axi_riscv_lrsc"],["variable","rifq_inp_req"]],["rifq_oup_req",[[256,4],[257,32]],[[257,20],[257,32]],["axi_riscv_lrsc"],["variable","rifq_inp_gnt"]],["rifq_oup_gnt",[[256,4],[257,60]],[[257,48],[257,60]],["axi_riscv_lrsc"],["variable","rifq_oup_req"]],["rifq_oup_pop",[[256,4],[258,32]],[[258,20],[258,32]],["axi_riscv_lrsc"],["variable","rifq_oup_gnt"]],["rifq_oup_data_valid",[[256,4],[259,39]],[[259,20],[259,39]],["axi_riscv_lrsc"],["variable","rifq_oup_pop"]],["rifq_inp_data",[[261,4],[261,33]],[[261,20],[261,33]],["axi_riscv_lrsc"],["variable","r_flight_t"]],["rifq_oup_data",[[261,4],[262,33]],[[262,20],[262,33]],["axi_riscv_lrsc"],["variable","rifq_inp_data"]],["wifq_exists",[[264,4],[264,31]],[[264,20],[264,31]],["axi_riscv_lrsc"],["variable","logic"]],["ar_wifq_exists_req",[[264,4],[265,38]],[[265,20],[265,38]],["axi_riscv_lrsc"],["variable","wifq_exists"]],["ar_wifq_exists_gnt",[[264,4],[265,66]],[[265,48],[265,66]],["axi_riscv_lrsc"],["variable","ar_wifq_exists_req"]],["aw_wifq_exists_req",[[264,4],[266,38]],[[266,20],[266,38]],["axi_riscv_lrsc"],["variable","ar_wifq_exists_gnt"]],["aw_wifq_exists_gnt",[[264,4],[266,66]],[[266,48],[266,66]],["axi_riscv_lrsc"],["variable","aw_wifq_exists_req"]],["wifq_exists_req",[[264,4],[267,35]],[[267,20],[267,35]],["axi_riscv_lrsc"],["variable","aw_wifq_exists_gnt"]],["wifq_exists_gnt",[[264,4],[267,63]],[[267,48],[267,63]],["axi_riscv_lrsc"],["variable","wifq_exists_req"]],["wifq_inp_gnt",[[264,4],[268,60]],[[268,48],[268,60]],["axi_riscv_lrsc"],["variable","wifq_exists_gnt"]],["wifq_oup_req",[[264,4],[269,32]],[[269,20],[269,32]],["axi_riscv_lrsc"],["variable","wifq_inp_gnt"]],["wifq_oup_gnt",[[264,4],[269,60]],[[269,48],[269,60]],["axi_riscv_lrsc"],["variable","wifq_oup_req"]],["wifq_oup_data_valid",[[264,4],[270,39]],[[270,20],[270,39]],["axi_riscv_lrsc"],["variable","wifq_oup_gnt"]],["ar_wifq_exists_inp",[[272,4],[272,38]],[[272,20],[272,38]],["axi_riscv_lrsc"],["variable","wifq_exists_t"]],["aw_wifq_exists_inp",[[272,4],[273,38]],[[273,20],[273,38]],["axi_riscv_lrsc"],["variable","ar_wifq_exists_inp"]],["wifq_exists_inp",[[272,4],[274,35]],[[274,20],[274,35]],["axi_riscv_lrsc"],["variable","aw_wifq_exists_inp"]],["slv_b",[[276,4],[276,25]],[[276,20],[276,25]],["axi_riscv_lrsc"],["variable","b_chan_t"]],["slv_b_valid",[[278,4],[278,31]],[[278,20],[278,31]],["axi_riscv_lrsc"],["variable","logic"]],["slv_b_ready",[[278,4],[278,59]],[[278,48],[278,59]],["axi_riscv_lrsc"],["variable","slv_b_valid"]],["slv_r",[[280,4],[280,25]],[[280,20],[280,25]],["axi_riscv_lrsc"],["variable","r_chan_t"]],["slv_r_valid",[[282,4],[282,31]],[[282,20],[282,31]],["axi_riscv_lrsc"],["variable","logic"]],["slv_r_ready",[[282,4],[282,59]],[[282,48],[282,59]],["axi_riscv_lrsc"],["variable","slv_r_valid"]],["mst_b_valid",[[284,4],[284,31]],[[284,20],[284,31]],["axi_riscv_lrsc"],["variable","logic"]],["mst_b_ready",[[284,4],[284,59]],[[284,48],[284,59]],["axi_riscv_lrsc"],["variable","mst_b_valid"]],["w_cmd_inp",[[286,4],[286,29]],[[286,20],[286,29]],["axi_riscv_lrsc"],["variable","w_cmd_t"]],["w_cmd_oup",[[286,4],[286,57]],[[286,48],[286,57]],["axi_riscv_lrsc"],["variable","w_cmd_inp"]],["w_cmd_push",[[288,4],[288,30]],[[288,20],[288,30]],["axi_riscv_lrsc"],["variable","logic"]],["w_cmd_pop",[[288,4],[288,57]],[[288,48],[288,57]],["axi_riscv_lrsc"],["variable","w_cmd_push"]],["w_cmd_full",[[288,4],[289,30]],[[289,20],[289,30]],["axi_riscv_lrsc"],["variable","w_cmd_pop"]],["w_cmd_empty",[[288,4],[289,59]],[[289,48],[289,59]],["axi_riscv_lrsc"],["variable","w_cmd_full"]],["b_inj_inp",[[291,4],[291,29]],[[291,20],[291,29]],["axi_riscv_lrsc"],["variable","b_inj_t"]],["b_inj_oup",[[291,4],[291,57]],[[291,48],[291,57]],["axi_riscv_lrsc"],["variable","b_inj_inp"]],["b_inj_push",[[293,4],[293,30]],[[293,20],[293,30]],["axi_riscv_lrsc"],["variable","logic"]],["b_inj_pop",[[293,4],[293,57]],[[293,48],[293,57]],["axi_riscv_lrsc"],["variable","b_inj_push"]],["b_inj_full",[[293,4],[294,30]],[[294,20],[294,30]],["axi_riscv_lrsc"],["variable","b_inj_pop"]],["b_inj_empty",[[293,4],[294,59]],[[294,48],[294,59]],["axi_riscv_lrsc"],["variable","b_inj_full"]],["b_status_inp_cmd",[[296,4],[296,36]],[[296,20],[296,36]],["axi_riscv_lrsc"],["variable","b_cmd_t"]],["b_status_oup_cmd",[[296,4],[296,64]],[[296,48],[296,64]],["axi_riscv_lrsc"],["variable","b_status_inp_cmd"]],["b_status_inp_req",[[298,4],[298,36]],[[298,20],[298,36]],["axi_riscv_lrsc"],["variable","logic"]],["b_status_oup_req",[[298,4],[298,64]],[[298,48],[298,64]],["axi_riscv_lrsc"],["variable","b_status_inp_req"]],["b_status_inp_gnt",[[298,4],[299,36]],[[299,20],[299,36]],["axi_riscv_lrsc"],["variable","b_status_oup_req"]],["b_status_oup_gnt",[[298,4],[299,64]],[[299,48],[299,64]],["axi_riscv_lrsc"],["variable","b_status_inp_gnt"]],["b_status_oup_pop",[[298,4],[300,36]],[[300,20],[300,36]],["axi_riscv_lrsc"],["variable","b_status_oup_gnt"]],["b_status_oup_valid",[[298,4],[301,38]],[[301,20],[301,38]],["axi_riscv_lrsc"],["variable","b_status_oup_pop"]],["art_check_res",[[303,4],[303,33]],[[303,20],[303,33]],["axi_riscv_lrsc"],["variable","logic"]],["ar_state_d",[[305,4],[305,30]],[[305,20],[305,30]],["axi_riscv_lrsc"],["variable","ar_state_t"]],["ar_state_q",[[305,4],[305,58]],[[305,48],[305,58]],["axi_riscv_lrsc"],["variable","ar_state_d"]],["aw_state_d",[[307,4],[307,30]],[[307,20],[307,30]],["axi_riscv_lrsc"],["variable","aw_state_t"]],["aw_state_q",[[307,4],[307,58]],[[307,48],[307,58]],["axi_riscv_lrsc"],["variable","aw_state_d"]],["b_state_d",[[309,4],[309,29]],[[309,20],[309,29]],["axi_riscv_lrsc"],["variable","b_state_t"]],["b_state_q",[[309,4],[309,57]],[[309,48],[309,57]],["axi_riscv_lrsc"],["variable","b_state_d"]],["slv_aw",[[311,4],[311,26]],[[311,20],[311,26]],["axi_riscv_lrsc"],["variable","aw_chan_t"]],["mst_aw",[[311,4],[311,54]],[[311,48],[311,54]],["axi_riscv_lrsc"],["variable","slv_aw"]],["mst_aw_valid",[[313,4],[313,32]],[[313,20],[313,32]],["axi_riscv_lrsc"],["variable","logic"]],["mst_aw_ready",[[313,4],[313,60]],[[313,48],[313,60]],["axi_riscv_lrsc"],["variable","mst_aw_valid"]],["i_read_in_flight_queue",[[318,4],[340,5]],[[322,6],[322,28]],["axi_riscv_lrsc"],["instance","id_queue"]],["i_ar_push_fork",[[344,4],[353,5]],[[346,6],[346,20]],["axi_riscv_lrsc"],["instance","stream_fork"]],["i_art_filter",[[355,4],[361,5]],[[355,18],[355,30]],["axi_riscv_lrsc"],["instance","stream_filter"]],["i_w_cmd_fifo",[[475,4],[492,5]],[[480,6],[480,18]],["axi_riscv_lrsc"],["instance","fifo_v3"]],["b_cmd_flat_t",[[498,4],[498,52]],[[498,39],[498,51]],["axi_riscv_lrsc"],["typedef","logic"]],["b_status_inp_cmd_flat",[[499,4],[499,38]],[[499,17],[499,38]],["axi_riscv_lrsc"],["variable","b_cmd_flat_t"]],["b_status_oup_cmd_flat",[[499,4],[499,61]],[[499,40],[499,61]],["axi_riscv_lrsc"],["variable","b_status_inp_cmd_flat"]],["i_b_status_queue",[[501,4],[523,5]],[[505,6],[505,22]],["axi_riscv_lrsc"],["instance","id_queue"]],["i_write_in_flight_queue",[[527,4],[549,5]],[[531,6],[531,29]],["axi_riscv_lrsc"],["instance","id_queue"]],["i_wifq_exists_arb",[[564,4],[576,5]],[[567,6],[567,23]],["axi_riscv_lrsc"],["instance","stream_arbiter"]],["i_mst_b_fork",[[578,4],[587,5]],[[580,6],[580,18]],["axi_riscv_lrsc"],["instance","stream_fork"]],["i_b_inj_fifo",[[590,4],[606,5]],[[594,6],[594,18]],["axi_riscv_lrsc"],["instance","fifo_v3"]],["i_aw_trans_reg",[[633,4],[648,5]],[[635,6],[635,20]],["axi_riscv_lrsc"],["instance","fall_through_register"]],["slv_b_reg",[[913,4],[928,5]],[[915,6],[915,15]],["axi_riscv_lrsc"],["instance","stream_register"]],["slv_r_reg",[[931,4],[945,5]],[[934,6],[934,15]],["axi_riscv_lrsc"],["instance","spill_register"]],["i_art",[[955,4],[971,5]],[[958,6],[958,11]],["axi_riscv_lrsc"],["instance","axi_res_tbl"]]],[],[[[["#AnonymousStructUnion11",[[171,12],[174,5]],[[171,12],[171,18]],["axi_riscv_lrsc"],["struct"]],[174,4]],[[["id",[[172,8],[172,22]],[[172,20],[172,22]],["axi_riscv_lrsc","#AnonymousStructUnion11"],["struct_union_member"]],["user",[[173,8],[173,24]],[[173,20],[173,24]],["axi_riscv_lrsc","#AnonymousStructUnion11"],["struct_union_member"]]]]],[[["#AnonymousStructUnion12",[[176,12],[180,5]],[[176,12],[176,18]],["axi_riscv_lrsc"],["struct"]],[180,4]],[[["id",[[177,8],[177,22]],[[177,20],[177,22]],["axi_riscv_lrsc","#AnonymousStructUnion12"],["struct_union_member"]],["user",[[178,8],[178,24]],[[178,20],[178,24]],["axi_riscv_lrsc","#AnonymousStructUnion12"],["struct_union_member"]],["resp",[[179,8],[179,24]],[[179,20],[179,24]],["axi_riscv_lrsc","#AnonymousStructUnion12"],["struct_union_member"]]]]],[[["#AnonymousStructUnion13",[[182,12],[188,5]],[[182,12],[182,18]],["axi_riscv_lrsc"],["struct"]],[188,4]],[[["id",[[183,8],[183,22]],[[183,20],[183,22]],["axi_riscv_lrsc","#AnonymousStructUnion13"],["struct_union_member"]],["data",[[184,8],[184,24]],[[184,20],[184,24]],["axi_riscv_lrsc","#AnonymousStructUnion13"],["struct_union_member"]],["resp",[[185,8],[185,24]],[[185,20],[185,24]],["axi_riscv_lrsc","#AnonymousStructUnion13"],["struct_union_member"]],["user",[[186,8],[186,24]],[[186,20],[186,24]],["axi_riscv_lrsc","#AnonymousStructUnion13"],["struct_union_member"]],["last",[[187,8],[187,24]],[[187,20],[187,24]],["axi_riscv_lrsc","#AnonymousStructUnion13"],["struct_union_member"]]]]],[[["#AnonymousStructUnion14",[[190,12],[192,5]],[[190,12],[190,18]],["axi_riscv_lrsc"],["struct"]],[192,4]],[[["excl",[[191,8],[191,20]],[[191,16],[191,20]],["axi_riscv_lrsc","#AnonymousStructUnion14"],["struct_union_member"]]]]],[[["#AnonymousStructUnion15",[[194,12],[198,5]],[[194,12],[194,18]],["axi_riscv_lrsc"],["struct"]],[198,4]],[[["forward",[[195,8],[195,27]],[[195,20],[195,27]],["axi_riscv_lrsc","#AnonymousStructUnion15"],["struct_union_member"]],["id",[[196,8],[196,22]],[[196,20],[196,22]],["axi_riscv_lrsc","#AnonymousStructUnion15"],["struct_union_member"]],["user",[[197,8],[197,24]],[[197,20],[197,24]],["axi_riscv_lrsc","#AnonymousStructUnion15"],["struct_union_member"]]]]],[[["#AnonymousStructUnion16",[[200,12],[203,5]],[[200,12],[200,18]],["axi_riscv_lrsc"],["struct"]],[203,4]],[[["addr",[[201,8],[201,24]],[[201,20],[201,24]],["axi_riscv_lrsc","#AnonymousStructUnion16"],["struct_union_member"]],["excl",[[202,8],[202,24]],[[202,20],[202,24]],["axi_riscv_lrsc","#AnonymousStructUnion16"],["struct_union_member"]]]]],[[["#AnonymousStructUnion17",[[205,12],[208,5]],[[205,12],[205,18]],["axi_riscv_lrsc"],["struct"]],[208,4]],[[["data",[[206,8],[206,44]],[[206,40],[206,44]],["axi_riscv_lrsc","#AnonymousStructUnion17"],["struct_union_member"]],["mask",[[207,8],[207,44]],[[207,40],[207,44]],["axi_riscv_lrsc","#AnonymousStructUnion17"],["struct_union_member"]]]]],[[["#AnonymousStructUnion18",[[218,12],[230,5]],[[218,12],[218,18]],["axi_riscv_lrsc"],["struct"]],[230,4]],[[["addr",[[219,8],[219,24]],[[219,20],[219,24]],["axi_riscv_lrsc","#AnonymousStructUnion18"],["struct_union_member"]],["prot",[[220,8],[220,24]],[[220,20],[220,24]],["axi_riscv_lrsc","#AnonymousStructUnion18"],["struct_union_member"]],["region",[[221,8],[221,26]],[[221,20],[221,26]],["axi_riscv_lrsc","#AnonymousStructUnion18"],["struct_union_member"]],["atop",[[222,8],[222,24]],[[222,20],[222,24]],["axi_riscv_lrsc","#AnonymousStructUnion18"],["struct_union_member"]],["len",[[223,8],[223,23]],[[223,20],[223,23]],["axi_riscv_lrsc","#AnonymousStructUnion18"],["struct_union_member"]],["size",[[224,8],[224,24]],[[224,20],[224,24]],["axi_riscv_lrsc","#AnonymousStructUnion18"],["struct_union_member"]],["burst",[[225,8],[225,25]],[[225,20],[225,25]],["axi_riscv_lrsc","#AnonymousStructUnion18"],["struct_union_member"]],["cache",[[226,8],[226,25]],[[226,20],[226,25]],["axi_riscv_lrsc","#AnonymousStructUnion18"],["struct_union_member"]],["qos",[[227,8],[227,23]],[[227,20],[227,23]],["axi_riscv_lrsc","#AnonymousStructUnion18"],["struct_union_member"]],["id",[[228,8],[228,22]],[[228,20],[228,22]],["axi_riscv_lrsc","#AnonymousStructUnion18"],["struct_union_member"]],["user",[[229,8],[229,24]],[[229,20],[229,24]],["axi_riscv_lrsc","#AnonymousStructUnion18"],["struct_union_member"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/include/axi/assign.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/include/axi/assign.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["AXI_ASSIGN_SVH_",[[18,0],[20,0]],[[18,8],[18,23]],["source.systemverilog"],["macro"]],["__AXI_TO_AW",[[25,0],[38,0]],[[25,8],[25,19]],["source.systemverilog"],["macro"]],["__AXI_TO_W",[[38,0],[43,0]],[[38,8],[38,18]],["source.systemverilog"],["macro"]],["__AXI_TO_B",[[43,0],[47,0]],[[43,8],[43,18]],["source.systemverilog"],["macro"]],["__AXI_TO_AR",[[47,0],[59,0]],[[47,8],[47,19]],["source.systemverilog"],["macro"]],["__AXI_TO_R",[[59,0],[65,0]],[[59,8],[59,18]],["source.systemverilog"],["macro"]],["__AXI_TO_REQ",[[65,0],[74,0]],[[65,8],[65,20]],["source.systemverilog"],["macro"]],["__AXI_TO_RESP",[[74,0],[82,0]],[[74,8],[74,21]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_AW",[[98,0],[102,0]],[[98,8],[98,21]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_W",[[102,0],[106,0]],[[102,8],[102,20]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_B",[[106,0],[110,0]],[[106,8],[106,20]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_AR",[[110,0],[114,0]],[[110,8],[110,21]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_R",[[114,0],[118,0]],[[114,8],[114,20]],["source.systemverilog"],["macro"]],["AXI_ASSIGN",[[118,0],[124,0]],[[118,8],[118,18]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_MONITOR",[[135,0],[151,0]],[[135,8],[135,26]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_AW",[[170,0],[171,0]],[[170,8],[170,23]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_W",[[171,0],[172,0]],[[171,8],[171,22]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_B",[[172,0],[173,0]],[[172,8],[172,22]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_AR",[[173,0],[174,0]],[[173,8],[173,23]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_R",[[174,0],[175,0]],[[174,8],[174,22]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_REQ",[[175,0],[176,0]],[[175,8],[175,24]],["source.systemverilog"],["macro"]],["AXI_SET_FROM_RESP",[[176,0],[177,0]],[[176,8],[176,25]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_AW",[[194,0],[195,0]],[[194,8],[194,26]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_W",[[195,0],[196,0]],[[195,8],[195,25]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_B",[[196,0],[197,0]],[[196,8],[196,25]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_AR",[[197,0],[198,0]],[[197,8],[197,26]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_R",[[198,0],[199,0]],[[198,8],[198,25]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_REQ",[[199,0],[200,0]],[[199,8],[199,27]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_FROM_RESP",[[200,0],[201,0]],[[200,8],[200,28]],["source.systemverilog"],["macro"]],["AXI_SET_TO_AW",[[221,0],[222,0]],[[221,8],[221,21]],["source.systemverilog"],["macro"]],["AXI_SET_TO_W",[[222,0],[223,0]],[[222,8],[222,20]],["source.systemverilog"],["macro"]],["AXI_SET_TO_B",[[223,0],[224,0]],[[223,8],[223,20]],["source.systemverilog"],["macro"]],["AXI_SET_TO_AR",[[224,0],[225,0]],[[224,8],[224,21]],["source.systemverilog"],["macro"]],["AXI_SET_TO_R",[[225,0],[226,0]],[[225,8],[225,20]],["source.systemverilog"],["macro"]],["AXI_SET_TO_REQ",[[226,0],[227,0]],[[226,8],[226,22]],["source.systemverilog"],["macro"]],["AXI_SET_TO_RESP",[[227,0],[228,0]],[[227,8],[227,23]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_AW",[[246,0],[247,0]],[[246,8],[246,24]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_W",[[247,0],[248,0]],[[247,8],[247,23]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_B",[[248,0],[249,0]],[[248,8],[248,23]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_AR",[[249,0],[250,0]],[[249,8],[249,24]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_R",[[250,0],[251,0]],[[250,8],[250,23]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_REQ",[[251,0],[252,0]],[[251,8],[251,25]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_TO_RESP",[[252,0],[253,0]],[[252,8],[252,26]],["source.systemverilog"],["macro"]],["AXI_SET_AW_STRUCT",[[273,0],[274,0]],[[273,8],[273,25]],["source.systemverilog"],["macro"]],["AXI_SET_W_STRUCT",[[274,0],[275,0]],[[274,8],[274,24]],["source.systemverilog"],["macro"]],["AXI_SET_B_STRUCT",[[275,0],[276,0]],[[275,8],[275,24]],["source.systemverilog"],["macro"]],["AXI_SET_AR_STRUCT",[[276,0],[277,0]],[[276,8],[276,25]],["source.systemverilog"],["macro"]],["AXI_SET_R_STRUCT",[[277,0],[278,0]],[[277,8],[277,24]],["source.systemverilog"],["macro"]],["AXI_SET_REQ_STRUCT",[[278,0],[279,0]],[[278,8],[278,26]],["source.systemverilog"],["macro"]],["AXI_SET_RESP_STRUCT",[[279,0],[280,0]],[[279,8],[279,27]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_AW_STRUCT",[[298,0],[299,0]],[[298,8],[298,28]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_W_STRUCT",[[299,0],[300,0]],[[299,8],[299,27]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_B_STRUCT",[[300,0],[301,0]],[[300,8],[300,27]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_AR_STRUCT",[[301,0],[302,0]],[[301,8],[301,28]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_R_STRUCT",[[302,0],[303,0]],[[302,8],[302,27]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_REQ_STRUCT",[[303,0],[304,0]],[[303,8],[303,29]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_RESP_STRUCT",[[304,0],[305,0]],[[304,8],[304,30]],["source.systemverilog"],["macro"]],["__AXI_LITE_TO_AX",[[313,0],[316,0]],[[313,8],[313,24]],["source.systemverilog"],["macro"]],["__AXI_LITE_TO_W",[[316,0],[319,0]],[[316,8],[316,23]],["source.systemverilog"],["macro"]],["__AXI_LITE_TO_B",[[319,0],[321,0]],[[319,8],[319,23]],["source.systemverilog"],["macro"]],["__AXI_LITE_TO_R",[[321,0],[324,0]],[[321,8],[321,23]],["source.systemverilog"],["macro"]],["__AXI_LITE_TO_REQ",[[324,0],[333,0]],[[324,8],[324,25]],["source.systemverilog"],["macro"]],["__AXI_LITE_TO_RESP",[[333,0],[341,0]],[[333,8],[333,26]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_AW",[[357,0],[361,0]],[[357,8],[357,26]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_W",[[361,0],[365,0]],[[361,8],[361,25]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_B",[[365,0],[369,0]],[[365,8],[365,25]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_AR",[[369,0],[373,0]],[[369,8],[369,26]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_R",[[373,0],[377,0]],[[373,8],[373,25]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN",[[377,0],[383,0]],[[377,8],[377,23]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_AW",[[402,0],[403,0]],[[402,8],[402,28]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_W",[[403,0],[404,0]],[[403,8],[403,27]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_B",[[404,0],[405,0]],[[404,8],[404,27]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_AR",[[405,0],[406,0]],[[405,8],[405,28]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_R",[[406,0],[407,0]],[[406,8],[406,27]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_REQ",[[407,0],[408,0]],[[407,8],[407,29]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_FROM_RESP",[[408,0],[409,0]],[[408,8],[408,30]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_AW",[[426,0],[427,0]],[[426,8],[426,31]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_W",[[427,0],[428,0]],[[427,8],[427,30]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_B",[[428,0],[429,0]],[[428,8],[428,30]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_AR",[[429,0],[430,0]],[[429,8],[429,31]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_R",[[430,0],[431,0]],[[430,8],[430,30]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_REQ",[[431,0],[432,0]],[[431,8],[431,32]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_FROM_RESP",[[432,0],[433,0]],[[432,8],[432,33]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_AW",[[453,0],[454,0]],[[453,8],[453,26]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_W",[[454,0],[455,0]],[[454,8],[454,25]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_B",[[455,0],[456,0]],[[455,8],[455,25]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_AR",[[456,0],[457,0]],[[456,8],[456,26]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_R",[[457,0],[458,0]],[[457,8],[457,25]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_REQ",[[458,0],[459,0]],[[458,8],[458,27]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_TO_RESP",[[459,0],[460,0]],[[459,8],[459,28]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_AW",[[478,0],[479,0]],[[478,8],[478,29]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_W",[[479,0],[480,0]],[[479,8],[479,28]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_B",[[480,0],[481,0]],[[480,8],[480,28]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_AR",[[481,0],[482,0]],[[481,8],[481,29]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_R",[[482,0],[483,0]],[[482,8],[482,28]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_REQ",[[483,0],[484,0]],[[483,8],[483,30]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_TO_RESP",[[484,0],[485,0]],[[484,8],[484,31]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_AW_STRUCT",[[505,0],[506,0]],[[505,8],[505,30]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_W_STRUCT",[[506,0],[507,0]],[[506,8],[506,29]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_B_STRUCT",[[507,0],[508,0]],[[507,8],[507,29]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_AR_STRUCT",[[508,0],[509,0]],[[508,8],[508,30]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_R_STRUCT",[[509,0],[510,0]],[[509,8],[509,29]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_REQ_STRUCT",[[510,0],[511,0]],[[510,8],[510,31]],["source.systemverilog"],["macro"]],["AXI_LITE_SET_RESP_STRUCT",[[511,0],[512,0]],[[511,8],[511,32]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_AW_STRUCT",[[530,0],[531,0]],[[530,8],[530,33]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_W_STRUCT",[[531,0],[532,0]],[[531,8],[531,32]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_B_STRUCT",[[532,0],[533,0]],[[532,8],[532,32]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_AR_STRUCT",[[533,0],[534,0]],[[533,8],[533,33]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_R_STRUCT",[[534,0],[535,0]],[[534,8],[534,32]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_REQ_STRUCT",[[535,0],[536,0]],[[535,8],[535,34]],["source.systemverilog"],["macro"]],["AXI_LITE_ASSIGN_RESP_STRUCT",[[536,0],[537,0]],[[536,8],[536,35]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_MASTER_TO_FLAT",[[546,0],[599,0]],[[546,8],[546,33]],["source.systemverilog"],["macro"]],["AXI_ASSIGN_SLAVE_TO_FLAT",[[599,0],[651,0]],[[599,8],[599,32]],["source.systemverilog"],["macro"]],["AXI_HIGHLIGHT",[[658,0],[694,0]],[[658,8],[658,21]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/include/axi/port.svh",[[null,null,null,null,[["AXI_PORT_SVH_",[[17,0],[19,0]],[[17,8],[17,21]],["source.systemverilog"],["macro"]],["AXI_M_PORT",[[22,0],[68,0]],[[22,8],[22,18]],["source.systemverilog"],["macro"]],["AXI_S_PORT",[[72,0],[118,0]],[[72,8],[72,18]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/include/axi/typedef.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/include/axi/typedef.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["AXI_TYPEDEF_SVH_",[[20,0],[22,0]],[[20,8],[20,24]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_AW_CHAN_T",[[33,0],[48,0]],[[33,8],[33,29]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_W_CHAN_T",[[48,0],[55,0]],[[48,8],[48,28]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_B_CHAN_T",[[55,0],[61,0]],[[55,8],[55,28]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_AR_CHAN_T",[[61,0],[75,0]],[[61,8],[61,29]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_R_CHAN_T",[[75,0],[83,0]],[[75,8],[75,28]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_REQ_T",[[83,0],[94,0]],[[83,8],[83,25]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_RESP_T",[[94,0],[104,0]],[[94,8],[94,26]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_ALL_CT",[[118,0],[126,0]],[[118,8],[118,26]],["source.systemverilog"],["macro"]],["AXI_TYPEDEF_ALL",[[140,0],[142,0]],[[140,8],[140,23]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_AW_CHAN_T",[[156,0],[161,0]],[[156,8],[156,34]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_W_CHAN_T",[[161,0],[166,0]],[[161,8],[161,33]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_B_CHAN_T",[[166,0],[170,0]],[[166,8],[166,33]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_AR_CHAN_T",[[170,0],[175,0]],[[170,8],[170,34]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_R_CHAN_T",[[175,0],[180,0]],[[175,8],[175,33]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_REQ_T",[[180,0],[191,0]],[[180,8],[180,30]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_RESP_T",[[191,0],[201,0]],[[191,8],[191,31]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_ALL_CT",[[216,0],[224,0]],[[216,8],[216,31]],["source.systemverilog"],["macro"]],["AXI_LITE_TYPEDEF_ALL",[[239,0],[241,0]],[[239,8],[239,28]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_atop_filter.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_burst_splitter.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_bus_compare.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_cdc_dst.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_cdc_src.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_cdc.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_chan_compare.sv",[[[[[["axi_chan_compare",[[16,0],[38,2]],[[16,7],[16,23]],[],["module"]],[265,27]],[[["IgnoreId",[[18,4],[18,35]],[[18,19],[18,27]],["axi_chan_compare"],["parameter-port","bit"]],["AllowReordering",[[21,4],[21,41]],[[21,19],[21,34]],["axi_chan_compare"],["parameter-port","bit"]],["IdWidth",[[23,4],[23,38]],[[23,27],[23,34]],["axi_chan_compare"],["parameter-port","unsigned"]],["aw_chan_t",[[24,4],[24,36]],[[24,19],[24,28]],["axi_chan_compare"],["parameter-port","#Unknown"]],["w_chan_t",[[25,4],[25,36]],[[25,19],[25,27]],["axi_chan_compare"],["parameter-port","#Unknown"]],["b_chan_t",[[26,4],[26,36]],[[26,19],[26,27]],["axi_chan_compare"],["parameter-port","#Unknown"]],["ar_chan_t",[[27,4],[27,36]],[[27,19],[27,28]],["axi_chan_compare"],["parameter-port","#Unknown"]],["r_chan_t",[[28,4],[28,36]],[[28,19],[28,27]],["axi_chan_compare"],["parameter-port","#Unknown"]],["req_t",[[29,4],[29,36]],[[29,19],[29,24]],["axi_chan_compare"],["parameter-port","#Unknown"]],["resp_t",[[30,4],[30,36]],[[30,19],[30,25]],["axi_chan_compare"],["parameter-port","#Unknown"]],["clk_a_i",[[32,4],[32,24]],[[32,17],[32,24]],["axi_chan_compare"],["port","logic"]],["clk_b_i",[[33,4],[33,24]],[[33,17],[33,24]],["axi_chan_compare"],["port","logic"]],["axi_a_req",[[34,4],[34,26]],[[34,17],[34,26]],["axi_chan_compare"],["port","req_t"]],["axi_a_res",[[35,4],[35,26]],[[35,17],[35,26]],["axi_chan_compare"],["port","resp_t"]],["axi_b_req",[[36,4],[36,26]],[[36,17],[36,26]],["axi_chan_compare"],["port","req_t"]],["axi_b_res",[[37,4],[37,26]],[[37,17],[37,26]],["axi_chan_compare"],["port","resp_t"]],["NumIds",[[130,4],[130,58]],[[130,15],[130,21]],["axi_chan_compare"],["localparam"]],["aw_queue",[[133,4],[133,38]],[[133,14],[133,22]],["axi_chan_compare"],["variable","aw_chan_t"]],["w_queue",[[134,4],[134,38]],[[134,14],[134,21]],["axi_chan_compare"],["variable","w_chan_t"]],["b_queue",[[135,4],[135,38]],[[135,14],[135,21]],["axi_chan_compare"],["variable","b_chan_t"]],["ar_queue",[[136,4],[136,38]],[[136,14],[136,22]],["axi_chan_compare"],["variable","ar_chan_t"]],["r_queue",[[137,4],[137,38]],[[137,14],[137,21]],["axi_chan_compare"],["variable","r_chan_t"]]],[],[[[["print_aw",[[40,4],[43,5]],[[40,28],[40,36]],["axi_chan_compare"],["function"]],[61,14]],[[["aw_expected",[[41,8],[41,35]],[[41,24],[41,35]],["axi_chan_compare","print_aw"],["port","aw_chan_t"]],["aw_received",[[42,8],[42,35]],[[42,24],[42,35]],["axi_chan_compare","print_aw"],["port","aw_chan_t"]]]]],[[["print_ar",[[63,4],[66,5]],[[63,28],[63,36]],["axi_chan_compare"],["function"]],[83,14]],[[["ar_expected",[[64,8],[64,35]],[[64,24],[64,35]],["axi_chan_compare","print_ar"],["port","ar_chan_t"]],["ar_received",[[65,8],[65,35]],[[65,24],[65,35]],["axi_chan_compare","print_ar"],["port","ar_chan_t"]]]]],[[["print_w",[[85,4],[88,5]],[[85,28],[85,35]],["axi_chan_compare"],["function"]],[98,14]],[[["w_expected",[[86,8],[86,33]],[[86,23],[86,33]],["axi_chan_compare","print_w"],["port","w_chan_t"]],["w_received",[[87,8],[87,33]],[[87,23],[87,33]],["axi_chan_compare","print_w"],["port","w_chan_t"]]]]],[[["print_b",[[100,4],[103,5]],[[100,28],[100,35]],["axi_chan_compare"],["function"]],[112,14]],[[["b_expected",[[101,8],[101,33]],[[101,23],[101,33]],["axi_chan_compare","print_b"],["port","b_chan_t"]],["b_received",[[102,8],[102,33]],[[102,23],[102,33]],["axi_chan_compare","print_b"],["port","b_chan_t"]]]]],[[["print_r",[[114,4],[117,5]],[[114,28],[114,35]],["axi_chan_compare"],["function"]],[128,14]],[[["r_expected",[[115,8],[115,33]],[[115,23],[115,33]],["axi_chan_compare","print_r"],["port","r_chan_t"]],["r_received",[[116,8],[116,33]],[[116,23],[116,33]],["axi_chan_compare","print_r"],["port","r_chan_t"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_cut.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_delayer.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_demux_simple.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_demux.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_dumper.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_dw_converter.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_dw_downsizer.sv",[[[[[["axi_dw_downsizer",[[21,0],[47,4]],[[21,7],[21,23]],[],["module"]],[891,27]],[[["AxiMaxReads",[[22,4],[22,50]],[[22,27],[22,38]],["axi_dw_downsizer"],["parameter-port","unsigned"]],["AxiSlvPortDataWidth",[[23,4],[23,50]],[[23,27],[23,46]],["axi_dw_downsizer"],["parameter-port","unsigned"]],["AxiMstPortDataWidth",[[24,4],[24,50]],[[24,27],[24,46]],["axi_dw_downsizer"],["parameter-port","unsigned"]],["AxiAddrWidth",[[25,4],[25,50]],[[25,27],[25,39]],["axi_dw_downsizer"],["parameter-port","unsigned"]],["AxiIdWidth",[[26,4],[26,50]],[[26,27],[26,37]],["axi_dw_downsizer"],["parameter-port","unsigned"]],["aw_chan_t",[[27,4],[27,54]],[[27,19],[27,28]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["mst_w_chan_t",[[28,4],[28,54]],[[28,19],[28,31]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["slv_w_chan_t",[[29,4],[29,54]],[[29,19],[29,31]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["b_chan_t",[[30,4],[30,54]],[[30,19],[30,27]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["ar_chan_t",[[31,4],[31,54]],[[31,19],[31,28]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["mst_r_chan_t",[[32,4],[32,54]],[[32,19],[32,31]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["slv_r_chan_t",[[33,4],[33,54]],[[33,19],[33,31]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["axi_mst_req_t",[[34,4],[34,54]],[[34,19],[34,32]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["axi_mst_resp_t",[[35,4],[35,54]],[[35,19],[35,33]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["axi_slv_req_t",[[36,4],[36,54]],[[36,19],[36,32]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["axi_slv_resp_t",[[37,4],[37,54]],[[37,19],[37,33]],["axi_dw_downsizer"],["parameter-port","#Unknown"]],["clk_i",[[39,4],[39,31]],[[39,26],[39,31]],["axi_dw_downsizer"],["port","logic"]],["rst_ni",[[40,4],[40,32]],[[40,26],[40,32]],["axi_dw_downsizer"],["port","logic"]],["slv_req_i",[[42,4],[42,35]],[[42,26],[42,35]],["axi_dw_downsizer"],["port","axi_slv_req_t"]],["slv_resp_o",[[43,4],[43,36]],[[43,26],[43,36]],["axi_dw_downsizer"],["port","axi_slv_resp_t"]],["mst_req_o",[[45,4],[45,35]],[[45,26],[45,35]],["axi_dw_downsizer"],["port","axi_mst_req_t"]],["mst_resp_i",[[46,4],[46,36]],[[46,26],[46,36]],["axi_dw_downsizer"],["port","axi_mst_resp_t"]],["TranIdWidth",[[58,2],[58,69]],[[58,13],[58,24]],["axi_dw_downsizer"],["localparam"]],["tran_id_t",[[59,2],[59,44]],[[59,34],[59,43]],["axi_dw_downsizer"],["typedef","logic"]],["AxiSlvPortStrbWidth",[[62,2],[62,59]],[[62,13],[62,32]],["axi_dw_downsizer"],["localparam"]],["AxiMstPortStrbWidth",[[63,2],[63,59]],[[63,13],[63,32]],["axi_dw_downsizer"],["localparam"]],["AxiSlvPortMaxSize",[[65,2],[65,61]],[[65,13],[65,30]],["axi_dw_downsizer"],["localparam"]],["AxiMstPortMaxSize",[[66,2],[66,61]],[[66,13],[66,30]],["axi_dw_downsizer"],["localparam"]],["SlvPortByteMask",[[68,2],[68,55]],[[68,13],[68,28]],["axi_dw_downsizer"],["localparam"]],["MstPortByteMask",[[69,2],[69,55]],[[69,13],[69,28]],["axi_dw_downsizer"],["localparam"]],["mst_data_t",[[72,2],[72,58]],[[72,47],[72,57]],["axi_dw_downsizer"],["typedef","logic"]],["slv_data_t",[[73,2],[73,58]],[[73,47],[73,57]],["axi_dw_downsizer"],["typedef","logic"]],["addr_t",[[76,2],[76,42]],[[76,35],[76,41]],["axi_dw_downsizer"],["typedef","logic"]],["id_t",[[79,2],[79,38]],[[79,33],[79,37]],["axi_dw_downsizer"],["typedef","logic"]],["burst_len_t",[[82,2],[82,84]],[[82,72],[82,83]],["axi_dw_downsizer"],["typedef","logic"]],["mst_req",[[85,2],[85,24]],[[85,17],[85,24]],["axi_dw_downsizer"],["variable","axi_mst_req_t"]],["mst_resp",[[86,2],[86,25]],[[86,17],[86,25]],["axi_dw_downsizer"],["variable","axi_mst_resp_t"]],["slv_r_tran",[[94,2],[94,43]],[[94,33],[94,43]],["axi_dw_downsizer"],["variable","slv_r_chan_t"]],["slv_r_valid_tran",[[95,2],[95,49]],[[95,33],[95,49]],["axi_dw_downsizer"],["variable","logic"]],["slv_r_ready_tran",[[96,2],[96,49]],[[96,33],[96,49]],["axi_dw_downsizer"],["variable","logic"]],["i_slv_r_arb",[[98,2],[116,3]],[[104,4],[104,15]],["axi_dw_downsizer"],["instance","rr_arb_tree"]],["mst_r_ready_tran",[[118,2],[118,42]],[[118,26],[118,42]],["axi_dw_downsizer"],["variable","logic"]],["arb_slv_ar_id",[[123,2],[123,39]],[[123,26],[123,39]],["axi_dw_downsizer"],["variable","id_t"]],["arb_slv_ar_req",[[124,2],[124,40]],[[124,26],[124,40]],["axi_dw_downsizer"],["variable","logic"]],["arb_slv_ar_gnt",[[125,2],[125,40]],[[125,26],[125,40]],["axi_dw_downsizer"],["variable","logic"]],["arb_slv_ar_gnt_tran",[[126,2],[126,45]],[[126,26],[126,45]],["axi_dw_downsizer"],["variable","logic"]],["inject_aw_into_ar",[[128,2],[128,43]],[[128,26],[128,43]],["axi_dw_downsizer"],["variable","logic"]],["inject_aw_into_ar_req",[[129,2],[129,47]],[[129,26],[129,47]],["axi_dw_downsizer"],["variable","logic"]],["inject_aw_into_ar_gnt",[[130,2],[130,47]],[[130,26],[130,47]],["axi_dw_downsizer"],["variable","logic"]],["i_slv_ar_arb",[[134,2],[152,3]],[[140,4],[140,16]],["axi_dw_downsizer"],["instance","rr_arb_tree"]],["mst_ar_tran",[[154,2],[154,41]],[[154,30],[154,41]],["axi_dw_downsizer"],["variable","ar_chan_t"]],["mst_ar_id",[[155,2],[155,39]],[[155,30],[155,39]],["axi_dw_downsizer"],["variable","id_t"]],["mst_ar_valid_tran",[[156,2],[156,47]],[[156,30],[156,47]],["axi_dw_downsizer"],["variable","logic"]],["mst_ar_ready_tran",[[157,2],[157,47]],[[157,30],[157,47]],["axi_dw_downsizer"],["variable","logic"]],["mst_req_idx",[[158,2],[158,41]],[[158,30],[158,41]],["axi_dw_downsizer"],["variable","tran_id_t"]],["i_mst_ar_arb",[[160,2],[178,3]],[[166,4],[166,16]],["axi_dw_downsizer"],["instance","rr_arb_tree"]],["axi_err_req",[[184,2],[184,28]],[[184,17],[184,28]],["axi_dw_downsizer"],["variable","axi_mst_req_t"]],["axi_err_resp",[[185,2],[185,29]],[[185,17],[185,29]],["axi_dw_downsizer"],["variable","axi_mst_resp_t"]],["i_axi_err_slv",[[187,2],[198,3]],[[192,4],[192,17]],["axi_dw_downsizer"],["instance","axi_err_slv"]],["mst_req_ar_err",[[207,2],[207,40]],[[207,26],[207,40]],["axi_dw_downsizer"],["variable","logic"]],["mst_req_aw_err",[[208,2],[208,40]],[[208,26],[208,40]],["axi_dw_downsizer"],["variable","logic"]],["i_axi_demux",[[210,2],[233,3]],[[223,4],[223,15]],["axi_dw_downsizer"],["instance","axi_demux"]],["R_IDLE",[[240,4],[240,10]],[[240,4],[240,10]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum14"]],["R_INJECT_AW",[[241,4],[241,15]],[[241,4],[241,15]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum14"]],["R_PASSTHROUGH",[[242,4],[242,17]],[[242,4],[242,17]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum14"]],["R_INCR_DOWNSIZE",[[243,4],[243,19]],[[243,4],[243,19]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum14"]],["R_SPLIT_INCR_DOWNSIZE",[[244,4],[244,25]],[[244,4],[244,25]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum14"]],["r_state_e",[[239,2],[245,14]],[[245,4],[245,13]],["axi_dw_downsizer"],["typedef","#AnonymousEnum14"]],["r_req_t",[[247,2],[256,12]],[[256,4],[256,11]],["axi_dw_downsizer"],["typedef","#AnonymousStructUnion24"]],["w_req_t",[[259,2],[268,12]],[[268,4],[268,11]],["axi_dw_downsizer"],["typedef","#AnonymousStructUnion25"]],["w_req_d",[[270,2],[270,19]],[[270,12],[270,19]],["axi_dw_downsizer"],["variable","w_req_t"]],["w_req_q",[[270,2],[270,28]],[[270,21],[270,28]],["axi_dw_downsizer"],["variable","w_req_d"]],["idle_read_downsizer",[[273,2],[273,49]],[[273,30],[273,49]],["axi_dw_downsizer"],["variable","logic"]],["idx_ar_downsizer",[[274,2],[274,46]],[[274,30],[274,46]],["axi_dw_downsizer"],["variable","tran_id_t"]],["idx_idle_downsizer",[[277,2],[277,30]],[[277,12],[277,30]],["axi_dw_downsizer"],["variable","tran_id_t"]],["i_idle_lzc",[[278,2],[284,3]],[[280,4],[280,14]],["axi_dw_downsizer"],["instance","lzc"]],["id_clash_downsizer",[[287,2],[287,48]],[[287,30],[287,48]],["axi_dw_downsizer"],["variable","logic"]],["idx_id_clash_downsizer",[[288,2],[288,52]],[[288,30],[288,52]],["axi_dw_downsizer"],["variable","tran_id_t"]],["i_id_clash_onehot_to_bin",[[293,2],[298,3]],[[295,4],[295,28]],["axi_dw_downsizer"],["instance","onehot_to_bin"]],["idqueue_push",[[306,2],[306,42]],[[306,30],[306,42]],["axi_dw_downsizer"],["variable","logic"]],["idqueue_pop",[[307,2],[307,41]],[[307,30],[307,41]],["axi_dw_downsizer"],["variable","logic"]],["idqueue_id",[[308,2],[308,40]],[[308,30],[308,40]],["axi_dw_downsizer"],["variable","tran_id_t"]],["idqueue_valid",[[309,2],[309,43]],[[309,30],[309,43]],["axi_dw_downsizer"],["variable","logic"]],["i_read_id_queue",[[311,2],[333,3]],[[315,4],[315,19]],["axi_dw_downsizer"],["instance","id_queue"]],["r_state_d",[[336,4],[336,23]],[[336,14],[336,23]],["axi_dw_downsizer"],["variable","r_state_e"]],["r_state_q",[[336,4],[336,34]],[[336,25],[336,34]],["axi_dw_downsizer"],["variable","r_state_d"]],["r_req_d",[[337,4],[337,19]],[[337,12],[337,19]],["axi_dw_downsizer"],["variable","r_req_t"]],["r_req_q",[[337,4],[337,32]],[[337,25],[337,32]],["axi_dw_downsizer"],["variable","r_req_d"]],["r_data",[[343,4],[343,21]],[[343,15],[343,21]],["axi_dw_downsizer"],["variable","slv_data_t"]],["W_IDLE",[[631,4],[631,10]],[[631,4],[631,10]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum15"]],["W_PASSTHROUGH",[[632,4],[632,17]],[[632,4],[632,17]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum15"]],["W_INCR_DOWNSIZE",[[633,4],[633,19]],[[633,4],[633,19]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum15"]],["W_SPLIT_INCR_DOWNSIZE",[[634,4],[634,25]],[[634,4],[634,25]],["axi_dw_downsizer"],["enum_member","#AnonymousEnum15"]],["w_state_e",[[630,2],[635,14]],[[635,4],[635,13]],["axi_dw_downsizer"],["typedef","#AnonymousEnum15"]],["w_state_d",[[637,2],[637,21]],[[637,12],[637,21]],["axi_dw_downsizer"],["variable","w_state_e"]],["w_state_q",[[637,2],[637,32]],[[637,23],[637,32]],["axi_dw_downsizer"],["variable","w_state_d"]],["forward_b_beat_i",[[641,2],[641,24]],[[641,8],[641,24]],["axi_dw_downsizer"],["variable","logic"]],["forward_b_beat_o",[[642,2],[642,24]],[[642,8],[642,24]],["axi_dw_downsizer"],["variable","logic"]],["forward_b_beat_push",[[643,2],[643,27]],[[643,8],[643,27]],["axi_dw_downsizer"],["variable","logic"]],["forward_b_beat_pop",[[644,2],[644,26]],[[644,8],[644,26]],["axi_dw_downsizer"],["variable","logic"]],["forward_b_beat_full",[[645,2],[645,27]],[[645,8],[645,27]],["axi_dw_downsizer"],["variable","logic"]],["i_forward_b_beats_queue",[[647,2],[663,3]],[[651,4],[651,27]],["axi_dw_downsizer"],["instance","fifo_v3"]],["w_data",[[666,2],[666,19]],[[666,13],[666,19]],["axi_dw_downsizer"],["variable","mst_data_t"]]],[["axi_pkg",["aligned_addr","modifiable"]],["cf_math_pkg",["idx_width"]]],[[[["#AnonymousStructUnion24",[[247,10],[256,3]],[[247,10],[247,16]],["axi_dw_downsizer"],["struct"]],[256,2]],[[["ar",[[248,4],[248,16]],[[248,14],[248,16]],["axi_dw_downsizer","#AnonymousStructUnion24"],["struct_union_member"]],["ar_valid",[[249,4],[249,18]],[[249,10],[249,18]],["axi_dw_downsizer","#AnonymousStructUnion24"],["struct_union_member"]],["ar_throw_error",[[250,4],[250,24]],[[250,10],[250,24]],["axi_dw_downsizer","#AnonymousStructUnion24"],["struct_union_member"]],["r",[[251,4],[251,18]],[[251,17],[251,18]],["axi_dw_downsizer","#AnonymousStructUnion24"],["struct_union_member"]],["r_valid",[[252,4],[252,17]],[[252,10],[252,17]],["axi_dw_downsizer","#AnonymousStructUnion24"],["struct_union_member"]],["burst_len",[[253,4],[253,25]],[[253,16],[253,25]],["axi_dw_downsizer","#AnonymousStructUnion24"],["struct_union_member"]],["orig_ar_size",[[254,4],[254,32]],[[254,20],[254,32]],["axi_dw_downsizer","#AnonymousStructUnion24"],["struct_union_member"]],["injected_aw",[[255,4],[255,21]],[[255,10],[255,21]],["axi_dw_downsizer","#AnonymousStructUnion24"],["struct_union_member"]]]]],[[["#AnonymousStructUnion25",[[259,10],[268,3]],[[259,10],[259,16]],["axi_dw_downsizer"],["struct"]],[268,2]],[[["aw",[[260,4],[260,16]],[[260,14],[260,16]],["axi_dw_downsizer","#AnonymousStructUnion25"],["struct_union_member"]],["aw_valid",[[261,4],[261,18]],[[261,10],[261,18]],["axi_dw_downsizer","#AnonymousStructUnion25"],["struct_union_member"]],["aw_throw_error",[[262,4],[262,24]],[[262,10],[262,24]],["axi_dw_downsizer","#AnonymousStructUnion25"],["struct_union_member"]],["burst_len",[[263,4],[263,25]],[[263,16],[263,25]],["axi_dw_downsizer","#AnonymousStructUnion25"],["struct_union_member"]],["orig_aw_len",[[264,4],[264,30]],[[264,19],[264,30]],["axi_dw_downsizer","#AnonymousStructUnion25"],["struct_union_member"]],["orig_aw_burst",[[265,4],[265,34]],[[265,21],[265,34]],["axi_dw_downsizer","#AnonymousStructUnion25"],["struct_union_member"]],["burst_resp",[[266,4],[266,30]],[[266,20],[266,30]],["axi_dw_downsizer","#AnonymousStructUnion25"],["struct_union_member"]],["orig_aw_size",[[267,4],[267,32]],[[267,20],[267,32]],["axi_dw_downsizer","#AnonymousStructUnion25"],["struct_union_member"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_dw_upsizer.sv",[[[[[["axi_dw_upsizer",[[20,0],[46,4]],[[20,7],[20,21]],[],["module"]],[724,25]],[[["AxiMaxReads",[[21,4],[21,50]],[[21,27],[21,38]],["axi_dw_upsizer"],["parameter-port","unsigned"]],["AxiSlvPortDataWidth",[[22,4],[22,50]],[[22,27],[22,46]],["axi_dw_upsizer"],["parameter-port","unsigned"]],["AxiMstPortDataWidth",[[23,4],[23,50]],[[23,27],[23,46]],["axi_dw_upsizer"],["parameter-port","unsigned"]],["AxiAddrWidth",[[24,4],[24,50]],[[24,27],[24,39]],["axi_dw_upsizer"],["parameter-port","unsigned"]],["AxiIdWidth",[[25,4],[25,50]],[[25,27],[25,37]],["axi_dw_upsizer"],["parameter-port","unsigned"]],["aw_chan_t",[[26,4],[26,54]],[[26,19],[26,28]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["mst_w_chan_t",[[27,4],[27,54]],[[27,19],[27,31]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["slv_w_chan_t",[[28,4],[28,54]],[[28,19],[28,31]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["b_chan_t",[[29,4],[29,54]],[[29,19],[29,27]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["ar_chan_t",[[30,4],[30,54]],[[30,19],[30,28]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["mst_r_chan_t",[[31,4],[31,54]],[[31,19],[31,31]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["slv_r_chan_t",[[32,4],[32,54]],[[32,19],[32,31]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["axi_mst_req_t",[[33,4],[33,54]],[[33,19],[33,32]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["axi_mst_resp_t",[[34,4],[34,54]],[[34,19],[34,33]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["axi_slv_req_t",[[35,4],[35,54]],[[35,19],[35,32]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["axi_slv_resp_t",[[36,4],[36,54]],[[36,19],[36,33]],["axi_dw_upsizer"],["parameter-port","#Unknown"]],["clk_i",[[38,4],[38,31]],[[38,26],[38,31]],["axi_dw_upsizer"],["port","logic"]],["rst_ni",[[39,4],[39,32]],[[39,26],[39,32]],["axi_dw_upsizer"],["port","logic"]],["slv_req_i",[[41,4],[41,35]],[[41,26],[41,35]],["axi_dw_upsizer"],["port","axi_slv_req_t"]],["slv_resp_o",[[42,4],[42,36]],[[42,26],[42,36]],["axi_dw_upsizer"],["port","axi_slv_resp_t"]],["mst_req_o",[[44,4],[44,35]],[[44,26],[44,35]],["axi_dw_upsizer"],["port","axi_mst_req_t"]],["mst_resp_i",[[45,4],[45,36]],[[45,26],[45,36]],["axi_dw_upsizer"],["port","axi_mst_resp_t"]],["TranIdWidth",[[58,2],[58,69]],[[58,13],[58,24]],["axi_dw_upsizer"],["localparam"]],["tran_id_t",[[59,2],[59,44]],[[59,34],[59,43]],["axi_dw_upsizer"],["typedef","logic"]],["AxiSlvPortStrbWidth",[[62,2],[62,59]],[[62,13],[62,32]],["axi_dw_upsizer"],["localparam"]],["AxiMstPortStrbWidth",[[63,2],[63,59]],[[63,13],[63,32]],["axi_dw_upsizer"],["localparam"]],["AxiSlvPortMaxSize",[[65,2],[65,61]],[[65,13],[65,30]],["axi_dw_upsizer"],["localparam"]],["AxiMstPortMaxSize",[[66,2],[66,61]],[[66,13],[66,30]],["axi_dw_upsizer"],["localparam"]],["mst_data_t",[[69,2],[69,58]],[[69,47],[69,57]],["axi_dw_upsizer"],["typedef","logic"]],["slv_data_t",[[70,2],[70,58]],[[70,47],[70,57]],["axi_dw_upsizer"],["typedef","logic"]],["addr_t",[[73,2],[73,42]],[[73,35],[73,41]],["axi_dw_upsizer"],["typedef","logic"]],["id_t",[[76,2],[76,38]],[[76,33],[76,37]],["axi_dw_upsizer"],["typedef","logic"]],["burst_len_t",[[79,2],[79,84]],[[79,72],[79,83]],["axi_dw_upsizer"],["typedef","logic"]],["mst_req",[[82,2],[82,24]],[[82,17],[82,24]],["axi_dw_upsizer"],["variable","axi_mst_req_t"]],["mst_resp",[[83,2],[83,25]],[[83,17],[83,25]],["axi_dw_upsizer"],["variable","axi_mst_resp_t"]],["slv_r_tran",[[91,2],[91,43]],[[91,33],[91,43]],["axi_dw_upsizer"],["variable","slv_r_chan_t"]],["slv_r_valid_tran",[[92,2],[92,49]],[[92,33],[92,49]],["axi_dw_upsizer"],["variable","logic"]],["slv_r_ready_tran",[[93,2],[93,49]],[[93,33],[93,49]],["axi_dw_upsizer"],["variable","logic"]],["i_slv_r_arb",[[95,2],[113,3]],[[101,4],[101,15]],["axi_dw_upsizer"],["instance","rr_arb_tree"]],["mst_r_ready_tran",[[115,2],[115,42]],[[115,26],[115,42]],["axi_dw_upsizer"],["variable","logic"]],["arb_slv_ar_id",[[120,2],[120,39]],[[120,26],[120,39]],["axi_dw_upsizer"],["variable","id_t"]],["arb_slv_ar_req",[[121,2],[121,40]],[[121,26],[121,40]],["axi_dw_upsizer"],["variable","logic"]],["arb_slv_ar_gnt",[[122,2],[122,40]],[[122,26],[122,40]],["axi_dw_upsizer"],["variable","logic"]],["arb_slv_ar_gnt_tran",[[123,2],[123,45]],[[123,26],[123,45]],["axi_dw_upsizer"],["variable","logic"]],["inject_aw_into_ar",[[125,2],[125,43]],[[125,26],[125,43]],["axi_dw_upsizer"],["variable","logic"]],["inject_aw_into_ar_req",[[126,2],[126,47]],[[126,26],[126,47]],["axi_dw_upsizer"],["variable","logic"]],["inject_aw_into_ar_gnt",[[127,2],[127,47]],[[127,26],[127,47]],["axi_dw_upsizer"],["variable","logic"]],["i_slv_ar_arb",[[131,2],[149,3]],[[137,4],[137,16]],["axi_dw_upsizer"],["instance","rr_arb_tree"]],["mst_ar_tran",[[151,2],[151,41]],[[151,30],[151,41]],["axi_dw_upsizer"],["variable","ar_chan_t"]],["mst_ar_id",[[152,2],[152,39]],[[152,30],[152,39]],["axi_dw_upsizer"],["variable","id_t"]],["mst_ar_valid_tran",[[153,2],[153,47]],[[153,30],[153,47]],["axi_dw_upsizer"],["variable","logic"]],["mst_ar_ready_tran",[[154,2],[154,47]],[[154,30],[154,47]],["axi_dw_upsizer"],["variable","logic"]],["mst_req_idx",[[155,2],[155,41]],[[155,30],[155,41]],["axi_dw_upsizer"],["variable","tran_id_t"]],["i_mst_ar_arb",[[157,2],[175,3]],[[163,4],[163,16]],["axi_dw_upsizer"],["instance","rr_arb_tree"]],["axi_err_req",[[181,2],[181,28]],[[181,17],[181,28]],["axi_dw_upsizer"],["variable","axi_mst_req_t"]],["axi_err_resp",[[182,2],[182,29]],[[182,17],[182,29]],["axi_dw_upsizer"],["variable","axi_mst_resp_t"]],["i_axi_err_slv",[[184,2],[195,3]],[[189,4],[189,17]],["axi_dw_upsizer"],["instance","axi_err_slv"]],["mst_req_ar_err",[[204,2],[204,40]],[[204,26],[204,40]],["axi_dw_upsizer"],["variable","logic"]],["mst_req_aw_err",[[205,2],[205,40]],[[205,26],[205,40]],["axi_dw_upsizer"],["variable","logic"]],["i_axi_demux",[[207,2],[230,3]],[[220,4],[220,15]],["axi_dw_upsizer"],["instance","axi_demux"]],["R_IDLE",[[237,4],[237,10]],[[237,4],[237,10]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum16"]],["R_INJECT_AW",[[238,4],[238,15]],[[238,4],[238,15]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum16"]],["R_PASSTHROUGH",[[239,4],[239,17]],[[239,4],[239,17]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum16"]],["R_INCR_UPSIZE",[[240,4],[240,17]],[[240,4],[240,17]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum16"]],["r_state_e",[[236,2],[241,14]],[[241,4],[241,13]],["axi_dw_upsizer"],["typedef","#AnonymousEnum16"]],["w_req_t",[[244,2],[252,12]],[[252,4],[252,11]],["axi_dw_upsizer"],["typedef","#AnonymousStructUnion26"]],["w_req_d",[[254,2],[254,19]],[[254,12],[254,19]],["axi_dw_upsizer"],["variable","w_req_t"]],["w_req_q",[[254,2],[254,28]],[[254,21],[254,28]],["axi_dw_upsizer"],["variable","w_req_d"]],["idle_read_upsizer",[[257,2],[257,47]],[[257,30],[257,47]],["axi_dw_upsizer"],["variable","logic"]],["idx_ar_upsizer",[[258,2],[258,44]],[[258,30],[258,44]],["axi_dw_upsizer"],["variable","tran_id_t"]],["idx_idle_upsizer",[[261,2],[261,28]],[[261,12],[261,28]],["axi_dw_upsizer"],["variable","tran_id_t"]],["i_idle_lzc",[[262,2],[268,3]],[[264,4],[264,14]],["axi_dw_upsizer"],["instance","lzc"]],["id_clash_upsizer",[[271,2],[271,46]],[[271,30],[271,46]],["axi_dw_upsizer"],["variable","logic"]],["idx_id_clash_upsizer",[[272,2],[272,50]],[[272,30],[272,50]],["axi_dw_upsizer"],["variable","tran_id_t"]],["i_id_clash_onehot_to_bin",[[277,2],[282,3]],[[279,4],[279,28]],["axi_dw_upsizer"],["instance","onehot_to_bin"]],["r_upsizer_valid",[[290,2],[290,27]],[[290,12],[290,27]],["axi_dw_upsizer"],["variable","logic"]],["idx_r_upsizer",[[291,2],[291,25]],[[291,12],[291,25]],["axi_dw_upsizer"],["variable","tran_id_t"]],["rid_upsizer_match",[[293,2],[293,43]],[[293,26],[293,43]],["axi_dw_upsizer"],["variable","logic"]],["i_rid_upsizer_lzc",[[302,2],[307,3]],[[304,4],[304,21]],["axi_dw_upsizer"],["instance","onehot_to_bin"]],["r_req_t",[[309,2],[315,12]],[[315,4],[315,11]],["axi_dw_upsizer"],["typedef","#AnonymousStructUnion27"]],["r_state_d",[[318,4],[318,23]],[[318,14],[318,23]],["axi_dw_upsizer"],["variable","r_state_e"]],["r_state_q",[[318,4],[318,34]],[[318,25],[318,34]],["axi_dw_upsizer"],["variable","r_state_d"]],["r_req_d",[[319,4],[319,19]],[[319,12],[319,19]],["axi_dw_upsizer"],["variable","r_req_t"]],["r_req_q",[[319,4],[319,32]],[[319,25],[319,32]],["axi_dw_upsizer"],["variable","r_req_d"]],["r_data",[[325,4],[325,21]],[[325,15],[325,21]],["axi_dw_upsizer"],["variable","slv_data_t"]],["W_IDLE",[[543,4],[543,10]],[[543,4],[543,10]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum17"]],["W_PASSTHROUGH",[[544,4],[544,17]],[[544,4],[544,17]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum17"]],["W_INCR_UPSIZE",[[545,4],[545,17]],[[545,4],[545,17]],["axi_dw_upsizer"],["enum_member","#AnonymousEnum17"]],["w_state_e",[[542,2],[546,14]],[[546,4],[546,13]],["axi_dw_upsizer"],["typedef","#AnonymousEnum17"]],["w_state_d",[[548,2],[548,21]],[[548,12],[548,21]],["axi_dw_upsizer"],["variable","w_state_e"]],["w_state_q",[[548,2],[548,32]],[[548,23],[548,32]],["axi_dw_upsizer"],["variable","w_state_d"]],["w_data",[[551,2],[551,19]],[[551,13],[551,19]],["axi_dw_upsizer"],["variable","mst_data_t"]]],[["axi_pkg",["aligned_addr","beat_addr","modifiable"]],["cf_math_pkg",["idx_width"]]],[[[["#AnonymousStructUnion26",[[244,10],[252,3]],[[244,10],[244,16]],["axi_dw_upsizer"],["struct"]],[252,2]],[[["aw",[[245,4],[245,16]],[[245,14],[245,16]],["axi_dw_upsizer","#AnonymousStructUnion26"],["struct_union_member"]],["aw_valid",[[246,4],[246,18]],[[246,10],[246,18]],["axi_dw_upsizer","#AnonymousStructUnion26"],["struct_union_member"]],["aw_throw_error",[[247,4],[247,24]],[[247,10],[247,24]],["axi_dw_upsizer","#AnonymousStructUnion26"],["struct_union_member"]],["w",[[248,4],[248,18]],[[248,17],[248,18]],["axi_dw_upsizer","#AnonymousStructUnion26"],["struct_union_member"]],["w_valid",[[249,4],[249,17]],[[249,10],[249,17]],["axi_dw_upsizer","#AnonymousStructUnion26"],["struct_union_member"]],["burst_len",[[250,4],[250,28]],[[250,19],[250,28]],["axi_dw_upsizer","#AnonymousStructUnion26"],["struct_union_member"]],["orig_aw_size",[[251,4],[251,32]],[[251,20],[251,32]],["axi_dw_upsizer","#AnonymousStructUnion26"],["struct_union_member"]]]]],[[["#AnonymousStructUnion27",[[309,10],[315,3]],[[309,10],[309,16]],["axi_dw_upsizer"],["struct"]],[315,2]],[[["ar",[[310,4],[310,16]],[[310,14],[310,16]],["axi_dw_upsizer","#AnonymousStructUnion27"],["struct_union_member"]],["ar_valid",[[311,4],[311,18]],[[311,10],[311,18]],["axi_dw_upsizer","#AnonymousStructUnion27"],["struct_union_member"]],["ar_throw_error",[[312,4],[312,24]],[[312,10],[312,24]],["axi_dw_upsizer","#AnonymousStructUnion27"],["struct_union_member"]],["burst_len",[[313,4],[313,28]],[[313,19],[313,28]],["axi_dw_upsizer","#AnonymousStructUnion27"],["struct_union_member"]],["orig_ar_size",[[314,4],[314,32]],[[314,20],[314,32]],["axi_dw_upsizer","#AnonymousStructUnion27"],["struct_union_member"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_err_slv.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_fifo.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_from_mem.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_id_prepend.sv",[[[[[["axi_id_prepend",[[17,0],[77,2]],[[17,7],[17,21]],[],["module"]],[160,9]],[[["NoBus",[[18,2],[18,46]],[[18,25],[18,30]],["axi_id_prepend"],["parameter-port","unsigned"]],["AxiIdWidthSlvPort",[[19,2],[19,46]],[[19,25],[19,42]],["axi_id_prepend"],["parameter-port","unsigned"]],["AxiIdWidthMstPort",[[20,2],[20,46]],[[20,25],[20,42]],["axi_id_prepend"],["parameter-port","unsigned"]],["slv_aw_chan_t",[[21,2],[21,50]],[[21,25],[21,38]],["axi_id_prepend"],["parameter-port","#Unknown"]],["slv_w_chan_t",[[22,2],[22,50]],[[22,25],[22,37]],["axi_id_prepend"],["parameter-port","#Unknown"]],["slv_b_chan_t",[[23,2],[23,50]],[[23,25],[23,37]],["axi_id_prepend"],["parameter-port","#Unknown"]],["slv_ar_chan_t",[[24,2],[24,50]],[[24,25],[24,38]],["axi_id_prepend"],["parameter-port","#Unknown"]],["slv_r_chan_t",[[25,2],[25,50]],[[25,25],[25,37]],["axi_id_prepend"],["parameter-port","#Unknown"]],["mst_aw_chan_t",[[26,2],[26,50]],[[26,25],[26,38]],["axi_id_prepend"],["parameter-port","#Unknown"]],["mst_w_chan_t",[[27,2],[27,50]],[[27,25],[27,37]],["axi_id_prepend"],["parameter-port","#Unknown"]],["mst_b_chan_t",[[28,2],[28,50]],[[28,25],[28,37]],["axi_id_prepend"],["parameter-port","#Unknown"]],["mst_ar_chan_t",[[29,2],[29,50]],[[29,25],[29,38]],["axi_id_prepend"],["parameter-port","#Unknown"]],["mst_r_chan_t",[[30,2],[30,50]],[[30,25],[30,37]],["axi_id_prepend"],["parameter-port","#Unknown"]],["PreIdWidth",[[32,2],[32,82]],[[32,25],[32,35]],["axi_id_prepend"],["parameter-port","#Unknown"]],["pre_id_i",[[34,2],[34,40]],[[34,32],[34,40]],["axi_id_prepend"],["port","logic"]],["slv_aw_chans_i",[[37,2],[37,49]],[[37,35],[37,49]],["axi_id_prepend"],["port","slv_aw_chan_t"]],["slv_aw_valids_i",[[38,2],[38,50]],[[38,35],[38,50]],["axi_id_prepend"],["port","logic"]],["slv_aw_readies_o",[[39,2],[39,51]],[[39,35],[39,51]],["axi_id_prepend"],["port","logic"]],["slv_w_chans_i",[[41,2],[41,48]],[[41,35],[41,48]],["axi_id_prepend"],["port","slv_w_chan_t"]],["slv_w_valids_i",[[42,2],[42,49]],[[42,35],[42,49]],["axi_id_prepend"],["port","logic"]],["slv_w_readies_o",[[43,2],[43,50]],[[43,35],[43,50]],["axi_id_prepend"],["port","logic"]],["slv_b_chans_o",[[45,2],[45,48]],[[45,35],[45,48]],["axi_id_prepend"],["port","slv_b_chan_t"]],["slv_b_valids_o",[[46,2],[46,49]],[[46,35],[46,49]],["axi_id_prepend"],["port","logic"]],["slv_b_readies_i",[[47,2],[47,50]],[[47,35],[47,50]],["axi_id_prepend"],["port","logic"]],["slv_ar_chans_i",[[49,2],[49,49]],[[49,35],[49,49]],["axi_id_prepend"],["port","slv_ar_chan_t"]],["slv_ar_valids_i",[[50,2],[50,50]],[[50,35],[50,50]],["axi_id_prepend"],["port","logic"]],["slv_ar_readies_o",[[51,2],[51,51]],[[51,35],[51,51]],["axi_id_prepend"],["port","logic"]],["slv_r_chans_o",[[53,2],[53,48]],[[53,35],[53,48]],["axi_id_prepend"],["port","slv_r_chan_t"]],["slv_r_valids_o",[[54,2],[54,49]],[[54,35],[54,49]],["axi_id_prepend"],["port","logic"]],["slv_r_readies_i",[[55,2],[55,50]],[[55,35],[55,50]],["axi_id_prepend"],["port","logic"]],["mst_aw_chans_o",[[58,2],[58,49]],[[58,35],[58,49]],["axi_id_prepend"],["port","mst_aw_chan_t"]],["mst_aw_valids_o",[[59,2],[59,50]],[[59,35],[59,50]],["axi_id_prepend"],["port","logic"]],["mst_aw_readies_i",[[60,2],[60,51]],[[60,35],[60,51]],["axi_id_prepend"],["port","logic"]],["mst_w_chans_o",[[62,2],[62,48]],[[62,35],[62,48]],["axi_id_prepend"],["port","mst_w_chan_t"]],["mst_w_valids_o",[[63,2],[63,49]],[[63,35],[63,49]],["axi_id_prepend"],["port","logic"]],["mst_w_readies_i",[[64,2],[64,50]],[[64,35],[64,50]],["axi_id_prepend"],["port","logic"]],["mst_b_chans_i",[[66,2],[66,48]],[[66,35],[66,48]],["axi_id_prepend"],["port","mst_b_chan_t"]],["mst_b_valids_i",[[67,2],[67,49]],[[67,35],[67,49]],["axi_id_prepend"],["port","logic"]],["mst_b_readies_o",[[68,2],[68,50]],[[68,35],[68,50]],["axi_id_prepend"],["port","logic"]],["mst_ar_chans_o",[[70,2],[70,49]],[[70,35],[70,49]],["axi_id_prepend"],["port","mst_ar_chan_t"]],["mst_ar_valids_o",[[71,2],[71,50]],[[71,35],[71,50]],["axi_id_prepend"],["port","logic"]],["mst_ar_readies_i",[[72,2],[72,51]],[[72,35],[72,51]],["axi_id_prepend"],["port","logic"]],["mst_r_chans_i",[[74,2],[74,48]],[[74,35],[74,48]],["axi_id_prepend"],["port","mst_r_chan_t"]],["mst_r_valids_i",[[75,2],[75,49]],[[75,35],[75,49]],["axi_id_prepend"],["port","logic"]],["mst_r_readies_o",[[76,2],[76,50]],[[76,35],[76,50]],["axi_id_prepend"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_id_remap.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_id_serialize.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_intf.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_isolate.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_iw_converter.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_join.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_lfsr.sv",[[[[[["axi_lfsr",[[17,0],[53,2]],[[17,7],[17,15]],[],["module"]],[120,19]],[[["DataWidth",[[19,4],[19,44]],[[19,27],[19,36]],["axi_lfsr"],["parameter-port","unsigned"]],["AddrWidth",[[21,4],[21,44]],[[21,27],[21,36]],["axi_lfsr"],["parameter-port","unsigned"]],["IdWidth",[[23,4],[23,44]],[[23,27],[23,34]],["axi_lfsr"],["parameter-port","unsigned"]],["UserWidth",[[25,4],[25,44]],[[25,27],[25,36]],["axi_lfsr"],["parameter-port","unsigned"]],["axi_req_t",[[27,4],[27,44]],[[27,19],[27,28]],["axi_lfsr"],["parameter-port","#Unknown"]],["axi_rsp_t",[[29,4],[29,44]],[[29,19],[29,28]],["axi_lfsr"],["parameter-port","#Unknown"]],["clk_i",[[32,4],[32,26]],[[32,21],[32,26]],["axi_lfsr"],["port","logic"]],["rst_ni",[[34,4],[34,27]],[[34,21],[34,27]],["axi_lfsr"],["port","logic"]],["testmode_i",[[36,4],[36,31]],[[36,21],[36,31]],["axi_lfsr"],["port","logic"]],["req_i",[[38,4],[38,26]],[[38,21],[38,26]],["axi_lfsr"],["port","axi_req_t"]],["rsp_o",[[40,4],[40,26]],[[40,21],[40,26]],["axi_lfsr"],["port","axi_rsp_t"]],["w_ser_data_i",[[42,4],[42,33]],[[42,21],[42,33]],["axi_lfsr"],["port","logic"]],["w_ser_data_o",[[44,4],[44,33]],[[44,21],[44,33]],["axi_lfsr"],["port","logic"]],["w_ser_en_i",[[46,4],[46,31]],[[46,21],[46,31]],["axi_lfsr"],["port","logic"]],["r_ser_data_i",[[48,4],[48,33]],[[48,21],[48,33]],["axi_lfsr"],["port","logic"]],["r_ser_data_o",[[50,4],[50,33]],[[50,21],[50,33]],["axi_lfsr"],["port","logic"]],["r_ser_en_i",[[52,4],[52,31]],[[52,21],[52,31]],["axi_lfsr"],["port","logic"]],["StrbWidth",[[56,4],[56,54]],[[56,28],[56,37]],["axi_lfsr"],["localparam","unsigned"]],["addr_t",[[59,4],[59,41]],[[59,34],[59,40]],["axi_lfsr"],["typedef","logic"]],["data_t",[[61,4],[61,41]],[[61,34],[61,40]],["axi_lfsr"],["typedef","logic"]],["strb_t",[[63,4],[63,41]],[[63,34],[63,40]],["axi_lfsr"],["typedef","logic"]],["axi_lite_aw_chan_t",[[66,4],[66,59]],[[66,4],[66,59]],["axi_lfsr"],["typedef","#AnonymousStructUnion29"]],["axi_lite_w_chan_t",[[67,4],[67,65]],[[67,4],[67,65]],["axi_lfsr"],["typedef","#AnonymousStructUnion30"]],["axi_lite_b_chan_t",[[68,4],[68,49]],[[68,4],[68,49]],["axi_lfsr"],["typedef","#AnonymousStructUnion31"]],["axi_lite_ar_chan_t",[[70,4],[70,59]],[[70,4],[70,59]],["axi_lfsr"],["typedef","#AnonymousStructUnion32"]],["axi_lite_r_chan_t",[[71,4],[71,57]],[[71,4],[71,57]],["axi_lfsr"],["typedef","#AnonymousStructUnion33"]],["axi_lite_req_t",[[73,4],[73,102]],[[73,4],[73,102]],["axi_lfsr"],["typedef","#AnonymousStructUnion34"]],["axi_lite_rsp_t",[[74,4],[74,82]],[[74,4],[74,82]],["axi_lfsr"],["typedef","#AnonymousStructUnion35"]],["axi_lite_req",[[77,4],[77,31]],[[77,19],[77,31]],["axi_lfsr"],["variable","axi_lite_req_t"]],["axi_lite_rsp",[[78,4],[78,31]],[[78,19],[78,31]],["axi_lfsr"],["variable","axi_lite_rsp_t"]],["i_axi_to_axi_lite",[[80,4],[100,5]],[[92,6],[92,23]],["axi_lfsr"],["instance","axi_to_axi_lite"]],["i_axi_lite_lfsr",[[102,4],[118,5]],[[106,6],[106,21]],["axi_lfsr"],["instance","axi_lite_lfsr"]]],[],[[[["#AnonymousStructUnion29",[[66,4],[66,59]],[[66,4],[66,59]],["axi_lfsr"],["struct"]],[66,58]],[[["addr",[[66,4],[66,59]],[[66,4],[66,59]],["axi_lfsr","#AnonymousStructUnion29"],["struct_union_member"]],["prot",[[66,4],[66,59]],[[66,4],[66,59]],["axi_lfsr","#AnonymousStructUnion29"],["struct_union_member"]]]]],[[["#AnonymousStructUnion30",[[67,4],[67,65]],[[67,4],[67,65]],["axi_lfsr"],["struct"]],[67,64]],[[["data",[[67,4],[67,65]],[[67,4],[67,65]],["axi_lfsr","#AnonymousStructUnion30"],["struct_union_member"]],["strb",[[67,4],[67,65]],[[67,4],[67,65]],["axi_lfsr","#AnonymousStructUnion30"],["struct_union_member"]]]]],[[["#AnonymousStructUnion31",[[68,4],[68,49]],[[68,4],[68,49]],["axi_lfsr"],["struct"]],[68,48]],[[["resp",[[68,4],[68,49]],[[68,4],[68,49]],["axi_lfsr","#AnonymousStructUnion31"],["struct_union_member"]]]]],[[["#AnonymousStructUnion32",[[70,4],[70,59]],[[70,4],[70,59]],["axi_lfsr"],["struct"]],[70,58]],[[["addr",[[70,4],[70,59]],[[70,4],[70,59]],["axi_lfsr","#AnonymousStructUnion32"],["struct_union_member"]],["prot",[[70,4],[70,59]],[[70,4],[70,59]],["axi_lfsr","#AnonymousStructUnion32"],["struct_union_member"]]]]],[[["#AnonymousStructUnion33",[[71,4],[71,57]],[[71,4],[71,57]],["axi_lfsr"],["struct"]],[71,56]],[[["data",[[71,4],[71,57]],[[71,4],[71,57]],["axi_lfsr","#AnonymousStructUnion33"],["struct_union_member"]],["resp",[[71,4],[71,57]],[[71,4],[71,57]],["axi_lfsr","#AnonymousStructUnion33"],["struct_union_member"]]]]],[[["#AnonymousStructUnion34",[[73,4],[73,102]],[[73,4],[73,102]],["axi_lfsr"],["struct"]],[73,101]],[[["aw",[[73,4],[73,102]],[[73,4],[73,102]],["axi_lfsr","#AnonymousStructUnion34"],["struct_union_member"]],["aw_valid",[[73,4],[73,102]],[[73,4],[73,102]],["axi_lfsr","#AnonymousStructUnion34"],["struct_union_member"]],["w",[[73,4],[73,102]],[[73,4],[73,102]],["axi_lfsr","#AnonymousStructUnion34"],["struct_union_member"]],["w_valid",[[73,4],[73,102]],[[73,4],[73,102]],["axi_lfsr","#AnonymousStructUnion34"],["struct_union_member"]],["b_ready",[[73,4],[73,102]],[[73,4],[73,102]],["axi_lfsr","#AnonymousStructUnion34"],["struct_union_member"]],["ar",[[73,4],[73,102]],[[73,4],[73,102]],["axi_lfsr","#AnonymousStructUnion34"],["struct_union_member"]],["ar_valid",[[73,4],[73,102]],[[73,4],[73,102]],["axi_lfsr","#AnonymousStructUnion34"],["struct_union_member"]],["r_ready",[[73,4],[73,102]],[[73,4],[73,102]],["axi_lfsr","#AnonymousStructUnion34"],["struct_union_member"]]]]],[[["#AnonymousStructUnion35",[[74,4],[74,82]],[[74,4],[74,82]],["axi_lfsr"],["struct"]],[74,81]],[[["aw_ready",[[74,4],[74,82]],[[74,4],[74,82]],["axi_lfsr","#AnonymousStructUnion35"],["struct_union_member"]],["w_ready",[[74,4],[74,82]],[[74,4],[74,82]],["axi_lfsr","#AnonymousStructUnion35"],["struct_union_member"]],["b",[[74,4],[74,82]],[[74,4],[74,82]],["axi_lfsr","#AnonymousStructUnion35"],["struct_union_member"]],["b_valid",[[74,4],[74,82]],[[74,4],[74,82]],["axi_lfsr","#AnonymousStructUnion35"],["struct_union_member"]],["ar_ready",[[74,4],[74,82]],[[74,4],[74,82]],["axi_lfsr","#AnonymousStructUnion35"],["struct_union_member"]],["r",[[74,4],[74,82]],[[74,4],[74,82]],["axi_lfsr","#AnonymousStructUnion35"],["struct_union_member"]],["r_valid",[[74,4],[74,82]],[[74,4],[74,82]],["axi_lfsr","#AnonymousStructUnion35"],["struct_union_member"]]]]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/include/axi/typedef.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_lite_demux.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_lite_dw_converter.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_lite_from_mem.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_lite_join.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_lite_lfsr.sv",[[[[[["axi_lite_lfsr",[[17,0],[47,2]],[[17,7],[17,20]],[],["module"]],[135,24]],[[["DataWidth",[[19,4],[19,44]],[[19,27],[19,36]],["axi_lite_lfsr"],["parameter-port","unsigned"]],["axi_lite_req_t",[[21,4],[21,44]],[[21,19],[21,33]],["axi_lite_lfsr"],["parameter-port","#Unknown"]],["axi_lite_rsp_t",[[23,4],[23,44]],[[23,19],[23,33]],["axi_lite_lfsr"],["parameter-port","#Unknown"]],["clk_i",[[26,4],[26,31]],[[26,26],[26,31]],["axi_lite_lfsr"],["port","logic"]],["rst_ni",[[28,4],[28,32]],[[28,26],[28,32]],["axi_lite_lfsr"],["port","logic"]],["testmode_i",[[30,4],[30,36]],[[30,26],[30,36]],["axi_lite_lfsr"],["port","logic"]],["req_i",[[32,4],[32,31]],[[32,26],[32,31]],["axi_lite_lfsr"],["port","axi_lite_req_t"]],["rsp_o",[[34,4],[34,31]],[[34,26],[34,31]],["axi_lite_lfsr"],["port","axi_lite_rsp_t"]],["w_ser_data_i",[[36,4],[36,38]],[[36,26],[36,38]],["axi_lite_lfsr"],["port","logic"]],["w_ser_data_o",[[38,4],[38,38]],[[38,26],[38,38]],["axi_lite_lfsr"],["port","logic"]],["w_ser_en_i",[[40,4],[40,36]],[[40,26],[40,36]],["axi_lite_lfsr"],["port","logic"]],["r_ser_data_i",[[42,4],[42,38]],[[42,26],[42,38]],["axi_lite_lfsr"],["port","logic"]],["r_ser_data_o",[[44,4],[44,38]],[[44,26],[44,38]],["axi_lite_lfsr"],["port","logic"]],["r_ser_en_i",[[46,4],[46,36]],[[46,26],[46,36]],["axi_lite_lfsr"],["port","logic"]],["StrbWidth",[[50,4],[50,54]],[[50,28],[50,37]],["axi_lite_lfsr"],["localparam","unsigned"]],["w_lfsr_en",[[52,4],[52,19]],[[52,10],[52,19]],["axi_lite_lfsr"],["variable","logic"]],["r_lfsr_en",[[53,4],[53,19]],[[53,10],[53,19]],["axi_lite_lfsr"],["variable","logic"]],["w_b_fifo_ready",[[55,4],[55,24]],[[55,10],[55,24]],["axi_lite_lfsr"],["variable","logic"]],["w_data_in",[[58,4],[58,35]],[[58,26],[58,35]],["axi_lite_lfsr"],["variable","logic"]],["w_data_out",[[58,4],[58,47]],[[58,37],[58,47]],["axi_lite_lfsr"],["variable","w_data_in"]],["i_axi_opt_lfsr_w",[[64,4],[76,5]],[[66,6],[66,22]],["axi_lite_lfsr"],["instance","axi_opt_lfsr"]],["i_stream_fifo_w_b",[[94,4],[110,5]],[[98,6],[98,23]],["axi_lite_lfsr"],["instance","stream_fifo"]],["i_axi_opt_lfsr_r",[[118,4],[130,5]],[[120,6],[120,22]],["axi_lite_lfsr"],["instance","axi_opt_lfsr"]]]]],[[["axi_opt_lfsr",[[140,0],[154,2]],[[140,7],[140,19]],[],["module"]],[222,23]],[[["Width",[[141,4],[141,40]],[[141,27],[141,32]],["axi_opt_lfsr"],["parameter-port","unsigned"]],["clk_i",[[144,4],[144,22]],[[144,17],[144,22]],["axi_opt_lfsr"],["port","logic"]],["rst_ni",[[146,4],[146,23]],[[146,17],[146,23]],["axi_opt_lfsr"],["port","logic"]],["en_i",[[147,4],[147,21]],[[147,17],[147,21]],["axi_opt_lfsr"],["port","logic"]],["ser_data_i",[[148,4],[148,27]],[[148,17],[148,27]],["axi_opt_lfsr"],["port","logic"]],["ser_data_o",[[149,4],[149,27]],[[149,17],[149,27]],["axi_opt_lfsr"],["port","logic"]],["ser_en_i",[[150,4],[150,25]],[[150,17],[150,25]],["axi_opt_lfsr"],["port","logic"]],["inp_en_i",[[151,4],[151,25]],[[151,17],[151,25]],["axi_opt_lfsr"],["port","logic"]],["data_i",[[152,4],[152,35]],[[152,29],[152,35]],["axi_opt_lfsr"],["port","logic"]],["data_o",[[153,4],[153,35]],[[153,29],[153,35]],["axi_opt_lfsr"],["port","logic"]],["LfsrIdxWidth",[[157,4],[157,73]],[[157,28],[157,40]],["axi_opt_lfsr"],["localparam","unsigned"]],["MaxNumTabs",[[159,4],[159,43]],[[159,28],[159,38]],["axi_opt_lfsr"],["localparam","unsigned"]],["xnor_entry_t",[[162,4],[162,65]],[[162,35],[162,47]],["axi_opt_lfsr"],["typedef","logic"]],["XnorFeedback",[[163,4],[163,29]],[[163,17],[163,29]],["axi_opt_lfsr"],["variable","xnor_entry_t"]],["reg_d",[[166,4],[166,27]],[[166,22],[166,27]],["axi_opt_lfsr"],["variable","logic"]],["reg_q",[[166,4],[166,34]],[[166,29],[166,34]],["axi_opt_lfsr"],["variable","reg_d"]],["xnor_feedback",[[169,4],[169,23]],[[169,10],[169,23]],["axi_opt_lfsr"],["variable","logic"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_lite_mailbox.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_lite_mux.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_lite_regs.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_lite_to_apb.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_lite_to_axi.sv",[[[[[["axi_lite_to_axi",[[17,0],[34,2]],[[17,7],[17,22]],[],["module"]],[95,0]],[[["AxiDataWidth",[[18,2],[18,45]],[[18,25],[18,37]],["axi_lite_to_axi"],["parameter-port","unsigned"]],["req_lite_t",[[20,2],[20,36]],[[20,18],[20,28]],["axi_lite_to_axi"],["parameter-port","#Unknown"]],["resp_lite_t",[[21,2],[21,36]],[[21,17],[21,28]],["axi_lite_to_axi"],["parameter-port","#Unknown"]],["axi_req_t",[[23,2],[23,36]],[[23,19],[23,28]],["axi_lite_to_axi"],["parameter-port","#Unknown"]],["axi_resp_t",[[24,2],[24,36]],[[24,18],[24,28]],["axi_lite_to_axi"],["parameter-port","#Unknown"]],["slv_req_lite_i",[[27,2],[27,40]],[[27,26],[27,40]],["axi_lite_to_axi"],["port","req_lite_t"]],["slv_resp_lite_o",[[28,2],[28,41]],[[28,26],[28,41]],["axi_lite_to_axi"],["port","resp_lite_t"]],["slv_aw_cache_i",[[29,2],[29,40]],[[29,26],[29,40]],["axi_lite_to_axi"],["port","axi_pkg::cache_t"]],["slv_ar_cache_i",[[30,2],[30,40]],[[30,26],[30,40]],["axi_lite_to_axi"],["port","axi_pkg::cache_t"]],["mst_req_o",[[32,2],[32,35]],[[32,26],[32,35]],["axi_lite_to_axi"],["port","axi_req_t"]],["mst_resp_i",[[33,2],[33,36]],[[33,26],[33,36]],["axi_lite_to_axi"],["port","axi_resp_t"]],["AxiSize",[[35,2],[35,88]],[[35,26],[35,33]],["axi_lite_to_axi"],["localparam","unsigned"]]]]],[[["axi_lite_to_axi_intf",[[96,0],[103,2]],[[96,7],[96,27]],[],["module"]],[159,9]],[[["AXI_DATA_WIDTH",[[97,2],[97,47]],[[97,25],[97,39]],["axi_lite_to_axi_intf"],["parameter-port","unsigned"]],["in",[[99,2],[99,20]],[[99,18],[99,20]],["axi_lite_to_axi_intf"],["port","AXI_LITE.Slave"]],["slv_aw_cache_i",[[100,2],[100,39]],[[100,25],[100,39]],["axi_lite_to_axi_intf"],["port","axi_pkg::cache_t"]],["slv_ar_cache_i",[[101,2],[101,39]],[[101,25],[101,39]],["axi_lite_to_axi_intf"],["port","axi_pkg::cache_t"]],["out",[[102,2],[102,21]],[[102,18],[102,21]],["axi_lite_to_axi_intf"],["port","AXI_BUS.Master"]],["AxiSize",[[104,2],[104,90]],[[104,26],[104,33]],["axi_lite_to_axi_intf"],["localparam","unsigned"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_lite_xbar.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_modify_address.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_multicut.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_mux.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_pkg.sv",[[[[[["axi_pkg",[[22,0],[22,16]],[[22,8],[22,15]],[],["package"]],[534,10]],[[["BurstWidth",[[24,2],[24,45]],[[24,25],[24,35]],["axi_pkg"],["parameter","unsigned"]],["RespWidth",[[26,2],[26,45]],[[26,25],[26,34]],["axi_pkg"],["parameter","unsigned"]],["CacheWidth",[[28,2],[28,45]],[[28,25],[28,35]],["axi_pkg"],["parameter","unsigned"]],["ProtWidth",[[30,2],[30,45]],[[30,25],[30,34]],["axi_pkg"],["parameter","unsigned"]],["QosWidth",[[32,2],[32,45]],[[32,25],[32,33]],["axi_pkg"],["parameter","unsigned"]],["RegionWidth",[[34,2],[34,45]],[[34,25],[34,36]],["axi_pkg"],["parameter","unsigned"]],["LenWidth",[[36,2],[36,45]],[[36,25],[36,33]],["axi_pkg"],["parameter","unsigned"]],["SizeWidth",[[38,2],[38,45]],[[38,25],[38,34]],["axi_pkg"],["parameter","unsigned"]],["LockWidth",[[40,2],[40,45]],[[40,25],[40,34]],["axi_pkg"],["parameter","unsigned"]],["AtopWidth",[[42,2],[42,45]],[[42,25],[42,34]],["axi_pkg"],["parameter","unsigned"]],["NsaidWidth",[[44,2],[44,45]],[[44,25],[44,35]],["axi_pkg"],["parameter","unsigned"]],["burst_t",[[47,2],[47,31]],[[47,23],[47,30]],["axi_pkg"],["typedef","logic"]],["resp_t",[[49,2],[49,31]],[[49,24],[49,30]],["axi_pkg"],["typedef","logic"]],["cache_t",[[51,2],[51,31]],[[51,23],[51,30]],["axi_pkg"],["typedef","logic"]],["prot_t",[[53,2],[53,31]],[[53,24],[53,30]],["axi_pkg"],["typedef","logic"]],["qos_t",[[55,2],[55,31]],[[55,25],[55,30]],["axi_pkg"],["typedef","logic"]],["region_t",[[57,2],[57,31]],[[57,22],[57,30]],["axi_pkg"],["typedef","logic"]],["len_t",[[59,2],[59,31]],[[59,25],[59,30]],["axi_pkg"],["typedef","logic"]],["size_t",[[61,2],[61,31]],[[61,24],[61,30]],["axi_pkg"],["typedef","logic"]],["atop_t",[[63,2],[63,31]],[[63,24],[63,30]],["axi_pkg"],["typedef","logic"]],["nsaid_t",[[65,2],[65,31]],[[65,23],[65,30]],["axi_pkg"],["typedef","logic"]],["BURST_FIXED",[[74,2],[74,33]],[[74,13],[74,24]],["axi_pkg"],["localparam"]],["BURST_INCR",[[80,2],[80,33]],[[80,13],[80,23]],["axi_pkg"],["localparam"]],["BURST_WRAP",[[86,2],[86,33]],[[86,13],[86,23]],["axi_pkg"],["localparam"]],["RESP_OKAY",[[90,2],[90,33]],[[90,13],[90,22]],["axi_pkg"],["localparam"]],["RESP_EXOKAY",[[93,2],[93,33]],[[93,13],[93,24]],["axi_pkg"],["localparam"]],["RESP_SLVERR",[[96,2],[96,33]],[[96,13],[96,24]],["axi_pkg"],["localparam"]],["RESP_DECERR",[[99,2],[99,33]],[[99,13],[99,24]],["axi_pkg"],["localparam"]],["CACHE_BUFFERABLE",[[103,2],[103,40]],[[103,13],[103,29]],["axi_pkg"],["localparam"]],["CACHE_MODIFIABLE",[[106,2],[106,40]],[[106,13],[106,29]],["axi_pkg"],["localparam"]],["CACHE_RD_ALLOC",[[109,2],[109,40]],[[109,13],[109,27]],["axi_pkg"],["localparam"]],["CACHE_WR_ALLOC",[[112,2],[112,40]],[[112,13],[112,27]],["axi_pkg"],["localparam"]],["largest_addr_t",[[122,2],[122,39]],[[122,24],[122,38]],["axi_pkg"],["typedef","logic"]],["DEVICE_NONBUFFERABLE",[[228,4],[228,24]],[[228,4],[228,24]],["axi_pkg"],["enum_member","#AnonymousEnum18"]],["DEVICE_BUFFERABLE",[[229,4],[229,21]],[[229,4],[229,21]],["axi_pkg"],["enum_member","#AnonymousEnum18"]],["NORMAL_NONCACHEABLE_NONBUFFERABLE",[[230,4],[230,37]],[[230,4],[230,37]],["axi_pkg"],["enum_member","#AnonymousEnum18"]],["NORMAL_NONCACHEABLE_BUFFERABLE",[[231,4],[231,34]],[[231,4],[231,34]],["axi_pkg"],["enum_member","#AnonymousEnum18"]],["WTHRU_NOALLOCATE",[[232,4],[232,20]],[[232,4],[232,20]],["axi_pkg"],["enum_member","#AnonymousEnum18"]],["WTHRU_RALLOCATE",[[233,4],[233,19]],[[233,4],[233,19]],["axi_pkg"],["enum_member","#AnonymousEnum18"]],["WTHRU_WALLOCATE",[[234,4],[234,19]],[[234,4],[234,19]],["axi_pkg"],["enum_member","#AnonymousEnum18"]],["WTHRU_RWALLOCATE",[[235,4],[235,20]],[[235,4],[235,20]],["axi_pkg"],["enum_member","#AnonymousEnum18"]],["WBACK_NOALLOCATE",[[236,4],[236,20]],[[236,4],[236,20]],["axi_pkg"],["enum_member","#AnonymousEnum18"]],["WBACK_RALLOCATE",[[237,4],[237,19]],[[237,4],[237,19]],["axi_pkg"],["enum_member","#AnonymousEnum18"]],["WBACK_WALLOCATE",[[238,4],[238,19]],[[238,4],[238,19]],["axi_pkg"],["enum_member","#AnonymousEnum18"]],["WBACK_RWALLOCATE",[[239,4],[239,20]],[[239,4],[239,20]],["axi_pkg"],["enum_member","#AnonymousEnum18"]],["mem_type_t",[[227,2],[240,15]],[[240,4],[240,14]],["axi_pkg"],["typedef","#AnonymousEnum18"]],["ATOP_ATOMICSWAP",[[383,2],[383,42]],[[383,13],[383,28]],["axi_pkg"],["localparam"]],["ATOP_ATOMICCMP",[[393,2],[393,42]],[[393,13],[393,27]],["axi_pkg"],["localparam"]],["ATOP_NONE",[[396,2],[396,38]],[[396,13],[396,22]],["axi_pkg"],["localparam"]],["ATOP_ATOMICSTORE",[[403,2],[403,38]],[[403,13],[403,29]],["axi_pkg"],["localparam"]],["ATOP_ATOMICLOAD",[[411,2],[411,38]],[[411,13],[411,28]],["axi_pkg"],["localparam"]],["ATOP_LITTLE_END",[[417,2],[417,37]],[[417,13],[417,28]],["axi_pkg"],["localparam"]],["ATOP_BIG_END",[[419,2],[419,37]],[[419,13],[419,25]],["axi_pkg"],["localparam"]],["ATOP_ADD",[[422,2],[422,33]],[[422,13],[422,21]],["axi_pkg"],["localparam"]],["ATOP_CLR",[[424,2],[424,33]],[[424,13],[424,21]],["axi_pkg"],["localparam"]],["ATOP_EOR",[[426,2],[426,33]],[[426,13],[426,21]],["axi_pkg"],["localparam"]],["ATOP_SET",[[428,2],[428,33]],[[428,13],[428,21]],["axi_pkg"],["localparam"]],["ATOP_SMAX",[[431,2],[431,33]],[[431,13],[431,22]],["axi_pkg"],["localparam"]],["ATOP_SMIN",[[434,2],[434,33]],[[434,13],[434,22]],["axi_pkg"],["localparam"]],["ATOP_UMAX",[[437,2],[437,33]],[[437,13],[437,22]],["axi_pkg"],["localparam"]],["ATOP_UMIN",[[440,2],[440,33]],[[440,13],[440,22]],["axi_pkg"],["localparam"]],["ATOP_R_RESP",[[443,2],[443,33]],[[443,13],[443,24]],["axi_pkg"],["localparam"]],["DemuxAw",[[447,2],[447,44]],[[447,25],[447,32]],["axi_pkg"],["localparam","logic"]],["DemuxW",[[449,2],[449,44]],[[449,25],[449,31]],["axi_pkg"],["localparam","logic"]],["DemuxB",[[451,2],[451,44]],[[451,25],[451,31]],["axi_pkg"],["localparam","logic"]],["DemuxAr",[[453,2],[453,44]],[[453,25],[453,32]],["axi_pkg"],["localparam","logic"]],["DemuxR",[[455,2],[455,44]],[[455,25],[455,31]],["axi_pkg"],["localparam","logic"]],["MuxAw",[[457,2],[457,44]],[[457,25],[457,30]],["axi_pkg"],["localparam","logic"]],["MuxW",[[459,2],[459,44]],[[459,25],[459,29]],["axi_pkg"],["localparam","logic"]],["MuxB",[[461,2],[461,44]],[[461,25],[461,29]],["axi_pkg"],["localparam","logic"]],["MuxAr",[[463,2],[463,44]],[[463,25],[463,30]],["axi_pkg"],["localparam","logic"]],["MuxR",[[465,2],[465,44]],[[465,25],[465,29]],["axi_pkg"],["localparam","logic"]],["NO_LATENCY",[[468,4],[468,37]],[[468,4],[468,14]],["axi_pkg"],["enum_member","#AnonymousEnum19"]],["CUT_SLV_AX",[[469,4],[469,37]],[[469,4],[469,14]],["axi_pkg"],["enum_member","#AnonymousEnum19"]],["CUT_MST_AX",[[470,4],[470,33]],[[470,4],[470,14]],["axi_pkg"],["enum_member","#AnonymousEnum19"]],["CUT_ALL_AX",[[471,4],[471,53]],[[471,4],[471,14]],["axi_pkg"],["enum_member","#AnonymousEnum19"]],["CUT_SLV_PORTS",[[472,4],[472,64]],[[472,4],[472,17]],["axi_pkg"],["enum_member","#AnonymousEnum19"]],["CUT_MST_PORTS",[[473,4],[473,54]],[[473,4],[473,17]],["axi_pkg"],["enum_member","#AnonymousEnum19"]],["CUT_ALL_PORTS",[[474,4],[474,37]],[[474,4],[474,17]],["axi_pkg"],["enum_member","#AnonymousEnum19"]],["xbar_latency_e",[[467,2],[475,19]],[[475,4],[475,18]],["axi_pkg"],["typedef","#AnonymousEnum19"]],["xbar_cfg_t",[[478,2],[518,15]],[[518,4],[518,14]],["axi_pkg"],["typedef","#AnonymousStructUnion36"]],["xbar_rule_64_t",[[521,2],[525,19]],[[525,4],[525,18]],["axi_pkg"],["typedef","#AnonymousStructUnion37"]],["xbar_rule_32_t",[[528,2],[532,19]],[[532,4],[532,18]],["axi_pkg"],["typedef","#AnonymousStructUnion38"]]],[],[[[["num_bytes",[[115,2],[115,61]],[[115,39],[115,48]],["axi_pkg"],["function"]],[117,12]],[[["size",[[115,49],[115,60]],[[115,56],[115,60]],["axi_pkg","num_bytes"],["port","size_t"]]]]],[[["aligned_addr",[[125,2],[125,82]],[[125,36],[125,48]],["axi_pkg"],["function"]],[127,12]],[[["addr",[[125,49],[125,68]],[[125,64],[125,68]],["axi_pkg","aligned_addr"],["port","largest_addr_t"]],["size",[[125,70],[125,81]],[[125,77],[125,81]],["axi_pkg","aligned_addr"],["port","size_t"]]]]],[[["wrap_boundary",[[133,2],[133,95]],[[133,36],[133,49]],["axi_pkg"],["function"]],[162,12]],[[["addr",[[133,51],[133,70]],[[133,66],[133,70]],["axi_pkg","wrap_boundary"],["port","largest_addr_t"]],["size",[[133,72],[133,83]],[[133,79],[133,83]],["axi_pkg","wrap_boundary"],["port","size_t"]],["len",[[133,85],[133,94]],[[133,91],[133,94]],["axi_pkg","wrap_boundary"],["port","len_t"]],["wrap_addr",[[134,4],[134,28]],[[134,19],[134,28]],["axi_pkg","wrap_boundary"],["variable","largest_addr_t"]]]]],[[["beat_addr",[[165,2],[166,97]],[[166,2],[166,11]],["axi_pkg"],["function"]],[195,12]],[[["addr",[[166,12],[166,31]],[[166,27],[166,31]],["axi_pkg","beat_addr"],["port","largest_addr_t"]],["size",[[166,33],[166,44]],[[166,40],[166,44]],["axi_pkg","beat_addr"],["port","size_t"]],["len",[[166,46],[166,55]],[[166,52],[166,55]],["axi_pkg","beat_addr"],["port","len_t"]],["burst",[[166,57],[166,70]],[[166,65],[166,70]],["axi_pkg","beat_addr"],["port","burst_t"]],["i_beat",[[166,72],[166,96]],[[166,90],[166,96]],["axi_pkg","beat_addr"],["port","unsigned"]],["ret_addr",[[167,4],[167,34]],[[167,19],[167,27]],["axi_pkg","beat_addr"],["variable","largest_addr_t"]],["wrp_bond",[[168,4],[168,32]],[[168,19],[168,27]],["axi_pkg","beat_addr"],["variable","largest_addr_t"]]]]],[[["beat_lower_byte",[[198,2],[200,63]],[[199,2],[199,17]],["axi_pkg"],["function"]],[203,12]],[[["addr",[[199,18],[199,37]],[[199,33],[199,37]],["axi_pkg","beat_lower_byte"],["port","largest_addr_t"]],["size",[[199,39],[199,50]],[[199,46],[199,50]],["axi_pkg","beat_lower_byte"],["port","size_t"]],["len",[[199,52],[199,61]],[[199,58],[199,61]],["axi_pkg","beat_lower_byte"],["port","len_t"]],["burst",[[199,63],[199,76]],[[199,71],[199,76]],["axi_pkg","beat_lower_byte"],["port","burst_t"]],["strobe_width",[[200,6],[200,36]],[[200,24],[200,36]],["axi_pkg","beat_lower_byte"],["port","unsigned"]],["i_beat",[[200,38],[200,62]],[[200,56],[200,62]],["axi_pkg","beat_lower_byte"],["port","unsigned"]],["_addr",[[201,4],[201,68]],[[201,19],[201,24]],["axi_pkg","beat_lower_byte"],["variable","largest_addr_t"]]]]],[[["beat_upper_byte",[[206,2],[208,63]],[[207,2],[207,17]],["axi_pkg"],["function"]],[214,12]],[[["addr",[[207,18],[207,37]],[[207,33],[207,37]],["axi_pkg","beat_upper_byte"],["port","largest_addr_t"]],["size",[[207,39],[207,50]],[[207,46],[207,50]],["axi_pkg","beat_upper_byte"],["port","size_t"]],["len",[[207,52],[207,61]],[[207,58],[207,61]],["axi_pkg","beat_upper_byte"],["port","len_t"]],["burst",[[207,63],[207,76]],[[207,71],[207,76]],["axi_pkg","beat_upper_byte"],["port","burst_t"]],["strobe_width",[[208,6],[208,36]],[[208,24],[208,36]],["axi_pkg","beat_upper_byte"],["port","unsigned"]],["i_beat",[[208,38],[208,62]],[[208,56],[208,62]],["axi_pkg","beat_upper_byte"],["port","unsigned"]]]]],[[["bufferable",[[217,2],[217,52]],[[217,27],[217,37]],["axi_pkg"],["function"]],[219,12]],[[["cache",[[217,38],[217,51]],[[217,46],[217,51]],["axi_pkg","bufferable"],["port","cache_t"]]]]],[[["modifiable",[[222,2],[222,52]],[[222,27],[222,37]],["axi_pkg"],["function"]],[224,12]],[[["cache",[[222,38],[222,51]],[[222,46],[222,51]],["axi_pkg","modifiable"],["port","cache_t"]]]]],[[["get_arcache",[[243,2],[243,62]],[[243,33],[243,44]],["axi_pkg"],["function"]],[258,12]],[[["mtype",[[243,45],[243,61]],[[243,56],[243,61]],["axi_pkg","get_arcache"],["port","mem_type_t"]]]]],[[["get_awcache",[[261,2],[261,62]],[[261,33],[261,44]],["axi_pkg"],["function"]],[276,12]],[[["mtype",[[261,45],[261,61]],[[261,56],[261,61]],["axi_pkg","get_awcache"],["port","mem_type_t"]]]]],[[["resp_precedence",[[288,2],[288,73]],[[288,28],[288,43]],["axi_pkg"],["function"]],[315,12]],[[["resp_a",[[288,44],[288,57]],[[288,51],[288,57]],["axi_pkg","resp_precedence"],["port","resp_t"]],["resp_b",[[288,59],[288,72]],[[288,66],[288,72]],["axi_pkg","resp_precedence"],["port","resp_t"]]]]],[[["aw_width",[[318,2],[319,68]],[[318,34],[318,42]],["axi_pkg"],["function"]],[323,12]],[[["addr_width",[[318,43],[318,66]],[[318,56],[318,66]],["axi_pkg","aw_width"],["port","unsigned"]],["id_width",[[318,68],[318,89]],[[318,81],[318,89]],["axi_pkg","aw_width"],["port","unsigned"]],["user_width",[[319,43],[319,66]],[[319,56],[319,66]],["axi_pkg","aw_width"],["port","unsigned"]]]]],[[["w_width",[[326,2],[326,92]],[[326,34],[326,41]],["axi_pkg"],["function"]],[330,12]],[[["data_width",[[326,42],[326,65]],[[326,55],[326,65]],["axi_pkg","w_width"],["port","unsigned"]],["user_width",[[326,67],[326,90]],[[326,80],[326,90]],["axi_pkg","w_width"],["port","unsigned"]]]]],[[["b_width",[[333,2],[333,90]],[[333,34],[333,41]],["axi_pkg"],["function"]],[336,12]],[[["id_width",[[333,42],[333,63]],[[333,55],[333,63]],["axi_pkg","b_width"],["port","unsigned"]],["user_width",[[333,65],[333,88]],[[333,78],[333,88]],["axi_pkg","b_width"],["port","unsigned"]]]]],[[["ar_width",[[339,2],[340,68]],[[339,34],[339,42]],["axi_pkg"],["function"]],[344,12]],[[["addr_width",[[339,43],[339,66]],[[339,56],[339,66]],["axi_pkg","ar_width"],["port","unsigned"]],["id_width",[[339,68],[339,89]],[[339,81],[339,89]],["axi_pkg","ar_width"],["port","unsigned"]],["user_width",[[340,43],[340,66]],[[340,56],[340,66]],["axi_pkg","ar_width"],["port","unsigned"]]]]],[[["r_width",[[347,2],[348,67]],[[347,34],[347,41]],["axi_pkg"],["function"]],[352,12]],[[["data_width",[[347,42],[347,65]],[[347,55],[347,65]],["axi_pkg","r_width"],["port","unsigned"]],["id_width",[[347,67],[347,88]],[[347,80],[347,88]],["axi_pkg","r_width"],["port","unsigned"]],["user_width",[[348,42],[348,65]],[[348,55],[348,65]],["axi_pkg","r_width"],["port","unsigned"]]]]],[[["req_width",[[355,2],[357,101]],[[355,34],[355,43]],["axi_pkg"],["function"]],[364,12]],[[["addr_width",[[355,44],[355,67]],[[355,57],[355,67]],["axi_pkg","req_width"],["port","unsigned"]],["data_width",[[355,72],[355,95]],[[355,85],[355,95]],["axi_pkg","req_width"],["port","unsigned"]],["id_width",[[356,44],[356,65]],[[356,57],[356,65]],["axi_pkg","req_width"],["port","unsigned"]],["aw_user_width",[[356,72],[356,98]],[[356,85],[356,98]],["axi_pkg","req_width"],["port","unsigned"]],["ar_user_width",[[357,44],[357,70]],[[357,57],[357,70]],["axi_pkg","req_width"],["port","unsigned"]],["w_user_width",[[357,72],[357,97]],[[357,85],[357,97]],["axi_pkg","req_width"],["port","unsigned"]]]]],[[["rsp_width",[[367,2],[368,98]],[[367,34],[367,43]],["axi_pkg"],["function"]],[374,12]],[[["data_width",[[367,44],[367,67]],[[367,57],[367,67]],["axi_pkg","rsp_width"],["port","unsigned"]],["id_width",[[367,71],[367,92]],[[367,84],[367,92]],["axi_pkg","rsp_width"],["port","unsigned"]],["r_user_width",[[368,44],[368,69]],[[368,57],[368,69]],["axi_pkg","rsp_width"],["port","unsigned"]],["b_user_width",[[368,71],[368,96]],[[368,84],[368,96]],["axi_pkg","rsp_width"],["port","unsigned"]]]]],[[["#AnonymousStructUnion36",[[478,10],[518,3]],[[478,10],[478,16]],["axi_pkg"],["struct"]],[518,2]],[[["NoSlvPorts",[[481,4],[481,29]],[[481,19],[481,29]],["axi_pkg","#AnonymousStructUnion36"],["struct_union_member"]],["NoMstPorts",[[484,4],[484,29]],[[484,19],[484,29]],["axi_pkg","#AnonymousStructUnion36"],["struct_union_member"]],["MaxMstTrans",[[487,4],[487,30]],[[487,19],[487,30]],["axi_pkg","#AnonymousStructUnion36"],["struct_union_member"]],["MaxSlvTrans",[[490,4],[490,30]],[[490,19],[490,30]],["axi_pkg","#AnonymousStructUnion36"],["struct_union_member"]],["FallThrough",[[494,4],[494,30]],[[494,19],[494,30]],["axi_pkg","#AnonymousStructUnion36"],["struct_union_member"]],["LatencyMode",[[498,4],[498,30]],[[498,19],[498,30]],["axi_pkg","#AnonymousStructUnion36"],["struct_union_member"]],["PipelineStages",[[501,4],[501,33]],[[501,19],[501,33]],["axi_pkg","#AnonymousStructUnion36"],["struct_union_member"]],["AxiIdWidthSlvPorts",[[504,4],[504,37]],[[504,19],[504,37]],["axi_pkg","#AnonymousStructUnion36"],["struct_union_member"]],["AxiIdUsedSlvPorts",[[507,4],[507,36]],[[507,19],[507,36]],["axi_pkg","#AnonymousStructUnion36"],["struct_union_member"]],["UniqueIds",[[509,4],[509,28]],[[509,19],[509,28]],["axi_pkg","#AnonymousStructUnion36"],["struct_union_member"]],["AxiAddrWidth",[[511,4],[511,31]],[[511,19],[511,31]],["axi_pkg","#AnonymousStructUnion36"],["struct_union_member"]],["AxiDataWidth",[[513,4],[513,31]],[[513,19],[513,31]],["axi_pkg","#AnonymousStructUnion36"],["struct_union_member"]],["NoAddrRules",[[517,4],[517,30]],[[517,19],[517,30]],["axi_pkg","#AnonymousStructUnion36"],["struct_union_member"]]]]],[[["#AnonymousStructUnion37",[[521,10],[525,3]],[[521,10],[521,16]],["axi_pkg"],["struct"]],[525,2]],[[["idx",[[522,4],[522,20]],[[522,17],[522,20]],["axi_pkg","#AnonymousStructUnion37"],["struct_union_member"]],["start_addr",[[523,4],[523,27]],[[523,17],[523,27]],["axi_pkg","#AnonymousStructUnion37"],["struct_union_member"]],["end_addr",[[524,4],[524,25]],[[524,17],[524,25]],["axi_pkg","#AnonymousStructUnion37"],["struct_union_member"]]]]],[[["#AnonymousStructUnion38",[[528,10],[532,3]],[[528,10],[528,16]],["axi_pkg"],["struct"]],[532,2]],[[["idx",[[529,4],[529,20]],[[529,17],[529,20]],["axi_pkg","#AnonymousStructUnion38"],["struct_union_member"]],["start_addr",[[530,4],[530,27]],[[530,17],[530,27]],["axi_pkg","#AnonymousStructUnion38"],["struct_union_member"]],["end_addr",[[531,4],[531,25]],[[531,17],[531,25]],["axi_pkg","#AnonymousStructUnion38"],["struct_union_member"]]]]]]]]]],[],2]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_rw_join.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_rw_split.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_serializer.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_sim_mem.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_slave_compare.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_test.sv",[[[[[["axi_test",[[20,0],[20,17]],[[20,8],[20,16]],[],["package"]],[2796,9]],[[["aw_queue",[[2314,11],[2587,23]],[[2587,12],[2587,20]],["axi_test"],["variable","aw_chan_t"]],["w_queue",[[2588,2],[2588,22]],[[2588,12],[2588,19]],["axi_test"],["variable","w_chan_t"]],["b_queue",[[2589,2],[2589,22]],[[2589,12],[2589,19]],["axi_test"],["variable","b_chan_t"]],["ar_queues",[[2590,2],[2590,35]],[[2590,12],[2590,21]],["axi_test"],["variable","aw_chan_t"]],["r_queues",[[2591,2],[2591,34]],[[2591,12],[2591,20]],["axi_test"],["variable","r_chan_t"]]],[["axi_pkg",["*"]]]]]]],["axi_pkg","axi_test","axi_driver_t","std","rand_id_queue_pkg"],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_throttle.sv",[[[[[["axi_throttle",[[11,0],[47,2]],[[11,7],[11,19]],[],["module"]],[101,23]],[[["MaxNumAwPending",[[13,4],[13,46]],[[13,27],[13,42]],["axi_throttle"],["parameter-port","unsigned"]],["MaxNumArPending",[[15,4],[15,46]],[[15,27],[15,42]],["axi_throttle"],["parameter-port","unsigned"]],["axi_req_t",[[17,4],[17,36]],[[17,19],[17,28]],["axi_throttle"],["parameter-port","#Unknown"]],["axi_rsp_t",[[19,4],[19,36]],[[19,19],[19,28]],["axi_throttle"],["parameter-port","#Unknown"]],["WCntWidth",[[21,4],[21,78]],[[21,27],[21,36]],["axi_throttle"],["parameter-port","#Unknown"]],["RCntWidth",[[23,4],[23,78]],[[23,27],[23,36]],["axi_throttle"],["parameter-port","#Unknown"]],["w_credit_t",[[25,4],[25,53]],[[25,19],[25,29]],["axi_throttle"],["parameter-port","#Unknown"]],["r_credit_t",[[27,4],[27,53]],[[27,19],[27,29]],["axi_throttle"],["parameter-port","#Unknown"]],["clk_i",[[30,4],[30,22]],[[30,17],[30,22]],["axi_throttle"],["port","logic"]],["rst_ni",[[32,4],[32,23]],[[32,17],[32,23]],["axi_throttle"],["port","logic"]],["req_i",[[35,4],[35,26]],[[35,21],[35,26]],["axi_throttle"],["port","axi_req_t"]],["rsp_o",[[37,4],[37,26]],[[37,21],[37,26]],["axi_throttle"],["port","axi_rsp_t"]],["req_o",[[39,4],[39,26]],[[39,21],[39,26]],["axi_throttle"],["port","axi_req_t"]],["rsp_i",[[41,4],[41,26]],[[41,21],[41,26]],["axi_throttle"],["port","axi_rsp_t"]],["w_credit_i",[[44,4],[44,32]],[[44,22],[44,32]],["axi_throttle"],["port","w_credit_t"]],["r_credit_i",[[46,4],[46,32]],[[46,22],[46,32]],["axi_throttle"],["port","r_credit_t"]],["throttled_aw_valid",[[50,4],[50,28]],[[50,10],[50,28]],["axi_throttle"],["variable","logic"]],["throttled_ar_valid",[[51,4],[51,28]],[[51,10],[51,28]],["axi_throttle"],["variable","logic"]],["throttled_aw_ready",[[54,4],[54,28]],[[54,10],[54,28]],["axi_throttle"],["variable","logic"]],["throttled_ar_ready",[[55,4],[55,28]],[[55,10],[55,28]],["axi_throttle"],["variable","logic"]],["i_stream_throttle_aw",[[58,4],[70,5]],[[60,6],[60,26]],["axi_throttle"],["instance","stream_throttle"]],["i_stream_throttle_ar",[[73,4],[85,5]],[[75,6],[75,26]],["axi_throttle"],["instance","stream_throttle"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_to_axi_lite.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_to_detailed_mem.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_to_mem_banked.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_to_mem_interleaved.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_to_mem_split.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_to_mem.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_xbar.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_xp.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/formal/counter_properties.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/formal/fall_through_register_properties.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/formal/fifo_v3_properties.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/assertions.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/assertions.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["PRIM_ASSERT_SV",[[9,0],[11,0]],[[9,8],[9,22]],["source.systemverilog"],["macro"]],["INC_ASSERT",[[30,0],[31,0]],[[30,8],[30,18]],["source.systemverilog"],["macro"]],["PRIM_STRINGIFY",[[36,0],[38,0]],[[36,8],[36,22]],["source.systemverilog"],["macro"]],["ASSERT_RPT",[[39,0],[47,0]],[[39,8],[39,18]],["source.systemverilog"],["macro"]],["ASSERT_DEFAULT_CLK",[[52,0],[53,0]],[[52,8],[52,26]],["source.systemverilog"],["macro"]],["ASSERT_DEFAULT_RST",[[53,0],[55,0]],[[53,8],[53,26]],["source.systemverilog"],["macro"]],["ASSERT_I",[[57,0],[65,0]],[[57,8],[57,16]],["source.systemverilog"],["macro"]],["ASSERT_INIT",[[66,0],[76,0]],[[66,8],[66,19]],["source.systemverilog"],["macro"]],["ASSERT_FINAL",[[79,0],[89,0]],[[79,8],[79,20]],["source.systemverilog"],["macro"]],["ASSERT",[[91,0],[98,0]],[[91,8],[91,14]],["source.systemverilog"],["macro"]],["ASSERT_NEVER",[[104,0],[112,0]],[[104,8],[104,20]],["source.systemverilog"],["macro"]],["ASSERT_KNOWN",[[114,0],[119,0]],[[114,8],[114,20]],["source.systemverilog"],["macro"]],["COVER",[[120,0],[125,0]],[[120,8],[120,13]],["source.systemverilog"],["macro"]],["ASSERT_PULSE",[[130,0],[135,0]],[[130,8],[130,20]],["source.systemverilog"],["macro"]],["ASSERT_IF",[[137,0],[142,0]],[[137,8],[137,17]],["source.systemverilog"],["macro"]],["ASSERT_KNOWN_IF",[[144,0],[150,0]],[[144,8],[144,23]],["source.systemverilog"],["macro"]],["ASSUME",[[155,0],[163,0]],[[155,8],[155,14]],["source.systemverilog"],["macro"]],["ASSUME_I",[[164,0],[172,0]],[[164,8],[164,16]],["source.systemverilog"],["macro"]],["ASSUME_FPV",[[181,0],[186,0]],[[181,8],[181,18]],["source.systemverilog"],["macro"]],["ASSUME_I_FPV",[[188,0],[193,0]],[[188,8],[188,20]],["source.systemverilog"],["macro"]],["COVER_FPV",[[195,0],[200,0]],[[195,8],[195,17]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["COMMON_CELLS_REGISTERS_SVH_",[[16,0],[18,0]],[[16,8],[16,35]],["source.systemverilog"],["macro"]],["REG_DFLT_CLK",[[37,0],[38,0]],[[37,8],[37,20]],["source.systemverilog"],["macro"]],["REG_DFLT_RST",[[38,0],[40,0]],[[38,8],[38,20]],["source.systemverilog"],["macro"]],["FF",[[46,0],[55,0]],[[46,8],[46,10]],["source.systemverilog"],["macro"]],["FFAR",[[61,0],[70,0]],[[61,8],[61,12]],["source.systemverilog"],["macro"]],["FFARN",[[77,0],[80,0]],[[77,8],[77,13]],["source.systemverilog"],["macro"]],["FFSR",[[86,0],[94,0]],[[86,8],[86,12]],["source.systemverilog"],["macro"]],["FFSRN",[[100,0],[108,0]],[[100,8],[100,13]],["source.systemverilog"],["macro"]],["FFNR",[[112,0],[117,0]],[[112,8],[112,12]],["source.systemverilog"],["macro"]],["FFL",[[124,0],[135,0]],[[124,8],[124,11]],["source.systemverilog"],["macro"]],["FFLAR",[[142,0],[153,0]],[[142,8],[142,13]],["source.systemverilog"],["macro"]],["FFLARN",[[161,0],[164,0]],[[161,8],[161,14]],["source.systemverilog"],["macro"]],["FFLSR",[[171,0],[183,0]],[[171,8],[171,13]],["source.systemverilog"],["macro"]],["FFLSRN",[[190,0],[202,0]],[[190,8],[190,14]],["source.systemverilog"],["macro"]],["FFLARNC",[[210,0],[226,0]],[[210,8],[210,15]],["source.systemverilog"],["macro"]],["FFLNR",[[231,0],[238,0]],[[231,8],[231,13]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/addr_decode_dync.sv",[[[[[["addr_decode_dync",[[37,0],[96,2]],[[37,7],[37,23]],[],["module"]],[190,9]],[[["NoIndices",[[39,2],[39,42]],[[39,25],[39,34]],["addr_decode_dync"],["parameter-port","unsigned"]],["NoRules",[[41,2],[41,42]],[[41,25],[41,32]],["addr_decode_dync"],["parameter-port","unsigned"]],["addr_t",[[43,2],[43,42]],[[43,25],[43,31]],["addr_decode_dync"],["parameter-port","#Unknown"]],["rule_t",[[61,2],[61,42]],[[61,25],[61,31]],["addr_decode_dync"],["parameter-port","#Unknown"]],["Napot",[[63,2],[63,38]],[[63,25],[63,30]],["addr_decode_dync"],["parameter-port","#Unknown"]],["IdxWidth",[[67,2],[67,70]],[[67,25],[67,33]],["addr_decode_dync"],["parameter-port","#Unknown"]],["idx_t",[[71,2],[71,57]],[[71,25],[71,30]],["addr_decode_dync"],["parameter-port","#Unknown"]],["addr_i",[[74,2],[74,36]],[[74,30],[74,36]],["addr_decode_dync"],["port","addr_t"]],["addr_map_i",[[76,2],[76,40]],[[76,30],[76,40]],["addr_decode_dync"],["port","rule_t"]],["idx_o",[[78,2],[78,35]],[[78,30],[78,35]],["addr_decode_dync"],["port","idx_t"]],["dec_valid_o",[[80,2],[80,41]],[[80,30],[80,41]],["addr_decode_dync"],["port","logic"]],["dec_error_o",[[82,2],[82,41]],[[82,30],[82,41]],["addr_decode_dync"],["port","logic"]],["en_default_idx_i",[[86,2],[86,46]],[[86,30],[86,46]],["addr_decode_dync"],["port","logic"]],["default_idx_i",[[92,2],[92,43]],[[92,30],[92,43]],["addr_decode_dync"],["port","idx_t"]],["config_ongoing_i",[[95,2],[95,46]],[[95,30],[95,46]],["addr_decode_dync"],["port","logic"]],["matched_rules",[[98,2],[98,35]],[[98,22],[98,35]],["addr_decode_dync"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/addr_decode_napot.sv",[[[[[["addr_decode_napot",[[16,0],[65,2]],[[16,7],[16,24]],[],["module"]],[91,9]],[[["NoIndices",[[18,2],[18,42]],[[18,25],[18,34]],["addr_decode_napot"],["parameter-port","unsigned"]],["NoRules",[[20,2],[20,42]],[[20,25],[20,32]],["addr_decode_napot"],["parameter-port","unsigned"]],["addr_t",[[22,2],[22,42]],[[22,25],[22,31]],["addr_decode_napot"],["parameter-port","#Unknown"]],["rule_t",[[35,2],[35,42]],[[35,25],[35,31]],["addr_decode_napot"],["parameter-port","#Unknown"]],["IdxWidth",[[39,2],[39,70]],[[39,25],[39,33]],["addr_decode_napot"],["parameter-port","#Unknown"]],["idx_t",[[43,2],[43,57]],[[43,25],[43,30]],["addr_decode_napot"],["parameter-port","#Unknown"]],["addr_i",[[46,2],[46,36]],[[46,30],[46,36]],["addr_decode_napot"],["port","addr_t"]],["addr_map_i",[[48,2],[48,40]],[[48,30],[48,40]],["addr_decode_napot"],["port","rule_t"]],["idx_o",[[50,2],[50,35]],[[50,30],[50,35]],["addr_decode_napot"],["port","idx_t"]],["dec_valid_o",[[52,2],[52,41]],[[52,30],[52,41]],["addr_decode_napot"],["port","logic"]],["dec_error_o",[[54,2],[54,41]],[[54,30],[54,41]],["addr_decode_napot"],["port","logic"]],["en_default_idx_i",[[58,2],[58,46]],[[58,30],[58,46]],["addr_decode_napot"],["port","logic"]],["default_idx_i",[[64,2],[64,43]],[[64,30],[64,43]],["addr_decode_napot"],["port","idx_t"]],["rule_range_t",[[68,2],[72,17]],[[72,4],[72,16]],["addr_decode_napot"],["typedef","#AnonymousStructUnion39"]],["i_addr_decode_dync",[[74,2],[89,1]],[[80,4],[80,22]],["addr_decode_napot"],["instance","addr_decode_dync"]]],[],[[[["#AnonymousStructUnion39",[[68,10],[72,3]],[[68,10],[68,16]],["addr_decode_napot"],["struct"]],[72,2]],[[["idx",[[69,4],[69,21]],[[69,18],[69,21]],["addr_decode_napot","#AnonymousStructUnion39"],["struct_union_member"]],["start_addr",[[70,4],[70,28]],[[70,18],[70,28]],["addr_decode_napot","#AnonymousStructUnion39"],["struct_union_member"]],["end_addr",[[71,4],[71,26]],[[71,18],[71,26]],["addr_decode_napot","#AnonymousStructUnion39"],["struct_union_member"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/addr_decode.sv",[[[[[["addr_decode",[[34,0],[90,2]],[[34,7],[34,18]],[],["module"]],[110,9]],[[["NoIndices",[[36,2],[36,42]],[[36,25],[36,34]],["addr_decode"],["parameter-port","unsigned"]],["NoRules",[[38,2],[38,42]],[[38,25],[38,32]],["addr_decode"],["parameter-port","unsigned"]],["addr_t",[[40,2],[40,42]],[[40,25],[40,31]],["addr_decode"],["parameter-port","#Unknown"]],["rule_t",[[58,2],[58,42]],[[58,25],[58,31]],["addr_decode"],["parameter-port","#Unknown"]],["Napot",[[60,2],[60,38]],[[60,25],[60,30]],["addr_decode"],["parameter-port","#Unknown"]],["IdxWidth",[[64,2],[64,70]],[[64,25],[64,33]],["addr_decode"],["parameter-port","#Unknown"]],["idx_t",[[68,2],[68,57]],[[68,25],[68,30]],["addr_decode"],["parameter-port","#Unknown"]],["addr_i",[[71,2],[71,36]],[[71,30],[71,36]],["addr_decode"],["port","addr_t"]],["addr_map_i",[[73,2],[73,40]],[[73,30],[73,40]],["addr_decode"],["port","rule_t"]],["idx_o",[[75,2],[75,35]],[[75,30],[75,35]],["addr_decode"],["port","idx_t"]],["dec_valid_o",[[77,2],[77,41]],[[77,30],[77,41]],["addr_decode"],["port","logic"]],["dec_error_o",[[79,2],[79,41]],[[79,30],[79,41]],["addr_decode"],["port","logic"]],["en_default_idx_i",[[83,2],[83,46]],[[83,30],[83,46]],["addr_decode"],["port","logic"]],["default_idx_i",[[89,2],[89,43]],[[89,30],[89,43]],["addr_decode"],["port","idx_t"]],["i_addr_decode_dync",[[93,2],[108,3]],[[99,4],[99,22]],["addr_decode"],["instance","addr_decode_dync"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/binary_to_gray.sv",[[[[[["binary_to_gray",[[14,0],[19,2]],[[14,7],[14,21]],[],["module"]],[21,9]],[[["N",[[15,4],[15,24]],[[15,18],[15,19]],["binary_to_gray"],["parameter-port","int"]],["A",[[17,4],[17,26]],[[17,25],[17,26]],["binary_to_gray"],["port","logic"]],["Z",[[18,4],[18,26]],[[18,25],[18,26]],["binary_to_gray"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cb_filter_pkg.sv",[[[[[["cb_filter_pkg",[[13,0],[13,22]],[[13,8],[13,21]],[],["package"]],[25,10]],[[["cb_seed_t",[[14,2],[17,14]],[[17,4],[17,13]],["cb_filter_pkg"],["typedef","#AnonymousStructUnion40"]],["EgSeeds",[[20,2],[24,4]],[[20,29],[20,36]],["cb_filter_pkg"],["localparam","cb_seed_t"]]],[],[[[["#AnonymousStructUnion40",[[14,10],[17,3]],[[14,10],[14,16]],["cb_filter_pkg"],["struct"]],[17,2]],[[["PermuteSeed",[[15,4],[15,28]],[[15,17],[15,28]],["cb_filter_pkg","#AnonymousStructUnion40"],["struct_union_member"]],["XorSeed",[[16,4],[16,24]],[[16,17],[16,24]],["cb_filter_pkg","#AnonymousStructUnion40"],["struct_union_member"]]]]]]]]]],[],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cb_filter.sv",[[[[[["cb_filter",[[42,0],[68,2]],[[42,7],[42,16]],[],["module"]],[198,0]],[[["KHashes",[[43,2],[43,45]],[[43,25],[43,32]],["cb_filter"],["parameter-port","unsigned"]],["HashWidth",[[44,2],[44,45]],[[44,25],[44,34]],["cb_filter"],["parameter-port","unsigned"]],["HashRounds",[[45,2],[45,45]],[[45,25],[45,35]],["cb_filter"],["parameter-port","unsigned"]],["InpWidth",[[46,2],[46,46]],[[46,25],[46,33]],["cb_filter"],["parameter-port","unsigned"]],["BucketWidth",[[47,2],[47,45]],[[47,25],[47,36]],["cb_filter"],["parameter-port","unsigned"]],["Seeds",[[49,2],[49,81]],[[49,51],[49,56]],["cb_filter"],["parameter-port","cb_filter_pkg::cb_seed_t"]],["clk_i",[[51,2],[51,36]],[[51,31],[51,36]],["cb_filter"],["port","logic"]],["rst_ni",[[52,2],[52,37]],[[52,31],[52,37]],["cb_filter"],["port","logic"]],["look_data_i",[[54,2],[54,42]],[[54,31],[54,42]],["cb_filter"],["port","logic"]],["look_valid_o",[[55,2],[55,43]],[[55,31],[55,43]],["cb_filter"],["port","logic"]],["incr_data_i",[[57,2],[57,42]],[[57,31],[57,42]],["cb_filter"],["port","logic"]],["incr_valid_i",[[58,2],[58,43]],[[58,31],[58,43]],["cb_filter"],["port","logic"]],["decr_data_i",[[60,2],[60,42]],[[60,31],[60,42]],["cb_filter"],["port","logic"]],["decr_valid_i",[[61,2],[61,43]],[[61,31],[61,43]],["cb_filter"],["port","logic"]],["filter_clear_i",[[63,2],[63,45]],[[63,31],[63,45]],["cb_filter"],["port","logic"]],["filter_usage_o",[[64,2],[64,45]],[[64,31],[64,45]],["cb_filter"],["port","logic"]],["filter_full_o",[[65,2],[65,44]],[[65,31],[65,44]],["cb_filter"],["port","logic"]],["filter_empty_o",[[66,2],[66,45]],[[66,31],[66,45]],["cb_filter"],["port","logic"]],["filter_error_o",[[67,2],[67,45]],[[67,31],[67,45]],["cb_filter"],["port","logic"]],["NoCounters",[[70,2],[70,53]],[[70,26],[70,36]],["cb_filter"],["localparam","unsigned"]],["look_ind",[[73,2],[73,33]],[[73,25],[73,33]],["cb_filter"],["variable","logic"]],["incr_ind",[[74,2],[74,33]],[[74,25],[74,33]],["cb_filter"],["variable","logic"]],["decr_ind",[[75,2],[75,33]],[[75,25],[75,33]],["cb_filter"],["variable","logic"]],["bucket_en",[[77,2],[77,34]],[[77,25],[77,34]],["cb_filter"],["variable","logic"]],["bucket_down",[[78,2],[78,36]],[[78,25],[78,36]],["cb_filter"],["variable","logic"]],["bucket_occupied",[[79,2],[79,40]],[[79,25],[79,40]],["cb_filter"],["variable","logic"]],["bucket_overflow",[[80,2],[80,40]],[[80,25],[80,40]],["cb_filter"],["variable","logic"]],["bucket_full",[[81,2],[81,36]],[[81,25],[81,36]],["cb_filter"],["variable","logic"]],["bucket_empty",[[82,2],[82,37]],[[82,25],[82,37]],["cb_filter"],["variable","logic"]],["data_in_bucket",[[84,2],[84,39]],[[84,25],[84,39]],["cb_filter"],["variable","logic"]],["cnt_en",[[86,2],[86,14]],[[86,8],[86,14]],["cb_filter"],["variable","logic"]],["cnt_down",[[87,2],[87,16]],[[87,8],[87,16]],["cb_filter"],["variable","logic"]],["cnt_overflow",[[88,2],[88,20]],[[88,8],[88,20]],["cb_filter"],["variable","logic"]],["i_look_hashes",[[93,2],[102,3]],[[99,4],[99,17]],["cb_filter"],["instance","hash_block"]],["i_incr_hashes",[[109,2],[118,3]],[[115,4],[115,17]],["cb_filter"],["instance","hash_block"]],["i_decr_hashes",[[123,2],[132,3]],[[129,4],[129,17]],["cb_filter"],["instance","hash_block"]],["bucket_content",[[153,4],[153,42]],[[153,28],[153,42]],["cb_filter"],["variable","logic"]],["i_bucket",[[154,4],[166,5]],[[156,6],[156,14]],["cb_filter"],["instance","counter"]],["i_tot_count",[[177,2],[189,3]],[[179,4],[179,15]],["cb_filter"],["instance","counter"]]]]],[[["hash_block",[[200,0],[209,2]],[[200,7],[200,17]],[],["module"]],[247,9]],[[["NoHashes",[[201,2],[201,65]],[[201,25],[201,33]],["hash_block"],["parameter-port","unsigned"]],["InpWidth",[[202,2],[202,66]],[[202,25],[202,33]],["hash_block"],["parameter-port","unsigned"]],["HashWidth",[[203,2],[203,65]],[[203,25],[203,34]],["hash_block"],["parameter-port","unsigned"]],["NoRounds",[[204,2],[204,65]],[[204,25],[204,33]],["hash_block"],["parameter-port","unsigned"]],["Seeds",[[205,2],[205,82]],[[205,52],[205,57]],["hash_block"],["parameter-port","cb_filter_pkg::cb_seed_t"]],["data_i",[[207,2],[207,40]],[[207,34],[207,40]],["hash_block"],["port","logic"]],["indicator_o",[[208,2],[208,45]],[[208,34],[208,45]],["hash_block"],["port","logic"]],["hashes",[[211,2],[211,47]],[[211,41],[211,47]],["hash_block"],["variable","logic"]],["i_hash",[[214,4],[224,5]],[[220,6],[220,12]],["hash_block"],["instance","sub_per_hash"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cc_onehot.sv",[[[[[["cc_onehot",[[17,0],[22,2]],[[17,7],[17,16]],[],["module"]],[49,9]],[[["Width",[[18,2],[18,34]],[[18,25],[18,30]],["cc_onehot"],["parameter-port","unsigned"]],["d_i",[[20,2],[20,30]],[[20,27],[20,30]],["cc_onehot"],["port","logic"]],["is_onehot_o",[[21,2],[21,26]],[[21,15],[21,26]],["cc_onehot"],["port","logic"]],["LVLS",[[27,4],[27,44]],[[27,19],[27,23]],["cc_onehot"],["localparam","int"]],["sum",[[29,4],[29,41]],[[29,38],[29,41]],["cc_onehot"],["variable","logic"]],["carry",[[29,4],[29,48]],[[29,43],[29,48]],["cc_onehot"],["variable","sum"]],["carry_array",[[30,4],[30,32]],[[30,21],[30,32]],["cc_onehot"],["variable","logic"]],["LVLWidth",[[38,6],[38,56]],[[38,30],[38,38]],["cc_onehot"],["localparam","unsigned"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cdc_2phase_clearable.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cdc_2phase.sv",[[[[[["cdc_2phase",[[42,0],[56,2]],[[42,7],[42,17]],[],["module"]],[89,0]],[[["T",[[43,2],[43,26]],[[43,17],[43,18]],["cdc_2phase"],["parameter-port","#Unknown"]],["src_rst_ni",[[45,2],[45,25]],[[45,15],[45,25]],["cdc_2phase"],["port","logic"]],["src_clk_i",[[46,2],[46,24]],[[46,15],[46,24]],["cdc_2phase"],["port","logic"]],["src_data_i",[[47,2],[47,25]],[[47,15],[47,25]],["cdc_2phase"],["port","T"]],["src_valid_i",[[48,2],[48,26]],[[48,15],[48,26]],["cdc_2phase"],["port","logic"]],["src_ready_o",[[49,2],[49,26]],[[49,15],[49,26]],["cdc_2phase"],["port","logic"]],["dst_rst_ni",[[51,2],[51,25]],[[51,15],[51,25]],["cdc_2phase"],["port","logic"]],["dst_clk_i",[[52,2],[52,24]],[[52,15],[52,24]],["cdc_2phase"],["port","logic"]],["dst_data_o",[[53,2],[53,25]],[[53,15],[53,25]],["cdc_2phase"],["port","T"]],["dst_valid_o",[[54,2],[54,26]],[[54,15],[54,26]],["cdc_2phase"],["port","logic"]],["dst_ready_i",[[55,2],[55,26]],[[55,15],[55,26]],["cdc_2phase"],["port","logic"]],["async_req",[[59,28],[59,43]],[[59,34],[59,43]],["cdc_2phase"],["variable","logic"]],["async_ack",[[60,28],[60,43]],[[60,34],[60,43]],["cdc_2phase"],["variable","logic"]],["async_data",[[61,28],[61,40]],[[61,30],[61,40]],["cdc_2phase"],["variable","T"]],["i_src",[[64,2],[73,3]],[[64,26],[64,31]],["cdc_2phase"],["instance","cdc_2phase_src"]],["i_dst",[[76,2],[85,3]],[[76,26],[76,31]],["cdc_2phase"],["instance","cdc_2phase_dst"]]]]],[[["cdc_2phase_src",[[91,0],[102,2]],[[91,7],[91,21]],[],["module"]],[138,0]],[[["T",[[92,2],[92,26]],[[92,17],[92,18]],["cdc_2phase_src"],["parameter-port","#Unknown"]],["rst_ni",[[94,2],[94,21]],[[94,15],[94,21]],["cdc_2phase_src"],["port","logic"]],["clk_i",[[95,2],[95,20]],[[95,15],[95,20]],["cdc_2phase_src"],["port","logic"]],["data_i",[[96,2],[96,21]],[[96,15],[96,21]],["cdc_2phase_src"],["port","T"]],["valid_i",[[97,2],[97,22]],[[97,15],[97,22]],["cdc_2phase_src"],["port","logic"]],["ready_o",[[98,2],[98,22]],[[98,15],[98,22]],["cdc_2phase_src"],["port","logic"]],["async_req_o",[[99,2],[99,26]],[[99,15],[99,26]],["cdc_2phase_src"],["port","logic"]],["async_ack_i",[[100,2],[100,26]],[[100,15],[100,26]],["cdc_2phase_src"],["port","logic"]],["async_data_o",[[101,2],[101,27]],[[101,15],[101,27]],["cdc_2phase_src"],["port","T"]],["req_src_q",[[105,2],[105,17]],[[105,8],[105,17]],["cdc_2phase_src"],["variable","logic"]],["ack_src_q",[[105,2],[105,28]],[[105,19],[105,28]],["cdc_2phase_src"],["variable","req_src_q"]],["ack_q",[[105,2],[105,35]],[[105,30],[105,35]],["cdc_2phase_src"],["variable","ack_src_q"]],["data_src_q",[[107,2],[107,14]],[[107,4],[107,14]],["cdc_2phase_src"],["variable","T"]]]]],[[["cdc_2phase_dst",[[141,0],[152,2]],[[141,7],[141,21]],[],["module"]],[197,9]],[[["T",[[142,2],[142,26]],[[142,17],[142,18]],["cdc_2phase_dst"],["parameter-port","#Unknown"]],["rst_ni",[[144,2],[144,21]],[[144,15],[144,21]],["cdc_2phase_dst"],["port","logic"]],["clk_i",[[145,2],[145,20]],[[145,15],[145,20]],["cdc_2phase_dst"],["port","logic"]],["data_o",[[146,2],[146,21]],[[146,15],[146,21]],["cdc_2phase_dst"],["port","T"]],["valid_o",[[147,2],[147,22]],[[147,15],[147,22]],["cdc_2phase_dst"],["port","logic"]],["ready_i",[[148,2],[148,22]],[[148,15],[148,22]],["cdc_2phase_dst"],["port","logic"]],["async_req_i",[[149,2],[149,26]],[[149,15],[149,26]],["cdc_2phase_dst"],["port","logic"]],["async_ack_o",[[150,2],[150,26]],[[150,15],[150,26]],["cdc_2phase_dst"],["port","logic"]],["async_data_i",[[151,2],[151,27]],[[151,15],[151,27]],["cdc_2phase_dst"],["port","T"]],["req_dst_q",[[156,2],[156,17]],[[156,8],[156,17]],["cdc_2phase_dst"],["variable","logic"]],["req_q0",[[156,2],[156,25]],[[156,19],[156,25]],["cdc_2phase_dst"],["variable","req_dst_q"]],["req_q1",[[156,2],[156,33]],[[156,27],[156,33]],["cdc_2phase_dst"],["variable","req_q0"]],["ack_dst_q",[[156,2],[156,44]],[[156,35],[156,44]],["cdc_2phase_dst"],["variable","req_q1"]],["data_dst_q",[[158,2],[158,14]],[[158,4],[158,14]],["cdc_2phase_dst"],["variable","T"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cdc_4phase.sv",[[[[[["cdc_4phase",[[35,0],[52,2]],[[35,7],[35,17]],[],["module"]],[89,0]],[[["T",[[36,2],[36,26]],[[36,17],[36,18]],["cdc_4phase"],["parameter-port","#Unknown"]],["DECOUPLED",[[37,2],[37,32]],[[37,16],[37,25]],["cdc_4phase"],["parameter-port","#Unknown"]],["SEND_RESET_MSG",[[38,2],[38,37]],[[38,16],[38,30]],["cdc_4phase"],["parameter-port","#Unknown"]],["RESET_MSG",[[39,2],[39,32]],[[39,14],[39,23]],["cdc_4phase"],["parameter-port","#Unknown"]],["src_rst_ni",[[41,2],[41,25]],[[41,15],[41,25]],["cdc_4phase"],["port","logic"]],["src_clk_i",[[42,2],[42,24]],[[42,15],[42,24]],["cdc_4phase"],["port","logic"]],["src_data_i",[[43,2],[43,25]],[[43,15],[43,25]],["cdc_4phase"],["port","T"]],["src_valid_i",[[44,2],[44,26]],[[44,15],[44,26]],["cdc_4phase"],["port","logic"]],["src_ready_o",[[45,2],[45,26]],[[45,15],[45,26]],["cdc_4phase"],["port","logic"]],["dst_rst_ni",[[47,2],[47,25]],[[47,15],[47,25]],["cdc_4phase"],["port","logic"]],["dst_clk_i",[[48,2],[48,24]],[[48,15],[48,24]],["cdc_4phase"],["port","logic"]],["dst_data_o",[[49,2],[49,25]],[[49,15],[49,25]],["cdc_4phase"],["port","T"]],["dst_valid_o",[[50,2],[50,26]],[[50,15],[50,26]],["cdc_4phase"],["port","logic"]],["dst_ready_i",[[51,2],[51,26]],[[51,15],[51,26]],["cdc_4phase"],["port","logic"]],["async_req",[[55,28],[55,43]],[[55,34],[55,43]],["cdc_4phase"],["variable","logic"]],["async_ack",[[56,28],[56,43]],[[56,34],[56,43]],["cdc_4phase"],["variable","logic"]],["async_data",[[57,28],[57,40]],[[57,30],[57,40]],["cdc_4phase"],["variable","T"]],["i_src",[[60,2],[74,3]],[[65,4],[65,9]],["cdc_4phase"],["instance","cdc_4phase_src"]],["i_dst",[[77,2],[86,3]],[[77,49],[77,54]],["cdc_4phase"],["instance","cdc_4phase_dst"]]]]],[[["cdc_4phase_src",[[91,0],[106,2]],[[91,7],[91,21]],[],["module"]],[201,0]],[[["T",[[92,2],[92,26]],[[92,17],[92,18]],["cdc_4phase_src"],["parameter-port","#Unknown"]],["SYNC_STAGES",[[93,2],[93,40]],[[93,25],[93,36]],["cdc_4phase_src"],["parameter-port","#Unknown"]],["DECOUPLED",[[94,2],[94,32]],[[94,16],[94,25]],["cdc_4phase_src"],["parameter-port","#Unknown"]],["SEND_RESET_MSG",[[95,2],[95,37]],[[95,16],[95,30]],["cdc_4phase_src"],["parameter-port","#Unknown"]],["RESET_MSG",[[96,2],[96,32]],[[96,14],[96,23]],["cdc_4phase_src"],["parameter-port","#Unknown"]],["rst_ni",[[98,2],[98,21]],[[98,15],[98,21]],["cdc_4phase_src"],["port","logic"]],["clk_i",[[99,2],[99,20]],[[99,15],[99,20]],["cdc_4phase_src"],["port","logic"]],["data_i",[[100,2],[100,21]],[[100,15],[100,21]],["cdc_4phase_src"],["port","T"]],["valid_i",[[101,2],[101,22]],[[101,15],[101,22]],["cdc_4phase_src"],["port","logic"]],["ready_o",[[102,2],[102,22]],[[102,15],[102,22]],["cdc_4phase_src"],["port","logic"]],["async_req_o",[[103,2],[103,26]],[[103,15],[103,26]],["cdc_4phase_src"],["port","logic"]],["async_ack_i",[[104,2],[104,26]],[[104,15],[104,26]],["cdc_4phase_src"],["port","logic"]],["async_data_o",[[105,2],[105,27]],[[105,15],[105,27]],["cdc_4phase_src"],["port","T"]],["req_src_d",[[109,2],[109,18]],[[109,9],[109,18]],["cdc_4phase_src"],["variable","logic"]],["req_src_q",[[109,2],[109,29]],[[109,20],[109,29]],["cdc_4phase_src"],["variable","req_src_d"]],["data_src_d",[[111,2],[111,14]],[[111,4],[111,14]],["cdc_4phase_src"],["variable","T"]],["data_src_q",[[111,2],[111,26]],[[111,16],[111,26]],["cdc_4phase_src"],["variable","data_src_d"]],["ack_synced",[[113,2],[113,19]],[[113,9],[113,19]],["cdc_4phase_src"],["variable","logic"]],["IDLE",[[115,27],[115,31]],[[115,27],[115,31]],["cdc_4phase_src"],["enum_member","#AnonymousEnum20"]],["WAIT_ACK_ASSERT",[[115,33],[115,48]],[[115,33],[115,48]],["cdc_4phase_src"],["enum_member","#AnonymousEnum20"]],["WAIT_ACK_DEASSERT",[[115,50],[115,67]],[[115,50],[115,67]],["cdc_4phase_src"],["enum_member","#AnonymousEnum20"]],["state_e",[[115,2],[115,77]],[[115,69],[115,76]],["cdc_4phase_src"],["typedef","#AnonymousEnum20"]],["state_d",[[116,2],[116,17]],[[116,10],[116,17]],["cdc_4phase_src"],["variable","state_e"]],["state_q",[[116,2],[116,26]],[[116,19],[116,26]],["cdc_4phase_src"],["variable","state_d"]],["i_sync",[[119,2],[126,3]],[[121,4],[121,10]],["cdc_4phase_src"],["instance","sync"]]]]],[[["cdc_4phase_dst",[[204,0],[217,2]],[[204,7],[204,21]],[],["module"]],[325,9]],[[["T",[[205,2],[205,26]],[[205,17],[205,18]],["cdc_4phase_dst"],["parameter-port","#Unknown"]],["SYNC_STAGES",[[206,2],[206,40]],[[206,25],[206,36]],["cdc_4phase_dst"],["parameter-port","#Unknown"]],["DECOUPLED",[[207,2],[207,29]],[[207,16],[207,25]],["cdc_4phase_dst"],["parameter-port","#Unknown"]],["rst_ni",[[209,2],[209,21]],[[209,15],[209,21]],["cdc_4phase_dst"],["port","logic"]],["clk_i",[[210,2],[210,20]],[[210,15],[210,20]],["cdc_4phase_dst"],["port","logic"]],["data_o",[[211,2],[211,21]],[[211,15],[211,21]],["cdc_4phase_dst"],["port","T"]],["valid_o",[[212,2],[212,22]],[[212,15],[212,22]],["cdc_4phase_dst"],["port","logic"]],["ready_i",[[213,2],[213,22]],[[213,15],[213,22]],["cdc_4phase_dst"],["port","logic"]],["async_req_i",[[214,2],[214,26]],[[214,15],[214,26]],["cdc_4phase_dst"],["port","logic"]],["async_ack_o",[[215,2],[215,26]],[[215,15],[215,26]],["cdc_4phase_dst"],["port","logic"]],["async_data_i",[[216,2],[216,27]],[[216,15],[216,27]],["cdc_4phase_dst"],["port","T"]],["ack_dst_d",[[220,2],[220,18]],[[220,9],[220,18]],["cdc_4phase_dst"],["variable","logic"]],["ack_dst_q",[[220,2],[220,29]],[[220,20],[220,29]],["cdc_4phase_dst"],["variable","ack_dst_d"]],["req_synced",[[222,2],[222,19]],[[222,9],[222,19]],["cdc_4phase_dst"],["variable","logic"]],["data_valid",[[224,2],[224,19]],[[224,9],[224,19]],["cdc_4phase_dst"],["variable","logic"]],["output_ready",[[226,2],[226,21]],[[226,9],[226,21]],["cdc_4phase_dst"],["variable","logic"]],["IDLE",[[229,27],[229,31]],[[229,27],[229,31]],["cdc_4phase_dst"],["enum_member","#AnonymousEnum21"]],["WAIT_DOWNSTREAM_ACK",[[229,33],[229,52]],[[229,33],[229,52]],["cdc_4phase_dst"],["enum_member","#AnonymousEnum21"]],["WAIT_REQ_DEASSERT",[[229,54],[229,71]],[[229,54],[229,71]],["cdc_4phase_dst"],["enum_member","#AnonymousEnum21"]],["state_e",[[229,2],[229,81]],[[229,73],[229,80]],["cdc_4phase_dst"],["typedef","#AnonymousEnum21"]],["state_d",[[230,2],[230,17]],[[230,10],[230,17]],["cdc_4phase_dst"],["variable","state_e"]],["state_q",[[230,2],[230,26]],[[230,19],[230,26]],["cdc_4phase_dst"],["variable","state_d"]],["i_sync",[[233,2],[240,3]],[[235,4],[235,10]],["cdc_4phase_dst"],["instance","sync"]],["i_spill_register",[[303,4],[315,5]],[[306,6],[306,22]],["cdc_4phase_dst"],["instance","spill_register"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cdc_fifo_2phase.sv",[[[[[["cdc_fifo_2phase",[[44,0],[61,2]],[[44,7],[44,22]],[],["module"]],[156,9]],[[["T",[[46,2],[46,26]],[[46,17],[46,18]],["cdc_fifo_2phase"],["parameter-port","#Unknown"]],["LOG_DEPTH",[[48,2],[48,29]],[[48,16],[48,25]],["cdc_fifo_2phase"],["parameter-port","#Unknown"]],["src_rst_ni",[[50,2],[50,25]],[[50,15],[50,25]],["cdc_fifo_2phase"],["port","logic"]],["src_clk_i",[[51,2],[51,24]],[[51,15],[51,24]],["cdc_fifo_2phase"],["port","logic"]],["src_data_i",[[52,2],[52,25]],[[52,15],[52,25]],["cdc_fifo_2phase"],["port","T"]],["src_valid_i",[[53,2],[53,26]],[[53,15],[53,26]],["cdc_fifo_2phase"],["port","logic"]],["src_ready_o",[[54,2],[54,26]],[[54,15],[54,26]],["cdc_fifo_2phase"],["port","logic"]],["dst_rst_ni",[[56,2],[56,25]],[[56,15],[56,25]],["cdc_fifo_2phase"],["port","logic"]],["dst_clk_i",[[57,2],[57,24]],[[57,15],[57,24]],["cdc_fifo_2phase"],["port","logic"]],["dst_data_o",[[58,2],[58,25]],[[58,15],[58,25]],["cdc_fifo_2phase"],["port","T"]],["dst_valid_o",[[59,2],[59,26]],[[59,15],[59,26]],["cdc_fifo_2phase"],["port","logic"]],["dst_ready_i",[[60,2],[60,26]],[[60,15],[60,26]],["cdc_fifo_2phase"],["port","logic"]],["PtrWidth",[[70,2],[70,40]],[[70,17],[70,25]],["cdc_fifo_2phase"],["localparam","int"]],["pointer_t",[[71,2],[71,41]],[[71,31],[71,40]],["cdc_fifo_2phase"],["typedef","logic"]],["index_t",[[72,2],[72,40]],[[72,32],[72,39]],["cdc_fifo_2phase"],["typedef","logic"]],["PtrFull",[[74,2],[74,51]],[[74,23],[74,30]],["cdc_fifo_2phase"],["localparam","pointer_t"]],["PtrEmpty",[[75,2],[75,37]],[[75,23],[75,31]],["cdc_fifo_2phase"],["localparam","pointer_t"]],["fifo_widx",[[82,2],[82,19]],[[82,10],[82,19]],["cdc_fifo_2phase"],["variable","index_t"]],["fifo_ridx",[[82,2],[82,30]],[[82,21],[82,30]],["cdc_fifo_2phase"],["variable","fifo_widx"]],["fifo_write",[[83,2],[83,18]],[[83,8],[83,18]],["cdc_fifo_2phase"],["variable","logic"]],["fifo_wdata",[[84,2],[84,14]],[[84,4],[84,14]],["cdc_fifo_2phase"],["variable","T"]],["fifo_rdata",[[84,2],[84,26]],[[84,16],[84,26]],["cdc_fifo_2phase"],["variable","fifo_wdata"]],["fifo_data_q",[[85,2],[85,30]],[[85,4],[85,15]],["cdc_fifo_2phase"],["variable","T"]],["src_wptr_q",[[99,2],[99,22]],[[99,12],[99,22]],["cdc_fifo_2phase"],["variable","pointer_t"]],["dst_wptr",[[99,2],[99,32]],[[99,24],[99,32]],["cdc_fifo_2phase"],["variable","src_wptr_q"]],["src_rptr",[[99,2],[99,42]],[[99,34],[99,42]],["cdc_fifo_2phase"],["variable","dst_wptr"]],["dst_rptr_q",[[99,2],[99,54]],[[99,44],[99,54]],["cdc_fifo_2phase"],["variable","src_rptr"]],["i_cdc_wptr",[[123,2],[134,3]],[[123,32],[123,42]],["cdc_fifo_2phase"],["instance","cdc_2phase"]],["i_cdc_rptr",[[136,2],[147,3]],[[136,32],[136,42]],["cdc_fifo_2phase"],["instance","cdc_2phase"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cdc_fifo_gray_clearable.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cdc_fifo_gray.sv",[[[[[["cdc_fifo_gray",[[101,0],[122,2]],[[101,7],[101,20]],[],["module"]],[168,0]],[[["WIDTH",[[103,2],[103,34]],[[103,25],[103,30]],["cdc_fifo_gray"],["parameter-port","unsigned"]],["T",[[105,2],[105,38]],[[105,17],[105,18]],["cdc_fifo_gray"],["parameter-port","#Unknown"]],["LOG_DEPTH",[[107,2],[107,29]],[[107,16],[107,25]],["cdc_fifo_gray"],["parameter-port","#Unknown"]],["SYNC_STAGES",[[109,2],[109,31]],[[109,16],[109,27]],["cdc_fifo_gray"],["parameter-port","#Unknown"]],["src_rst_ni",[[111,2],[111,25]],[[111,15],[111,25]],["cdc_fifo_gray"],["port","logic"]],["src_clk_i",[[112,2],[112,24]],[[112,15],[112,24]],["cdc_fifo_gray"],["port","logic"]],["src_data_i",[[113,2],[113,25]],[[113,15],[113,25]],["cdc_fifo_gray"],["port","T"]],["src_valid_i",[[114,2],[114,26]],[[114,15],[114,26]],["cdc_fifo_gray"],["port","logic"]],["src_ready_o",[[115,2],[115,26]],[[115,15],[115,26]],["cdc_fifo_gray"],["port","logic"]],["dst_rst_ni",[[117,2],[117,25]],[[117,15],[117,25]],["cdc_fifo_gray"],["port","logic"]],["dst_clk_i",[[118,2],[118,24]],[[118,15],[118,24]],["cdc_fifo_gray"],["port","logic"]],["dst_data_o",[[119,2],[119,25]],[[119,15],[119,25]],["cdc_fifo_gray"],["port","T"]],["dst_valid_o",[[120,2],[120,26]],[[120,15],[120,26]],["cdc_fifo_gray"],["port","logic"]],["dst_ready_i",[[121,2],[121,26]],[[121,15],[121,26]],["cdc_fifo_gray"],["port","logic"]],["async_data",[[124,2],[124,33]],[[124,23],[124,33]],["cdc_fifo_gray"],["variable","T"]],["async_wptr",[[125,2],[125,33]],[[125,23],[125,33]],["cdc_fifo_gray"],["variable","logic"]],["async_rptr",[[126,2],[126,33]],[[126,23],[126,33]],["cdc_fifo_gray"],["variable","logic"]],["i_src",[[128,2],[141,3]],[[131,4],[131,9]],["cdc_fifo_gray"],["instance","cdc_fifo_gray_src"]],["i_dst",[[143,2],[156,3]],[[146,4],[146,9]],["cdc_fifo_gray"],["instance","cdc_fifo_gray_dst"]]]]],[[["cdc_fifo_gray_src",[[171,0],[185,2]],[[171,7],[171,24]],[],["module"]],[226,0]],[[["T",[[172,2],[172,26]],[[172,17],[172,18]],["cdc_fifo_gray_src"],["parameter-port","#Unknown"]],["LOG_DEPTH",[[173,2],[173,29]],[[173,16],[173,25]],["cdc_fifo_gray_src"],["parameter-port","#Unknown"]],["SYNC_STAGES",[[174,2],[174,31]],[[174,16],[174,27]],["cdc_fifo_gray_src"],["parameter-port","#Unknown"]],["src_rst_ni",[[176,2],[176,25]],[[176,15],[176,25]],["cdc_fifo_gray_src"],["port","logic"]],["src_clk_i",[[177,2],[177,24]],[[177,15],[177,24]],["cdc_fifo_gray_src"],["port","logic"]],["src_data_i",[[178,2],[178,25]],[[178,15],[178,25]],["cdc_fifo_gray_src"],["port","T"]],["src_valid_i",[[179,2],[179,26]],[[179,15],[179,26]],["cdc_fifo_gray_src"],["port","logic"]],["src_ready_o",[[180,2],[180,26]],[[180,15],[180,26]],["cdc_fifo_gray_src"],["port","logic"]],["async_data_o",[[182,2],[182,42]],[[182,30],[182,42]],["cdc_fifo_gray_src"],["port","T"]],["async_wptr_o",[[183,2],[183,42]],[[183,30],[183,42]],["cdc_fifo_gray_src"],["port","logic"]],["async_rptr_i",[[184,2],[184,42]],[[184,30],[184,42]],["cdc_fifo_gray_src"],["port","logic"]],["PtrWidth",[[187,2],[187,40]],[[187,17],[187,25]],["cdc_fifo_gray_src"],["localparam","int"]],["PtrFull",[[188,2],[188,61]],[[188,34],[188,41]],["cdc_fifo_gray_src"],["localparam","logic"]],["data_q",[[190,2],[190,29]],[[190,23],[190,29]],["cdc_fifo_gray_src"],["variable","T"]],["wptr_q",[[191,2],[191,29]],[[191,23],[191,29]],["cdc_fifo_gray_src"],["variable","logic"]],["wptr_d",[[191,2],[191,37]],[[191,31],[191,37]],["cdc_fifo_gray_src"],["variable","wptr_q"]],["wptr_bin",[[191,2],[191,47]],[[191,39],[191,47]],["cdc_fifo_gray_src"],["variable","wptr_d"]],["wptr_next",[[191,2],[191,58]],[[191,49],[191,58]],["cdc_fifo_gray_src"],["variable","wptr_bin"]],["rptr",[[191,2],[191,64]],[[191,60],[191,64]],["cdc_fifo_gray_src"],["variable","wptr_next"]],["rptr_bin",[[191,2],[191,74]],[[191,66],[191,74]],["cdc_fifo_gray_src"],["variable","rptr"]],["i_sync",[[202,4],[207,5]],[[202,33],[202,39]],["cdc_fifo_gray_src"],["instance","sync"]],["i_rptr_g2b",[[209,2],[209,64]],[[209,29],[209,39]],["cdc_fifo_gray_src"],["instance","gray_to_binary"]],["i_wptr_g2b",[[213,2],[213,66]],[[213,29],[213,39]],["cdc_fifo_gray_src"],["instance","gray_to_binary"]],["i_wptr_b2g",[[214,2],[214,67]],[[214,29],[214,39]],["cdc_fifo_gray_src"],["instance","binary_to_gray"]]]]],[[["cdc_fifo_gray_dst",[[229,0],[243,2]],[[229,7],[229,24]],[],["module"]],[292,9]],[[["T",[[230,2],[230,26]],[[230,17],[230,18]],["cdc_fifo_gray_dst"],["parameter-port","#Unknown"]],["LOG_DEPTH",[[231,2],[231,29]],[[231,16],[231,25]],["cdc_fifo_gray_dst"],["parameter-port","#Unknown"]],["SYNC_STAGES",[[232,2],[232,31]],[[232,16],[232,27]],["cdc_fifo_gray_dst"],["parameter-port","#Unknown"]],["dst_rst_ni",[[234,2],[234,25]],[[234,15],[234,25]],["cdc_fifo_gray_dst"],["port","logic"]],["dst_clk_i",[[235,2],[235,24]],[[235,15],[235,24]],["cdc_fifo_gray_dst"],["port","logic"]],["dst_data_o",[[236,2],[236,25]],[[236,15],[236,25]],["cdc_fifo_gray_dst"],["port","T"]],["dst_valid_o",[[237,2],[237,26]],[[237,15],[237,26]],["cdc_fifo_gray_dst"],["port","logic"]],["dst_ready_i",[[238,2],[238,26]],[[238,15],[238,26]],["cdc_fifo_gray_dst"],["port","logic"]],["async_data_i",[[240,2],[240,42]],[[240,30],[240,42]],["cdc_fifo_gray_dst"],["port","T"]],["async_wptr_i",[[241,2],[241,42]],[[241,30],[241,42]],["cdc_fifo_gray_dst"],["port","logic"]],["async_rptr_o",[[242,2],[242,42]],[[242,30],[242,42]],["cdc_fifo_gray_dst"],["port","logic"]],["PtrWidth",[[245,2],[245,40]],[[245,17],[245,25]],["cdc_fifo_gray_dst"],["localparam","int"]],["PtrEmpty",[[246,2],[246,48]],[[246,34],[246,42]],["cdc_fifo_gray_dst"],["localparam","logic"]],["dst_data",[[248,2],[248,12]],[[248,4],[248,12]],["cdc_fifo_gray_dst"],["variable","T"]],["rptr_q",[[249,2],[249,29]],[[249,23],[249,29]],["cdc_fifo_gray_dst"],["variable","logic"]],["rptr_d",[[249,2],[249,37]],[[249,31],[249,37]],["cdc_fifo_gray_dst"],["variable","rptr_q"]],["rptr_bin",[[249,2],[249,47]],[[249,39],[249,47]],["cdc_fifo_gray_dst"],["variable","rptr_d"]],["rptr_bin_d",[[249,2],[249,59]],[[249,49],[249,59]],["cdc_fifo_gray_dst"],["variable","rptr_bin"]],["rptr_next",[[249,2],[249,70]],[[249,61],[249,70]],["cdc_fifo_gray_dst"],["variable","rptr_bin_d"]],["wptr",[[249,2],[249,76]],[[249,72],[249,76]],["cdc_fifo_gray_dst"],["variable","rptr_next"]],["wptr_bin",[[249,2],[249,86]],[[249,78],[249,86]],["cdc_fifo_gray_dst"],["variable","wptr"]],["dst_valid",[[250,2],[250,17]],[[250,8],[250,17]],["cdc_fifo_gray_dst"],["variable","logic"]],["dst_ready",[[250,2],[250,28]],[[250,19],[250,28]],["cdc_fifo_gray_dst"],["variable","dst_valid"]],["i_rptr_g2b",[[256,2],[256,66]],[[256,29],[256,39]],["cdc_fifo_gray_dst"],["instance","gray_to_binary"]],["i_rptr_b2g",[[257,2],[257,67]],[[257,29],[257,39]],["cdc_fifo_gray_dst"],["instance","binary_to_gray"]],["i_sync",[[263,4],[268,5]],[[263,33],[263,39]],["cdc_fifo_gray_dst"],["instance","sync"]],["i_wptr_g2b",[[270,2],[270,64]],[[270,29],[270,39]],["cdc_fifo_gray_dst"],["instance","gray_to_binary"]],["i_spill_register",[[279,2],[290,3]],[[281,4],[281,20]],["cdc_fifo_gray_dst"],["instance","spill_register"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cdc_reset_ctrlr_pkg.sv",[[[[[["cdc_reset_ctrlr_pkg",[[17,0],[17,28]],[[17,8],[17,27]],[],["package"]],[26,31]],[[["CLEAR_PHASE_IDLE",[[20,2],[20,18]],[[20,2],[20,18]],["cdc_reset_ctrlr_pkg"],["enum_member","#AnonymousEnum22"]],["CLEAR_PHASE_ISOLATE",[[21,2],[21,21]],[[21,2],[21,21]],["cdc_reset_ctrlr_pkg"],["enum_member","#AnonymousEnum22"]],["CLEAR_PHASE_CLEAR",[[22,2],[22,19]],[[22,2],[22,19]],["cdc_reset_ctrlr_pkg"],["enum_member","#AnonymousEnum22"]],["CLEAR_PHASE_POST_CLEAR",[[23,2],[23,24]],[[23,2],[23,24]],["cdc_reset_ctrlr_pkg"],["enum_member","#AnonymousEnum22"]],["clear_seq_phase_e",[[19,0],[24,20]],[[24,2],[24,19]],["cdc_reset_ctrlr_pkg"],["typedef","#AnonymousEnum22"]]]]]]],[],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cdc_reset_ctrlr.sv",[[[[[["cdc_reset_ctrlr",[[108,0],[135,2]],[[108,7],[108,22]],[],["module"]],[185,0]],[[["SYNC_STAGES",[[114,2],[114,40]],[[114,25],[114,36]],["cdc_reset_ctrlr"],["parameter-port","unsigned"]],["CLEAR_ON_ASYNC_RESET",[[117,2],[117,52]],[[117,25],[117,45]],["cdc_reset_ctrlr"],["parameter-port","logic"]],["a_clk_i",[[120,2],[120,22]],[[120,15],[120,22]],["cdc_reset_ctrlr"],["port","logic"]],["a_rst_ni",[[121,2],[121,23]],[[121,15],[121,23]],["cdc_reset_ctrlr"],["port","logic"]],["a_clear_i",[[122,2],[122,24]],[[122,15],[122,24]],["cdc_reset_ctrlr"],["port","logic"]],["a_clear_o",[[123,2],[123,24]],[[123,15],[123,24]],["cdc_reset_ctrlr"],["port","logic"]],["a_clear_ack_i",[[124,2],[124,27]],[[124,14],[124,27]],["cdc_reset_ctrlr"],["port","logic"]],["a_isolate_o",[[125,2],[125,26]],[[125,15],[125,26]],["cdc_reset_ctrlr"],["port","logic"]],["a_isolate_ack_i",[[126,2],[126,30]],[[126,15],[126,30]],["cdc_reset_ctrlr"],["port","logic"]],["b_clk_i",[[128,2],[128,22]],[[128,15],[128,22]],["cdc_reset_ctrlr"],["port","logic"]],["b_rst_ni",[[129,2],[129,23]],[[129,15],[129,23]],["cdc_reset_ctrlr"],["port","logic"]],["b_clear_i",[[130,2],[130,24]],[[130,15],[130,24]],["cdc_reset_ctrlr"],["port","logic"]],["b_clear_o",[[131,2],[131,24]],[[131,15],[131,24]],["cdc_reset_ctrlr"],["port","logic"]],["b_clear_ack_i",[[132,2],[132,28]],[[132,15],[132,28]],["cdc_reset_ctrlr"],["port","logic"]],["b_isolate_o",[[133,2],[133,26]],[[133,15],[133,26]],["cdc_reset_ctrlr"],["port","logic"]],["b_isolate_ack_i",[[134,2],[134,30]],[[134,15],[134,30]],["cdc_reset_ctrlr"],["port","logic"]],["async_a2b_req",[[138,2],[138,28]],[[138,15],[138,28]],["cdc_reset_ctrlr"],["variable","logic"]],["async_b2a_ack",[[138,2],[138,43]],[[138,30],[138,43]],["cdc_reset_ctrlr"],["variable","async_a2b_req"]],["async_a2b_next_phase",[[140,2],[140,40]],[[140,20],[140,40]],["cdc_reset_ctrlr"],["variable","clear_seq_phase_e"]],["async_b2a_req",[[142,2],[142,28]],[[142,15],[142,28]],["cdc_reset_ctrlr"],["variable","logic"]],["async_a2b_ack",[[142,2],[142,43]],[[142,30],[142,43]],["cdc_reset_ctrlr"],["variable","async_b2a_req"]],["async_b2a_next_phase",[[144,2],[144,40]],[[144,20],[144,40]],["cdc_reset_ctrlr"],["variable","clear_seq_phase_e"]],["i_cdc_reset_ctrlr_half_a",[[146,2],[163,3]],[[149,4],[149,28]],["cdc_reset_ctrlr"],["instance","cdc_reset_ctrlr_half"]],["i_cdc_reset_ctrlr_half_b",[[165,4],[182,3]],[[168,4],[168,28]],["cdc_reset_ctrlr"],["instance","cdc_reset_ctrlr_half"]]],[["cdc_reset_ctrlr_pkg",["*"]]]]],[[["cdc_reset_ctrlr_half",[[186,0],[212,2]],[[186,7],[186,27]],[],["module"]],[528,31]],[[["SYNC_STAGES",[[192,2],[192,40]],[[192,25],[192,36]],["cdc_reset_ctrlr_half"],["parameter-port","unsigned"]],["CLEAR_ON_ASYNC_RESET",[[195,2],[195,52]],[[195,25],[195,45]],["cdc_reset_ctrlr_half"],["parameter-port","logic"]],["clk_i",[[198,2],[198,34]],[[198,29],[198,34]],["cdc_reset_ctrlr_half"],["port","logic"]],["rst_ni",[[199,2],[199,35]],[[199,29],[199,35]],["cdc_reset_ctrlr_half"],["port","logic"]],["clear_i",[[200,2],[200,36]],[[200,29],[200,36]],["cdc_reset_ctrlr_half"],["port","logic"]],["isolate_o",[[201,2],[201,38]],[[201,29],[201,38]],["cdc_reset_ctrlr_half"],["port","logic"]],["isolate_ack_i",[[202,2],[202,42]],[[202,29],[202,42]],["cdc_reset_ctrlr_half"],["port","logic"]],["clear_o",[[203,2],[203,36]],[[203,29],[203,36]],["cdc_reset_ctrlr_half"],["port","logic"]],["clear_ack_i",[[204,2],[204,40]],[[204,29],[204,40]],["cdc_reset_ctrlr_half"],["port","logic"]],["async_next_phase_o",[[206,2],[206,47]],[[206,29],[206,47]],["cdc_reset_ctrlr_half"],["port","clear_seq_phase_e"]],["async_req_o",[[207,2],[207,40]],[[207,29],[207,40]],["cdc_reset_ctrlr_half"],["port","logic"]],["async_ack_i",[[208,2],[208,40]],[[208,29],[208,40]],["cdc_reset_ctrlr_half"],["port","logic"]],["async_next_phase_i",[[209,2],[209,47]],[[209,29],[209,47]],["cdc_reset_ctrlr_half"],["port","clear_seq_phase_e"]],["async_req_i",[[210,2],[210,40]],[[210,29],[210,40]],["cdc_reset_ctrlr_half"],["port","logic"]],["async_ack_o",[[211,2],[211,40]],[[211,29],[211,40]],["cdc_reset_ctrlr_half"],["port","logic"]],["IDLE",[[244,5],[244,9]],[[244,5],[244,9]],["cdc_reset_ctrlr_half"],["enum_member","#AnonymousEnum23"]],["ISOLATE",[[245,5],[245,12]],[[245,5],[245,12]],["cdc_reset_ctrlr_half"],["enum_member","#AnonymousEnum23"]],["WAIT_ISOLATE_PHASE_ACK",[[246,5],[246,27]],[[246,5],[246,27]],["cdc_reset_ctrlr_half"],["enum_member","#AnonymousEnum23"]],["WAIT_ISOLATE_ACK",[[247,5],[247,21]],[[247,5],[247,21]],["cdc_reset_ctrlr_half"],["enum_member","#AnonymousEnum23"]],["CLEAR",[[248,5],[248,10]],[[248,5],[248,10]],["cdc_reset_ctrlr_half"],["enum_member","#AnonymousEnum23"]],["WAIT_CLEAR_PHASE_ACK",[[249,5],[249,25]],[[249,5],[249,25]],["cdc_reset_ctrlr_half"],["enum_member","#AnonymousEnum23"]],["WAIT_CLEAR_ACK",[[250,5],[250,19]],[[250,5],[250,19]],["cdc_reset_ctrlr_half"],["enum_member","#AnonymousEnum23"]],["POST_CLEAR",[[251,5],[251,15]],[[251,5],[251,15]],["cdc_reset_ctrlr_half"],["enum_member","#AnonymousEnum23"]],["FINISHED",[[252,5],[252,13]],[[252,5],[252,13]],["cdc_reset_ctrlr_half"],["enum_member","#AnonymousEnum23"]],["initiator_state_e",[[243,3],[253,22]],[[253,4],[253,21]],["cdc_reset_ctrlr_half"],["typedef","#AnonymousEnum23"]],["initiator_state_d",[[254,2],[254,37]],[[254,20],[254,37]],["cdc_reset_ctrlr_half"],["variable","initiator_state_e"]],["initiator_state_q",[[254,2],[254,56]],[[254,39],[254,56]],["cdc_reset_ctrlr_half"],["variable","initiator_state_d"]],["initiator_clear_seq_phase",[[258,2],[258,54]],[[258,29],[258,54]],["cdc_reset_ctrlr_half"],["variable","clear_seq_phase_e"]],["initiator_phase_transition_req",[[259,2],[259,59]],[[259,29],[259,59]],["cdc_reset_ctrlr_half"],["variable","logic"]],["initiator_phase_transition_ack",[[260,2],[260,59]],[[260,29],[260,59]],["cdc_reset_ctrlr_half"],["variable","logic"]],["initiator_isolate_out",[[261,2],[261,50]],[[261,29],[261,50]],["cdc_reset_ctrlr_half"],["variable","logic"]],["initiator_clear_out",[[262,2],[262,48]],[[262,29],[262,48]],["cdc_reset_ctrlr_half"],["variable","logic"]],["i_state_transition_cdc_src",[[388,2],[406,3]],[[397,4],[397,30]],["cdc_reset_ctrlr_half"],["instance","cdc_4phase_src"]],["receiver_phase_q",[[413,2],[413,36]],[[413,20],[413,36]],["cdc_reset_ctrlr_half"],["variable","clear_seq_phase_e"]],["receiver_next_phase",[[414,2],[414,39]],[[414,20],[414,39]],["cdc_reset_ctrlr_half"],["variable","clear_seq_phase_e"]],["receiver_phase_req",[[415,2],[415,26]],[[415,8],[415,26]],["cdc_reset_ctrlr_half"],["variable","logic"]],["receiver_phase_ack",[[415,2],[415,46]],[[415,28],[415,46]],["cdc_reset_ctrlr_half"],["variable","receiver_phase_req"]],["receiver_isolate_out",[[417,2],[417,28]],[[417,8],[417,28]],["cdc_reset_ctrlr_half"],["variable","logic"]],["receiver_clear_out",[[418,2],[418,26]],[[418,8],[418,26]],["cdc_reset_ctrlr_half"],["variable","logic"]],["i_state_transition_cdc_dst",[[420,2],[435,3]],[[426,4],[426,30]],["cdc_reset_ctrlr_half"],["instance","cdc_4phase_dst"]]],[["cdc_reset_ctrlr_pkg",["*"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cf_math_pkg.sv",[[[[[["cf_math_pkg",[[17,0],[17,20]],[[17,8],[17,19]],[],["package"]],[60,10]],[[],[],[[[["ceil_div",[[22,4],[22,87]],[[22,31],[22,39]],["cf_math_pkg"],["function"]],[45,14]],[[["dividend",[[22,41],[22,63]],[[22,55],[22,63]],["cf_math_pkg","ceil_div"],["port","longint"]],["divisor",[[22,65],[22,86]],[[22,79],[22,86]],["cf_math_pkg","ceil_div"],["port","longint"]],["remainder",[[23,8],[23,35]],[[23,26],[23,35]],["cf_math_pkg","ceil_div"],["variable","longint"]]]]],[[["idx_width",[[56,4],[56,82]],[[56,40],[56,49]],["cf_math_pkg"],["function"]],[58,14]],[[["num_idx",[[56,51],[56,81]],[[56,74],[56,81]],["cf_math_pkg","idx_width"],["port","unsigned"]]]]]]]]]],[],1]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/clk_int_div_static.sv",[[[[[["clk_int_div_static",[[59,0],[68,2]],[[59,7],[59,25]],[],["module"]],[94,9]],[[["DIV_VALUE",[[60,2],[60,38]],[[60,25],[60,34]],["clk_int_div_static"],["parameter-port","unsigned"]],["ENABLE_CLOCK_IN_RESET",[[61,2],[61,44]],[[61,16],[61,37]],["clk_int_div_static"],["parameter-port","bit"]],["clk_i",[[63,2],[63,20]],[[63,15],[63,20]],["clk_int_div_static"],["port","logic"]],["rst_ni",[[64,2],[64,21]],[[64,15],[64,21]],["clk_int_div_static"],["port","logic"]],["en_i",[[65,2],[65,19]],[[65,15],[65,19]],["clk_int_div_static"],["port","logic"]],["test_mode_en_i",[[66,2],[66,29]],[[66,15],[66,29]],["clk_int_div_static"],["port","logic"]],["clk_o",[[67,2],[67,20]],[[67,15],[67,20]],["clk_int_div_static"],["port","logic"]],["DivValueWidth",[[73,2],[73,62]],[[73,26],[73,39]],["clk_int_div_static"],["localparam","unsigned"]],["div_value",[[75,2],[75,37]],[[75,28],[75,37]],["clk_int_div_static"],["variable","logic"]],["i_clk_int_div",[[78,2],[92,3]],[[82,4],[82,17]],["clk_int_div_static"],["instance","clk_int_div"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/clk_int_div.sv",[[[[[["clk_int_div",[[69,0],[105,2]],[[69,7],[69,18]],[],["module"]],[391,9]],[[["DIV_VALUE_WIDTH",[[71,2],[71,44]],[[71,25],[71,40]],["clk_int_div"],["parameter-port","unsigned"]],["DEFAULT_DIV_VALUE",[[73,2],[73,46]],[[73,25],[73,42]],["clk_int_div"],["parameter-port","unsigned"]],["ENABLE_CLOCK_IN_RESET",[[75,2],[75,53]],[[75,25],[75,46]],["clk_int_div"],["parameter-port","bit"]],["clk_i",[[77,2],[77,42]],[[77,37],[77,42]],["clk_int_div"],["port","logic"]],["rst_ni",[[78,2],[78,43]],[[78,37],[78,43]],["clk_int_div"],["port","logic"]],["en_i",[[82,2],[82,41]],[[82,37],[82,41]],["clk_int_div"],["port","logic"]],["test_mode_en_i",[[85,2],[85,51]],[[85,37],[85,51]],["clk_int_div"],["port","logic"]],["div_i",[[89,2],[89,42]],[[89,37],[89,42]],["clk_int_div"],["port","logic"]],["div_valid_i",[[93,2],[93,48]],[[93,37],[93,48]],["clk_int_div"],["port","logic"]],["div_ready_o",[[94,2],[94,48]],[[94,37],[94,48]],["clk_int_div"],["port","logic"]],["clk_o",[[101,2],[101,42]],[[101,37],[101,42]],["clk_int_div"],["port","logic"]],["cycl_count_o",[[104,2],[104,49]],[[104,37],[104,49]],["clk_int_div"],["port","logic"]],["DivResetValue",[[117,2],[117,89]],[[117,26],[117,39]],["clk_int_div"],["localparam","unsigned"]],["div_i_normalized",[[119,2],[119,46]],[[119,30],[119,46]],["clk_int_div"],["variable","logic"]],["div_d",[[120,2],[120,35]],[[120,30],[120,35]],["clk_int_div"],["variable","logic"]],["div_q",[[120,2],[120,42]],[[120,37],[120,42]],["clk_int_div"],["variable","div_d"]],["toggle_ffs_en",[[121,2],[121,43]],[[121,30],[121,43]],["clk_int_div"],["variable","logic"]],["t_ff1_d",[[122,2],[122,37]],[[122,30],[122,37]],["clk_int_div"],["variable","logic"]],["t_ff1_q",[[122,2],[122,46]],[[122,39],[122,46]],["clk_int_div"],["variable","t_ff1_d"]],["t_ff1_en",[[123,2],[123,38]],[[123,30],[123,38]],["clk_int_div"],["variable","logic"]],["t_ff2_d",[[125,2],[125,37]],[[125,30],[125,37]],["clk_int_div"],["variable","logic"]],["t_ff2_q",[[125,2],[125,46]],[[125,39],[125,46]],["clk_int_div"],["variable","t_ff2_d"]],["t_ff2_en",[[126,2],[126,38]],[[126,30],[126,38]],["clk_int_div"],["variable","logic"]],["cycle_cntr_d",[[128,2],[128,44]],[[128,32],[128,44]],["clk_int_div"],["variable","logic"]],["cycle_cntr_q",[[128,2],[128,58]],[[128,46],[128,58]],["clk_int_div"],["variable","cycle_cntr_d"]],["cycle_counter_en",[[129,2],[129,48]],[[129,32],[129,48]],["clk_int_div"],["variable","logic"]],["clk_div_bypass_en_d",[[130,2],[130,51]],[[130,32],[130,51]],["clk_int_div"],["variable","logic"]],["clk_div_bypass_en_q",[[130,2],[130,72]],[[130,53],[130,72]],["clk_int_div"],["variable","clk_div_bypass_en_d"]],["odd_clk",[[131,2],[131,39]],[[131,32],[131,39]],["clk_int_div"],["variable","logic"]],["even_clk",[[132,2],[132,40]],[[132,32],[132,40]],["clk_int_div"],["variable","logic"]],["generated_clock",[[133,2],[133,47]],[[133,32],[133,47]],["clk_int_div"],["variable","logic"]],["ungated_output_clock",[[134,2],[134,52]],[[134,32],[134,52]],["clk_int_div"],["variable","logic"]],["use_odd_division_d",[[136,2],[136,50]],[[136,32],[136,50]],["clk_int_div"],["variable","logic"]],["use_odd_division_q",[[136,2],[136,70]],[[136,52],[136,70]],["clk_int_div"],["variable","use_odd_division_d"]],["gate_en_d",[[137,2],[137,41]],[[137,32],[137,41]],["clk_int_div"],["variable","logic"]],["gate_en_q",[[137,2],[137,52]],[[137,43],[137,52]],["clk_int_div"],["variable","gate_en_d"]],["gate_is_open_q",[[138,2],[138,46]],[[138,32],[138,46]],["clk_int_div"],["variable","logic"]],["clear_cycle_counter",[[139,2],[139,51]],[[139,32],[139,51]],["clk_int_div"],["variable","logic"]],["clear_toggle_flops",[[140,2],[140,50]],[[140,32],[140,50]],["clk_int_div"],["variable","logic"]],["IDLE",[[142,27],[142,31]],[[142,27],[142,31]],["clk_int_div"],["enum_member","#AnonymousEnum24"]],["LOAD_DIV",[[142,33],[142,41]],[[142,33],[142,41]],["clk_int_div"],["enum_member","#AnonymousEnum24"]],["WAIT_END_PERIOD",[[142,43],[142,58]],[[142,43],[142,58]],["clk_int_div"],["enum_member","#AnonymousEnum24"]],["clk_gate_state_e",[[142,2],[142,77]],[[142,60],[142,76]],["clk_int_div"],["typedef","#AnonymousEnum24"]],["clk_gate_state_d",[[143,2],[143,35]],[[143,19],[143,35]],["clk_int_div"],["variable","clk_gate_state_e"]],["clk_gate_state_q",[[143,2],[143,53]],[[143,37],[143,53]],["clk_int_div"],["variable","clk_gate_state_d"]],["UseOddDivisionResetValue",[[225,2],[225,67]],[[225,19],[225,43]],["clk_int_div"],["localparam","logic"]],["ClkDivBypassEnResetValue",[[226,2],[226,82]],[[226,19],[226,43]],["clk_int_div"],["localparam","logic"]],["i_odd_clk_xor",[[338,2],[342,3]],[[338,14],[338,27]],["clk_int_div"],["instance","tc_clk_xor2"]],["i_clk_mux",[[345,2],[350,3]],[[345,14],[345,23]],["clk_int_div"],["instance","tc_clk_mux2"]],["i_clk_bypass_mux",[[353,2],[358,3]],[[353,14],[353,30]],["clk_int_div"],["instance","tc_clk_mux2"]],["i_clk_gate",[[379,2],[388,3]],[[383,4],[383,14]],["clk_int_div"],["instance","tc_clk_gating"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/clk_mux_glitch_free.sv",[[[[[["clk_mux_glitch_free",[[72,0],[86,2]],[[72,7],[72,26]],[],["module"]],[253,0]],[[["NUM_INPUTS",[[73,2],[73,40]],[[73,26],[73,36]],["clk_mux_glitch_free"],["parameter-port","unsigned"]],["NUM_SYNC_STAGES",[[74,2],[74,45]],[[74,26],[74,41]],["clk_mux_glitch_free"],["parameter-port","unsigned"]],["CLOCK_DURING_RESET",[[75,2],[75,41]],[[75,16],[75,34]],["clk_mux_glitch_free"],["parameter-port","bit"]],["SelWidth",[[78,2],[78,55]],[[78,26],[78,34]],["clk_mux_glitch_free"],["parameter-port","unsigned"]],["clks_i",[[80,3],[80,38]],[[80,32],[80,38]],["clk_mux_glitch_free"],["port","logic"]],["test_clk_i",[[81,3],[81,42]],[[81,32],[81,42]],["clk_mux_glitch_free"],["port","logic"]],["test_en_i",[[82,3],[82,41]],[[82,32],[82,41]],["clk_mux_glitch_free"],["port","logic"]],["async_rstn_i",[[83,3],[83,44]],[[83,32],[83,44]],["clk_mux_glitch_free"],["port","logic"]],["async_sel_i",[[84,3],[84,43]],[[84,32],[84,43]],["clk_mux_glitch_free"],["port","logic"]],["clk_o",[[85,3],[85,37]],[[85,32],[85,37]],["clk_mux_glitch_free"],["port","logic"]],["s_sel_onehot",[[119,2],[119,44]],[[119,32],[119,44]],["clk_mux_glitch_free"],["variable","logic"]],["glitch_filter_d",[[122,2],[122,47]],[[122,32],[122,47]],["clk_mux_glitch_free"],["variable","logic"]],["glitch_filter_q",[[122,2],[122,64]],[[122,49],[122,64]],["clk_mux_glitch_free"],["variable","glitch_filter_d"]],["s_gate_enable_unfiltered_async",[[123,2],[123,62]],[[123,32],[123,62]],["clk_mux_glitch_free"],["variable","logic"]],["s_glitch_filter_output_async",[[124,2],[124,60]],[[124,32],[124,60]],["clk_mux_glitch_free"],["variable","logic"]],["s_gate_enable_sync",[[125,2],[125,50]],[[125,32],[125,50]],["clk_mux_glitch_free"],["variable","logic"]],["s_gate_enable",[[126,2],[126,45]],[[126,32],[126,45]],["clk_mux_glitch_free"],["variable","logic"]],["clock_has_been_disabled_q",[[127,2],[127,57]],[[127,32],[127,57]],["clk_mux_glitch_free"],["variable","logic"]],["s_gated_clock",[[128,2],[128,45]],[[128,32],[128,45]],["clk_mux_glitch_free"],["variable","logic"]],["s_output_clock",[[129,2],[129,46]],[[129,32],[129,46]],["clk_mux_glitch_free"],["variable","logic"]],["s_reset_synced",[[131,2],[131,46]],[[131,32],[131,46]],["clk_mux_glitch_free"],["variable","logic"]],["async_reset_bypass_active_q",[[132,2],[132,59]],[[132,32],[132,59]],["clk_mux_glitch_free"],["variable","logic"]],["i_rstgen",[[144,4],[150,5]],[[144,11],[144,19]],["clk_mux_glitch_free"],["instance","rstgen"]],["i_sync_en",[[179,4],[184,5]],[[179,37],[179,46]],["clk_mux_glitch_free"],["instance","sync"]],["i_clk_gate",[[207,4],[214,5]],[[209,6],[209,16]],["clk_mux_glitch_free"],["instance","tc_clk_gating"]],["i_clk_or_tree",[[239,2],[242,3]],[[239,28],[239,41]],["clk_mux_glitch_free"],["instance","clk_or_tree"]],["i_test_clk_mux",[[245,2],[250,3]],[[245,14],[245,28]],["clk_mux_glitch_free"],["instance","tc_clk_mux2"]]]]],[[["clk_or_tree",[[255,0],[260,2]],[[255,7],[255,18]],[],["module"]],[291,9]],[[["NUM_INPUTS",[[256,2],[256,35]],[[256,25],[256,35]],["clk_or_tree"],["parameter-port","unsigned"]],["clks_i",[[258,2],[258,37]],[[258,31],[258,37]],["clk_or_tree"],["port","logic"]],["clk_o",[[259,2],[259,20]],[[259,15],[259,20]],["clk_or_tree"],["port","logic"]],["i_clk_or2",[[284,4],[288,5]],[[284,15],[284,24]],["clk_or_tree"],["instance","tc_clk_or2"]],["branch_a",[[273,4],[273,18]],[[273,10],[273,18]],["clk_or_tree"],["variable","logic"]],["branch_b",[[273,4],[273,28]],[[273,20],[273,28]],["clk_or_tree"],["variable","branch_a"]],["i_or_branch_a",[[274,4],[277,5]],[[274,32],[274,45]],["clk_or_tree"],["instance","clk_or_tree"]],["i_or_branch_b",[[279,4],[282,5]],[[279,47],[279,60]],["clk_or_tree"],["instance","clk_or_tree"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/counter.sv",[[[[[["counter",[[13,0],[26,2]],[[13,7],[13,14]],[],["module"]],[42,9]],[[["WIDTH",[[14,4],[14,36]],[[14,27],[14,32]],["counter"],["parameter-port","unsigned"]],["STICKY_OVERFLOW",[[15,4],[15,40]],[[15,18],[15,33]],["counter"],["parameter-port","bit"]],["clk_i",[[17,4],[17,34]],[[17,29],[17,34]],["counter"],["port","logic"]],["rst_ni",[[18,4],[18,35]],[[18,29],[18,35]],["counter"],["port","logic"]],["clear_i",[[19,4],[19,36]],[[19,29],[19,36]],["counter"],["port","logic"]],["en_i",[[20,4],[20,33]],[[20,29],[20,33]],["counter"],["port","logic"]],["load_i",[[21,4],[21,35]],[[21,29],[21,35]],["counter"],["port","logic"]],["down_i",[[22,4],[22,35]],[[22,29],[22,35]],["counter"],["port","logic"]],["d_i",[[23,4],[23,32]],[[23,29],[23,32]],["counter"],["port","logic"]],["q_o",[[24,4],[24,32]],[[24,29],[24,32]],["counter"],["port","logic"]],["overflow_o",[[25,4],[25,39]],[[25,29],[25,39]],["counter"],["port","logic"]],["i_counter",[[27,4],[41,5]],[[30,6],[30,15]],["counter"],["instance","delta_counter"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/delta_counter.sv",[[[[[["delta_counter",[[12,0],[26,2]],[[12,7],[12,20]],[],["module"]],[73,9]],[[["WIDTH",[[13,4],[13,36]],[[13,27],[13,32]],["delta_counter"],["parameter-port","unsigned"]],["STICKY_OVERFLOW",[[14,4],[14,40]],[[14,18],[14,33]],["delta_counter"],["parameter-port","bit"]],["clk_i",[[16,4],[16,34]],[[16,29],[16,34]],["delta_counter"],["port","logic"]],["rst_ni",[[17,4],[17,35]],[[17,29],[17,35]],["delta_counter"],["port","logic"]],["clear_i",[[18,4],[18,36]],[[18,29],[18,36]],["delta_counter"],["port","logic"]],["en_i",[[19,4],[19,33]],[[19,29],[19,33]],["delta_counter"],["port","logic"]],["load_i",[[20,4],[20,35]],[[20,29],[20,35]],["delta_counter"],["port","logic"]],["down_i",[[21,4],[21,35]],[[21,29],[21,35]],["delta_counter"],["port","logic"]],["delta_i",[[22,4],[22,36]],[[22,29],[22,36]],["delta_counter"],["port","logic"]],["d_i",[[23,4],[23,32]],[[23,29],[23,32]],["delta_counter"],["port","logic"]],["q_o",[[24,4],[24,32]],[[24,29],[24,32]],["delta_counter"],["port","logic"]],["overflow_o",[[25,4],[25,39]],[[25,29],[25,39]],["delta_counter"],["port","logic"]],["counter_q",[[27,4],[27,29]],[[27,20],[27,29]],["delta_counter"],["variable","logic"]],["counter_d",[[27,4],[27,40]],[[27,31],[27,40]],["delta_counter"],["variable","counter_q"]],["overflow_d",[[29,8],[29,24]],[[29,14],[29,24]],["delta_counter"],["variable","logic"]],["overflow_q",[[29,8],[29,36]],[[29,26],[29,36]],["delta_counter"],["variable","overflow_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/clk_div.sv",[[[[[["clk_div",[[12,0],[21,2]],[[12,7],[12,14]],[],["module"]],[73,9]],[[["RATIO",[[13,4],[13,36]],[[13,27],[13,32]],["clk_div"],["parameter-port","unsigned"]],["SHOW_WARNING",[[14,4],[14,37]],[[14,18],[14,30]],["clk_div"],["parameter-port","bit"]],["clk_i",[[16,4],[16,22]],[[16,17],[16,22]],["clk_div"],["port","logic"]],["rst_ni",[[17,4],[17,23]],[[17,17],[17,23]],["clk_div"],["port","logic"]],["testmode_i",[[18,4],[18,27]],[[18,17],[18,27]],["clk_div"],["port","logic"]],["en_i",[[19,4],[19,21]],[[19,17],[19,21]],["clk_div"],["port","logic"]],["clk_o",[[20,4],[20,22]],[[20,17],[20,22]],["clk_div"],["port","logic"]],["counter_q",[[22,4],[22,31]],[[22,22],[22,31]],["clk_div"],["variable","logic"]],["clk_q",[[23,4],[23,15]],[[23,10],[23,15]],["clk_div"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/clock_divider_counter.sv",[[[[[["clock_divider_counter",[[42,0],[54,2]],[[42,7],[42,28]],[],["module"]],[210,9]],[[["BYPASS_INIT",[[44,4],[44,29]],[[44,14],[44,25]],["clock_divider_counter"],["parameter-port","parameter"]],["DIV_INIT",[[45,4],[45,32]],[[45,14],[45,22]],["clock_divider_counter"],["parameter-port","parameter"]],["clk",[[48,4],[48,26]],[[48,23],[48,26]],["clock_divider_counter"],["port","logic"]],["rstn",[[49,4],[49,27]],[[49,23],[49,27]],["clock_divider_counter"],["port","logic"]],["test_mode",[[50,4],[50,32]],[[50,23],[50,32]],["clock_divider_counter"],["port","logic"]],["clk_div",[[51,4],[51,30]],[[51,23],[51,30]],["clock_divider_counter"],["port","logic"]],["clk_div_valid",[[52,4],[52,36]],[[52,23],[52,36]],["clock_divider_counter"],["port","logic"]],["clk_out",[[53,4],[53,30]],[[53,23],[53,30]],["clock_divider_counter"],["port","logic"]],["counter",[[56,4],[56,31]],[[56,24],[56,31]],["clock_divider_counter"],["variable","logic"]],["counter_next",[[57,4],[57,36]],[[57,24],[57,36]],["clock_divider_counter"],["variable","logic"]],["clk_cnt",[[58,4],[58,31]],[[58,24],[58,31]],["clock_divider_counter"],["variable","logic"]],["en1",[[59,4],[59,27]],[[59,24],[59,27]],["clock_divider_counter"],["variable","logic"]],["en2",[[60,4],[60,27]],[[60,24],[60,27]],["clock_divider_counter"],["variable","logic"]],["is_odd",[[62,4],[62,30]],[[62,24],[62,30]],["clock_divider_counter"],["variable","logic"]],["div1",[[64,4],[64,28]],[[64,24],[64,28]],["clock_divider_counter"],["variable","logic"]],["div2",[[65,4],[65,28]],[[65,24],[65,28]],["clock_divider_counter"],["variable","logic"]],["div2_neg_sync",[[66,4],[66,37]],[[66,24],[66,37]],["clock_divider_counter"],["variable","logic"]],["clk_cnt_odd",[[68,4],[68,35]],[[68,24],[68,35]],["clock_divider_counter"],["variable","logic"]],["clk_cnt_odd_incr",[[69,4],[69,40]],[[69,24],[69,40]],["clock_divider_counter"],["variable","logic"]],["clk_cnt_even",[[70,4],[70,36]],[[70,24],[70,36]],["clock_divider_counter"],["variable","logic"]],["clk_cnt_en2",[[71,4],[71,35]],[[71,24],[71,35]],["clock_divider_counter"],["variable","logic"]],["bypass",[[73,4],[73,30]],[[73,24],[73,30]],["clock_divider_counter"],["variable","logic"]],["clk_out_gen",[[75,4],[75,35]],[[75,24],[75,35]],["clock_divider_counter"],["variable","logic"]],["clk_div_valid_reg",[[76,4],[76,41]],[[76,24],[76,41]],["clock_divider_counter"],["variable","logic"]],["clk_inv_test",[[78,4],[78,36]],[[78,24],[78,36]],["clock_divider_counter"],["variable","logic"]],["clk_inv",[[79,4],[79,31]],[[79,24],[79,31]],["clock_divider_counter"],["variable","logic"]],["clk_inv_i",[[158,4],[162,5]],[[158,24],[158,33]],["clock_divider_counter"],["instance","pulp_clock_inverter"]],["clock_xor_i",[[195,4],[200,5]],[[195,20],[195,31]],["clock_divider_counter"],["instance","pulp_clock_xor2"]],["clk_mux_i",[[202,4],[208,5]],[[202,20],[202,29]],["clock_divider_counter"],["instance","pulp_clock_mux2"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/clock_divider.sv",[[[[[["clock_divider",[[42,0],[56,2]],[[42,7],[42,20]],[],["module"]],[190,9]],[[["DIV_INIT",[[44,4],[44,30]],[[44,14],[44,22]],["clock_divider"],["parameter-port","parameter"]],["BYPASS_INIT",[[45,4],[45,30]],[[45,14],[45,25]],["clock_divider"],["parameter-port","parameter"]],["clk_i",[[48,4],[48,28]],[[48,23],[48,28]],["clock_divider"],["port","logic"]],["rstn_i",[[49,4],[49,29]],[[49,23],[49,29]],["clock_divider"],["port","logic"]],["test_mode_i",[[50,4],[50,34]],[[50,23],[50,34]],["clock_divider"],["port","logic"]],["clk_gate_async_i",[[51,4],[51,39]],[[51,23],[51,39]],["clock_divider"],["port","logic"]],["clk_div_data_i",[[52,4],[52,37]],[[52,23],[52,37]],["clock_divider"],["port","logic"]],["clk_div_valid_i",[[53,4],[53,38]],[[53,23],[53,38]],["clock_divider"],["port","logic"]],["clk_div_ack_o",[[54,4],[54,36]],[[54,23],[54,36]],["clock_divider"],["port","logic"]],["clk_o",[[55,4],[55,28]],[[55,23],[55,28]],["clock_divider"],["port","logic"]],["IDLE",[[58,36],[58,40]],[[58,36],[58,40]],["clock_divider"],["enum_member","#AnonymousEnum25"]],["STOP",[[58,42],[58,46]],[[58,42],[58,46]],["clock_divider"],["enum_member","#AnonymousEnum25"]],["WAIT",[[58,48],[58,52]],[[58,48],[58,52]],["clock_divider"],["enum_member","#AnonymousEnum25"]],["RELEASE",[[58,54],[58,61]],[[58,54],[58,61]],["clock_divider"],["enum_member","#AnonymousEnum25"]],["state",[[58,3],[58,68]],[[58,63],[58,68]],["clock_divider"],["variable","#AnonymousEnum25"]],["state_next",[[58,3],[58,80]],[[58,70],[58,80]],["clock_divider"],["variable","#AnonymousEnum25"]],["s_clk_out",[[60,3],[60,32]],[[60,23],[60,32]],["clock_divider"],["variable","logic"]],["s_clock_enable",[[61,3],[61,37]],[[61,23],[61,37]],["clock_divider"],["variable","logic"]],["s_clock_enable_gate",[[62,3],[62,42]],[[62,23],[62,42]],["clock_divider"],["variable","logic"]],["s_clk_div_valid",[[63,3],[63,38]],[[63,23],[63,38]],["clock_divider"],["variable","logic"]],["reg_clk_div",[[65,3],[65,34]],[[65,23],[65,34]],["clock_divider"],["variable","logic"]],["s_clk_div_valid_sync",[[66,3],[66,43]],[[66,23],[66,43]],["clock_divider"],["variable","logic"]],["s_rstn_sync",[[68,3],[68,34]],[[68,23],[68,34]],["clock_divider"],["variable","logic"]],["reg_ext_gate_sync",[[70,3],[70,40]],[[70,23],[70,40]],["clock_divider"],["variable","logic"]],["i_rst_gen",[[75,4],[87,5]],[[75,11],[75,20]],["clock_divider"],["instance","rstgen"]],["i_edge_prop",[[94,4],[103,5]],[[94,20],[94,31]],["clock_divider"],["instance","pulp_sync_wedge"]],["i_clkdiv_cnt",[[105,4],[118,5]],[[110,4],[110,16]],["clock_divider"],["instance","clock_divider_counter"]],["i_clk_gate",[[120,4],[126,5]],[[120,22],[120,32]],["clock_divider"],["instance","pulp_clock_gating"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/fifo_v1.sv",[[[[[["fifo",[[13,0],[34,2]],[[13,7],[13,11]],[],["module"]],[55,9]],[[["FALL_THROUGH",[[14,4],[14,46]],[[14,27],[14,39]],["fifo"],["parameter-port","bit"]],["DATA_WIDTH",[[15,4],[15,44]],[[15,27],[15,37]],["fifo"],["parameter-port","unsigned"]],["DEPTH",[[16,4],[16,43]],[[16,27],[16,32]],["fifo"],["parameter-port","unsigned"]],["THRESHOLD",[[17,4],[17,43]],[[17,27],[17,36]],["fifo"],["parameter-port","unsigned"]],["dtype",[[18,4],[18,64]],[[18,19],[18,24]],["fifo"],["parameter-port","#Unknown"]],["clk_i",[[20,4],[20,23]],[[20,18],[20,23]],["fifo"],["port","logic"]],["rst_ni",[[21,4],[21,24]],[[21,18],[21,24]],["fifo"],["port","logic"]],["flush_i",[[22,4],[22,25]],[[22,18],[22,25]],["fifo"],["port","logic"]],["testmode_i",[[23,4],[23,28]],[[23,18],[23,28]],["fifo"],["port","logic"]],["full_o",[[25,4],[25,24]],[[25,18],[25,24]],["fifo"],["port","logic"]],["empty_o",[[26,4],[26,25]],[[26,18],[26,25]],["fifo"],["port","logic"]],["threshold_o",[[27,4],[27,29]],[[27,18],[27,29]],["fifo"],["port","logic"]],["data_i",[[29,4],[29,24]],[[29,18],[29,24]],["fifo"],["port","dtype"]],["push_i",[[30,4],[30,24]],[[30,18],[30,24]],["fifo"],["port","logic"]],["data_o",[[32,4],[32,24]],[[32,18],[32,24]],["fifo"],["port","dtype"]],["pop_i",[[33,4],[33,23]],[[33,18],[33,23]],["fifo"],["port","logic"]],["impl",[[35,4],[54,5]],[[41,6],[41,10]],["fifo"],["instance","fifo_v2"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/fifo_v2.sv",[[[[[["fifo_v2",[[12,0],[37,2]],[[12,7],[12,14]],[],["module"]],[78,9]],[[["FALL_THROUGH",[[13,4],[13,46]],[[13,27],[13,39]],["fifo_v2"],["parameter-port","bit"]],["DATA_WIDTH",[[14,4],[14,44]],[[14,27],[14,37]],["fifo_v2"],["parameter-port","unsigned"]],["DEPTH",[[15,4],[15,43]],[[15,27],[15,32]],["fifo_v2"],["parameter-port","unsigned"]],["ALM_EMPTY_TH",[[16,4],[16,43]],[[16,27],[16,39]],["fifo_v2"],["parameter-port","unsigned"]],["ALM_FULL_TH",[[17,4],[17,43]],[[17,27],[17,38]],["fifo_v2"],["parameter-port","unsigned"]],["dtype",[[18,4],[18,64]],[[18,19],[18,24]],["fifo_v2"],["parameter-port","#Unknown"]],["ADDR_DEPTH",[[20,4],[20,73]],[[20,27],[20,37]],["fifo_v2"],["parameter-port","#Unknown"]],["clk_i",[[22,4],[22,23]],[[22,18],[22,23]],["fifo_v2"],["port","logic"]],["rst_ni",[[23,4],[23,24]],[[23,18],[23,24]],["fifo_v2"],["port","logic"]],["flush_i",[[24,4],[24,25]],[[24,18],[24,25]],["fifo_v2"],["port","logic"]],["testmode_i",[[25,4],[25,28]],[[25,18],[25,28]],["fifo_v2"],["port","logic"]],["full_o",[[27,4],[27,24]],[[27,18],[27,24]],["fifo_v2"],["port","logic"]],["empty_o",[[28,4],[28,25]],[[28,18],[28,25]],["fifo_v2"],["port","logic"]],["alm_full_o",[[29,4],[29,28]],[[29,18],[29,28]],["fifo_v2"],["port","logic"]],["alm_empty_o",[[30,4],[30,29]],[[30,18],[30,29]],["fifo_v2"],["port","logic"]],["data_i",[[32,4],[32,24]],[[32,18],[32,24]],["fifo_v2"],["port","dtype"]],["push_i",[[33,4],[33,24]],[[33,18],[33,24]],["fifo_v2"],["port","logic"]],["data_o",[[35,4],[35,24]],[[35,18],[35,24]],["fifo_v2"],["port","dtype"]],["pop_i",[[36,4],[36,23]],[[36,18],[36,23]],["fifo_v2"],["port","logic"]],["usage",[[39,4],[39,32]],[[39,27],[39,32]],["fifo_v2"],["variable","logic"]],["i_fifo_v3",[[50,4],[67,5]],[[55,6],[55,15]],["fifo_v2"],["instance","fifo_v3"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/find_first_one.sv",[[[[[["find_first_one",[[16,0],[24,2]],[[16,7],[16,21]],[],["module"]],[82,9]],[[["WIDTH",[[18,4],[18,28]],[[18,18],[18,23]],["find_first_one"],["parameter-port","int"]],["FLIP",[[19,4],[19,26]],[[19,18],[19,22]],["find_first_one"],["parameter-port","int"]],["in_i",[[21,4],[21,41]],[[21,37],[21,41]],["find_first_one"],["port","logic"]],["first_one_o",[[22,4],[22,48]],[[22,37],[22,48]],["find_first_one"],["port","logic"]],["no_ones_o",[[23,4],[23,46]],[[23,37],[23,46]],["find_first_one"],["port","logic"]],["NUM_LEVELS",[[26,4],[26,46]],[[26,19],[26,29]],["find_first_one"],["localparam","int"]],["index_lut",[[34,4],[34,56]],[[34,47],[34,56]],["find_first_one"],["variable","logic"]],["sel_nodes",[[35,4],[35,56]],[[35,47],[35,56]],["find_first_one"],["variable","logic"]],["index_nodes",[[36,4],[36,58]],[[36,47],[36,58]],["find_first_one"],["variable","logic"]],["in_tmp",[[38,4],[38,28]],[[38,22],[38,28]],["find_first_one"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/generic_fifo_adv.sv",[[[[[["generic_fifo_adv",[[12,0],[33,6]],[[12,7],[12,23]],[],["module"]],[263,9]],[[["DATA_WIDTH",[[14,3],[14,50]],[[14,35],[14,45]],["generic_fifo_adv"],["parameter-port","unsigned"]],["DATA_DEPTH",[[15,3],[15,49]],[[15,35],[15,45]],["generic_fifo_adv"],["parameter-port","unsigned"]],["clk",[[18,4],[18,55]],[[18,52],[18,55]],["generic_fifo_adv"],["port","logic"]],["rst_n",[[19,4],[19,57]],[[19,52],[19,57]],["generic_fifo_adv"],["port","logic"]],["clear_i",[[20,4],[20,59]],[[20,52],[20,59]],["generic_fifo_adv"],["port","logic"]],["data_i",[[23,4],[23,58]],[[23,52],[23,58]],["generic_fifo_adv"],["port","logic"]],["valid_i",[[24,4],[24,59]],[[24,52],[24,59]],["generic_fifo_adv"],["port","logic"]],["grant_o",[[25,4],[25,59]],[[25,52],[25,59]],["generic_fifo_adv"],["port","logic"]],["data_o",[[28,4],[28,58]],[[28,52],[28,58]],["generic_fifo_adv"],["port","logic"]],["valid_o",[[29,4],[29,59]],[[29,52],[29,59]],["generic_fifo_adv"],["port","logic"]],["grant_i",[[30,4],[30,59]],[[30,52],[30,59]],["generic_fifo_adv"],["port","logic"]],["test_mode_i",[[32,4],[32,63]],[[32,52],[32,63]],["generic_fifo_adv"],["port","logic"]],["ADDR_DEPTH",[[37,3],[37,68]],[[37,36],[37,46]],["generic_fifo_adv"],["localparam","unsigned"]],["EMPTY",[[38,31],[38,36]],[[38,31],[38,36]],["generic_fifo_adv"],["enum_member","#AnonymousEnum26"]],["FULL",[[38,38],[38,42]],[[38,38],[38,42]],["generic_fifo_adv"],["enum_member","#AnonymousEnum26"]],["MIDDLE",[[38,44],[38,50]],[[38,44],[38,50]],["generic_fifo_adv"],["enum_member","#AnonymousEnum26"]],["CS",[[38,3],[38,55]],[[38,53],[38,55]],["generic_fifo_adv"],["variable","#AnonymousEnum26"]],["NS",[[38,3],[38,59]],[[38,57],[38,59]],["generic_fifo_adv"],["variable","#AnonymousEnum26"]],["gate_clock",[[41,3],[41,28]],[[41,18],[41,28]],["generic_fifo_adv"],["variable","logic"]],["clk_gated",[[42,3],[42,27]],[[42,18],[42,27]],["generic_fifo_adv"],["variable","logic"]],["Pop_Pointer_CS",[[44,3],[44,47]],[[44,33],[44,47]],["generic_fifo_adv"],["variable","logic"]],["Pop_Pointer_NS",[[44,3],[44,64]],[[44,50],[44,64]],["generic_fifo_adv"],["variable","Pop_Pointer_CS"]],["Push_Pointer_CS",[[45,3],[45,48]],[[45,33],[45,48]],["generic_fifo_adv"],["variable","logic"]],["Push_Pointer_NS",[[45,3],[45,65]],[[45,50],[45,65]],["generic_fifo_adv"],["variable","Push_Pointer_CS"]],["FIFO_REGISTERS",[[46,3],[46,63]],[[46,33],[46,47]],["generic_fifo_adv"],["variable","logic"]],["i",[[47,3],[47,46]],[[47,45],[47,46]],["generic_fifo_adv"],["variable","unsigned"]],["cg_cell",[[71,3],[77,7]],[[71,24],[71,31]],["generic_fifo_adv"],["instance","cluster_clock_gating"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/generic_fifo.sv",[[[[[["generic_fifo",[[37,0],[55,2]],[[37,7],[37,19]],[],["module"]],[273,9]],[[["DATA_WIDTH",[[39,3],[39,50]],[[39,35],[39,45]],["generic_fifo"],["parameter-port","unsigned"]],["DATA_DEPTH",[[40,3],[40,49]],[[40,35],[40,45]],["generic_fifo"],["parameter-port","unsigned"]],["clk",[[43,3],[43,54]],[[43,51],[43,54]],["generic_fifo"],["port","logic"]],["rst_n",[[44,3],[44,56]],[[44,51],[44,56]],["generic_fifo"],["port","logic"]],["data_i",[[46,3],[46,57]],[[46,51],[46,57]],["generic_fifo"],["port","logic"]],["valid_i",[[47,3],[47,58]],[[47,51],[47,58]],["generic_fifo"],["port","logic"]],["grant_o",[[48,3],[48,58]],[[48,51],[48,58]],["generic_fifo"],["port","logic"]],["data_o",[[50,3],[50,57]],[[50,51],[50,57]],["generic_fifo"],["port","logic"]],["valid_o",[[51,3],[51,58]],[[51,51],[51,58]],["generic_fifo"],["port","logic"]],["grant_i",[[52,3],[52,58]],[[52,51],[52,58]],["generic_fifo"],["port","logic"]],["test_mode_i",[[54,3],[54,62]],[[54,51],[54,62]],["generic_fifo"],["port","logic"]],["ADDR_DEPTH",[[59,3],[59,59]],[[59,27],[59,37]],["generic_fifo"],["localparam","unsigned"]],["EMPTY",[[60,22],[60,27]],[[60,22],[60,27]],["generic_fifo"],["enum_member","#AnonymousEnum27"]],["FULL",[[60,29],[60,33]],[[60,29],[60,33]],["generic_fifo"],["enum_member","#AnonymousEnum27"]],["MIDDLE",[[60,35],[60,41]],[[60,35],[60,41]],["generic_fifo"],["enum_member","#AnonymousEnum27"]],["CS",[[60,3],[60,46]],[[60,44],[60,46]],["generic_fifo"],["variable","#AnonymousEnum27"]],["NS",[[60,3],[60,50]],[[60,48],[60,50]],["generic_fifo"],["variable","#AnonymousEnum27"]],["gate_clock",[[63,3],[63,25]],[[63,15],[63,25]],["generic_fifo"],["variable","logic"]],["clk_gated",[[64,3],[64,24]],[[64,15],[64,24]],["generic_fifo"],["variable","logic"]],["Pop_Pointer_CS",[[66,3],[66,41]],[[66,27],[66,41]],["generic_fifo"],["variable","logic"]],["Pop_Pointer_NS",[[66,3],[66,58]],[[66,44],[66,58]],["generic_fifo"],["variable","Pop_Pointer_CS"]],["Push_Pointer_CS",[[67,3],[67,42]],[[67,27],[67,42]],["generic_fifo"],["variable","logic"]],["Push_Pointer_NS",[[67,3],[67,59]],[[67,44],[67,59]],["generic_fifo"],["variable","Push_Pointer_CS"]],["FIFO_REGISTERS",[[68,3],[68,57]],[[68,27],[68,41]],["generic_fifo"],["variable","logic"]],["i",[[69,3],[69,28]],[[69,27],[69,28]],["generic_fifo"],["variable","unsigned"]],["cg_cell",[[90,3],[96,4]],[[90,24],[90,31]],["generic_fifo"],["instance","cluster_clock_gating"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/generic_LFSR_8bit.sv",[[[[[["generic_LFSR_8bit",[[12,0],[24,6]],[[12,7],[12,24]],[],["module"]],[63,9]],[[["OH_WIDTH",[[14,4],[14,31]],[[14,14],[14,22]],["generic_LFSR_8bit"],["parameter-port","parameter"]],["BIN_WIDTH",[[15,4],[15,46]],[[15,14],[15,23]],["generic_LFSR_8bit"],["parameter-port","parameter"]],["SEED",[[16,4],[16,41]],[[16,14],[16,18]],["generic_LFSR_8bit"],["parameter-port","parameter"]],["data_OH_o",[[19,4],[19,44]],[[19,35],[19,44]],["generic_LFSR_8bit"],["port","logic"]],["data_BIN_o",[[20,4],[20,45]],[[20,35],[20,45]],["generic_LFSR_8bit"],["port","logic"]],["enable_i",[[21,4],[21,43]],[[21,35],[21,43]],["generic_LFSR_8bit"],["port","logic"]],["clk",[[22,4],[22,38]],[[22,35],[22,38]],["generic_LFSR_8bit"],["port","logic"]],["rst_n",[[23,4],[23,40]],[[23,35],[23,40]],["generic_LFSR_8bit"],["port","logic"]],["out",[[26,3],[26,24]],[[26,21],[26,24]],["generic_LFSR_8bit"],["variable","logic"]],["linear_feedback",[[27,3],[27,50]],[[27,35],[27,50]],["generic_LFSR_8bit"],["variable","logic"]],["temp_ref_way",[[28,3],[28,41]],[[28,29],[28,41]],["generic_LFSR_8bit"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/prioarbiter.sv",[[[[[["prioarbiter",[[17,0],[31,2]],[[17,7],[17,18]],[],["module"]],[85,22]],[[["NUM_REQ",[[18,2],[18,37]],[[18,25],[18,32]],["prioarbiter"],["parameter-port","unsigned"]],["LOCK_IN",[[19,2],[19,36]],[[19,25],[19,32]],["prioarbiter"],["parameter-port","unsigned"]],["clk_i",[[21,2],[21,43]],[[21,38],[21,43]],["prioarbiter"],["port","logic"]],["rst_ni",[[22,2],[22,44]],[[22,38],[22,44]],["prioarbiter"],["port","logic"]],["flush_i",[[24,2],[24,45]],[[24,38],[24,45]],["prioarbiter"],["port","logic"]],["en_i",[[25,2],[25,42]],[[25,38],[25,42]],["prioarbiter"],["port","logic"]],["req_i",[[26,2],[26,43]],[[26,38],[26,43]],["prioarbiter"],["port","logic"]],["ack_o",[[28,2],[28,43]],[[28,38],[28,43]],["prioarbiter"],["port","logic"]],["vld_o",[[29,2],[29,43]],[[29,38],[29,43]],["prioarbiter"],["port","logic"]],["idx_o",[[30,2],[30,43]],[[30,38],[30,43]],["prioarbiter"],["port","logic"]],["SEL_WIDTH",[[33,2],[33,41]],[[33,13],[33,22]],["prioarbiter"],["localparam"]],["arb_sel_lock_d",[[35,2],[35,38]],[[35,24],[35,38]],["prioarbiter"],["variable","logic"]],["arb_sel_lock_q",[[35,2],[35,54]],[[35,40],[35,54]],["prioarbiter"],["variable","arb_sel_lock_d"]],["lock_d",[[36,2],[36,14]],[[36,8],[36,14]],["prioarbiter"],["variable","logic"]],["lock_q",[[36,2],[36,22]],[[36,16],[36,22]],["prioarbiter"],["variable","lock_d"]],["idx",[[38,2],[38,33]],[[38,30],[38,33]],["prioarbiter"],["variable","logic"]],["i_onehot_to_bin",[[53,2],[58,3]],[[55,4],[55,19]],["prioarbiter"],["instance","onehot_to_bin"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/pulp_sync_wedge.sv",[[[[[["pulp_sync_wedge",[[12,0],[22,2]],[[12,7],[12,22]],[],["module"]],[54,9]],[[["STAGES",[[13,4],[13,37]],[[13,27],[13,33]],["pulp_sync_wedge"],["parameter-port","unsigned"]],["clk_i",[[15,4],[15,22]],[[15,17],[15,22]],["pulp_sync_wedge"],["port","logic"]],["rstn_i",[[16,4],[16,23]],[[16,17],[16,23]],["pulp_sync_wedge"],["port","logic"]],["en_i",[[17,4],[17,21]],[[17,17],[17,21]],["pulp_sync_wedge"],["port","logic"]],["serial_i",[[18,4],[18,25]],[[18,17],[18,25]],["pulp_sync_wedge"],["port","logic"]],["r_edge_o",[[19,4],[19,25]],[[19,17],[19,25]],["pulp_sync_wedge"],["port","logic"]],["f_edge_o",[[20,4],[20,25]],[[20,17],[20,25]],["pulp_sync_wedge"],["port","logic"]],["serial_o",[[21,4],[21,25]],[[21,17],[21,25]],["pulp_sync_wedge"],["port","logic"]],["clk",[[23,4],[23,13]],[[23,10],[23,13]],["pulp_sync_wedge"],["variable","logic"]],["serial",[[24,4],[24,16]],[[24,10],[24,16]],["pulp_sync_wedge"],["variable","logic"]],["serial_q",[[24,4],[24,26]],[[24,18],[24,26]],["pulp_sync_wedge"],["variable","serial"]],["i_pulp_sync",[[30,4],[37,5]],[[32,6],[32,17]],["pulp_sync_wedge"],["instance","pulp_sync"]],["i_pulp_clock_gating",[[39,4],[44,5]],[[39,22],[39,41]],["pulp_sync_wedge"],["instance","pulp_clock_gating"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/pulp_sync.sv",[[[[[["pulp_sync",[[12,0],[21,6]],[[12,7],[12,16]],[],["module"]],[35,9]],[[["STAGES",[[14,4],[14,24]],[[14,14],[14,20]],["pulp_sync"],["parameter-port","parameter"]],["clk_i",[[17,4],[17,22]],[[17,17],[17,22]],["pulp_sync"],["port","logic"]],["rstn_i",[[18,4],[18,23]],[[18,17],[18,23]],["pulp_sync"],["port","logic"]],["serial_i",[[19,4],[19,25]],[[19,17],[19,25]],["pulp_sync"],["port","logic"]],["serial_o",[[20,4],[20,25]],[[20,17],[20,25]],["pulp_sync"],["port","logic"]],["r_reg",[[23,3],[23,27]],[[23,22],[23,27]],["pulp_sync"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/rrarbiter.sv",[[[[[["rrarbiter",[[23,0],[37,2]],[[23,7],[23,16]],[],["module"]],[60,20]],[[["NUM_REQ",[[24,2],[24,39]],[[24,25],[24,32]],["rrarbiter"],["parameter-port","unsigned"]],["LOCK_IN",[[25,2],[25,41]],[[25,25],[25,32]],["rrarbiter"],["parameter-port","bit"]],["clk_i",[[27,2],[27,43]],[[27,38],[27,43]],["rrarbiter"],["port","logic"]],["rst_ni",[[28,2],[28,44]],[[28,38],[28,44]],["rrarbiter"],["port","logic"]],["flush_i",[[30,2],[30,45]],[[30,38],[30,45]],["rrarbiter"],["port","logic"]],["en_i",[[31,2],[31,42]],[[31,38],[31,42]],["rrarbiter"],["port","logic"]],["req_i",[[32,2],[32,43]],[[32,38],[32,43]],["rrarbiter"],["port","logic"]],["ack_o",[[34,2],[34,43]],[[34,38],[34,43]],["rrarbiter"],["port","logic"]],["vld_o",[[35,2],[35,43]],[[35,38],[35,43]],["rrarbiter"],["port","logic"]],["idx_o",[[36,2],[36,43]],[[36,38],[36,43]],["rrarbiter"],["port","logic"]],["req",[[39,2],[39,11]],[[39,8],[39,11]],["rrarbiter"],["variable","logic"]],["i_rr_arb_tree",[[42,2],[58,3]],[[46,2],[46,15]],["rrarbiter"],["instance","rr_arb_tree"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated/sram.sv",[[[[[["sram",[[13,0],[25,2]],[[13,7],[13,11]],[],["module"]],[45,9]],[[["DATA_WIDTH",[[14,4],[14,32]],[[14,17],[14,27]],["sram"],["parameter-port","unsigned"]],["NUM_WORDS",[[15,4],[15,34]],[[15,17],[15,26]],["sram"],["parameter-port","unsigned"]],["clk_i",[[17,3],[17,46]],[[17,41],[17,46]],["sram"],["port","logic"]],["req_i",[[19,3],[19,46]],[[19,41],[19,46]],["sram"],["port","logic"]],["we_i",[[20,3],[20,45]],[[20,41],[20,45]],["sram"],["port","logic"]],["addr_i",[[21,3],[21,47]],[[21,41],[21,47]],["sram"],["port","logic"]],["wdata_i",[[22,3],[22,48]],[[22,41],[22,48]],["sram"],["port","logic"]],["be_i",[[23,3],[23,45]],[[23,41],[23,45]],["sram"],["port","logic"]],["rdata_o",[[24,3],[24,48]],[[24,41],[24,48]],["sram"],["port","logic"]],["ADDR_WIDTH",[[26,4],[26,46]],[[26,15],[26,25]],["sram"],["localparam"]],["ram",[[28,4],[28,46]],[[28,27],[28,30]],["sram"],["variable","logic"]],["raddr_q",[[29,4],[29,34]],[[29,27],[29,34]],["sram"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/ecc_decode.sv",[[[[[["ecc_decode",[[28,0],[52,2]],[[28,7],[28,17]],[],["module"]],[127,9]],[[["DataWidth",[[30,2],[30,42]],[[30,26],[30,35]],["ecc_decode"],["parameter-port","unsigned"]],["data_t",[[32,2],[32,55]],[[32,17],[32,23]],["ecc_decode"],["parameter-port","#Unknown"]],["parity_t",[[33,2],[33,73]],[[33,17],[33,25]],["ecc_decode"],["parameter-port","#Unknown"]],["code_word_t",[[34,2],[34,69]],[[34,17],[34,28]],["ecc_decode"],["parameter-port","#Unknown"]],["encoded_data_t",[[35,2],[38,35]],[[35,17],[35,31]],["ecc_decode"],["parameter-port","#Unknown"]],["data_i",[[41,2],[41,30]],[[41,24],[41,30]],["ecc_decode"],["port","encoded_data_t"]],["data_o",[[43,2],[43,30]],[[43,24],[43,30]],["ecc_decode"],["port","data_t"]],["syndrome_o",[[45,2],[45,34]],[[45,24],[45,34]],["ecc_decode"],["port","parity_t"]],["single_error_o",[[47,2],[47,38]],[[47,24],[47,38]],["ecc_decode"],["port","logic"]],["parity_error_o",[[49,2],[49,38]],[[49,24],[49,38]],["ecc_decode"],["port","logic"]],["double_error_o",[[51,2],[51,38]],[[51,24],[51,38]],["ecc_decode"],["port","logic"]],["parity",[[54,2],[54,20]],[[54,14],[54,20]],["ecc_decode"],["variable","logic"]],["data_wo_parity",[[55,2],[55,28]],[[55,14],[55,28]],["ecc_decode"],["variable","data_t"]],["syndrome",[[56,2],[56,22]],[[56,14],[56,22]],["ecc_decode"],["variable","parity_t"]],["syndrome_not_zero",[[57,2],[57,31]],[[57,14],[57,31]],["ecc_decode"],["variable","logic"]],["correct_data",[[58,2],[58,26]],[[58,14],[58,26]],["ecc_decode"],["variable","code_word_t"]]],[["ecc_pkg",["*"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/ecc_encode.sv",[[[[[["ecc_encode",[[21,0],[37,2]],[[21,7],[21,17]],[],["module"]],[77,9]],[[["DataWidth",[[23,2],[23,42]],[[23,26],[23,35]],["ecc_encode"],["parameter-port","unsigned"]],["data_t",[[25,2],[25,55]],[[25,17],[25,23]],["ecc_encode"],["parameter-port","#Unknown"]],["parity_t",[[26,2],[26,73]],[[26,17],[26,25]],["ecc_encode"],["parameter-port","#Unknown"]],["code_word_t",[[27,2],[27,69]],[[27,17],[27,28]],["ecc_encode"],["parameter-port","#Unknown"]],["encoded_data_t",[[28,2],[31,35]],[[28,17],[28,31]],["ecc_encode"],["parameter-port","#Unknown"]],["data_i",[[34,2],[34,30]],[[34,24],[34,30]],["ecc_encode"],["port","data_t"]],["data_o",[[36,2],[36,30]],[[36,24],[36,30]],["ecc_encode"],["port","encoded_data_t"]],["parity_code_word",[[39,2],[39,27]],[[39,11],[39,27]],["ecc_encode"],["variable","parity_t"]],["data",[[40,2],[40,18]],[[40,14],[40,18]],["ecc_encode"],["variable","code_word_t"]],["codeword",[[40,2],[40,28]],[[40,20],[40,28]],["ecc_encode"],["variable","data"]]],[["ecc_pkg",["*"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/ecc_pkg.sv",[[[[[["ecc_pkg",[[14,0],[14,16]],[[14,8],[14,15]],[],["package"]],[30,10]],[[],[],[[[["get_parity_width",[[17,2],[17,82]],[[17,34],[17,50]],["ecc_pkg"],["function"]],[22,12]],[[["data_width",[[17,52],[17,81]],[[17,71],[17,81]],["ecc_pkg","get_parity_width"],["port","unsigned"]],["cw_width",[[19,4],[19,29]],[[19,17],[19,25]],["ecc_pkg","get_parity_width"],["variable","unsigned"]]]]],[[["get_cw_width",[[25,2],[25,78]],[[25,34],[25,46]],["ecc_pkg"],["function"]],[28,12]],[[["data_width",[[25,48],[25,77]],[[25,67],[25,77]],["ecc_pkg","get_cw_width"],["port","unsigned"]]]]]]]]]],[],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/edge_detect.sv",[[[[[["edge_detect",[[13,0],[19,2]],[[13,7],[13,18]],[],["module"]],[31,9]],[[["clk_i",[[14,4],[14,22]],[[14,17],[14,22]],["edge_detect"],["port","logic"]],["rst_ni",[[15,4],[15,23]],[[15,17],[15,23]],["edge_detect"],["port","logic"]],["d_i",[[16,4],[16,20]],[[16,17],[16,20]],["edge_detect"],["port","logic"]],["re_o",[[17,4],[17,21]],[[17,17],[17,21]],["edge_detect"],["port","logic"]],["fe_o",[[18,4],[18,21]],[[18,17],[18,21]],["edge_detect"],["port","logic"]],["i_sync_wedge",[[21,4],[29,5]],[[21,15],[21,27]],["edge_detect"],["instance","sync_wedge"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/edge_propagator_ack.sv",[[[[[["edge_propagator_ack",[[12,0],[20,2]],[[12,7],[12,26]],[],["module"]],[52,9]],[[["clk_tx_i",[[13,2],[13,23]],[[13,15],[13,23]],["edge_propagator_ack"],["port","logic"]],["rstn_tx_i",[[14,2],[14,24]],[[14,15],[14,24]],["edge_propagator_ack"],["port","logic"]],["edge_i",[[15,2],[15,21]],[[15,15],[15,21]],["edge_propagator_ack"],["port","logic"]],["ack_tx_o",[[16,2],[16,23]],[[16,15],[16,23]],["edge_propagator_ack"],["port","logic"]],["clk_rx_i",[[17,2],[17,23]],[[17,15],[17,23]],["edge_propagator_ack"],["port","logic"]],["rstn_rx_i",[[18,2],[18,24]],[[18,15],[18,24]],["edge_propagator_ack"],["port","logic"]],["edge_o",[[19,2],[19,21]],[[19,15],[19,21]],["edge_propagator_ack"],["port","logic"]],["sync_a",[[22,2],[22,20]],[[22,14],[22,20]],["edge_propagator_ack"],["variable","logic"]],["sync_b",[[23,2],[23,20]],[[23,14],[23,20]],["edge_propagator_ack"],["variable","logic"]],["r_input_reg",[[25,2],[25,19]],[[25,8],[25,19]],["edge_propagator_ack"],["variable","logic"]],["s_input_reg_next",[[26,2],[26,24]],[[26,8],[26,24]],["edge_propagator_ack"],["variable","logic"]],["u_sync_clkb",[[42,2],[50,3]],[[42,18],[42,29]],["edge_propagator_ack"],["instance","pulp_sync_wedge"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/edge_propagator_rx.sv",[[[[[["edge_propagator_rx",[[12,0],[18,2]],[[12,7],[12,25]],[],["module"]],[30,9]],[[["clk_i",[[13,4],[13,22]],[[13,17],[13,22]],["edge_propagator_rx"],["port","logic"]],["rstn_i",[[14,4],[14,23]],[[14,17],[14,23]],["edge_propagator_rx"],["port","logic"]],["valid_i",[[15,4],[15,24]],[[15,17],[15,24]],["edge_propagator_rx"],["port","logic"]],["ack_o",[[16,4],[16,22]],[[16,17],[16,22]],["edge_propagator_rx"],["port","logic"]],["valid_o",[[17,4],[17,24]],[[17,17],[17,24]],["edge_propagator_rx"],["port","logic"]],["i_sync_clkb",[[20,4],[28,5]],[[20,20],[20,31]],["edge_propagator_rx"],["instance","pulp_sync_wedge"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/edge_propagator_tx.sv",[[[[[["edge_propagator_tx",[[12,0],[18,2]],[[12,7],[12,25]],[],["module"]],[39,9]],[[["clk_i",[[13,4],[13,22]],[[13,17],[13,22]],["edge_propagator_tx"],["port","logic"]],["rstn_i",[[14,4],[14,23]],[[14,17],[14,23]],["edge_propagator_tx"],["port","logic"]],["valid_i",[[15,4],[15,24]],[[15,17],[15,24]],["edge_propagator_tx"],["port","logic"]],["ack_i",[[16,4],[16,22]],[[16,17],[16,22]],["edge_propagator_tx"],["port","logic"]],["valid_o",[[17,4],[17,24]],[[17,17],[17,24]],["edge_propagator_tx"],["port","logic"]],["sync_a",[[20,4],[20,24]],[[20,18],[20,24]],["edge_propagator_tx"],["variable","logic"]],["r_input_reg",[[22,4],[22,24]],[[22,13],[22,24]],["edge_propagator_tx"],["variable","logic"]],["s_input_reg_next",[[23,4],[23,29]],[[23,13],[23,29]],["edge_propagator_tx"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/edge_propagator.sv",[[[[[["edge_propagator",[[12,0],[19,2]],[[12,7],[12,22]],[],["module"]],[31,9]],[[["clk_tx_i",[[13,2],[13,23]],[[13,15],[13,23]],["edge_propagator"],["port","logic"]],["rstn_tx_i",[[14,2],[14,24]],[[14,15],[14,24]],["edge_propagator"],["port","logic"]],["edge_i",[[15,2],[15,21]],[[15,15],[15,21]],["edge_propagator"],["port","logic"]],["clk_rx_i",[[16,2],[16,23]],[[16,15],[16,23]],["edge_propagator"],["port","logic"]],["rstn_rx_i",[[17,2],[17,24]],[[17,15],[17,24]],["edge_propagator"],["port","logic"]],["edge_o",[[18,2],[18,21]],[[18,15],[18,21]],["edge_propagator"],["port","logic"]],["i_edge_propagator_ack",[[21,2],[29,3]],[[21,22],[21,43]],["edge_propagator"],["instance","edge_propagator_ack"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/exp_backoff.sv",[[[[[["exp_backoff",[[22,0],[36,2]],[[22,7],[22,18]],[],["module"]],[97,9]],[[["Seed",[[24,2],[24,40]],[[24,25],[24,29]],["exp_backoff"],["parameter-port","unsigned"]],["MaxExp",[[26,2],[26,36]],[[26,25],[26,31]],["exp_backoff"],["parameter-port","unsigned"]],["clk_i",[[28,2],[28,20]],[[28,15],[28,20]],["exp_backoff"],["port","logic"]],["rst_ni",[[29,2],[29,21]],[[29,15],[29,21]],["exp_backoff"],["port","logic"]],["set_i",[[31,2],[31,20]],[[31,15],[31,20]],["exp_backoff"],["port","logic"]],["clr_i",[[33,2],[33,20]],[[33,15],[33,20]],["exp_backoff"],["port","logic"]],["is_zero_o",[[35,2],[35,24]],[[35,15],[35,24]],["exp_backoff"],["port","logic"]],["WIDTH",[[39,2],[39,37]],[[39,26],[39,31]],["exp_backoff"],["localparam","unsigned"]],["lfsr_d",[[41,2],[41,26]],[[41,20],[41,26]],["exp_backoff"],["variable","logic"]],["lfsr_q",[[41,2],[41,34]],[[41,28],[41,34]],["exp_backoff"],["variable","lfsr_d"]],["cnt_d",[[41,2],[41,41]],[[41,36],[41,41]],["exp_backoff"],["variable","lfsr_q"]],["cnt_q",[[41,2],[41,48]],[[41,43],[41,48]],["exp_backoff"],["variable","cnt_d"]],["mask_d",[[41,2],[41,56]],[[41,50],[41,56]],["exp_backoff"],["variable","cnt_q"]],["mask_q",[[41,2],[41,64]],[[41,58],[41,64]],["exp_backoff"],["variable","mask_d"]],["lfsr",[[42,2],[42,12]],[[42,8],[42,12]],["exp_backoff"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/fall_through_register.sv",[[[[[["fall_through_register",[[14,0],[29,2]],[[14,7],[14,28]],[],["module"]],[55,9]],[[["T",[[15,4],[15,28]],[[15,19],[15,20]],["fall_through_register"],["parameter-port","#Unknown"]],["clk_i",[[17,4],[17,25]],[[17,20],[17,25]],["fall_through_register"],["port","logic"]],["rst_ni",[[18,4],[18,26]],[[18,20],[18,26]],["fall_through_register"],["port","logic"]],["clr_i",[[19,4],[19,25]],[[19,20],[19,25]],["fall_through_register"],["port","logic"]],["testmode_i",[[20,4],[20,30]],[[20,20],[20,30]],["fall_through_register"],["port","logic"]],["valid_i",[[22,4],[22,27]],[[22,20],[22,27]],["fall_through_register"],["port","logic"]],["ready_o",[[23,4],[23,27]],[[23,20],[23,27]],["fall_through_register"],["port","logic"]],["data_i",[[24,4],[24,26]],[[24,20],[24,26]],["fall_through_register"],["port","T"]],["valid_o",[[26,4],[26,27]],[[26,20],[26,27]],["fall_through_register"],["port","logic"]],["ready_i",[[27,4],[27,27]],[[27,20],[27,27]],["fall_through_register"],["port","logic"]],["data_o",[[28,4],[28,26]],[[28,20],[28,26]],["fall_through_register"],["port","T"]],["fifo_empty",[[31,4],[31,22]],[[31,12],[31,22]],["fall_through_register"],["variable","logic"]],["fifo_full",[[31,4],[32,21]],[[32,12],[32,21]],["fall_through_register"],["variable","fifo_empty"]],["i_fifo",[[34,4],[50,5]],[[38,6],[38,12]],["fall_through_register"],["instance","fifo_v3"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/fifo_v3.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/gray_to_binary.sv",[[[[[["gray_to_binary",[[14,0],[19,2]],[[14,7],[14,21]],[],["module"]],[22,9]],[[["N",[[15,4],[15,24]],[[15,18],[15,19]],["gray_to_binary"],["parameter-port","int"]],["A",[[17,4],[17,26]],[[17,25],[17,26]],["gray_to_binary"],["port","logic"]],["Z",[[18,4],[18,26]],[[18,25],[18,26]],["gray_to_binary"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/id_queue.sv",[[[[[["id_queue",[[47,0],[75,2]],[[47,7],[47,15]],[],["module"]],[417,9]],[[["ID_WIDTH",[[48,4],[48,31]],[[48,18],[48,26]],["id_queue"],["parameter-port","int"]],["CAPACITY",[[49,4],[49,31]],[[49,18],[49,26]],["id_queue"],["parameter-port","int"]],["FULL_BW",[[50,4],[50,31]],[[50,18],[50,25]],["id_queue"],["parameter-port","bit"]],["data_t",[[51,4],[51,41]],[[51,19],[51,25]],["id_queue"],["parameter-port","#Unknown"]],["id_t",[[53,4],[53,49]],[[53,20],[53,24]],["id_queue"],["parameter-port","#Unknown"]],["clk_i",[[55,4],[55,25]],[[55,20],[55,25]],["id_queue"],["port","logic"]],["rst_ni",[[56,4],[56,26]],[[56,20],[56,26]],["id_queue"],["port","logic"]],["inp_id_i",[[58,4],[58,28]],[[58,20],[58,28]],["id_queue"],["port","id_t"]],["inp_data_i",[[59,4],[59,30]],[[59,20],[59,30]],["id_queue"],["port","data_t"]],["inp_req_i",[[60,4],[60,29]],[[60,20],[60,29]],["id_queue"],["port","logic"]],["inp_gnt_o",[[61,4],[61,29]],[[61,20],[61,29]],["id_queue"],["port","logic"]],["exists_data_i",[[63,4],[63,33]],[[63,20],[63,33]],["id_queue"],["port","data_t"]],["exists_mask_i",[[64,4],[64,33]],[[64,20],[64,33]],["id_queue"],["port","data_t"]],["exists_req_i",[[65,4],[65,32]],[[65,20],[65,32]],["id_queue"],["port","logic"]],["exists_o",[[66,4],[66,28]],[[66,20],[66,28]],["id_queue"],["port","logic"]],["exists_gnt_o",[[67,4],[67,32]],[[67,20],[67,32]],["id_queue"],["port","logic"]],["oup_id_i",[[69,4],[69,28]],[[69,20],[69,28]],["id_queue"],["port","id_t"]],["oup_pop_i",[[70,4],[70,29]],[[70,20],[70,29]],["id_queue"],["port","logic"]],["oup_req_i",[[71,4],[71,29]],[[71,20],[71,29]],["id_queue"],["port","logic"]],["oup_data_o",[[72,4],[72,30]],[[72,20],[72,30]],["id_queue"],["port","data_t"]],["oup_data_valid_o",[[73,4],[73,36]],[[73,20],[73,36]],["id_queue"],["port","logic"]],["oup_gnt_o",[[74,4],[74,29]],[[74,20],[74,29]],["id_queue"],["port","logic"]],["NIds",[[79,4],[79,38]],[[79,19],[79,23]],["id_queue"],["localparam","int"]],["HtCapacity",[[80,4],[80,69]],[[80,19],[80,29]],["id_queue"],["localparam","int"]],["HtIdxWidth",[[81,4],[81,76]],[[81,28],[81,38]],["id_queue"],["localparam","unsigned"]],["LdIdxWidth",[[82,4],[82,74]],[[82,28],[82,38]],["id_queue"],["localparam","unsigned"]],["ht_idx_t",[[85,4],[85,44]],[[85,35],[85,43]],["id_queue"],["typedef","logic"]],["ld_idx_t",[[88,4],[88,44]],[[88,35],[88,43]],["id_queue"],["typedef","logic"]],["head_tail_t",[[91,4],[96,18]],[[96,6],[96,17]],["id_queue"],["typedef","#AnonymousStructUnion41"]],["linked_data_t",[[99,4],[103,20]],[[103,6],[103,19]],["id_queue"],["typedef","#AnonymousStructUnion42"]],["head_tail_d",[[105,4],[105,47]],[[105,36],[105,47]],["id_queue"],["variable","head_tail_t"]],["head_tail_q",[[105,4],[105,63]],[[105,52],[105,63]],["id_queue"],["variable","head_tail_d"]],["linked_data_d",[[107,4],[107,49]],[[107,36],[107,49]],["id_queue"],["variable","linked_data_t"]],["linked_data_q",[[107,4],[107,65]],[[107,52],[107,65]],["id_queue"],["variable","linked_data_d"]],["full",[[109,4],[109,40]],[[109,36],[109,40]],["id_queue"],["variable","logic"]],["match_in_id_valid",[[109,4],[110,53]],[[110,36],[110,53]],["id_queue"],["variable","full"]],["match_out_id_valid",[[109,4],[111,54]],[[111,36],[111,54]],["id_queue"],["variable","match_in_id_valid"]],["no_in_id_match",[[109,4],[112,50]],[[112,36],[112,50]],["id_queue"],["variable","match_out_id_valid"]],["no_out_id_match",[[109,4],[113,51]],[[113,36],[113,51]],["id_queue"],["variable","no_in_id_match"]],["head_tail_free",[[115,4],[115,49]],[[115,35],[115,49]],["id_queue"],["variable","logic"]],["idx_matches_in_id",[[115,4],[116,53]],[[116,36],[116,53]],["id_queue"],["variable","head_tail_free"]],["idx_matches_out_id",[[115,4],[117,54]],[[117,36],[117,54]],["id_queue"],["variable","idx_matches_in_id"]],["exists_match",[[119,4],[119,48]],[[119,36],[119,48]],["id_queue"],["variable","logic"]],["linked_data_free",[[119,4],[120,52]],[[120,36],[120,52]],["id_queue"],["variable","exists_match"]],["match_in_id",[[122,4],[122,47]],[[122,36],[122,47]],["id_queue"],["variable","id_t"]],["match_out_id",[[122,4],[122,61]],[[122,49],[122,61]],["id_queue"],["variable","match_in_id"]],["head_tail_free_idx",[[124,4],[124,54]],[[124,36],[124,54]],["id_queue"],["variable","ht_idx_t"]],["match_in_idx",[[124,4],[125,48]],[[125,36],[125,48]],["id_queue"],["variable","head_tail_free_idx"]],["match_out_idx",[[124,4],[126,49]],[[126,36],[126,49]],["id_queue"],["variable","match_in_idx"]],["linked_data_free_idx",[[128,4],[128,56]],[[128,36],[128,56]],["id_queue"],["variable","ld_idx_t"]],["oup_data_free_idx",[[128,4],[129,53]],[[129,36],[129,53]],["id_queue"],["variable","linked_data_free_idx"]],["oup_data_popped",[[131,4],[131,51]],[[131,36],[131,51]],["id_queue"],["variable","logic"]],["oup_ht_popped",[[131,4],[132,49]],[[132,36],[132,49]],["id_queue"],["variable","oup_data_popped"]],["i_id_ohb_in",[[143,4],[148,5]],[[145,6],[145,17]],["id_queue"],["instance","onehot_to_bin"]],["i_id_ohb_out",[[149,4],[154,5]],[[151,6],[151,18]],["id_queue"],["instance","onehot_to_bin"]],["i_ht_free_lzc",[[160,4],[167,5]],[[163,6],[163,19]],["id_queue"],["instance","lzc"]],["i_ld_free_lzc",[[173,4],[180,5]],[[176,6],[176,19]],["id_queue"],["instance","lzc"]],["exists_match_bits",[[358,8],[358,32]],[[358,15],[358,32]],["id_queue"],["variable","data_t"]]],[],[[[["#AnonymousStructUnion41",[[91,12],[96,5]],[[91,12],[91,18]],["id_queue"],["struct"]],[96,4]],[[["id",[[92,8],[92,22]],[[92,20],[92,22]],["id_queue","#AnonymousStructUnion41"],["struct_union_member"]],["tail",[[93,8],[94,24]],[[94,20],[94,24]],["id_queue","#AnonymousStructUnion41"],["struct_union_member"]],["free",[[95,8],[95,24]],[[95,20],[95,24]],["id_queue","#AnonymousStructUnion41"],["struct_union_member"]]]]],[[["#AnonymousStructUnion42",[[99,12],[103,5]],[[99,12],[99,18]],["id_queue"],["struct"]],[103,4]],[[["data",[[100,8],[100,24]],[[100,20],[100,24]],["id_queue","#AnonymousStructUnion42"],["struct_union_member"]],["next",[[101,8],[101,24]],[[101,20],[101,24]],["id_queue","#AnonymousStructUnion42"],["struct_union_member"]],["free",[[102,8],[102,24]],[[102,20],[102,24]],["id_queue","#AnonymousStructUnion42"],["struct_union_member"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/isochronous_4phase_handshake.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/isochronous_spill_register.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/lfsr_16bit.sv",[[[[[["lfsr_16bit",[[20,0],[29,2]],[[20,7],[20,17]],[],["module"]],[69,9]],[[["SEED",[[21,4],[21,39]],[[21,27],[21,31]],["lfsr_16bit"],["parameter-port","logic"]],["WIDTH",[[22,4],[22,37]],[[22,27],[22,32]],["lfsr_16bit"],["parameter-port","unsigned"]],["clk_i",[[24,4],[24,43]],[[24,38],[24,43]],["lfsr_16bit"],["port","logic"]],["rst_ni",[[25,4],[25,44]],[[25,38],[25,44]],["lfsr_16bit"],["port","logic"]],["en_i",[[26,4],[26,42]],[[26,38],[26,42]],["lfsr_16bit"],["port","logic"]],["refill_way_oh",[[27,4],[27,51]],[[27,38],[27,51]],["lfsr_16bit"],["port","logic"]],["refill_way_bin",[[28,4],[28,52]],[[28,38],[28,52]],["lfsr_16bit"],["port","logic"]],["LogWidth",[[31,4],[31,53]],[[31,28],[31,36]],["lfsr_16bit"],["localparam","unsigned"]],["shift_d",[[33,4],[33,24]],[[33,17],[33,24]],["lfsr_16bit"],["variable","logic"]],["shift_q",[[33,4],[33,33]],[[33,26],[33,33]],["lfsr_16bit"],["variable","shift_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/lfsr_8bit.sv",[[[[[["lfsr_8bit",[[16,0],[25,2]],[[16,7],[16,16]],[],["module"]],[62,9]],[[["SEED",[[17,2],[17,43]],[[17,31],[17,35]],["lfsr_8bit"],["parameter-port","logic"]],["WIDTH",[[18,2],[18,40]],[[18,31],[18,36]],["lfsr_8bit"],["parameter-port","unsigned"]],["clk_i",[[20,2],[20,40]],[[20,35],[20,40]],["lfsr_8bit"],["port","logic"]],["rst_ni",[[21,2],[21,41]],[[21,35],[21,41]],["lfsr_8bit"],["port","logic"]],["en_i",[[22,2],[22,39]],[[22,35],[22,39]],["lfsr_8bit"],["port","logic"]],["refill_way_oh",[[23,2],[23,48]],[[23,35],[23,48]],["lfsr_8bit"],["port","logic"]],["refill_way_bin",[[24,2],[24,49]],[[24,35],[24,49]],["lfsr_8bit"],["port","logic"]],["LogWidth",[[27,2],[27,51]],[[27,26],[27,34]],["lfsr_8bit"],["localparam","unsigned"]],["shift_d",[[29,2],[29,21]],[[29,14],[29,21]],["lfsr_8bit"],["variable","logic"]],["shift_q",[[29,2],[29,30]],[[29,23],[29,30]],["lfsr_8bit"],["variable","shift_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/lfsr.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/lossy_valid_to_stream.sv",[[[[[["lossy_valid_to_stream",[[48,0],[64,2]],[[48,7],[48,28]],[],["module"]],[138,9]],[[["DATA_WIDTH",[[50,4],[50,42]],[[50,27],[50,37]],["lossy_valid_to_stream"],["parameter-port","unsigned"]],["T",[[51,4],[51,45]],[[51,19],[51,20]],["lossy_valid_to_stream"],["parameter-port","#Unknown"]],["clk_i",[[53,4],[53,22]],[[53,17],[53,22]],["lossy_valid_to_stream"],["port","logic"]],["rst_ni",[[54,4],[54,23]],[[54,17],[54,23]],["lossy_valid_to_stream"],["port","logic"]],["valid_i",[[56,4],[56,24]],[[56,17],[56,24]],["lossy_valid_to_stream"],["port","logic"]],["data_i",[[57,4],[57,23]],[[57,17],[57,23]],["lossy_valid_to_stream"],["port","T"]],["valid_o",[[59,4],[59,24]],[[59,17],[59,24]],["lossy_valid_to_stream"],["port","logic"]],["ready_i",[[60,4],[60,24]],[[60,17],[60,24]],["lossy_valid_to_stream"],["port","logic"]],["data_o",[[61,4],[61,23]],[[61,17],[61,23]],["lossy_valid_to_stream"],["port","T"]],["busy_o",[[63,4],[63,17]],[[63,11],[63,17]],["lossy_valid_to_stream"],["port","output"]],["read_ptr_d",[[69,2],[69,18]],[[69,8],[69,18]],["lossy_valid_to_stream"],["variable","logic"]],["read_ptr_q",[[69,2],[69,30]],[[69,20],[69,30]],["lossy_valid_to_stream"],["variable","read_ptr_d"]],["write_ptr_d",[[70,2],[70,19]],[[70,8],[70,19]],["lossy_valid_to_stream"],["variable","logic"]],["write_ptr_q",[[70,2],[70,32]],[[70,21],[70,32]],["lossy_valid_to_stream"],["variable","write_ptr_d"]],["pending_tx_counter_d",[[71,2],[71,34]],[[71,14],[71,34]],["lossy_valid_to_stream"],["variable","logic"]],["pending_tx_counter_q",[[71,2],[71,56]],[[71,36],[71,56]],["lossy_valid_to_stream"],["variable","pending_tx_counter_d"]],["mem_d",[[72,2],[72,14]],[[72,9],[72,14]],["lossy_valid_to_stream"],["variable","T"]],["mem_q",[[72,2],[72,21]],[[72,16],[72,21]],["lossy_valid_to_stream"],["variable","mem_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/lzc.sv",[[[[[["lzc",[[14,0],[30,2]],[[14,7],[14,10]],[],["module"]],[112,14]],[[["WIDTH",[[16,2],[16,34]],[[16,25],[16,30]],["lzc"],["parameter-port","unsigned"]],["MODE",[[18,2],[18,37]],[[18,25],[18,29]],["lzc"],["parameter-port","bit"]],["CNT_WIDTH",[[22,2],[22,66]],[[22,25],[22,34]],["lzc"],["parameter-port","unsigned"]],["in_i",[[25,2],[25,35]],[[25,31],[25,35]],["lzc"],["port","logic"]],["cnt_o",[[27,2],[27,36]],[[27,31],[27,36]],["lzc"],["port","logic"]],["empty_o",[[29,2],[29,38]],[[29,31],[29,38]],["lzc"],["port","logic"]],["NumLevels",[[39,4],[39,54]],[[39,28],[39,37]],["lzc"],["localparam","unsigned"]],["index_lut",[[49,4],[49,46]],[[49,37],[49,46]],["lzc"],["variable","logic"]],["sel_nodes",[[50,4],[50,38]],[[50,29],[50,38]],["lzc"],["variable","logic"]],["index_nodes",[[51,4],[51,55]],[[51,44],[51,55]],["lzc"],["variable","logic"]],["in_tmp",[[53,4],[53,28]],[[53,22],[53,28]],["lzc"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/max_counter.sv",[[[[[["max_counter",[[12,0],[28,2]],[[12,7],[12,18]],[],["module"]],[76,9]],[[["WIDTH",[[13,4],[13,36]],[[13,27],[13,32]],["max_counter"],["parameter-port","unsigned"]],["clk_i",[[15,4],[15,34]],[[15,29],[15,34]],["max_counter"],["port","logic"]],["rst_ni",[[16,4],[16,35]],[[16,29],[16,35]],["max_counter"],["port","logic"]],["clear_i",[[17,4],[17,36]],[[17,29],[17,36]],["max_counter"],["port","logic"]],["clear_max_i",[[18,4],[18,40]],[[18,29],[18,40]],["max_counter"],["port","logic"]],["en_i",[[19,4],[19,33]],[[19,29],[19,33]],["max_counter"],["port","logic"]],["load_i",[[20,4],[20,35]],[[20,29],[20,35]],["max_counter"],["port","logic"]],["down_i",[[21,4],[21,35]],[[21,29],[21,35]],["max_counter"],["port","logic"]],["delta_i",[[22,4],[22,36]],[[22,29],[22,36]],["max_counter"],["port","logic"]],["d_i",[[23,4],[23,32]],[[23,29],[23,32]],["max_counter"],["port","logic"]],["q_o",[[24,4],[24,32]],[[24,29],[24,32]],["max_counter"],["port","logic"]],["max_o",[[25,4],[25,34]],[[25,29],[25,34]],["max_counter"],["port","logic"]],["overflow_o",[[26,4],[26,39]],[[26,29],[26,39]],["max_counter"],["port","logic"]],["overflow_max_o",[[27,4],[27,43]],[[27,29],[27,43]],["max_counter"],["port","logic"]],["max_d",[[29,4],[29,27]],[[29,22],[29,27]],["max_counter"],["variable","logic"]],["max_q",[[29,4],[29,34]],[[29,29],[29,34]],["max_counter"],["variable","max_d"]],["overflow_max_d",[[30,4],[30,24]],[[30,10],[30,24]],["max_counter"],["variable","logic"]],["overflow_max_q",[[30,4],[30,40]],[[30,26],[30,40]],["max_counter"],["variable","overflow_max_d"]],["i_counter",[[32,4],[46,5]],[[35,6],[35,15]],["max_counter"],["instance","delta_counter"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/mem_to_banks_detailed.sv",[[[[[["mem_to_banks_detailed",[[14,0],[92,2]],[[14,7],[14,28]],[],["module"]],[224,9]],[[["AddrWidth",[[16,2],[16,42]],[[16,25],[16,34]],["mem_to_banks_detailed"],["parameter-port","unsigned"]],["DataWidth",[[18,2],[18,42]],[[18,25],[18,34]],["mem_to_banks_detailed"],["parameter-port","unsigned"]],["WUserWidth",[[20,2],[20,43]],[[20,25],[20,35]],["mem_to_banks_detailed"],["parameter-port","unsigned"]],["RUserWidth",[[22,2],[22,43]],[[22,25],[22,35]],["mem_to_banks_detailed"],["parameter-port","unsigned"]],["NumBanks",[[24,2],[24,42]],[[24,25],[24,33]],["mem_to_banks_detailed"],["parameter-port","unsigned"]],["HideStrb",[[26,2],[26,41]],[[26,25],[26,33]],["mem_to_banks_detailed"],["parameter-port","bit"]],["MaxTrans",[[28,2],[28,42]],[[28,25],[28,33]],["mem_to_banks_detailed"],["parameter-port","unsigned"]],["FifoDepth",[[30,2],[30,42]],[[30,25],[30,34]],["mem_to_banks_detailed"],["parameter-port","unsigned"]],["wuser_t",[[32,2],[32,54]],[[32,18],[32,25]],["mem_to_banks_detailed"],["parameter-port","#Unknown"]],["addr_t",[[34,2],[34,53]],[[34,18],[34,24]],["mem_to_banks_detailed"],["parameter-port","#Unknown"]],["inp_data_t",[[36,2],[36,53]],[[36,18],[36,28]],["mem_to_banks_detailed"],["parameter-port","#Unknown"]],["inp_strb_t",[[38,2],[38,55]],[[38,18],[38,28]],["mem_to_banks_detailed"],["parameter-port","#Unknown"]],["inp_ruser_t",[[40,2],[40,68]],[[40,18],[40,29]],["mem_to_banks_detailed"],["parameter-port","#Unknown"]],["oup_data_t",[[42,2],[42,62]],[[42,18],[42,28]],["mem_to_banks_detailed"],["parameter-port","#Unknown"]],["oup_strb_t",[[44,2],[44,64]],[[44,18],[44,28]],["mem_to_banks_detailed"],["parameter-port","#Unknown"]],["oup_ruser_t",[[46,2],[46,54]],[[46,18],[46,29]],["mem_to_banks_detailed"],["parameter-port","#Unknown"]],["clk_i",[[49,2],[49,42]],[[49,37],[49,42]],["mem_to_banks_detailed"],["port","logic"]],["rst_ni",[[51,2],[51,43]],[[51,37],[51,43]],["mem_to_banks_detailed"],["port","logic"]],["req_i",[[53,2],[53,42]],[[53,37],[53,42]],["mem_to_banks_detailed"],["port","logic"]],["gnt_o",[[55,2],[55,42]],[[55,37],[55,42]],["mem_to_banks_detailed"],["port","logic"]],["addr_i",[[57,2],[57,43]],[[57,37],[57,43]],["mem_to_banks_detailed"],["port","addr_t"]],["wdata_i",[[59,2],[59,44]],[[59,37],[59,44]],["mem_to_banks_detailed"],["port","inp_data_t"]],["strb_i",[[61,2],[61,43]],[[61,37],[61,43]],["mem_to_banks_detailed"],["port","inp_strb_t"]],["wuser_i",[[63,2],[63,44]],[[63,37],[63,44]],["mem_to_banks_detailed"],["port","wuser_t"]],["we_i",[[65,2],[65,41]],[[65,37],[65,41]],["mem_to_banks_detailed"],["port","logic"]],["rvalid_o",[[67,2],[67,45]],[[67,37],[67,45]],["mem_to_banks_detailed"],["port","logic"]],["rdata_o",[[69,2],[69,44]],[[69,37],[69,44]],["mem_to_banks_detailed"],["port","inp_data_t"]],["ruser_o",[[71,2],[71,44]],[[71,37],[71,44]],["mem_to_banks_detailed"],["port","inp_ruser_t"]],["bank_req_o",[[73,2],[73,47]],[[73,37],[73,47]],["mem_to_banks_detailed"],["port","logic"]],["bank_gnt_i",[[75,2],[75,47]],[[75,37],[75,47]],["mem_to_banks_detailed"],["port","logic"]],["bank_addr_o",[[77,2],[77,48]],[[77,37],[77,48]],["mem_to_banks_detailed"],["port","addr_t"]],["bank_wdata_o",[[79,2],[79,49]],[[79,37],[79,49]],["mem_to_banks_detailed"],["port","oup_data_t"]],["bank_strb_o",[[81,2],[81,48]],[[81,37],[81,48]],["mem_to_banks_detailed"],["port","oup_strb_t"]],["bank_wuser_o",[[83,2],[83,49]],[[83,37],[83,49]],["mem_to_banks_detailed"],["port","wuser_t"]],["bank_we_o",[[85,2],[85,46]],[[85,37],[85,46]],["mem_to_banks_detailed"],["port","logic"]],["bank_rvalid_i",[[87,2],[87,50]],[[87,37],[87,50]],["mem_to_banks_detailed"],["port","logic"]],["bank_rdata_i",[[89,2],[89,49]],[[89,37],[89,49]],["mem_to_banks_detailed"],["port","oup_data_t"]],["bank_ruser_i",[[91,2],[91,49]],[[91,37],[91,49]],["mem_to_banks_detailed"],["port","oup_ruser_t"]],["DataBytes",[[94,2],[94,59]],[[94,26],[94,35]],["mem_to_banks_detailed"],["localparam","unsigned"]],["BitsPerBank",[[95,2],[95,59]],[[95,26],[95,37]],["mem_to_banks_detailed"],["localparam","unsigned"]],["BytesPerBank",[[96,2],[96,59]],[[96,26],[96,38]],["mem_to_banks_detailed"],["localparam","unsigned"]],["req_t",[[98,2],[104,10]],[[104,4],[104,9]],["mem_to_banks_detailed"],["typedef","#AnonymousStructUnion43"]],["req_valid",[[106,2],[106,33]],[[106,24],[106,33]],["mem_to_banks_detailed"],["variable","logic"]],["req_ready",[[107,2],[107,45]],[[107,36],[107,45]],["mem_to_banks_detailed"],["variable","logic"]],["resp_valid",[[107,2],[108,34]],[[108,24],[108,34]],["mem_to_banks_detailed"],["variable","req_ready"]],["resp_ready",[[107,2],[108,46]],[[108,36],[108,46]],["mem_to_banks_detailed"],["variable","resp_valid"]],["bank_req",[[109,2],[109,32]],[[109,24],[109,32]],["mem_to_banks_detailed"],["variable","req_t"]],["bank_oup",[[109,2],[110,32]],[[110,24],[110,32]],["mem_to_banks_detailed"],["variable","bank_req"]],["bank_req_internal",[[111,2],[111,41]],[[111,24],[111,41]],["mem_to_banks_detailed"],["variable","logic"]],["bank_gnt_internal",[[111,2],[111,60]],[[111,43],[111,60]],["mem_to_banks_detailed"],["variable","bank_req_internal"]],["zero_strobe",[[111,2],[111,73]],[[111,62],[111,73]],["mem_to_banks_detailed"],["variable","bank_gnt_internal"]],["dead_response",[[111,2],[111,88]],[[111,75],[111,88]],["mem_to_banks_detailed"],["variable","zero_strobe"]],["dead_write_fifo_full",[[112,2],[112,44]],[[112,24],[112,44]],["mem_to_banks_detailed"],["variable","logic"]],["i_ft_reg",[[189,4],[205,5]],[[193,6],[193,14]],["mem_to_banks_detailed"],["instance","stream_fifo"]],["i_dead_write_fifo",[[165,4],[181,5]],[[169,6],[169,23]],["mem_to_banks_detailed"],["instance","fifo_v3"]]],[],[[[["#AnonymousStructUnion43",[[98,10],[104,3]],[[98,10],[98,16]],["mem_to_banks_detailed"],["struct"]],[104,2]],[[["addr",[[99,4],[99,19]],[[99,15],[99,19]],["mem_to_banks_detailed","#AnonymousStructUnion43"],["struct_union_member"]],["wdata",[[100,4],[100,20]],[[100,15],[100,20]],["mem_to_banks_detailed","#AnonymousStructUnion43"],["struct_union_member"]],["strb",[[101,4],[101,19]],[[101,15],[101,19]],["mem_to_banks_detailed","#AnonymousStructUnion43"],["struct_union_member"]],["wuser",[[102,4],[102,20]],[[102,15],[102,20]],["mem_to_banks_detailed","#AnonymousStructUnion43"],["struct_union_member"]],["we",[[103,4],[103,17]],[[103,15],[103,17]],["mem_to_banks_detailed","#AnonymousStructUnion43"],["struct_union_member"]]]]],[[["align_addr",[[114,2],[114,57]],[[114,28],[114,38]],["mem_to_banks_detailed"],["function"]],[116,12]],[[["addr",[[114,39],[114,56]],[[114,52],[114,56]],["mem_to_banks_detailed","align_addr"],["port","addr_t"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/mem_to_banks.sv",[[[[[["mem_to_banks",[[14,0],[82,2]],[[14,7],[14,19]],[],["module"]],[119,9]],[[["AddrWidth",[[16,2],[16,42]],[[16,25],[16,34]],["mem_to_banks"],["parameter-port","unsigned"]],["DataWidth",[[18,2],[18,42]],[[18,25],[18,34]],["mem_to_banks"],["parameter-port","unsigned"]],["AtopWidth",[[20,2],[20,42]],[[20,25],[20,34]],["mem_to_banks"],["parameter-port","unsigned"]],["NumBanks",[[22,2],[22,42]],[[22,25],[22,33]],["mem_to_banks"],["parameter-port","unsigned"]],["HideStrb",[[24,2],[24,41]],[[24,25],[24,33]],["mem_to_banks"],["parameter-port","bit"]],["MaxTrans",[[26,2],[26,42]],[[26,25],[26,33]],["mem_to_banks"],["parameter-port","unsigned"]],["FifoDepth",[[28,2],[28,42]],[[28,25],[28,34]],["mem_to_banks"],["parameter-port","unsigned"]],["atop_t",[[30,2],[30,52]],[[30,18],[30,24]],["mem_to_banks"],["parameter-port","#Unknown"]],["addr_t",[[32,2],[32,52]],[[32,18],[32,24]],["mem_to_banks"],["parameter-port","#Unknown"]],["inp_data_t",[[34,2],[34,52]],[[34,18],[34,28]],["mem_to_banks"],["parameter-port","#Unknown"]],["inp_strb_t",[[36,2],[36,54]],[[36,18],[36,28]],["mem_to_banks"],["parameter-port","#Unknown"]],["oup_data_t",[[38,2],[38,61]],[[38,18],[38,28]],["mem_to_banks"],["parameter-port","#Unknown"]],["oup_strb_t",[[40,2],[40,63]],[[40,18],[40,28]],["mem_to_banks"],["parameter-port","#Unknown"]],["clk_i",[[43,2],[43,41]],[[43,36],[43,41]],["mem_to_banks"],["port","logic"]],["rst_ni",[[45,2],[45,42]],[[45,36],[45,42]],["mem_to_banks"],["port","logic"]],["req_i",[[47,2],[47,41]],[[47,36],[47,41]],["mem_to_banks"],["port","logic"]],["gnt_o",[[49,2],[49,41]],[[49,36],[49,41]],["mem_to_banks"],["port","logic"]],["addr_i",[[51,2],[51,42]],[[51,36],[51,42]],["mem_to_banks"],["port","addr_t"]],["wdata_i",[[53,2],[53,43]],[[53,36],[53,43]],["mem_to_banks"],["port","inp_data_t"]],["strb_i",[[55,2],[55,42]],[[55,36],[55,42]],["mem_to_banks"],["port","inp_strb_t"]],["atop_i",[[57,2],[57,42]],[[57,36],[57,42]],["mem_to_banks"],["port","atop_t"]],["we_i",[[59,2],[59,40]],[[59,36],[59,40]],["mem_to_banks"],["port","logic"]],["rvalid_o",[[61,2],[61,44]],[[61,36],[61,44]],["mem_to_banks"],["port","logic"]],["rdata_o",[[63,2],[63,43]],[[63,36],[63,43]],["mem_to_banks"],["port","inp_data_t"]],["bank_req_o",[[65,2],[65,46]],[[65,36],[65,46]],["mem_to_banks"],["port","logic"]],["bank_gnt_i",[[67,2],[67,46]],[[67,36],[67,46]],["mem_to_banks"],["port","logic"]],["bank_addr_o",[[69,2],[69,47]],[[69,36],[69,47]],["mem_to_banks"],["port","addr_t"]],["bank_wdata_o",[[71,2],[71,48]],[[71,36],[71,48]],["mem_to_banks"],["port","oup_data_t"]],["bank_strb_o",[[73,2],[73,47]],[[73,36],[73,47]],["mem_to_banks"],["port","oup_strb_t"]],["bank_atop_o",[[75,2],[75,47]],[[75,36],[75,47]],["mem_to_banks"],["port","atop_t"]],["bank_we_o",[[77,2],[77,45]],[[77,36],[77,45]],["mem_to_banks"],["port","logic"]],["bank_rvalid_i",[[79,2],[79,49]],[[79,36],[79,49]],["mem_to_banks"],["port","logic"]],["bank_rdata_i",[[81,2],[81,48]],[[81,36],[81,48]],["mem_to_banks"],["port","oup_data_t"]],["i_mem_to_banks_detailed",[[84,2],[117,3]],[[94,4],[94,27]],["mem_to_banks"],["instance","mem_to_banks_detailed"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/multiaddr_decode.sv",[[[[[["multiaddr_decode",[[29,0],[78,2]],[[29,7],[29,23]],[],["module"]],[153,9]],[[["NoIndices",[[31,2],[31,42]],[[31,25],[31,34]],["multiaddr_decode"],["parameter-port","unsigned"]],["NoRules",[[33,2],[33,42]],[[33,25],[33,32]],["multiaddr_decode"],["parameter-port","unsigned"]],["addr_t",[[35,2],[35,42]],[[35,25],[35,31]],["multiaddr_decode"],["parameter-port","#Unknown"]],["rule_t",[[62,2],[62,42]],[[62,25],[62,31]],["multiaddr_decode"],["parameter-port","#Unknown"]],["addr_i",[[65,2],[65,38]],[[65,32],[65,38]],["multiaddr_decode"],["port","addr_t"]],["mask_i",[[66,2],[66,38]],[[66,32],[66,38]],["multiaddr_decode"],["port","addr_t"]],["addr_map_i",[[68,2],[68,42]],[[68,32],[68,42]],["multiaddr_decode"],["port","rule_t"]],["select_o",[[70,2],[70,40]],[[70,32],[70,40]],["multiaddr_decode"],["port","logic"]],["addr_o",[[72,2],[72,38]],[[72,32],[72,38]],["multiaddr_decode"],["port","addr_t"]],["mask_o",[[73,2],[73,38]],[[73,32],[73,38]],["multiaddr_decode"],["port","addr_t"]],["dec_valid_o",[[75,2],[75,43]],[[75,32],[75,43]],["multiaddr_decode"],["port","logic"]],["dec_error_o",[[77,2],[77,43]],[[77,32],[77,43]],["multiaddr_decode"],["port","logic"]],["matched_rules",[[80,2],[80,35]],[[80,22],[80,35]],["multiaddr_decode"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/mv_filter.sv",[[[[[["mv_filter",[[12,0],[22,2]],[[12,7],[12,16]],[],["module"]],[54,9]],[[["WIDTH",[[13,4],[13,40]],[[13,27],[13,32]],["mv_filter"],["parameter-port","unsigned"]],["THRESHOLD",[[14,4],[14,41]],[[14,27],[14,36]],["mv_filter"],["parameter-port","unsigned"]],["clk_i",[[16,4],[16,22]],[[16,17],[16,22]],["mv_filter"],["port","logic"]],["rst_ni",[[17,4],[17,23]],[[17,17],[17,23]],["mv_filter"],["port","logic"]],["sample_i",[[18,4],[18,25]],[[18,17],[18,25]],["mv_filter"],["port","logic"]],["clear_i",[[19,4],[19,24]],[[19,17],[19,24]],["mv_filter"],["port","logic"]],["d_i",[[20,4],[20,20]],[[20,17],[20,20]],["mv_filter"],["port","logic"]],["q_o",[[21,4],[21,20]],[[21,17],[21,20]],["mv_filter"],["port","logic"]],["counter_q",[[23,4],[23,31]],[[23,22],[23,31]],["mv_filter"],["variable","logic"]],["counter_d",[[23,4],[23,42]],[[23,33],[23,42]],["mv_filter"],["variable","counter_q"]],["d",[[24,4],[24,11]],[[24,10],[24,11]],["mv_filter"],["variable","logic"]],["q",[[24,4],[24,14]],[[24,13],[24,14]],["mv_filter"],["variable","d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/onehot_to_bin.sv",[[[[[["onehot_to_bin",[[12,0],[19,2]],[[12,7],[12,20]],[],["module"]],[37,9]],[[["ONEHOT_WIDTH",[[13,4],[13,44]],[[13,27],[13,39]],["onehot_to_bin"],["parameter-port","unsigned"]],["BIN_WIDTH",[[15,4],[15,86]],[[15,27],[15,36]],["onehot_to_bin"],["parameter-port","unsigned"]],["onehot",[[17,4],[17,42]],[[17,36],[17,42]],["onehot_to_bin"],["port","logic"]],["bin",[[18,4],[18,39]],[[18,36],[18,39]],["onehot_to_bin"],["port","logic"]],["tmp_mask",[[22,8],[22,41]],[[22,33],[22,41]],["onehot_to_bin"],["variable","logic"]],["tmp_i",[[24,16],[24,43]],[[24,38],[24,43]],["onehot_to_bin"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/plru_tree.sv",[[[[[["plru_tree",[[16,0],[23,2]],[[16,7],[16,16]],[],["module"]],[119,9]],[[["ENTRIES",[[17,2],[17,37]],[[17,25],[17,32]],["plru_tree"],["parameter-port","unsigned"]],["clk_i",[[19,2],[19,34]],[[19,29],[19,34]],["plru_tree"],["port","logic"]],["rst_ni",[[20,2],[20,35]],[[20,29],[20,35]],["plru_tree"],["port","logic"]],["used_i",[[21,2],[21,35]],[[21,29],[21,35]],["plru_tree"],["port","logic"]],["plru_o",[[22,2],[22,35]],[[22,29],[22,35]],["plru_tree"],["port","logic"]],["LogEntries",[[25,4],[25,57]],[[25,28],[25,38]],["plru_tree"],["localparam","unsigned"]],["plru_tree_q",[[27,4],[27,41]],[[27,30],[27,41]],["plru_tree"],["variable","logic"]],["plru_tree_d",[[27,4],[27,54]],[[27,43],[27,54]],["plru_tree"],["variable","plru_tree_q"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/popcount.sv",[[[[[["popcount",[[21,0],[27,2]],[[21,7],[21,15]],[],["module"]],[39,19]],[[["INPUT_WIDTH",[[22,4],[22,47]],[[22,28],[22,39]],["popcount"],["parameter-port","unsigned"]],["PopcountWidth",[[23,4],[23,67]],[[23,28],[23,41]],["popcount"],["parameter-port","unsigned"]],["data_i",[[25,4],[25,43]],[[25,37],[25,43]],["popcount"],["port","logic"]],["popcount_o",[[26,4],[26,47]],[[26,37],[26,47]],["popcount"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/read.sv",[[[[[["read",[[9,0],[15,2]],[[9,7],[9,11]],[],["module"]],[19,9]],[[["Width",[[10,4],[10,36]],[[10,27],[10,32]],["read"],["parameter-port","unsigned"]],["T",[[11,4],[11,40]],[[11,19],[11,20]],["read"],["parameter-port","#Unknown"]],["d_i",[[13,4],[13,16]],[[13,13],[13,16]],["read"],["port","T"]],["d_o",[[14,4],[14,16]],[[14,13],[14,16]],["read"],["port","T"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/rr_arb_tree.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/rstgen_bypass.sv",[[[[[["rstgen_bypass",[[14,0],[23,2]],[[14,7],[14,20]],[],["module"]],[66,9]],[[["NumRegs",[[15,4],[15,38]],[[15,27],[15,34]],["rstgen_bypass"],["parameter-port","unsigned"]],["clk_i",[[17,4],[17,22]],[[17,17],[17,22]],["rstgen_bypass"],["port","logic"]],["rst_ni",[[18,4],[18,23]],[[18,17],[18,23]],["rstgen_bypass"],["port","logic"]],["rst_test_mode_ni",[[19,4],[19,33]],[[19,17],[19,33]],["rstgen_bypass"],["port","logic"]],["test_mode_i",[[20,4],[20,28]],[[20,17],[20,28]],["rstgen_bypass"],["port","logic"]],["rst_no",[[21,4],[21,23]],[[21,17],[21,23]],["rstgen_bypass"],["port","logic"]],["init_no",[[22,4],[22,24]],[[22,17],[22,24]],["rstgen_bypass"],["port","logic"]],["rst_n",[[26,4],[26,15]],[[26,10],[26,15]],["rstgen_bypass"],["variable","logic"]],["synch_regs_q",[[28,4],[28,36]],[[28,24],[28,36]],["rstgen_bypass"],["variable","logic"]],["i_tc_clk_mux2_rst_n",[[31,4],[36,5]],[[31,16],[31,35]],["rstgen_bypass"],["instance","tc_clk_mux2"]],["i_tc_clk_mux2_rst_no",[[38,4],[43,5]],[[38,16],[38,36]],["rstgen_bypass"],["instance","tc_clk_mux2"]],["i_tc_clk_mux2_init_no",[[45,4],[50,5]],[[45,16],[45,37]],["rstgen_bypass"],["instance","tc_clk_mux2"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/rstgen.sv",[[[[[["rstgen",[[12,0],[18,2]],[[12,7],[12,13]],[],["module"]],[29,9]],[[["clk_i",[[13,4],[13,22]],[[13,17],[13,22]],["rstgen"],["port","logic"]],["rst_ni",[[14,4],[14,23]],[[14,17],[14,23]],["rstgen"],["port","logic"]],["test_mode_i",[[15,4],[15,28]],[[15,17],[15,28]],["rstgen"],["port","logic"]],["rst_no",[[16,4],[16,23]],[[16,17],[16,23]],["rstgen"],["port","logic"]],["init_no",[[17,4],[17,24]],[[17,17],[17,24]],["rstgen"],["port","logic"]],["i_rstgen_bypass",[[20,4],[27,5]],[[20,18],[20,33]],["rstgen"],["instance","rstgen_bypass"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/serial_deglitch.sv",[[[[[["serial_deglitch",[[14,0],[22,2]],[[14,7],[14,22]],[],["module"]],[49,9]],[[["SIZE",[[15,4],[15,35]],[[15,27],[15,31]],["serial_deglitch"],["parameter-port","unsigned"]],["clk_i",[[17,4],[17,22]],[[17,17],[17,22]],["serial_deglitch"],["port","logic"]],["rst_ni",[[18,4],[18,23]],[[18,17],[18,23]],["serial_deglitch"],["port","logic"]],["en_i",[[19,4],[19,21]],[[19,17],[19,21]],["serial_deglitch"],["port","logic"]],["d_i",[[20,4],[20,20]],[[20,17],[20,20]],["serial_deglitch"],["port","logic"]],["q_o",[[21,4],[21,20]],[[21,17],[21,20]],["serial_deglitch"],["port","logic"]],["count_q",[[23,4],[23,28]],[[23,21],[23,28]],["serial_deglitch"],["variable","logic"]],["q",[[24,4],[24,11]],[[24,10],[24,11]],["serial_deglitch"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/shift_reg_gated.sv",[[[[[["shift_reg_gated",[[14,0],[25,2]],[[14,7],[14,22]],[],["module"]],[64,9]],[[["Depth",[[15,2],[15,38]],[[15,25],[15,30]],["shift_reg_gated"],["parameter-port","unsigned"]],["dtype",[[16,2],[16,38]],[[16,25],[16,30]],["shift_reg_gated"],["parameter-port","#Unknown"]],["clk_i",[[18,2],[18,20]],[[18,15],[18,20]],["shift_reg_gated"],["port","logic"]],["rst_ni",[[19,2],[19,21]],[[19,15],[19,21]],["shift_reg_gated"],["port","logic"]],["valid_i",[[21,2],[21,22]],[[21,15],[21,22]],["shift_reg_gated"],["port","logic"]],["data_i",[[22,2],[22,21]],[[22,15],[22,21]],["shift_reg_gated"],["port","dtype"]],["valid_o",[[23,2],[23,22]],[[23,15],[23,22]],["shift_reg_gated"],["port","logic"]],["data_o",[[24,2],[24,21]],[[24,15],[24,21]],["shift_reg_gated"],["port","dtype"]],["valid_d",[[36,4],[36,31]],[[36,24],[36,31]],["shift_reg_gated"],["variable","logic"]],["valid_q",[[36,4],[36,40]],[[36,33],[36,40]],["shift_reg_gated"],["variable","valid_d"]],["data_d",[[37,4],[37,30]],[[37,24],[37,30]],["shift_reg_gated"],["variable","dtype"]],["data_q",[[37,4],[37,38]],[[37,32],[37,38]],["shift_reg_gated"],["variable","data_d"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/shift_reg.sv",[[[[[["shift_reg",[[15,0],[23,2]],[[15,7],[15,16]],[],["module"]],[38,9]],[[["dtype",[[16,4],[16,40]],[[16,19],[16,24]],["shift_reg"],["parameter-port","#Unknown"]],["Depth",[[17,4],[17,36]],[[17,27],[17,32]],["shift_reg"],["parameter-port","#Unknown"]],["clk_i",[[19,4],[19,22]],[[19,17],[19,22]],["shift_reg"],["port","logic"]],["rst_ni",[[20,4],[20,23]],[[20,17],[20,23]],["shift_reg"],["port","logic"]],["d_i",[[21,4],[21,20]],[[21,17],[21,20]],["shift_reg"],["port","dtype"]],["d_o",[[22,4],[22,20]],[[22,17],[22,20]],["shift_reg"],["port","dtype"]],["i_shift_reg_gated",[[25,4],[35,5]],[[28,6],[28,23]],["shift_reg"],["instance","shift_reg_gated"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/spill_register_flushable.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/spill_register.sv",[[[[[["spill_register",[[16,0],[28,2]],[[16,7],[16,21]],[],["module"]],[45,9]],[[["T",[[17,2],[17,31]],[[17,17],[17,18]],["spill_register"],["parameter-port","#Unknown"]],["Bypass",[[18,2],[18,30]],[[18,17],[18,23]],["spill_register"],["parameter-port","#Unknown"]],["clk_i",[[20,2],[20,20]],[[20,15],[20,20]],["spill_register"],["port","logic"]],["rst_ni",[[21,2],[21,21]],[[21,15],[21,21]],["spill_register"],["port","logic"]],["valid_i",[[22,2],[22,22]],[[22,15],[22,22]],["spill_register"],["port","logic"]],["ready_o",[[23,2],[23,22]],[[23,15],[23,22]],["spill_register"],["port","logic"]],["data_i",[[24,2],[24,21]],[[24,15],[24,21]],["spill_register"],["port","T"]],["valid_o",[[25,2],[25,22]],[[25,15],[25,22]],["spill_register"],["port","logic"]],["ready_i",[[26,2],[26,22]],[[26,15],[26,22]],["spill_register"],["port","logic"]],["data_o",[[27,2],[27,21]],[[27,15],[27,21]],["spill_register"],["port","T"]],["spill_register_flushable_i",[[30,2],[43,3]],[[33,4],[33,30]],["spill_register"],["instance","spill_register_flushable"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_arbiter_flushable.sv",[[[[[["stream_arbiter_flushable",[[15,0],[31,2]],[[15,7],[15,31]],[],["module"]],[81,9]],[[["DATA_T",[[16,4],[16,38]],[[16,24],[16,30]],["stream_arbiter_flushable"],["parameter-port","#Unknown"]],["N_INP",[[17,4],[17,34]],[[17,24],[17,29]],["stream_arbiter_flushable"],["parameter-port","#Unknown"]],["ARBITER",[[18,4],[18,38]],[[18,24],[18,31]],["stream_arbiter_flushable"],["parameter-port","#Unknown"]],["clk_i",[[20,4],[20,35]],[[20,30],[20,35]],["stream_arbiter_flushable"],["port","logic"]],["rst_ni",[[21,4],[21,36]],[[21,30],[21,36]],["stream_arbiter_flushable"],["port","logic"]],["flush_i",[[22,4],[22,37]],[[22,30],[22,37]],["stream_arbiter_flushable"],["port","logic"]],["inp_data_i",[[24,4],[24,40]],[[24,30],[24,40]],["stream_arbiter_flushable"],["port","DATA_T"]],["inp_valid_i",[[25,4],[25,41]],[[25,30],[25,41]],["stream_arbiter_flushable"],["port","logic"]],["inp_ready_o",[[26,4],[26,41]],[[26,30],[26,41]],["stream_arbiter_flushable"],["port","logic"]],["oup_data_o",[[28,4],[28,40]],[[28,30],[28,40]],["stream_arbiter_flushable"],["port","DATA_T"]],["oup_valid_o",[[29,4],[29,41]],[[29,30],[29,41]],["stream_arbiter_flushable"],["port","logic"]],["oup_ready_i",[[30,4],[30,41]],[[30,30],[30,41]],["stream_arbiter_flushable"],["port","logic"]],["i_arbiter",[[55,4],[73,5]],[[61,6],[61,15]],["stream_arbiter_flushable"],["instance","rr_arb_tree"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_arbiter.sv",[[[[[["stream_arbiter",[[15,0],[30,2]],[[15,7],[15,21]],[],["module"]],[48,9]],[[["DATA_T",[[16,4],[16,38]],[[16,24],[16,30]],["stream_arbiter"],["parameter-port","#Unknown"]],["N_INP",[[17,4],[17,34]],[[17,24],[17,29]],["stream_arbiter"],["parameter-port","#Unknown"]],["ARBITER",[[18,4],[18,38]],[[18,24],[18,31]],["stream_arbiter"],["parameter-port","#Unknown"]],["clk_i",[[20,4],[20,35]],[[20,30],[20,35]],["stream_arbiter"],["port","logic"]],["rst_ni",[[21,4],[21,36]],[[21,30],[21,36]],["stream_arbiter"],["port","logic"]],["inp_data_i",[[23,4],[23,40]],[[23,30],[23,40]],["stream_arbiter"],["port","DATA_T"]],["inp_valid_i",[[24,4],[24,41]],[[24,30],[24,41]],["stream_arbiter"],["port","logic"]],["inp_ready_o",[[25,4],[25,41]],[[25,30],[25,41]],["stream_arbiter"],["port","logic"]],["oup_data_o",[[27,4],[27,40]],[[27,30],[27,40]],["stream_arbiter"],["port","DATA_T"]],["oup_valid_o",[[28,4],[28,41]],[[28,30],[28,41]],["stream_arbiter"],["port","logic"]],["oup_ready_i",[[29,4],[29,41]],[[29,30],[29,41]],["stream_arbiter"],["port","logic"]],["i_arb",[[32,2],[46,3]],[[36,4],[36,9]],["stream_arbiter"],["instance","stream_arbiter_flushable"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_delay.sv",[[[[[["stream_delay",[[13,0],[29,2]],[[13,7],[13,19]],[],["module"]],[133,9]],[[["StallRandom",[[14,4],[14,35]],[[14,20],[14,31]],["stream_delay"],["parameter-port","bit"]],["FixedDelay",[[15,4],[15,35]],[[15,20],[15,30]],["stream_delay"],["parameter-port","int"]],["payload_t",[[16,4],[16,38]],[[16,20],[16,29]],["stream_delay"],["parameter-port","#Unknown"]],["Seed",[[17,4],[17,36]],[[17,27],[17,31]],["stream_delay"],["parameter-port","#Unknown"]],["clk_i",[[19,4],[19,26]],[[19,21],[19,26]],["stream_delay"],["port","logic"]],["rst_ni",[[20,4],[20,27]],[[20,21],[20,27]],["stream_delay"],["port","logic"]],["payload_i",[[22,4],[22,30]],[[22,21],[22,30]],["stream_delay"],["port","payload_t"]],["ready_o",[[23,4],[23,28]],[[23,21],[23,28]],["stream_delay"],["port","logic"]],["valid_i",[[24,4],[24,28]],[[24,21],[24,28]],["stream_delay"],["port","logic"]],["payload_o",[[26,4],[26,30]],[[26,21],[26,30]],["stream_delay"],["port","payload_t"]],["ready_i",[[27,4],[27,28]],[[27,21],[27,28]],["stream_delay"],["port","logic"]],["valid_o",[[28,4],[28,28]],[[28,21],[28,28]],["stream_delay"],["port","logic"]],["CounterBits",[[37,8],[37,49]],[[37,32],[37,43]],["stream_delay"],["localparam","unsigned"]],["Idle",[[40,12],[40,16]],[[40,12],[40,16]],["stream_delay"],["enum_member","#AnonymousEnum28"]],["Valid",[[40,18],[40,23]],[[40,18],[40,23]],["stream_delay"],["enum_member","#AnonymousEnum28"]],["Ready",[[40,25],[40,30]],[[40,25],[40,30]],["stream_delay"],["enum_member","#AnonymousEnum28"]],["state_e",[[39,8],[41,18]],[[41,10],[41,17]],["stream_delay"],["typedef","#AnonymousEnum28"]],["state_d",[[43,8],[43,23]],[[43,16],[43,23]],["stream_delay"],["variable","state_e"]],["state_q",[[43,8],[43,32]],[[43,25],[43,32]],["stream_delay"],["variable","state_d"]],["load",[[45,8],[45,24]],[[45,20],[45,24]],["stream_delay"],["variable","logic"]],["count_out",[[46,8],[46,41]],[[46,32],[46,41]],["stream_delay"],["variable","logic"]],["en",[[47,8],[47,22]],[[47,20],[47,22]],["stream_delay"],["variable","logic"]],["counter_load",[[49,8],[49,44]],[[49,32],[49,44]],["stream_delay"],["variable","logic"]],["i_lfsr_16bit",[[96,12],[105,13]],[[99,14],[99,26]],["stream_delay"],["instance","lfsr_16bit"]],["i_counter",[[110,8],[122,9]],[[112,10],[112,19]],["stream_delay"],["instance","counter"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_demux.sv",[[[[[["stream_demux",[[14,0],[27,2]],[[14,7],[14,19]],[],["module"]],[35,9]],[[["N_OUP",[[16,2],[16,42]],[[16,25],[16,30]],["stream_demux"],["parameter-port","unsigned"]],["LOG_N_OUP",[[18,2],[18,86]],[[18,25],[18,34]],["stream_demux"],["parameter-port","unsigned"]],["inp_valid_i",[[20,2],[20,42]],[[20,31],[20,42]],["stream_demux"],["port","logic"]],["inp_ready_o",[[21,2],[21,42]],[[21,31],[21,42]],["stream_demux"],["port","logic"]],["oup_sel_i",[[23,2],[23,40]],[[23,31],[23,40]],["stream_demux"],["port","logic"]],["oup_valid_o",[[25,2],[25,42]],[[25,31],[25,42]],["stream_demux"],["port","logic"]],["oup_ready_i",[[26,2],[26,42]],[[26,31],[26,42]],["stream_demux"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_fifo_optimal_wrap.sv",[[[[[["stream_fifo_optimal_wrap",[[9,0],[32,2]],[[9,7],[9,31]],[],["module"]],[116,35]],[[["Depth",[[11,4],[11,40]],[[11,27],[11,32]],["stream_fifo_optimal_wrap"],["parameter-port","unsigned"]],["type_t",[[13,4],[13,33]],[[13,19],[13,25]],["stream_fifo_optimal_wrap"],["parameter-port","#Unknown"]],["PrintInfo",[[15,4],[15,34]],[[15,18],[15,27]],["stream_fifo_optimal_wrap"],["parameter-port","#Unknown"]],["AddrDepth",[[17,4],[17,79]],[[17,27],[17,36]],["stream_fifo_optimal_wrap"],["parameter-port","#Unknown"]],["clk_i",[[19,4],[19,38]],[[19,33],[19,38]],["stream_fifo_optimal_wrap"],["port","logic"]],["rst_ni",[[20,4],[20,39]],[[20,33],[20,39]],["stream_fifo_optimal_wrap"],["port","logic"]],["flush_i",[[21,4],[21,40]],[[21,33],[21,40]],["stream_fifo_optimal_wrap"],["port","logic"]],["testmode_i",[[22,4],[22,43]],[[22,33],[22,43]],["stream_fifo_optimal_wrap"],["port","logic"]],["usage_o",[[23,4],[23,40]],[[23,33],[23,40]],["stream_fifo_optimal_wrap"],["port","logic"]],["data_i",[[25,4],[25,39]],[[25,33],[25,39]],["stream_fifo_optimal_wrap"],["port","type_t"]],["valid_i",[[26,4],[26,40]],[[26,33],[26,40]],["stream_fifo_optimal_wrap"],["port","logic"]],["ready_o",[[27,4],[27,40]],[[27,33],[27,40]],["stream_fifo_optimal_wrap"],["port","logic"]],["data_o",[[29,4],[29,39]],[[29,33],[29,39]],["stream_fifo_optimal_wrap"],["port","type_t"]],["valid_o",[[30,4],[30,40]],[[30,33],[30,40]],["stream_fifo_optimal_wrap"],["port","logic"]],["ready_i",[[31,4],[31,40]],[[31,33],[31,40]],["stream_fifo_optimal_wrap"],["port","logic"]],["i_spill_register_flushable",[[62,8],[75,9]],[[65,10],[65,36]],["stream_fifo_optimal_wrap"],["instance","spill_register_flushable"]],["i_stream_fifo",[[98,8],[113,9]],[[101,10],[101,23]],["stream_fifo_optimal_wrap"],["instance","stream_fifo"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_fifo.sv",[[[[[["stream_fifo",[[12,0],[36,2]],[[12,7],[12,18]],[],["module"]],[65,9]],[[["FALL_THROUGH",[[14,4],[14,46]],[[14,27],[14,39]],["stream_fifo"],["parameter-port","bit"]],["DATA_WIDTH",[[16,4],[16,44]],[[16,27],[16,37]],["stream_fifo"],["parameter-port","unsigned"]],["DEPTH",[[18,4],[18,43]],[[18,27],[18,32]],["stream_fifo"],["parameter-port","unsigned"]],["T",[[19,4],[19,64]],[[19,27],[19,28]],["stream_fifo"],["parameter-port","#Unknown"]],["ADDR_DEPTH",[[21,4],[21,72]],[[21,27],[21,37]],["stream_fifo"],["parameter-port","#Unknown"]],["clk_i",[[23,4],[23,39]],[[23,34],[23,39]],["stream_fifo"],["port","logic"]],["rst_ni",[[24,4],[24,40]],[[24,34],[24,40]],["stream_fifo"],["port","logic"]],["flush_i",[[25,4],[25,41]],[[25,34],[25,41]],["stream_fifo"],["port","logic"]],["testmode_i",[[26,4],[26,44]],[[26,34],[26,44]],["stream_fifo"],["port","logic"]],["usage_o",[[27,4],[27,41]],[[27,34],[27,41]],["stream_fifo"],["port","logic"]],["data_i",[[29,4],[29,40]],[[29,34],[29,40]],["stream_fifo"],["port","T"]],["valid_i",[[30,4],[30,41]],[[30,34],[30,41]],["stream_fifo"],["port","logic"]],["ready_o",[[31,4],[31,41]],[[31,34],[31,41]],["stream_fifo"],["port","logic"]],["data_o",[[33,4],[33,40]],[[33,34],[33,40]],["stream_fifo"],["port","T"]],["valid_o",[[34,4],[34,41]],[[34,34],[34,41]],["stream_fifo"],["port","logic"]],["ready_i",[[35,4],[35,41]],[[35,34],[35,41]],["stream_fifo"],["port","logic"]],["push",[[38,4],[38,14]],[[38,10],[38,14]],["stream_fifo"],["variable","logic"]],["pop",[[38,4],[38,19]],[[38,16],[38,19]],["stream_fifo"],["variable","push"]],["empty",[[39,4],[39,15]],[[39,10],[39,15]],["stream_fifo"],["variable","logic"]],["full",[[39,4],[39,21]],[[39,17],[39,21]],["stream_fifo"],["variable","empty"]],["fifo_i",[[46,4],[63,5]],[[51,6],[51,12]],["stream_fifo"],["instance","fifo_v3"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_filter.sv",[[[[[["stream_filter",[[12,0],[20,2]],[[12,7],[12,20]],[],["module"]],[25,9]],[[["valid_i",[[13,4],[13,24]],[[13,17],[13,24]],["stream_filter"],["port","logic"]],["ready_o",[[14,4],[14,24]],[[14,17],[14,24]],["stream_filter"],["port","logic"]],["drop_i",[[16,4],[16,23]],[[16,17],[16,23]],["stream_filter"],["port","logic"]],["valid_o",[[18,4],[18,24]],[[18,17],[18,24]],["stream_filter"],["port","logic"]],["ready_i",[[19,4],[19,24]],[[19,17],[19,24]],["stream_filter"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_fork_dynamic.sv",[[[[[["stream_fork_dynamic",[[21,0],[43,2]],[[21,7],[21,26]],[],["module"]],[94,9]],[[["N_OUP",[[23,2],[23,38]],[[23,25],[23,30]],["stream_fork_dynamic"],["parameter-port","unsigned"]],["clk_i",[[26,2],[26,32]],[[26,27],[26,32]],["stream_fork_dynamic"],["port","logic"]],["rst_ni",[[28,2],[28,33]],[[28,27],[28,33]],["stream_fork_dynamic"],["port","logic"]],["valid_i",[[30,2],[30,34]],[[30,27],[30,34]],["stream_fork_dynamic"],["port","logic"]],["ready_o",[[32,2],[32,34]],[[32,27],[32,34]],["stream_fork_dynamic"],["port","logic"]],["sel_i",[[34,2],[34,32]],[[34,27],[34,32]],["stream_fork_dynamic"],["port","logic"]],["sel_valid_i",[[36,2],[36,38]],[[36,27],[36,38]],["stream_fork_dynamic"],["port","logic"]],["sel_ready_o",[[38,2],[38,38]],[[38,27],[38,38]],["stream_fork_dynamic"],["port","logic"]],["valid_o",[[40,2],[40,34]],[[40,27],[40,34]],["stream_fork_dynamic"],["port","logic"]],["ready_i",[[42,2],[42,34]],[[42,27],[42,34]],["stream_fork_dynamic"],["port","logic"]],["int_inp_valid",[[45,2],[45,33]],[[45,20],[45,33]],["stream_fork_dynamic"],["variable","logic"]],["int_inp_ready",[[45,2],[45,49]],[[45,36],[45,49]],["stream_fork_dynamic"],["variable","int_inp_valid"]],["int_oup_valid",[[46,2],[46,33]],[[46,20],[46,33]],["stream_fork_dynamic"],["variable","logic"]],["int_oup_ready",[[46,2],[46,49]],[[46,36],[46,49]],["stream_fork_dynamic"],["variable","int_oup_valid"]],["i_fork",[[76,2],[85,3]],[[78,4],[78,10]],["stream_fork_dynamic"],["instance","stream_fork"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_fork.sv",[[[[[["stream_fork",[[18,0],[27,2]],[[18,7],[18,18]],[],["module"]],[132,9]],[[["N_OUP",[[19,4],[19,36]],[[19,27],[19,32]],["stream_fork"],["parameter-port","unsigned"]],["clk_i",[[21,4],[21,37]],[[21,32],[21,37]],["stream_fork"],["port","logic"]],["rst_ni",[[22,4],[22,38]],[[22,32],[22,38]],["stream_fork"],["port","logic"]],["valid_i",[[23,4],[23,39]],[[23,32],[23,39]],["stream_fork"],["port","logic"]],["ready_o",[[24,4],[24,39]],[[24,32],[24,39]],["stream_fork"],["port","logic"]],["valid_o",[[25,4],[25,39]],[[25,32],[25,39]],["stream_fork"],["port","logic"]],["ready_i",[[26,4],[26,39]],[[26,32],[26,39]],["stream_fork"],["port","logic"]],["READY",[[29,24],[29,29]],[[29,24],[29,29]],["stream_fork"],["enum_member","#AnonymousEnum29"]],["WAIT",[[29,31],[29,35]],[[29,31],[29,35]],["stream_fork"],["enum_member","#AnonymousEnum29"]],["state_t",[[29,4],[29,45]],[[29,37],[29,44]],["stream_fork"],["typedef","#AnonymousEnum29"]],["oup_ready",[[31,4],[31,33]],[[31,24],[31,33]],["stream_fork"],["variable","logic"]],["all_ones",[[31,4],[32,32]],[[32,24],[32,32]],["stream_fork"],["variable","oup_ready"]],["inp_state_d",[[34,4],[34,23]],[[34,12],[34,23]],["stream_fork"],["variable","state_t"]],["inp_state_q",[[34,4],[34,36]],[[34,25],[34,36]],["stream_fork"],["variable","inp_state_d"]],["oup_state_d",[[81,8],[81,27]],[[81,16],[81,27]],["stream_fork"],["variable","state_t"]],["oup_state_q",[[81,8],[81,40]],[[81,29],[81,40]],["stream_fork"],["variable","oup_state_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_intf.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_join_dynamic.sv",[[[[[["stream_join_dynamic",[[17,0],[31,2]],[[17,7],[17,26]],[],["module"]],[46,9]],[[["N_INP",[[19,2],[19,38]],[[19,25],[19,30]],["stream_join_dynamic"],["parameter-port","unsigned"]],["inp_valid_i",[[22,2],[22,38]],[[22,27],[22,38]],["stream_join_dynamic"],["port","logic"]],["inp_ready_o",[[24,2],[24,38]],[[24,27],[24,38]],["stream_join_dynamic"],["port","logic"]],["sel_i",[[26,2],[26,32]],[[26,27],[26,32]],["stream_join_dynamic"],["port","logic"]],["oup_valid_o",[[28,2],[28,38]],[[28,27],[28,38]],["stream_join_dynamic"],["port","logic"]],["oup_ready_i",[[30,2],[30,38]],[[30,27],[30,38]],["stream_join_dynamic"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_join.sv",[[[[[["stream_join",[[16,0],[28,2]],[[16,7],[16,18]],[],["module"]],[40,9]],[[["N_INP",[[18,2],[18,38]],[[18,25],[18,30]],["stream_join"],["parameter-port","unsigned"]],["inp_valid_i",[[21,2],[21,39]],[[21,28],[21,39]],["stream_join"],["port","logic"]],["inp_ready_o",[[23,2],[23,39]],[[23,28],[23,39]],["stream_join"],["port","logic"]],["oup_valid_o",[[25,2],[25,39]],[[25,28],[25,39]],["stream_join"],["port","logic"]],["oup_ready_i",[[27,2],[27,39]],[[27,28],[27,39]],["stream_join"],["port","logic"]],["i_stream_join_dynamic",[[30,2],[38,3]],[[32,4],[32,25]],["stream_join"],["instance","stream_join_dynamic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_mux.sv",[[[[[["stream_mux",[[13,0],[28,2]],[[13,7],[13,17]],[],["module"]],[45,9]],[[["DATA_T",[[14,2],[14,31]],[[14,17],[14,23]],["stream_mux"],["parameter-port","#Unknown"]],["N_INP",[[15,2],[15,29]],[[15,20],[15,25]],["stream_mux"],["parameter-port","#Unknown"]],["LOG_N_INP",[[17,2],[17,45]],[[17,20],[17,29]],["stream_mux"],["parameter-port","#Unknown"]],["inp_data_i",[[19,2],[19,42]],[[19,32],[19,42]],["stream_mux"],["port","DATA_T"]],["inp_valid_i",[[20,2],[20,43]],[[20,32],[20,43]],["stream_mux"],["port","logic"]],["inp_ready_o",[[21,2],[21,43]],[[21,32],[21,43]],["stream_mux"],["port","logic"]],["inp_sel_i",[[23,2],[23,41]],[[23,32],[23,41]],["stream_mux"],["port","logic"]],["oup_data_o",[[25,2],[25,42]],[[25,32],[25,42]],["stream_mux"],["port","DATA_T"]],["oup_valid_o",[[26,2],[26,43]],[[26,32],[26,43]],["stream_mux"],["port","logic"]],["oup_ready_i",[[27,2],[27,43]],[[27,32],[27,43]],["stream_mux"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_omega_net.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_register.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_throttle.sv",[[[[[["stream_throttle",[[12,0],[41,2]],[[12,7],[12,22]],[],["module"]],[81,26]],[[["MaxNumPending",[[14,4],[14,44]],[[14,27],[14,40]],["stream_throttle"],["parameter-port","unsigned"]],["CntWidth",[[16,4],[16,75]],[[16,27],[16,35]],["stream_throttle"],["parameter-port","unsigned"]],["credit_t",[[18,4],[18,50]],[[18,19],[18,27]],["stream_throttle"],["parameter-port","#Unknown"]],["clk_i",[[21,4],[21,22]],[[21,17],[21,22]],["stream_throttle"],["port","logic"]],["rst_ni",[[23,4],[23,23]],[[23,17],[23,23]],["stream_throttle"],["port","logic"]],["req_valid_i",[[26,4],[26,31]],[[26,20],[26,31]],["stream_throttle"],["port","logic"]],["req_valid_o",[[28,4],[28,31]],[[28,20],[28,31]],["stream_throttle"],["port","logic"]],["req_ready_i",[[30,4],[30,31]],[[30,20],[30,31]],["stream_throttle"],["port","logic"]],["req_ready_o",[[32,4],[32,31]],[[32,20],[32,31]],["stream_throttle"],["port","logic"]],["rsp_valid_i",[[35,4],[35,31]],[[35,20],[35,31]],["stream_throttle"],["port","logic"]],["rsp_ready_i",[[37,4],[37,31]],[[37,20],[37,31]],["stream_throttle"],["port","logic"]],["credit_i",[[40,4],[40,28]],[[40,20],[40,28]],["stream_throttle"],["port","credit_t"]],["credit_d",[[45,4],[45,21]],[[45,13],[45,21]],["stream_throttle"],["variable","credit_t"]],["credit_q",[[45,4],[45,31]],[[45,23],[45,31]],["stream_throttle"],["variable","credit_d"]],["credit_available",[[48,4],[48,26]],[[48,10],[48,26]],["stream_throttle"],["variable","logic"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_to_mem.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/stream_xbar.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/sub_per_hash.sv",[[[[[["sub_per_hash",[[38,0],[49,2]],[[38,7],[38,19]],[],["module"]],[174,9]],[[["InpWidth",[[39,2],[39,44]],[[39,25],[39,33]],["sub_per_hash"],["parameter-port","unsigned"]],["HashWidth",[[40,2],[40,43]],[[40,25],[40,34]],["sub_per_hash"],["parameter-port","unsigned"]],["NoRounds",[[41,2],[41,43]],[[41,25],[41,33]],["sub_per_hash"],["parameter-port","unsigned"]],["PermuteKey",[[42,2],[42,51]],[[42,25],[42,35]],["sub_per_hash"],["parameter-port","unsigned"]],["XorKey",[[43,2],[43,49]],[[43,25],[43,31]],["sub_per_hash"],["parameter-port","unsigned"]],["data_i",[[46,2],[46,40]],[[46,34],[46,40]],["sub_per_hash"],["port","logic"]],["hash_o",[[47,2],[47,40]],[[47,34],[47,40]],["sub_per_hash"],["port","logic"]],["hash_onehot_o",[[48,2],[48,47]],[[48,34],[48,47]],["sub_per_hash"],["port","logic"]],["perm_lists_t",[[52,2],[52,57]],[[52,23],[52,35]],["sub_per_hash"],["typedef","unsigned"]],["Permutations",[[53,2],[53,27]],[[53,15],[53,27]],["sub_per_hash"],["variable","perm_lists_t"]],["xor_stages_t",[[58,2],[58,60]],[[58,23],[58,35]],["sub_per_hash"],["typedef","unsigned"]],["XorStages",[[59,2],[59,24]],[[59,15],[59,24]],["sub_per_hash"],["variable","xor_stages_t"]],["permuted",[[63,2],[63,45]],[[63,37],[63,45]],["sub_per_hash"],["variable","logic"]],["xored",[[63,2],[63,52]],[[63,47],[63,52]],["sub_per_hash"],["variable","permuted"]],["xor_array",[[133,14],[142,26]],[[142,17],[142,26]],["sub_per_hash"],["variable","xor_stages_t"]],["A",[[143,4],[143,32]],[[143,21],[143,22]],["sub_per_hash"],["variable","unsigned"]],["C",[[144,4],[144,35]],[[144,21],[144,22]],["sub_per_hash"],["variable","unsigned"]],["M",[[145,4],[145,30]],[[145,21],[145,22]],["sub_per_hash"],["variable","unsigned"]],["index",[[146,4],[146,32]],[[146,21],[146,26]],["sub_per_hash"],["variable","unsigned"]],["advance",[[148,4],[148,32]],[[148,21],[148,28]],["sub_per_hash"],["variable","unsigned"]],["rand_number",[[149,4],[149,53]],[[149,21],[149,32]],["sub_per_hash"],["variable","unsigned"]],["xor_array",[[172,4],[172,20]],[[172,11],[172,20]],["sub_per_hash"],["variable","return"]]],[],[[[["get_permutations",[[96,2],[96,75]],[[96,34],[96,50]],["sub_per_hash"],["function"]],[133,12]],[[["seed",[[96,51],[96,74]],[[96,70],[96,74]],["sub_per_hash","get_permutations"],["port","unsigned"]],["indices",[[97,4],[97,24]],[[97,17],[97,24]],["sub_per_hash","get_permutations"],["variable","perm_lists_t"]],["perm_array",[[98,4],[98,27]],[[98,17],[98,27]],["sub_per_hash","get_permutations"],["variable","perm_lists_t"]],["A",[[99,4],[99,35]],[[99,21],[99,22]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["C",[[100,4],[100,35]],[[100,21],[100,22]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["M",[[101,4],[101,34]],[[101,21],[101,22]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["index",[[102,4],[102,32]],[[102,21],[102,26]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["advance",[[103,4],[103,32]],[[103,21],[103,28]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["rand_number",[[104,4],[104,53]],[[104,21],[104,32]],["sub_per_hash","get_permutations"],["variable","unsigned"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/sync_wedge.sv",[[[[[["sync_wedge",[[12,0],[22,2]],[[12,7],[12,17]],[],["module"]],[55,9]],[[["STAGES",[[13,4],[13,37]],[[13,27],[13,33]],["sync_wedge"],["parameter-port","unsigned"]],["clk_i",[[15,4],[15,22]],[[15,17],[15,22]],["sync_wedge"],["port","logic"]],["rst_ni",[[16,4],[16,23]],[[16,17],[16,23]],["sync_wedge"],["port","logic"]],["en_i",[[17,4],[17,21]],[[17,17],[17,21]],["sync_wedge"],["port","logic"]],["serial_i",[[18,4],[18,25]],[[18,17],[18,25]],["sync_wedge"],["port","logic"]],["r_edge_o",[[19,4],[19,25]],[[19,17],[19,25]],["sync_wedge"],["port","logic"]],["f_edge_o",[[20,4],[20,25]],[[20,17],[20,25]],["sync_wedge"],["port","logic"]],["serial_o",[[21,4],[21,25]],[[21,17],[21,25]],["sync_wedge"],["port","logic"]],["clk",[[23,4],[23,13]],[[23,10],[23,13]],["sync_wedge"],["variable","logic"]],["serial",[[24,4],[24,16]],[[24,10],[24,16]],["sync_wedge"],["variable","logic"]],["serial_q",[[24,4],[24,26]],[[24,18],[24,26]],["sync_wedge"],["variable","serial"]],["i_sync",[[30,4],[37,5]],[[32,6],[32,12]],["sync_wedge"],["instance","sync"]],["i_pulp_clock_gating",[[39,4],[44,5]],[[39,22],[39,41]],["sync_wedge"],["instance","pulp_clock_gating"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/sync.sv",[[[[[["sync",[[12,0],[20,2]],[[12,7],[12,11]],[],["module"]],[36,9]],[[["STAGES",[[13,4],[13,37]],[[13,27],[13,33]],["sync"],["parameter-port","unsigned"]],["ResetValue",[[14,4],[14,35]],[[14,18],[14,28]],["sync"],["parameter-port","bit"]],["clk_i",[[16,4],[16,22]],[[16,17],[16,22]],["sync"],["port","logic"]],["rst_ni",[[17,4],[17,23]],[[17,17],[17,23]],["sync"],["port","logic"]],["serial_i",[[18,4],[18,25]],[[18,17],[18,25]],["sync"],["port","logic"]],["serial_o",[[19,4],[19,25]],[[19,17],[19,25]],["sync"],["port","logic"]],["reg_q",[[24,3],[24,27]],[[24,22],[24,27]],["sync"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/unread.sv",[[[[[["unread",[[15,0],[17,2]],[[15,7],[15,13]],[],["module"]],[23,9]],[[["d_i",[[16,4],[16,19]],[[16,16],[16,19]],["unread"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src/clk_rst_gen.sv",[[[[[["clk_rst_gen",[[11,0],[17,2]],[[11,7],[11,18]],[],["module"]],[62,9]],[[["ClkPeriod",[[12,2],[12,41]],[[12,26],[12,35]],["clk_rst_gen"],["parameter-port","time"]],["RstClkCycles",[[13,2],[13,42]],[[13,26],[13,38]],["clk_rst_gen"],["parameter-port","unsigned"]],["clk_o",[[15,2],[15,20]],[[15,15],[15,20]],["clk_rst_gen"],["port","logic"]],["rst_no",[[16,2],[16,21]],[[16,15],[16,21]],["clk_rst_gen"],["port","logic"]],["clk",[[19,2],[19,11]],[[19,8],[19,11]],["clk_rst_gen"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src/rand_id_queue.sv",[[[[[["rand_id_queue_pkg",[[11,0],[11,26]],[[11,8],[11,25]],[],["package"]],[91,10]],[]]]],["std"],1]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src/rand_stream_mst.sv",[[[[[["rand_stream_mst",[[11,0],[28,2]],[[11,7],[11,22]],[],["module"]],[103,9]],[[["data_t",[[12,2],[12,32]],[[12,18],[12,24]],["rand_stream_mst"],["parameter-port","#Unknown"]],["MinWaitCycles",[[14,2],[14,36]],[[14,18],[14,31]],["rand_stream_mst"],["parameter-port","#Unknown"]],["MaxWaitCycles",[[16,2],[16,36]],[[16,18],[16,31]],["rand_stream_mst"],["parameter-port","#Unknown"]],["ApplDelay",[[18,2],[18,33]],[[18,18],[18,27]],["rand_stream_mst"],["parameter-port","#Unknown"]],["AcqDelay",[[20,2],[20,32]],[[20,18],[20,26]],["rand_stream_mst"],["parameter-port","#Unknown"]],["clk_i",[[22,2],[22,23]],[[22,18],[22,23]],["rand_stream_mst"],["port","logic"]],["rst_ni",[[23,2],[23,24]],[[23,18],[23,24]],["rand_stream_mst"],["port","logic"]],["data_o",[[25,2],[25,24]],[[25,18],[25,24]],["rand_stream_mst"],["port","data_t"]],["valid_o",[[26,2],[26,25]],[[26,18],[26,25]],["rand_stream_mst"],["port","logic"]],["ready_i",[[27,2],[27,25]],[[27,18],[27,25]],["rand_stream_mst"],["port","logic"]],["rand_wait_cycles",[[30,2],[30,31]],[[30,15],[30,31]],["rand_stream_mst"],["variable","unsigned"]]],[],[[[["randomize_wait_cycles",[[32,2],[32,46]],[[32,23],[32,44]],["rand_stream_mst"],["function"]],[39,12]],[[["rand_success",[[33,4],[33,29]],[[33,17],[33,29]],["rand_stream_mst","randomize_wait_cycles"],["variable","unsigned"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src/rand_stream_slv.sv",[[[[[["rand_stream_slv",[[11,0],[30,2]],[[11,7],[11,22]],[],["module"]],[66,9]],[[["data_t",[[12,2],[12,32]],[[12,18],[12,24]],["rand_stream_slv"],["parameter-port","#Unknown"]],["MinWaitCycles",[[14,2],[14,36]],[[14,18],[14,31]],["rand_stream_slv"],["parameter-port","#Unknown"]],["MaxWaitCycles",[[16,2],[16,36]],[[16,18],[16,31]],["rand_stream_slv"],["parameter-port","#Unknown"]],["ApplDelay",[[18,2],[18,33]],[[18,18],[18,27]],["rand_stream_slv"],["parameter-port","#Unknown"]],["AcqDelay",[[20,2],[20,32]],[[20,18],[20,26]],["rand_stream_slv"],["parameter-port","#Unknown"]],["Enqueue",[[22,2],[22,32]],[[22,18],[22,25]],["rand_stream_slv"],["parameter-port","#Unknown"]],["clk_i",[[24,2],[24,23]],[[24,18],[24,23]],["rand_stream_slv"],["port","logic"]],["rst_ni",[[25,2],[25,24]],[[25,18],[25,24]],["rand_stream_slv"],["port","logic"]],["data_i",[[27,2],[27,24]],[[27,18],[27,24]],["rand_stream_slv"],["port","data_t"]],["valid_i",[[28,2],[28,25]],[[28,18],[28,25]],["rand_stream_slv"],["port","logic"]],["ready_o",[[29,2],[29,25]],[[29,18],[29,25]],["rand_stream_slv"],["port","logic"]],["queue",[[33,4],[33,19]],[[33,11],[33,16]],["rand_stream_slv"],["variable","data_t"]],["i_ready_driver",[[46,2],[55,3]],[[51,4],[51,18]],["rand_stream_slv"],["instance","rand_synch_driver"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src/rand_synch_driver.sv",[[[[[["rand_synch_driver",[[11,0],[24,2]],[[11,7],[11,24]],[],["module"]],[38,9]],[[["data_t",[[12,2],[12,32]],[[12,18],[12,24]],["rand_synch_driver"],["parameter-port","#Unknown"]],["MinWaitCycles",[[14,2],[14,36]],[[14,18],[14,31]],["rand_synch_driver"],["parameter-port","#Unknown"]],["MaxWaitCycles",[[16,2],[16,36]],[[16,18],[16,31]],["rand_synch_driver"],["parameter-port","#Unknown"]],["ApplDelay",[[18,2],[18,33]],[[18,18],[18,27]],["rand_synch_driver"],["parameter-port","#Unknown"]],["clk_i",[[20,2],[20,23]],[[20,18],[20,23]],["rand_synch_driver"],["port","logic"]],["rst_ni",[[21,2],[21,24]],[[21,18],[21,24]],["rand_synch_driver"],["port","logic"]],["data_o",[[23,2],[23,24]],[[23,18],[23,24]],["rand_synch_driver"],["port","data_t"]],["i_ready_driver",[[26,2],[36,3]],[[31,4],[31,18]],["rand_synch_driver"],["instance","rand_synch_holdable_driver"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src/rand_synch_holdable_driver.sv",[[[[[["rand_synch_holdable_driver",[[11,0],[25,2]],[[11,7],[11,33]],[],["module"]],[62,9]],[[["data_t",[[12,2],[12,32]],[[12,18],[12,24]],["rand_synch_holdable_driver"],["parameter-port","#Unknown"]],["MinWaitCycles",[[14,2],[14,36]],[[14,18],[14,31]],["rand_synch_holdable_driver"],["parameter-port","#Unknown"]],["MaxWaitCycles",[[16,2],[16,36]],[[16,18],[16,31]],["rand_synch_holdable_driver"],["parameter-port","#Unknown"]],["ApplDelay",[[18,2],[18,33]],[[18,18],[18,27]],["rand_synch_holdable_driver"],["parameter-port","#Unknown"]],["clk_i",[[20,2],[20,23]],[[20,18],[20,23]],["rand_synch_holdable_driver"],["port","logic"]],["rst_ni",[[21,2],[21,24]],[[21,18],[21,24]],["rand_synch_holdable_driver"],["port","logic"]],["hold_i",[[23,2],[23,24]],[[23,18],[23,24]],["rand_synch_holdable_driver"],["port","logic"]],["data_o",[[24,2],[24,24]],[[24,18],[24,24]],["rand_synch_holdable_driver"],["port","data_t"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src/rand_verif_pkg.sv",[[[[[["rand_verif_pkg",[[12,0],[12,23]],[[12,8],[12,22]],[],["package"]],[25,10]],[[],[],[[[["rand_wait",[[15,2],[15,70]],[[15,17],[15,26]],["rand_verif_pkg"],["task"]],[23,8]],[[["min",[[15,27],[15,49]],[[15,46],[15,49]],["rand_verif_pkg","rand_wait"],["port","unsigned"]],["max",[[15,51],[15,54]],[[15,51],[15,54]],["rand_verif_pkg","rand_wait"],["port","min"]],["clk",[[15,56],[15,69]],[[15,66],[15,69]],["rand_verif_pkg","rand_wait"],["port","logic"]],["rand_success",[[16,6],[16,31]],[[16,19],[16,31]],["rand_verif_pkg","rand_wait"],["variable","unsigned"]],["cycles",[[16,6],[16,39]],[[16,33],[16,39]],["rand_verif_pkg","rand_wait"],["variable","rand_success"]]]]]]]]]],[],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src/signal_highlighter.sv",[[[[[["signal_highlighter",[[14,0],[20,2]],[[14,7],[14,25]],[],["module"]],[31,9]],[[["T",[[15,4],[15,28]],[[15,19],[15,20]],["signal_highlighter"],["parameter-port","#Unknown"]],["ready_i",[[17,4],[17,23]],[[17,16],[17,23]],["signal_highlighter"],["port","logic"]],["valid_i",[[18,4],[18,23]],[[18,16],[18,23]],["signal_highlighter"],["port","logic"]],["data_i",[[19,4],[19,18]],[[19,12],[19,18]],["signal_highlighter"],["port","T"]],["in_wave",[[22,4],[22,13]],[[22,6],[22,13]],["signal_highlighter"],["variable","T"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src/sim_timeout.sv",[[[[[["sim_timeout",[[0,0],[6,2]],[[0,7],[0,18]],[],["module"]],[27,9]],[[["Cycles",[[1,2],[1,40]],[[1,30],[1,36]],["sim_timeout"],["parameter-port","unsigned"]],["ResetRestartsTimeout",[[2,2],[2,57]],[[2,30],[2,50]],["sim_timeout"],["parameter-port","bit"]],["clk_i",[[4,2],[4,19]],[[4,14],[4,19]],["sim_timeout"],["port","logic"]],["rst_ni",[[5,2],[5,20]],[[5,14],[5,20]],["sim_timeout"],["port","logic"]],["cycles",[[8,2],[8,29]],[[8,19],[8,25]],["sim_timeout"],["variable","unsigned"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src/stream_watchdog.sv",[[[[[["stream_watchdog",[[14,0],[21,2]],[[14,7],[14,22]],[],["module"]],[43,9]],[[["NumCycles",[[15,4],[15,36]],[[15,27],[15,36]],["stream_watchdog"],["parameter-port","unsigned"]],["clk_i",[[17,4],[17,21]],[[17,16],[17,21]],["stream_watchdog"],["port","logic"]],["rst_ni",[[18,4],[18,22]],[[18,16],[18,22]],["stream_watchdog"],["port","logic"]],["valid_i",[[19,4],[19,23]],[[19,16],[19,23]],["stream_watchdog"],["port","logic"]],["ready_i",[[20,4],[20,23]],[[20,16],[20,23]],["stream_watchdog"],["port","logic"]],["cnt",[[23,4],[23,20]],[[23,17],[23,20]],["stream_watchdog"],["variable","unsigned"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/formal/counter_properties.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/formal/fall_through_register_properties.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/formal/fifo_v3_properties.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/include/common_cells/assertions.svh",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/include/common_cells/registers.svh",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/addr_decode.sv",[[[[[["addr_decode",[[29,0],[78,2]],[[29,7],[29,18]],[],["module"]],[160,9]],[[["NoIndices",[[31,2],[31,42]],[[31,25],[31,34]],["addr_decode"],["parameter-port","unsigned"]],["NoRules",[[33,2],[33,42]],[[33,25],[33,32]],["addr_decode"],["parameter-port","unsigned"]],["addr_t",[[35,2],[35,42]],[[35,25],[35,31]],["addr_decode"],["parameter-port","#Unknown"]],["rule_t",[[48,2],[48,42]],[[48,25],[48,31]],["addr_decode"],["parameter-port","#Unknown"]],["IdxWidth",[[52,2],[52,70]],[[52,25],[52,33]],["addr_decode"],["parameter-port","#Unknown"]],["idx_t",[[56,2],[56,57]],[[56,25],[56,30]],["addr_decode"],["parameter-port","#Unknown"]],["addr_i",[[59,2],[59,36]],[[59,30],[59,36]],["addr_decode"],["port","addr_t"]],["addr_map_i",[[61,2],[61,40]],[[61,30],[61,40]],["addr_decode"],["port","rule_t"]],["idx_o",[[63,2],[63,35]],[[63,30],[63,35]],["addr_decode"],["port","idx_t"]],["dec_valid_o",[[65,2],[65,41]],[[65,30],[65,41]],["addr_decode"],["port","logic"]],["dec_error_o",[[67,2],[67,41]],[[67,30],[67,41]],["addr_decode"],["port","logic"]],["en_default_idx_i",[[71,2],[71,46]],[[71,30],[71,46]],["addr_decode"],["port","logic"]],["default_idx_i",[[77,2],[77,43]],[[77,30],[77,43]],["addr_decode"],["port","idx_t"]],["matched_rules",[[80,2],[80,35]],[[80,22],[80,35]],["addr_decode"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/binary_to_gray.sv",[[[[[["binary_to_gray",[[14,0],[19,2]],[[14,7],[14,21]],[],["module"]],[21,9]],[[["N",[[15,4],[15,24]],[[15,18],[15,19]],["binary_to_gray"],["parameter-port","int"]],["A",[[17,4],[17,26]],[[17,25],[17,26]],["binary_to_gray"],["port","logic"]],["Z",[[18,4],[18,26]],[[18,25],[18,26]],["binary_to_gray"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/cb_filter_pkg.sv",[[[[[["cb_filter_pkg",[[13,0],[13,22]],[[13,8],[13,21]],[],["package"]],[25,10]],[[["cb_seed_t",[[14,2],[17,14]],[[17,4],[17,13]],["cb_filter_pkg"],["typedef","#AnonymousStructUnion46"]],["EgSeeds",[[20,2],[24,4]],[[20,29],[20,36]],["cb_filter_pkg"],["localparam","cb_seed_t"]]],[],[[[["#AnonymousStructUnion46",[[14,10],[17,3]],[[14,10],[14,16]],["cb_filter_pkg"],["struct"]],[17,2]],[[["PermuteSeed",[[15,4],[15,28]],[[15,17],[15,28]],["cb_filter_pkg","#AnonymousStructUnion46"],["struct_union_member"]],["XorSeed",[[16,4],[16,24]],[[16,17],[16,24]],["cb_filter_pkg","#AnonymousStructUnion46"],["struct_union_member"]]]]]]]]]],[],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/cb_filter.sv",[[[[[["cb_filter",[[42,0],[68,2]],[[42,7],[42,16]],[],["module"]],[198,0]],[[["KHashes",[[43,2],[43,45]],[[43,25],[43,32]],["cb_filter"],["parameter-port","unsigned"]],["HashWidth",[[44,2],[44,45]],[[44,25],[44,34]],["cb_filter"],["parameter-port","unsigned"]],["HashRounds",[[45,2],[45,45]],[[45,25],[45,35]],["cb_filter"],["parameter-port","unsigned"]],["InpWidth",[[46,2],[46,46]],[[46,25],[46,33]],["cb_filter"],["parameter-port","unsigned"]],["BucketWidth",[[47,2],[47,45]],[[47,25],[47,36]],["cb_filter"],["parameter-port","unsigned"]],["Seeds",[[49,2],[49,81]],[[49,51],[49,56]],["cb_filter"],["parameter-port","cb_filter_pkg::cb_seed_t"]],["clk_i",[[51,2],[51,36]],[[51,31],[51,36]],["cb_filter"],["port","logic"]],["rst_ni",[[52,2],[52,37]],[[52,31],[52,37]],["cb_filter"],["port","logic"]],["look_data_i",[[54,2],[54,42]],[[54,31],[54,42]],["cb_filter"],["port","logic"]],["look_valid_o",[[55,2],[55,43]],[[55,31],[55,43]],["cb_filter"],["port","logic"]],["incr_data_i",[[57,2],[57,42]],[[57,31],[57,42]],["cb_filter"],["port","logic"]],["incr_valid_i",[[58,2],[58,43]],[[58,31],[58,43]],["cb_filter"],["port","logic"]],["decr_data_i",[[60,2],[60,42]],[[60,31],[60,42]],["cb_filter"],["port","logic"]],["decr_valid_i",[[61,2],[61,43]],[[61,31],[61,43]],["cb_filter"],["port","logic"]],["filter_clear_i",[[63,2],[63,45]],[[63,31],[63,45]],["cb_filter"],["port","logic"]],["filter_usage_o",[[64,2],[64,45]],[[64,31],[64,45]],["cb_filter"],["port","logic"]],["filter_full_o",[[65,2],[65,44]],[[65,31],[65,44]],["cb_filter"],["port","logic"]],["filter_empty_o",[[66,2],[66,45]],[[66,31],[66,45]],["cb_filter"],["port","logic"]],["filter_error_o",[[67,2],[67,45]],[[67,31],[67,45]],["cb_filter"],["port","logic"]],["NoCounters",[[70,2],[70,53]],[[70,26],[70,36]],["cb_filter"],["localparam","unsigned"]],["look_ind",[[73,2],[73,33]],[[73,25],[73,33]],["cb_filter"],["variable","logic"]],["incr_ind",[[74,2],[74,33]],[[74,25],[74,33]],["cb_filter"],["variable","logic"]],["decr_ind",[[75,2],[75,33]],[[75,25],[75,33]],["cb_filter"],["variable","logic"]],["bucket_en",[[77,2],[77,34]],[[77,25],[77,34]],["cb_filter"],["variable","logic"]],["bucket_down",[[78,2],[78,36]],[[78,25],[78,36]],["cb_filter"],["variable","logic"]],["bucket_occupied",[[79,2],[79,40]],[[79,25],[79,40]],["cb_filter"],["variable","logic"]],["bucket_overflow",[[80,2],[80,40]],[[80,25],[80,40]],["cb_filter"],["variable","logic"]],["bucket_full",[[81,2],[81,36]],[[81,25],[81,36]],["cb_filter"],["variable","logic"]],["bucket_empty",[[82,2],[82,37]],[[82,25],[82,37]],["cb_filter"],["variable","logic"]],["data_in_bucket",[[84,2],[84,39]],[[84,25],[84,39]],["cb_filter"],["variable","logic"]],["cnt_en",[[86,2],[86,14]],[[86,8],[86,14]],["cb_filter"],["variable","logic"]],["cnt_down",[[87,2],[87,16]],[[87,8],[87,16]],["cb_filter"],["variable","logic"]],["cnt_overflow",[[88,2],[88,20]],[[88,8],[88,20]],["cb_filter"],["variable","logic"]],["i_look_hashes",[[93,2],[102,3]],[[99,4],[99,17]],["cb_filter"],["instance","hash_block"]],["i_incr_hashes",[[109,2],[118,3]],[[115,4],[115,17]],["cb_filter"],["instance","hash_block"]],["i_decr_hashes",[[123,2],[132,3]],[[129,4],[129,17]],["cb_filter"],["instance","hash_block"]],["bucket_content",[[153,4],[153,42]],[[153,28],[153,42]],["cb_filter"],["variable","logic"]],["i_bucket",[[154,4],[166,5]],[[156,6],[156,14]],["cb_filter"],["instance","counter"]],["i_tot_count",[[177,2],[189,3]],[[179,4],[179,15]],["cb_filter"],["instance","counter"]]]]],[[["hash_block",[[200,0],[209,2]],[[200,7],[200,17]],[],["module"]],[245,9]],[[["NoHashes",[[201,2],[201,65]],[[201,25],[201,33]],["hash_block"],["parameter-port","unsigned"]],["InpWidth",[[202,2],[202,66]],[[202,25],[202,33]],["hash_block"],["parameter-port","unsigned"]],["HashWidth",[[203,2],[203,65]],[[203,25],[203,34]],["hash_block"],["parameter-port","unsigned"]],["NoRounds",[[204,2],[204,65]],[[204,25],[204,33]],["hash_block"],["parameter-port","unsigned"]],["Seeds",[[205,2],[205,82]],[[205,52],[205,57]],["hash_block"],["parameter-port","cb_filter_pkg::cb_seed_t"]],["data_i",[[207,2],[207,40]],[[207,34],[207,40]],["hash_block"],["port","logic"]],["indicator_o",[[208,2],[208,45]],[[208,34],[208,45]],["hash_block"],["port","logic"]],["hashes",[[211,2],[211,47]],[[211,41],[211,47]],["hash_block"],["variable","logic"]],["i_hash",[[214,4],[224,5]],[[220,6],[220,12]],["hash_block"],["instance","sub_per_hash"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/cdc_2phase.sv",[[[[[["cdc_2phase",[[18,0],[32,2]],[[18,7],[18,17]],[],["module"]],[65,0]],[[["T",[[19,2],[19,26]],[[19,17],[19,18]],["cdc_2phase"],["parameter-port","#Unknown"]],["src_rst_ni",[[21,2],[21,25]],[[21,15],[21,25]],["cdc_2phase"],["port","logic"]],["src_clk_i",[[22,2],[22,24]],[[22,15],[22,24]],["cdc_2phase"],["port","logic"]],["src_data_i",[[23,2],[23,25]],[[23,15],[23,25]],["cdc_2phase"],["port","T"]],["src_valid_i",[[24,2],[24,26]],[[24,15],[24,26]],["cdc_2phase"],["port","logic"]],["src_ready_o",[[25,2],[25,26]],[[25,15],[25,26]],["cdc_2phase"],["port","logic"]],["dst_rst_ni",[[27,2],[27,25]],[[27,15],[27,25]],["cdc_2phase"],["port","logic"]],["dst_clk_i",[[28,2],[28,24]],[[28,15],[28,24]],["cdc_2phase"],["port","logic"]],["dst_data_o",[[29,2],[29,25]],[[29,15],[29,25]],["cdc_2phase"],["port","T"]],["dst_valid_o",[[30,2],[30,26]],[[30,15],[30,26]],["cdc_2phase"],["port","logic"]],["dst_ready_i",[[31,2],[31,26]],[[31,15],[31,26]],["cdc_2phase"],["port","logic"]],["async_req",[[35,28],[35,43]],[[35,34],[35,43]],["cdc_2phase"],["variable","logic"]],["async_ack",[[36,28],[36,43]],[[36,34],[36,43]],["cdc_2phase"],["variable","logic"]],["async_data",[[37,28],[37,40]],[[37,30],[37,40]],["cdc_2phase"],["variable","T"]],["i_src",[[40,2],[49,3]],[[40,26],[40,31]],["cdc_2phase"],["instance","cdc_2phase_src"]],["i_dst",[[52,2],[61,3]],[[52,26],[52,31]],["cdc_2phase"],["instance","cdc_2phase_dst"]]]]],[[["cdc_2phase_src",[[67,0],[78,2]],[[67,7],[67,21]],[],["module"]],[114,0]],[[["T",[[68,2],[68,26]],[[68,17],[68,18]],["cdc_2phase_src"],["parameter-port","#Unknown"]],["rst_ni",[[70,2],[70,21]],[[70,15],[70,21]],["cdc_2phase_src"],["port","logic"]],["clk_i",[[71,2],[71,20]],[[71,15],[71,20]],["cdc_2phase_src"],["port","logic"]],["data_i",[[72,2],[72,21]],[[72,15],[72,21]],["cdc_2phase_src"],["port","T"]],["valid_i",[[73,2],[73,22]],[[73,15],[73,22]],["cdc_2phase_src"],["port","logic"]],["ready_o",[[74,2],[74,22]],[[74,15],[74,22]],["cdc_2phase_src"],["port","logic"]],["async_req_o",[[75,2],[75,26]],[[75,15],[75,26]],["cdc_2phase_src"],["port","logic"]],["async_ack_i",[[76,2],[76,26]],[[76,15],[76,26]],["cdc_2phase_src"],["port","logic"]],["async_data_o",[[77,2],[77,27]],[[77,15],[77,27]],["cdc_2phase_src"],["port","T"]],["req_src_q",[[81,2],[81,17]],[[81,8],[81,17]],["cdc_2phase_src"],["variable","logic"]],["ack_src_q",[[81,2],[81,28]],[[81,19],[81,28]],["cdc_2phase_src"],["variable","req_src_q"]],["ack_q",[[81,2],[81,35]],[[81,30],[81,35]],["cdc_2phase_src"],["variable","ack_src_q"]],["data_src_q",[[83,2],[83,14]],[[83,4],[83,14]],["cdc_2phase_src"],["variable","T"]]]]],[[["cdc_2phase_dst",[[117,0],[128,2]],[[117,7],[117,21]],[],["module"]],[173,9]],[[["T",[[118,2],[118,26]],[[118,17],[118,18]],["cdc_2phase_dst"],["parameter-port","#Unknown"]],["rst_ni",[[120,2],[120,21]],[[120,15],[120,21]],["cdc_2phase_dst"],["port","logic"]],["clk_i",[[121,2],[121,20]],[[121,15],[121,20]],["cdc_2phase_dst"],["port","logic"]],["data_o",[[122,2],[122,21]],[[122,15],[122,21]],["cdc_2phase_dst"],["port","T"]],["valid_o",[[123,2],[123,22]],[[123,15],[123,22]],["cdc_2phase_dst"],["port","logic"]],["ready_i",[[124,2],[124,22]],[[124,15],[124,22]],["cdc_2phase_dst"],["port","logic"]],["async_req_i",[[125,2],[125,26]],[[125,15],[125,26]],["cdc_2phase_dst"],["port","logic"]],["async_ack_o",[[126,2],[126,26]],[[126,15],[126,26]],["cdc_2phase_dst"],["port","logic"]],["async_data_i",[[127,2],[127,27]],[[127,15],[127,27]],["cdc_2phase_dst"],["port","T"]],["req_dst_q",[[132,2],[132,17]],[[132,8],[132,17]],["cdc_2phase_dst"],["variable","logic"]],["req_q0",[[132,2],[132,25]],[[132,19],[132,25]],["cdc_2phase_dst"],["variable","req_dst_q"]],["req_q1",[[132,2],[132,33]],[[132,27],[132,33]],["cdc_2phase_dst"],["variable","req_q0"]],["ack_dst_q",[[132,2],[132,44]],[[132,35],[132,44]],["cdc_2phase_dst"],["variable","req_q1"]],["data_dst_q",[[134,2],[134,14]],[[134,4],[134,14]],["cdc_2phase_dst"],["variable","T"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/cdc_fifo_2phase.sv",[[[[[["cdc_fifo_2phase",[[21,0],[38,2]],[[21,7],[21,22]],[],["module"]],[133,9]],[[["T",[[23,2],[23,26]],[[23,17],[23,18]],["cdc_fifo_2phase"],["parameter-port","#Unknown"]],["LOG_DEPTH",[[25,2],[25,29]],[[25,16],[25,25]],["cdc_fifo_2phase"],["parameter-port","#Unknown"]],["src_rst_ni",[[27,2],[27,25]],[[27,15],[27,25]],["cdc_fifo_2phase"],["port","logic"]],["src_clk_i",[[28,2],[28,24]],[[28,15],[28,24]],["cdc_fifo_2phase"],["port","logic"]],["src_data_i",[[29,2],[29,25]],[[29,15],[29,25]],["cdc_fifo_2phase"],["port","T"]],["src_valid_i",[[30,2],[30,26]],[[30,15],[30,26]],["cdc_fifo_2phase"],["port","logic"]],["src_ready_o",[[31,2],[31,26]],[[31,15],[31,26]],["cdc_fifo_2phase"],["port","logic"]],["dst_rst_ni",[[33,2],[33,25]],[[33,15],[33,25]],["cdc_fifo_2phase"],["port","logic"]],["dst_clk_i",[[34,2],[34,24]],[[34,15],[34,24]],["cdc_fifo_2phase"],["port","logic"]],["dst_data_o",[[35,2],[35,25]],[[35,15],[35,25]],["cdc_fifo_2phase"],["port","T"]],["dst_valid_o",[[36,2],[36,26]],[[36,15],[36,26]],["cdc_fifo_2phase"],["port","logic"]],["dst_ready_i",[[37,2],[37,26]],[[37,15],[37,26]],["cdc_fifo_2phase"],["port","logic"]],["PtrWidth",[[47,2],[47,40]],[[47,17],[47,25]],["cdc_fifo_2phase"],["localparam","int"]],["pointer_t",[[48,2],[48,41]],[[48,31],[48,40]],["cdc_fifo_2phase"],["typedef","logic"]],["index_t",[[49,2],[49,40]],[[49,32],[49,39]],["cdc_fifo_2phase"],["typedef","logic"]],["PtrFull",[[51,2],[51,51]],[[51,23],[51,30]],["cdc_fifo_2phase"],["localparam","pointer_t"]],["PtrEmpty",[[52,2],[52,37]],[[52,23],[52,31]],["cdc_fifo_2phase"],["localparam","pointer_t"]],["fifo_widx",[[59,2],[59,19]],[[59,10],[59,19]],["cdc_fifo_2phase"],["variable","index_t"]],["fifo_ridx",[[59,2],[59,30]],[[59,21],[59,30]],["cdc_fifo_2phase"],["variable","fifo_widx"]],["fifo_write",[[60,2],[60,18]],[[60,8],[60,18]],["cdc_fifo_2phase"],["variable","logic"]],["fifo_wdata",[[61,2],[61,14]],[[61,4],[61,14]],["cdc_fifo_2phase"],["variable","T"]],["fifo_rdata",[[61,2],[61,26]],[[61,16],[61,26]],["cdc_fifo_2phase"],["variable","fifo_wdata"]],["fifo_data_q",[[62,2],[62,30]],[[62,4],[62,15]],["cdc_fifo_2phase"],["variable","T"]],["src_wptr_q",[[76,2],[76,22]],[[76,12],[76,22]],["cdc_fifo_2phase"],["variable","pointer_t"]],["dst_wptr",[[76,2],[76,32]],[[76,24],[76,32]],["cdc_fifo_2phase"],["variable","src_wptr_q"]],["src_rptr",[[76,2],[76,42]],[[76,34],[76,42]],["cdc_fifo_2phase"],["variable","dst_wptr"]],["dst_rptr_q",[[76,2],[76,54]],[[76,44],[76,54]],["cdc_fifo_2phase"],["variable","src_rptr"]],["i_cdc_wptr",[[100,2],[111,3]],[[100,32],[100,42]],["cdc_fifo_2phase"],["instance","cdc_2phase"]],["i_cdc_rptr",[[113,2],[124,3]],[[113,32],[113,42]],["cdc_fifo_2phase"],["instance","cdc_2phase"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/cdc_fifo_gray.sv",[[[[[["cdc_fifo_gray",[[77,0],[98,2]],[[77,7],[77,20]],[],["module"]],[144,0]],[[["WIDTH",[[79,2],[79,34]],[[79,25],[79,30]],["cdc_fifo_gray"],["parameter-port","unsigned"]],["T",[[81,2],[81,38]],[[81,17],[81,18]],["cdc_fifo_gray"],["parameter-port","#Unknown"]],["LOG_DEPTH",[[83,2],[83,29]],[[83,16],[83,25]],["cdc_fifo_gray"],["parameter-port","#Unknown"]],["SYNC_STAGES",[[85,2],[85,31]],[[85,16],[85,27]],["cdc_fifo_gray"],["parameter-port","#Unknown"]],["src_rst_ni",[[87,2],[87,25]],[[87,15],[87,25]],["cdc_fifo_gray"],["port","logic"]],["src_clk_i",[[88,2],[88,24]],[[88,15],[88,24]],["cdc_fifo_gray"],["port","logic"]],["src_data_i",[[89,2],[89,25]],[[89,15],[89,25]],["cdc_fifo_gray"],["port","T"]],["src_valid_i",[[90,2],[90,26]],[[90,15],[90,26]],["cdc_fifo_gray"],["port","logic"]],["src_ready_o",[[91,2],[91,26]],[[91,15],[91,26]],["cdc_fifo_gray"],["port","logic"]],["dst_rst_ni",[[93,2],[93,25]],[[93,15],[93,25]],["cdc_fifo_gray"],["port","logic"]],["dst_clk_i",[[94,2],[94,24]],[[94,15],[94,24]],["cdc_fifo_gray"],["port","logic"]],["dst_data_o",[[95,2],[95,25]],[[95,15],[95,25]],["cdc_fifo_gray"],["port","T"]],["dst_valid_o",[[96,2],[96,26]],[[96,15],[96,26]],["cdc_fifo_gray"],["port","logic"]],["dst_ready_i",[[97,2],[97,26]],[[97,15],[97,26]],["cdc_fifo_gray"],["port","logic"]],["async_data",[[100,2],[100,33]],[[100,23],[100,33]],["cdc_fifo_gray"],["variable","T"]],["async_wptr",[[101,2],[101,33]],[[101,23],[101,33]],["cdc_fifo_gray"],["variable","logic"]],["async_rptr",[[102,2],[102,33]],[[102,23],[102,33]],["cdc_fifo_gray"],["variable","logic"]],["i_src",[[104,2],[117,3]],[[107,4],[107,9]],["cdc_fifo_gray"],["instance","cdc_fifo_gray_src"]],["i_dst",[[119,2],[132,3]],[[122,4],[122,9]],["cdc_fifo_gray"],["instance","cdc_fifo_gray_dst"]]]]],[[["cdc_fifo_gray_src",[[147,0],[161,2]],[[147,7],[147,24]],[],["module"]],[202,0]],[[["T",[[148,2],[148,26]],[[148,17],[148,18]],["cdc_fifo_gray_src"],["parameter-port","#Unknown"]],["LOG_DEPTH",[[149,2],[149,29]],[[149,16],[149,25]],["cdc_fifo_gray_src"],["parameter-port","#Unknown"]],["SYNC_STAGES",[[150,2],[150,31]],[[150,16],[150,27]],["cdc_fifo_gray_src"],["parameter-port","#Unknown"]],["src_rst_ni",[[152,2],[152,25]],[[152,15],[152,25]],["cdc_fifo_gray_src"],["port","logic"]],["src_clk_i",[[153,2],[153,24]],[[153,15],[153,24]],["cdc_fifo_gray_src"],["port","logic"]],["src_data_i",[[154,2],[154,25]],[[154,15],[154,25]],["cdc_fifo_gray_src"],["port","T"]],["src_valid_i",[[155,2],[155,26]],[[155,15],[155,26]],["cdc_fifo_gray_src"],["port","logic"]],["src_ready_o",[[156,2],[156,26]],[[156,15],[156,26]],["cdc_fifo_gray_src"],["port","logic"]],["async_data_o",[[158,2],[158,42]],[[158,30],[158,42]],["cdc_fifo_gray_src"],["port","T"]],["async_wptr_o",[[159,2],[159,42]],[[159,30],[159,42]],["cdc_fifo_gray_src"],["port","logic"]],["async_rptr_i",[[160,2],[160,42]],[[160,30],[160,42]],["cdc_fifo_gray_src"],["port","logic"]],["PtrWidth",[[163,2],[163,40]],[[163,17],[163,25]],["cdc_fifo_gray_src"],["localparam","int"]],["PtrFull",[[164,2],[164,61]],[[164,34],[164,41]],["cdc_fifo_gray_src"],["localparam","logic"]],["data_q",[[166,2],[166,29]],[[166,23],[166,29]],["cdc_fifo_gray_src"],["variable","T"]],["wptr_q",[[167,2],[167,29]],[[167,23],[167,29]],["cdc_fifo_gray_src"],["variable","logic"]],["wptr_d",[[167,2],[167,37]],[[167,31],[167,37]],["cdc_fifo_gray_src"],["variable","wptr_q"]],["wptr_bin",[[167,2],[167,47]],[[167,39],[167,47]],["cdc_fifo_gray_src"],["variable","wptr_d"]],["wptr_next",[[167,2],[167,58]],[[167,49],[167,58]],["cdc_fifo_gray_src"],["variable","wptr_bin"]],["rptr",[[167,2],[167,64]],[[167,60],[167,64]],["cdc_fifo_gray_src"],["variable","wptr_next"]],["rptr_bin",[[167,2],[167,74]],[[167,66],[167,74]],["cdc_fifo_gray_src"],["variable","rptr"]],["i_sync",[[178,4],[183,5]],[[178,33],[178,39]],["cdc_fifo_gray_src"],["instance","sync"]],["i_rptr_g2b",[[185,2],[185,64]],[[185,29],[185,39]],["cdc_fifo_gray_src"],["instance","gray_to_binary"]],["i_wptr_g2b",[[189,2],[189,66]],[[189,29],[189,39]],["cdc_fifo_gray_src"],["instance","gray_to_binary"]],["i_wptr_b2g",[[190,2],[190,67]],[[190,29],[190,39]],["cdc_fifo_gray_src"],["instance","binary_to_gray"]]]]],[[["cdc_fifo_gray_dst",[[205,0],[219,2]],[[205,7],[205,24]],[],["module"]],[268,9]],[[["T",[[206,2],[206,26]],[[206,17],[206,18]],["cdc_fifo_gray_dst"],["parameter-port","#Unknown"]],["LOG_DEPTH",[[207,2],[207,29]],[[207,16],[207,25]],["cdc_fifo_gray_dst"],["parameter-port","#Unknown"]],["SYNC_STAGES",[[208,2],[208,31]],[[208,16],[208,27]],["cdc_fifo_gray_dst"],["parameter-port","#Unknown"]],["dst_rst_ni",[[210,2],[210,25]],[[210,15],[210,25]],["cdc_fifo_gray_dst"],["port","logic"]],["dst_clk_i",[[211,2],[211,24]],[[211,15],[211,24]],["cdc_fifo_gray_dst"],["port","logic"]],["dst_data_o",[[212,2],[212,25]],[[212,15],[212,25]],["cdc_fifo_gray_dst"],["port","T"]],["dst_valid_o",[[213,2],[213,26]],[[213,15],[213,26]],["cdc_fifo_gray_dst"],["port","logic"]],["dst_ready_i",[[214,2],[214,26]],[[214,15],[214,26]],["cdc_fifo_gray_dst"],["port","logic"]],["async_data_i",[[216,2],[216,42]],[[216,30],[216,42]],["cdc_fifo_gray_dst"],["port","T"]],["async_wptr_i",[[217,2],[217,42]],[[217,30],[217,42]],["cdc_fifo_gray_dst"],["port","logic"]],["async_rptr_o",[[218,2],[218,42]],[[218,30],[218,42]],["cdc_fifo_gray_dst"],["port","logic"]],["PtrWidth",[[221,2],[221,40]],[[221,17],[221,25]],["cdc_fifo_gray_dst"],["localparam","int"]],["PtrEmpty",[[222,2],[222,48]],[[222,34],[222,42]],["cdc_fifo_gray_dst"],["localparam","logic"]],["dst_data",[[224,2],[224,12]],[[224,4],[224,12]],["cdc_fifo_gray_dst"],["variable","T"]],["rptr_q",[[225,2],[225,29]],[[225,23],[225,29]],["cdc_fifo_gray_dst"],["variable","logic"]],["rptr_d",[[225,2],[225,37]],[[225,31],[225,37]],["cdc_fifo_gray_dst"],["variable","rptr_q"]],["rptr_bin",[[225,2],[225,47]],[[225,39],[225,47]],["cdc_fifo_gray_dst"],["variable","rptr_d"]],["rptr_bin_d",[[225,2],[225,59]],[[225,49],[225,59]],["cdc_fifo_gray_dst"],["variable","rptr_bin"]],["rptr_next",[[225,2],[225,70]],[[225,61],[225,70]],["cdc_fifo_gray_dst"],["variable","rptr_bin_d"]],["wptr",[[225,2],[225,76]],[[225,72],[225,76]],["cdc_fifo_gray_dst"],["variable","rptr_next"]],["wptr_bin",[[225,2],[225,86]],[[225,78],[225,86]],["cdc_fifo_gray_dst"],["variable","wptr"]],["dst_valid",[[226,2],[226,17]],[[226,8],[226,17]],["cdc_fifo_gray_dst"],["variable","logic"]],["dst_ready",[[226,2],[226,28]],[[226,19],[226,28]],["cdc_fifo_gray_dst"],["variable","dst_valid"]],["i_rptr_g2b",[[232,2],[232,66]],[[232,29],[232,39]],["cdc_fifo_gray_dst"],["instance","gray_to_binary"]],["i_rptr_b2g",[[233,2],[233,67]],[[233,29],[233,39]],["cdc_fifo_gray_dst"],["instance","binary_to_gray"]],["i_sync",[[239,4],[244,5]],[[239,33],[239,39]],["cdc_fifo_gray_dst"],["instance","sync"]],["i_wptr_g2b",[[246,2],[246,64]],[[246,29],[246,39]],["cdc_fifo_gray_dst"],["instance","gray_to_binary"]],["i_spill_register",[[255,2],[266,3]],[[257,4],[257,20]],["cdc_fifo_gray_dst"],["instance","spill_register"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/cf_math_pkg.sv",[[[[[["cf_math_pkg",[[17,0],[17,20]],[[17,8],[17,19]],[],["package"]],[60,10]],[[],[],[[[["ceil_div",[[22,4],[22,87]],[[22,31],[22,39]],["cf_math_pkg"],["function"]],[45,14]],[[["dividend",[[22,41],[22,63]],[[22,55],[22,63]],["cf_math_pkg","ceil_div"],["port","longint"]],["divisor",[[22,65],[22,86]],[[22,79],[22,86]],["cf_math_pkg","ceil_div"],["port","longint"]],["remainder",[[23,8],[23,35]],[[23,26],[23,35]],["cf_math_pkg","ceil_div"],["variable","longint"]]]]],[[["idx_width",[[56,4],[56,82]],[[56,40],[56,49]],["cf_math_pkg"],["function"]],[58,14]],[[["num_idx",[[56,51],[56,81]],[[56,74],[56,81]],["cf_math_pkg","idx_width"],["port","unsigned"]]]]]]]]]],[],1]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/clk_div.sv",[[[[[["clk_div",[[12,0],[20,2]],[[12,7],[12,14]],[],["module"]],[41,9]],[[["RATIO",[[13,4],[13,36]],[[13,27],[13,32]],["clk_div"],["parameter-port","unsigned"]],["clk_i",[[15,4],[15,22]],[[15,17],[15,22]],["clk_div"],["port","logic"]],["rst_ni",[[16,4],[16,23]],[[16,17],[16,23]],["clk_div"],["port","logic"]],["testmode_i",[[17,4],[17,27]],[[17,17],[17,27]],["clk_div"],["port","logic"]],["en_i",[[18,4],[18,21]],[[18,17],[18,21]],["clk_div"],["port","logic"]],["clk_o",[[19,4],[19,22]],[[19,17],[19,22]],["clk_div"],["port","logic"]],["counter_q",[[21,4],[21,31]],[[21,22],[21,31]],["clk_div"],["variable","logic"]],["clk_q",[[22,4],[22,15]],[[22,10],[22,15]],["clk_div"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/counter.sv",[[[[[["counter",[[13,0],[26,2]],[[13,7],[13,14]],[],["module"]],[42,9]],[[["WIDTH",[[14,4],[14,36]],[[14,27],[14,32]],["counter"],["parameter-port","unsigned"]],["STICKY_OVERFLOW",[[15,4],[15,40]],[[15,18],[15,33]],["counter"],["parameter-port","bit"]],["clk_i",[[17,4],[17,34]],[[17,29],[17,34]],["counter"],["port","logic"]],["rst_ni",[[18,4],[18,35]],[[18,29],[18,35]],["counter"],["port","logic"]],["clear_i",[[19,4],[19,36]],[[19,29],[19,36]],["counter"],["port","logic"]],["en_i",[[20,4],[20,33]],[[20,29],[20,33]],["counter"],["port","logic"]],["load_i",[[21,4],[21,35]],[[21,29],[21,35]],["counter"],["port","logic"]],["down_i",[[22,4],[22,35]],[[22,29],[22,35]],["counter"],["port","logic"]],["d_i",[[23,4],[23,32]],[[23,29],[23,32]],["counter"],["port","logic"]],["q_o",[[24,4],[24,32]],[[24,29],[24,32]],["counter"],["port","logic"]],["overflow_o",[[25,4],[25,39]],[[25,29],[25,39]],["counter"],["port","logic"]],["i_counter",[[27,4],[41,5]],[[30,6],[30,15]],["counter"],["instance","delta_counter"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/delta_counter.sv",[[[[[["delta_counter",[[12,0],[26,2]],[[12,7],[12,20]],[],["module"]],[73,9]],[[["WIDTH",[[13,4],[13,36]],[[13,27],[13,32]],["delta_counter"],["parameter-port","unsigned"]],["STICKY_OVERFLOW",[[14,4],[14,40]],[[14,18],[14,33]],["delta_counter"],["parameter-port","bit"]],["clk_i",[[16,4],[16,34]],[[16,29],[16,34]],["delta_counter"],["port","logic"]],["rst_ni",[[17,4],[17,35]],[[17,29],[17,35]],["delta_counter"],["port","logic"]],["clear_i",[[18,4],[18,36]],[[18,29],[18,36]],["delta_counter"],["port","logic"]],["en_i",[[19,4],[19,33]],[[19,29],[19,33]],["delta_counter"],["port","logic"]],["load_i",[[20,4],[20,35]],[[20,29],[20,35]],["delta_counter"],["port","logic"]],["down_i",[[21,4],[21,35]],[[21,29],[21,35]],["delta_counter"],["port","logic"]],["delta_i",[[22,4],[22,36]],[[22,29],[22,36]],["delta_counter"],["port","logic"]],["d_i",[[23,4],[23,32]],[[23,29],[23,32]],["delta_counter"],["port","logic"]],["q_o",[[24,4],[24,32]],[[24,29],[24,32]],["delta_counter"],["port","logic"]],["overflow_o",[[25,4],[25,39]],[[25,29],[25,39]],["delta_counter"],["port","logic"]],["counter_q",[[27,4],[27,29]],[[27,20],[27,29]],["delta_counter"],["variable","logic"]],["counter_d",[[27,4],[27,40]],[[27,31],[27,40]],["delta_counter"],["variable","counter_q"]],["overflow_d",[[29,8],[29,24]],[[29,14],[29,24]],["delta_counter"],["variable","logic"]],["overflow_q",[[29,8],[29,36]],[[29,26],[29,36]],["delta_counter"],["variable","overflow_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated/clock_divider_counter.sv",[[[[[["clock_divider_counter",[[42,0],[54,2]],[[42,7],[42,28]],[],["module"]],[210,9]],[[["BYPASS_INIT",[[44,4],[44,29]],[[44,14],[44,25]],["clock_divider_counter"],["parameter-port","parameter"]],["DIV_INIT",[[45,4],[45,32]],[[45,14],[45,22]],["clock_divider_counter"],["parameter-port","parameter"]],["clk",[[48,4],[48,26]],[[48,23],[48,26]],["clock_divider_counter"],["port","logic"]],["rstn",[[49,4],[49,27]],[[49,23],[49,27]],["clock_divider_counter"],["port","logic"]],["test_mode",[[50,4],[50,32]],[[50,23],[50,32]],["clock_divider_counter"],["port","logic"]],["clk_div",[[51,4],[51,30]],[[51,23],[51,30]],["clock_divider_counter"],["port","logic"]],["clk_div_valid",[[52,4],[52,36]],[[52,23],[52,36]],["clock_divider_counter"],["port","logic"]],["clk_out",[[53,4],[53,30]],[[53,23],[53,30]],["clock_divider_counter"],["port","logic"]],["counter",[[56,4],[56,31]],[[56,24],[56,31]],["clock_divider_counter"],["variable","logic"]],["counter_next",[[57,4],[57,36]],[[57,24],[57,36]],["clock_divider_counter"],["variable","logic"]],["clk_cnt",[[58,4],[58,31]],[[58,24],[58,31]],["clock_divider_counter"],["variable","logic"]],["en1",[[59,4],[59,27]],[[59,24],[59,27]],["clock_divider_counter"],["variable","logic"]],["en2",[[60,4],[60,27]],[[60,24],[60,27]],["clock_divider_counter"],["variable","logic"]],["is_odd",[[62,4],[62,30]],[[62,24],[62,30]],["clock_divider_counter"],["variable","logic"]],["div1",[[64,4],[64,28]],[[64,24],[64,28]],["clock_divider_counter"],["variable","logic"]],["div2",[[65,4],[65,28]],[[65,24],[65,28]],["clock_divider_counter"],["variable","logic"]],["div2_neg_sync",[[66,4],[66,37]],[[66,24],[66,37]],["clock_divider_counter"],["variable","logic"]],["clk_cnt_odd",[[68,4],[68,35]],[[68,24],[68,35]],["clock_divider_counter"],["variable","logic"]],["clk_cnt_odd_incr",[[69,4],[69,40]],[[69,24],[69,40]],["clock_divider_counter"],["variable","logic"]],["clk_cnt_even",[[70,4],[70,36]],[[70,24],[70,36]],["clock_divider_counter"],["variable","logic"]],["clk_cnt_en2",[[71,4],[71,35]],[[71,24],[71,35]],["clock_divider_counter"],["variable","logic"]],["bypass",[[73,4],[73,30]],[[73,24],[73,30]],["clock_divider_counter"],["variable","logic"]],["clk_out_gen",[[75,4],[75,35]],[[75,24],[75,35]],["clock_divider_counter"],["variable","logic"]],["clk_div_valid_reg",[[76,4],[76,41]],[[76,24],[76,41]],["clock_divider_counter"],["variable","logic"]],["clk_inv_test",[[78,4],[78,36]],[[78,24],[78,36]],["clock_divider_counter"],["variable","logic"]],["clk_inv",[[79,4],[79,31]],[[79,24],[79,31]],["clock_divider_counter"],["variable","logic"]],["clk_inv_i",[[158,4],[162,5]],[[158,24],[158,33]],["clock_divider_counter"],["instance","pulp_clock_inverter"]],["clock_xor_i",[[195,4],[200,5]],[[195,20],[195,31]],["clock_divider_counter"],["instance","pulp_clock_xor2"]],["clk_mux_i",[[202,4],[208,5]],[[202,20],[202,29]],["clock_divider_counter"],["instance","pulp_clock_mux2"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated/clock_divider.sv",[[[[[["clock_divider",[[42,0],[56,2]],[[42,7],[42,20]],[],["module"]],[190,9]],[[["DIV_INIT",[[44,4],[44,30]],[[44,14],[44,22]],["clock_divider"],["parameter-port","parameter"]],["BYPASS_INIT",[[45,4],[45,30]],[[45,14],[45,25]],["clock_divider"],["parameter-port","parameter"]],["clk_i",[[48,4],[48,28]],[[48,23],[48,28]],["clock_divider"],["port","logic"]],["rstn_i",[[49,4],[49,29]],[[49,23],[49,29]],["clock_divider"],["port","logic"]],["test_mode_i",[[50,4],[50,34]],[[50,23],[50,34]],["clock_divider"],["port","logic"]],["clk_gate_async_i",[[51,4],[51,39]],[[51,23],[51,39]],["clock_divider"],["port","logic"]],["clk_div_data_i",[[52,4],[52,37]],[[52,23],[52,37]],["clock_divider"],["port","logic"]],["clk_div_valid_i",[[53,4],[53,38]],[[53,23],[53,38]],["clock_divider"],["port","logic"]],["clk_div_ack_o",[[54,4],[54,36]],[[54,23],[54,36]],["clock_divider"],["port","logic"]],["clk_o",[[55,4],[55,28]],[[55,23],[55,28]],["clock_divider"],["port","logic"]],["IDLE",[[58,36],[58,40]],[[58,36],[58,40]],["clock_divider"],["enum_member","#AnonymousEnum30"]],["STOP",[[58,42],[58,46]],[[58,42],[58,46]],["clock_divider"],["enum_member","#AnonymousEnum30"]],["WAIT",[[58,48],[58,52]],[[58,48],[58,52]],["clock_divider"],["enum_member","#AnonymousEnum30"]],["RELEASE",[[58,54],[58,61]],[[58,54],[58,61]],["clock_divider"],["enum_member","#AnonymousEnum30"]],["state",[[58,3],[58,68]],[[58,63],[58,68]],["clock_divider"],["variable","#AnonymousEnum30"]],["state_next",[[58,3],[58,80]],[[58,70],[58,80]],["clock_divider"],["variable","#AnonymousEnum30"]],["s_clk_out",[[60,3],[60,32]],[[60,23],[60,32]],["clock_divider"],["variable","logic"]],["s_clock_enable",[[61,3],[61,37]],[[61,23],[61,37]],["clock_divider"],["variable","logic"]],["s_clock_enable_gate",[[62,3],[62,42]],[[62,23],[62,42]],["clock_divider"],["variable","logic"]],["s_clk_div_valid",[[63,3],[63,38]],[[63,23],[63,38]],["clock_divider"],["variable","logic"]],["reg_clk_div",[[65,3],[65,34]],[[65,23],[65,34]],["clock_divider"],["variable","logic"]],["s_clk_div_valid_sync",[[66,3],[66,43]],[[66,23],[66,43]],["clock_divider"],["variable","logic"]],["s_rstn_sync",[[68,3],[68,34]],[[68,23],[68,34]],["clock_divider"],["variable","logic"]],["reg_ext_gate_sync",[[70,3],[70,40]],[[70,23],[70,40]],["clock_divider"],["variable","logic"]],["i_rst_gen",[[75,4],[87,5]],[[75,11],[75,20]],["clock_divider"],["instance","rstgen"]],["i_edge_prop",[[94,4],[103,5]],[[94,20],[94,31]],["clock_divider"],["instance","pulp_sync_wedge"]],["i_clkdiv_cnt",[[105,4],[118,5]],[[110,4],[110,16]],["clock_divider"],["instance","clock_divider_counter"]],["i_clk_gate",[[120,4],[126,5]],[[120,22],[120,32]],["clock_divider"],["instance","pulp_clock_gating"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated/fifo_v1.sv",[[[[[["fifo",[[13,0],[34,2]],[[13,7],[13,11]],[],["module"]],[55,9]],[[["FALL_THROUGH",[[14,4],[14,46]],[[14,27],[14,39]],["fifo"],["parameter-port","bit"]],["DATA_WIDTH",[[15,4],[15,44]],[[15,27],[15,37]],["fifo"],["parameter-port","unsigned"]],["DEPTH",[[16,4],[16,43]],[[16,27],[16,32]],["fifo"],["parameter-port","unsigned"]],["THRESHOLD",[[17,4],[17,43]],[[17,27],[17,36]],["fifo"],["parameter-port","unsigned"]],["dtype",[[18,4],[18,64]],[[18,19],[18,24]],["fifo"],["parameter-port","#Unknown"]],["clk_i",[[20,4],[20,23]],[[20,18],[20,23]],["fifo"],["port","logic"]],["rst_ni",[[21,4],[21,24]],[[21,18],[21,24]],["fifo"],["port","logic"]],["flush_i",[[22,4],[22,25]],[[22,18],[22,25]],["fifo"],["port","logic"]],["testmode_i",[[23,4],[23,28]],[[23,18],[23,28]],["fifo"],["port","logic"]],["full_o",[[25,4],[25,24]],[[25,18],[25,24]],["fifo"],["port","logic"]],["empty_o",[[26,4],[26,25]],[[26,18],[26,25]],["fifo"],["port","logic"]],["threshold_o",[[27,4],[27,29]],[[27,18],[27,29]],["fifo"],["port","logic"]],["data_i",[[29,4],[29,24]],[[29,18],[29,24]],["fifo"],["port","dtype"]],["push_i",[[30,4],[30,24]],[[30,18],[30,24]],["fifo"],["port","logic"]],["data_o",[[32,4],[32,24]],[[32,18],[32,24]],["fifo"],["port","dtype"]],["pop_i",[[33,4],[33,23]],[[33,18],[33,23]],["fifo"],["port","logic"]],["impl",[[35,4],[54,5]],[[41,6],[41,10]],["fifo"],["instance","fifo_v2"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated/fifo_v2.sv",[[[[[["fifo_v2",[[12,0],[37,2]],[[12,7],[12,14]],[],["module"]],[78,9]],[[["FALL_THROUGH",[[13,4],[13,46]],[[13,27],[13,39]],["fifo_v2"],["parameter-port","bit"]],["DATA_WIDTH",[[14,4],[14,44]],[[14,27],[14,37]],["fifo_v2"],["parameter-port","unsigned"]],["DEPTH",[[15,4],[15,43]],[[15,27],[15,32]],["fifo_v2"],["parameter-port","unsigned"]],["ALM_EMPTY_TH",[[16,4],[16,43]],[[16,27],[16,39]],["fifo_v2"],["parameter-port","unsigned"]],["ALM_FULL_TH",[[17,4],[17,43]],[[17,27],[17,38]],["fifo_v2"],["parameter-port","unsigned"]],["dtype",[[18,4],[18,64]],[[18,19],[18,24]],["fifo_v2"],["parameter-port","#Unknown"]],["ADDR_DEPTH",[[20,4],[20,73]],[[20,27],[20,37]],["fifo_v2"],["parameter-port","#Unknown"]],["clk_i",[[22,4],[22,23]],[[22,18],[22,23]],["fifo_v2"],["port","logic"]],["rst_ni",[[23,4],[23,24]],[[23,18],[23,24]],["fifo_v2"],["port","logic"]],["flush_i",[[24,4],[24,25]],[[24,18],[24,25]],["fifo_v2"],["port","logic"]],["testmode_i",[[25,4],[25,28]],[[25,18],[25,28]],["fifo_v2"],["port","logic"]],["full_o",[[27,4],[27,24]],[[27,18],[27,24]],["fifo_v2"],["port","logic"]],["empty_o",[[28,4],[28,25]],[[28,18],[28,25]],["fifo_v2"],["port","logic"]],["alm_full_o",[[29,4],[29,28]],[[29,18],[29,28]],["fifo_v2"],["port","logic"]],["alm_empty_o",[[30,4],[30,29]],[[30,18],[30,29]],["fifo_v2"],["port","logic"]],["data_i",[[32,4],[32,24]],[[32,18],[32,24]],["fifo_v2"],["port","dtype"]],["push_i",[[33,4],[33,24]],[[33,18],[33,24]],["fifo_v2"],["port","logic"]],["data_o",[[35,4],[35,24]],[[35,18],[35,24]],["fifo_v2"],["port","dtype"]],["pop_i",[[36,4],[36,23]],[[36,18],[36,23]],["fifo_v2"],["port","logic"]],["usage",[[39,4],[39,32]],[[39,27],[39,32]],["fifo_v2"],["variable","logic"]],["i_fifo_v3",[[50,4],[67,5]],[[55,6],[55,15]],["fifo_v2"],["instance","fifo_v3"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated/find_first_one.sv",[[[[[["find_first_one",[[16,0],[24,2]],[[16,7],[16,21]],[],["module"]],[82,9]],[[["WIDTH",[[18,4],[18,28]],[[18,18],[18,23]],["find_first_one"],["parameter-port","int"]],["FLIP",[[19,4],[19,26]],[[19,18],[19,22]],["find_first_one"],["parameter-port","int"]],["in_i",[[21,4],[21,41]],[[21,37],[21,41]],["find_first_one"],["port","logic"]],["first_one_o",[[22,4],[22,48]],[[22,37],[22,48]],["find_first_one"],["port","logic"]],["no_ones_o",[[23,4],[23,46]],[[23,37],[23,46]],["find_first_one"],["port","logic"]],["NUM_LEVELS",[[26,4],[26,46]],[[26,19],[26,29]],["find_first_one"],["localparam","int"]],["index_lut",[[34,4],[34,56]],[[34,47],[34,56]],["find_first_one"],["variable","logic"]],["sel_nodes",[[35,4],[35,56]],[[35,47],[35,56]],["find_first_one"],["variable","logic"]],["index_nodes",[[36,4],[36,58]],[[36,47],[36,58]],["find_first_one"],["variable","logic"]],["in_tmp",[[38,4],[38,28]],[[38,22],[38,28]],["find_first_one"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated/generic_fifo_adv.sv",[[[[[["generic_fifo_adv",[[12,0],[33,6]],[[12,7],[12,23]],[],["module"]],[263,9]],[[["DATA_WIDTH",[[14,3],[14,50]],[[14,35],[14,45]],["generic_fifo_adv"],["parameter-port","unsigned"]],["DATA_DEPTH",[[15,3],[15,49]],[[15,35],[15,45]],["generic_fifo_adv"],["parameter-port","unsigned"]],["clk",[[18,4],[18,55]],[[18,52],[18,55]],["generic_fifo_adv"],["port","logic"]],["rst_n",[[19,4],[19,57]],[[19,52],[19,57]],["generic_fifo_adv"],["port","logic"]],["clear_i",[[20,4],[20,59]],[[20,52],[20,59]],["generic_fifo_adv"],["port","logic"]],["data_i",[[23,4],[23,58]],[[23,52],[23,58]],["generic_fifo_adv"],["port","logic"]],["valid_i",[[24,4],[24,59]],[[24,52],[24,59]],["generic_fifo_adv"],["port","logic"]],["grant_o",[[25,4],[25,59]],[[25,52],[25,59]],["generic_fifo_adv"],["port","logic"]],["data_o",[[28,4],[28,58]],[[28,52],[28,58]],["generic_fifo_adv"],["port","logic"]],["valid_o",[[29,4],[29,59]],[[29,52],[29,59]],["generic_fifo_adv"],["port","logic"]],["grant_i",[[30,4],[30,59]],[[30,52],[30,59]],["generic_fifo_adv"],["port","logic"]],["test_mode_i",[[32,4],[32,63]],[[32,52],[32,63]],["generic_fifo_adv"],["port","logic"]],["ADDR_DEPTH",[[37,3],[37,68]],[[37,36],[37,46]],["generic_fifo_adv"],["localparam","unsigned"]],["EMPTY",[[38,31],[38,36]],[[38,31],[38,36]],["generic_fifo_adv"],["enum_member","#AnonymousEnum31"]],["FULL",[[38,38],[38,42]],[[38,38],[38,42]],["generic_fifo_adv"],["enum_member","#AnonymousEnum31"]],["MIDDLE",[[38,44],[38,50]],[[38,44],[38,50]],["generic_fifo_adv"],["enum_member","#AnonymousEnum31"]],["CS",[[38,3],[38,55]],[[38,53],[38,55]],["generic_fifo_adv"],["variable","#AnonymousEnum31"]],["NS",[[38,3],[38,59]],[[38,57],[38,59]],["generic_fifo_adv"],["variable","#AnonymousEnum31"]],["gate_clock",[[41,3],[41,28]],[[41,18],[41,28]],["generic_fifo_adv"],["variable","logic"]],["clk_gated",[[42,3],[42,27]],[[42,18],[42,27]],["generic_fifo_adv"],["variable","logic"]],["Pop_Pointer_CS",[[44,3],[44,47]],[[44,33],[44,47]],["generic_fifo_adv"],["variable","logic"]],["Pop_Pointer_NS",[[44,3],[44,64]],[[44,50],[44,64]],["generic_fifo_adv"],["variable","Pop_Pointer_CS"]],["Push_Pointer_CS",[[45,3],[45,48]],[[45,33],[45,48]],["generic_fifo_adv"],["variable","logic"]],["Push_Pointer_NS",[[45,3],[45,65]],[[45,50],[45,65]],["generic_fifo_adv"],["variable","Push_Pointer_CS"]],["FIFO_REGISTERS",[[46,3],[46,63]],[[46,33],[46,47]],["generic_fifo_adv"],["variable","logic"]],["i",[[47,3],[47,46]],[[47,45],[47,46]],["generic_fifo_adv"],["variable","unsigned"]],["cg_cell",[[71,3],[77,7]],[[71,24],[71,31]],["generic_fifo_adv"],["instance","cluster_clock_gating"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated/generic_fifo.sv",[[[[[["generic_fifo",[[37,0],[55,2]],[[37,7],[37,19]],[],["module"]],[273,9]],[[["DATA_WIDTH",[[39,3],[39,50]],[[39,35],[39,45]],["generic_fifo"],["parameter-port","unsigned"]],["DATA_DEPTH",[[40,3],[40,49]],[[40,35],[40,45]],["generic_fifo"],["parameter-port","unsigned"]],["clk",[[43,3],[43,54]],[[43,51],[43,54]],["generic_fifo"],["port","logic"]],["rst_n",[[44,3],[44,56]],[[44,51],[44,56]],["generic_fifo"],["port","logic"]],["data_i",[[46,3],[46,57]],[[46,51],[46,57]],["generic_fifo"],["port","logic"]],["valid_i",[[47,3],[47,58]],[[47,51],[47,58]],["generic_fifo"],["port","logic"]],["grant_o",[[48,3],[48,58]],[[48,51],[48,58]],["generic_fifo"],["port","logic"]],["data_o",[[50,3],[50,57]],[[50,51],[50,57]],["generic_fifo"],["port","logic"]],["valid_o",[[51,3],[51,58]],[[51,51],[51,58]],["generic_fifo"],["port","logic"]],["grant_i",[[52,3],[52,58]],[[52,51],[52,58]],["generic_fifo"],["port","logic"]],["test_mode_i",[[54,3],[54,62]],[[54,51],[54,62]],["generic_fifo"],["port","logic"]],["ADDR_DEPTH",[[59,3],[59,59]],[[59,27],[59,37]],["generic_fifo"],["localparam","unsigned"]],["EMPTY",[[60,22],[60,27]],[[60,22],[60,27]],["generic_fifo"],["enum_member","#AnonymousEnum32"]],["FULL",[[60,29],[60,33]],[[60,29],[60,33]],["generic_fifo"],["enum_member","#AnonymousEnum32"]],["MIDDLE",[[60,35],[60,41]],[[60,35],[60,41]],["generic_fifo"],["enum_member","#AnonymousEnum32"]],["CS",[[60,3],[60,46]],[[60,44],[60,46]],["generic_fifo"],["variable","#AnonymousEnum32"]],["NS",[[60,3],[60,50]],[[60,48],[60,50]],["generic_fifo"],["variable","#AnonymousEnum32"]],["gate_clock",[[63,3],[63,25]],[[63,15],[63,25]],["generic_fifo"],["variable","logic"]],["clk_gated",[[64,3],[64,24]],[[64,15],[64,24]],["generic_fifo"],["variable","logic"]],["Pop_Pointer_CS",[[66,3],[66,41]],[[66,27],[66,41]],["generic_fifo"],["variable","logic"]],["Pop_Pointer_NS",[[66,3],[66,58]],[[66,44],[66,58]],["generic_fifo"],["variable","Pop_Pointer_CS"]],["Push_Pointer_CS",[[67,3],[67,42]],[[67,27],[67,42]],["generic_fifo"],["variable","logic"]],["Push_Pointer_NS",[[67,3],[67,59]],[[67,44],[67,59]],["generic_fifo"],["variable","Push_Pointer_CS"]],["FIFO_REGISTERS",[[68,3],[68,57]],[[68,27],[68,41]],["generic_fifo"],["variable","logic"]],["i",[[69,3],[69,28]],[[69,27],[69,28]],["generic_fifo"],["variable","unsigned"]],["cg_cell",[[90,3],[96,4]],[[90,24],[90,31]],["generic_fifo"],["instance","cluster_clock_gating"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated/generic_LFSR_8bit.sv",[[[[[["generic_LFSR_8bit",[[12,0],[24,6]],[[12,7],[12,24]],[],["module"]],[63,9]],[[["OH_WIDTH",[[14,4],[14,31]],[[14,14],[14,22]],["generic_LFSR_8bit"],["parameter-port","parameter"]],["BIN_WIDTH",[[15,4],[15,46]],[[15,14],[15,23]],["generic_LFSR_8bit"],["parameter-port","parameter"]],["SEED",[[16,4],[16,41]],[[16,14],[16,18]],["generic_LFSR_8bit"],["parameter-port","parameter"]],["data_OH_o",[[19,4],[19,44]],[[19,35],[19,44]],["generic_LFSR_8bit"],["port","logic"]],["data_BIN_o",[[20,4],[20,45]],[[20,35],[20,45]],["generic_LFSR_8bit"],["port","logic"]],["enable_i",[[21,4],[21,43]],[[21,35],[21,43]],["generic_LFSR_8bit"],["port","logic"]],["clk",[[22,4],[22,38]],[[22,35],[22,38]],["generic_LFSR_8bit"],["port","logic"]],["rst_n",[[23,4],[23,40]],[[23,35],[23,40]],["generic_LFSR_8bit"],["port","logic"]],["out",[[26,3],[26,24]],[[26,21],[26,24]],["generic_LFSR_8bit"],["variable","logic"]],["linear_feedback",[[27,3],[27,50]],[[27,35],[27,50]],["generic_LFSR_8bit"],["variable","logic"]],["temp_ref_way",[[28,3],[28,41]],[[28,29],[28,41]],["generic_LFSR_8bit"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated/prioarbiter.sv",[[[[[["prioarbiter",[[17,0],[31,2]],[[17,7],[17,18]],[],["module"]],[85,22]],[[["NUM_REQ",[[18,2],[18,37]],[[18,25],[18,32]],["prioarbiter"],["parameter-port","unsigned"]],["LOCK_IN",[[19,2],[19,36]],[[19,25],[19,32]],["prioarbiter"],["parameter-port","unsigned"]],["clk_i",[[21,2],[21,43]],[[21,38],[21,43]],["prioarbiter"],["port","logic"]],["rst_ni",[[22,2],[22,44]],[[22,38],[22,44]],["prioarbiter"],["port","logic"]],["flush_i",[[24,2],[24,45]],[[24,38],[24,45]],["prioarbiter"],["port","logic"]],["en_i",[[25,2],[25,42]],[[25,38],[25,42]],["prioarbiter"],["port","logic"]],["req_i",[[26,2],[26,43]],[[26,38],[26,43]],["prioarbiter"],["port","logic"]],["ack_o",[[28,2],[28,43]],[[28,38],[28,43]],["prioarbiter"],["port","logic"]],["vld_o",[[29,2],[29,43]],[[29,38],[29,43]],["prioarbiter"],["port","logic"]],["idx_o",[[30,2],[30,43]],[[30,38],[30,43]],["prioarbiter"],["port","logic"]],["SEL_WIDTH",[[33,2],[33,41]],[[33,13],[33,22]],["prioarbiter"],["localparam"]],["arb_sel_lock_d",[[35,2],[35,38]],[[35,24],[35,38]],["prioarbiter"],["variable","logic"]],["arb_sel_lock_q",[[35,2],[35,54]],[[35,40],[35,54]],["prioarbiter"],["variable","arb_sel_lock_d"]],["lock_d",[[36,2],[36,14]],[[36,8],[36,14]],["prioarbiter"],["variable","logic"]],["lock_q",[[36,2],[36,22]],[[36,16],[36,22]],["prioarbiter"],["variable","lock_d"]],["idx",[[38,2],[38,33]],[[38,30],[38,33]],["prioarbiter"],["variable","logic"]],["i_onehot_to_bin",[[53,2],[58,3]],[[55,4],[55,19]],["prioarbiter"],["instance","onehot_to_bin"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated/pulp_sync_wedge.sv",[[[[[["pulp_sync_wedge",[[12,0],[22,2]],[[12,7],[12,22]],[],["module"]],[54,9]],[[["STAGES",[[13,4],[13,37]],[[13,27],[13,33]],["pulp_sync_wedge"],["parameter-port","unsigned"]],["clk_i",[[15,4],[15,22]],[[15,17],[15,22]],["pulp_sync_wedge"],["port","logic"]],["rstn_i",[[16,4],[16,23]],[[16,17],[16,23]],["pulp_sync_wedge"],["port","logic"]],["en_i",[[17,4],[17,21]],[[17,17],[17,21]],["pulp_sync_wedge"],["port","logic"]],["serial_i",[[18,4],[18,25]],[[18,17],[18,25]],["pulp_sync_wedge"],["port","logic"]],["r_edge_o",[[19,4],[19,25]],[[19,17],[19,25]],["pulp_sync_wedge"],["port","logic"]],["f_edge_o",[[20,4],[20,25]],[[20,17],[20,25]],["pulp_sync_wedge"],["port","logic"]],["serial_o",[[21,4],[21,25]],[[21,17],[21,25]],["pulp_sync_wedge"],["port","logic"]],["clk",[[23,4],[23,13]],[[23,10],[23,13]],["pulp_sync_wedge"],["variable","logic"]],["serial",[[24,4],[24,16]],[[24,10],[24,16]],["pulp_sync_wedge"],["variable","logic"]],["serial_q",[[24,4],[24,26]],[[24,18],[24,26]],["pulp_sync_wedge"],["variable","serial"]],["i_pulp_sync",[[30,4],[37,5]],[[32,6],[32,17]],["pulp_sync_wedge"],["instance","pulp_sync"]],["i_pulp_clock_gating",[[39,4],[44,5]],[[39,22],[39,41]],["pulp_sync_wedge"],["instance","pulp_clock_gating"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated/pulp_sync.sv",[[[[[["pulp_sync",[[12,0],[21,6]],[[12,7],[12,16]],[],["module"]],[35,9]],[[["STAGES",[[14,4],[14,24]],[[14,14],[14,20]],["pulp_sync"],["parameter-port","parameter"]],["clk_i",[[17,4],[17,22]],[[17,17],[17,22]],["pulp_sync"],["port","logic"]],["rstn_i",[[18,4],[18,23]],[[18,17],[18,23]],["pulp_sync"],["port","logic"]],["serial_i",[[19,4],[19,25]],[[19,17],[19,25]],["pulp_sync"],["port","logic"]],["serial_o",[[20,4],[20,25]],[[20,17],[20,25]],["pulp_sync"],["port","logic"]],["r_reg",[[23,3],[23,27]],[[23,22],[23,27]],["pulp_sync"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated/rrarbiter.sv",[[[[[["rrarbiter",[[23,0],[37,2]],[[23,7],[23,16]],[],["module"]],[60,20]],[[["NUM_REQ",[[24,2],[24,39]],[[24,25],[24,32]],["rrarbiter"],["parameter-port","unsigned"]],["LOCK_IN",[[25,2],[25,41]],[[25,25],[25,32]],["rrarbiter"],["parameter-port","bit"]],["clk_i",[[27,2],[27,43]],[[27,38],[27,43]],["rrarbiter"],["port","logic"]],["rst_ni",[[28,2],[28,44]],[[28,38],[28,44]],["rrarbiter"],["port","logic"]],["flush_i",[[30,2],[30,45]],[[30,38],[30,45]],["rrarbiter"],["port","logic"]],["en_i",[[31,2],[31,42]],[[31,38],[31,42]],["rrarbiter"],["port","logic"]],["req_i",[[32,2],[32,43]],[[32,38],[32,43]],["rrarbiter"],["port","logic"]],["ack_o",[[34,2],[34,43]],[[34,38],[34,43]],["rrarbiter"],["port","logic"]],["vld_o",[[35,2],[35,43]],[[35,38],[35,43]],["rrarbiter"],["port","logic"]],["idx_o",[[36,2],[36,43]],[[36,38],[36,43]],["rrarbiter"],["port","logic"]],["req",[[39,2],[39,11]],[[39,8],[39,11]],["rrarbiter"],["variable","logic"]],["i_rr_arb_tree",[[42,2],[58,3]],[[46,2],[46,15]],["rrarbiter"],["instance","rr_arb_tree"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated/sram.sv",[[[[[["sram",[[13,0],[25,2]],[[13,7],[13,11]],[],["module"]],[45,9]],[[["DATA_WIDTH",[[14,4],[14,32]],[[14,17],[14,27]],["sram"],["parameter-port","unsigned"]],["NUM_WORDS",[[15,4],[15,34]],[[15,17],[15,26]],["sram"],["parameter-port","unsigned"]],["clk_i",[[17,3],[17,46]],[[17,41],[17,46]],["sram"],["port","logic"]],["req_i",[[19,3],[19,46]],[[19,41],[19,46]],["sram"],["port","logic"]],["we_i",[[20,3],[20,45]],[[20,41],[20,45]],["sram"],["port","logic"]],["addr_i",[[21,3],[21,47]],[[21,41],[21,47]],["sram"],["port","logic"]],["wdata_i",[[22,3],[22,48]],[[22,41],[22,48]],["sram"],["port","logic"]],["be_i",[[23,3],[23,45]],[[23,41],[23,45]],["sram"],["port","logic"]],["rdata_o",[[24,3],[24,48]],[[24,41],[24,48]],["sram"],["port","logic"]],["ADDR_WIDTH",[[26,4],[26,46]],[[26,15],[26,25]],["sram"],["localparam"]],["ram",[[28,4],[28,46]],[[28,27],[28,30]],["sram"],["variable","logic"]],["raddr_q",[[29,4],[29,34]],[[29,27],[29,34]],["sram"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/ecc_decode.sv",[[[[[["ecc_decode",[[28,0],[52,2]],[[28,7],[28,17]],[],["module"]],[127,9]],[[["DataWidth",[[30,2],[30,42]],[[30,26],[30,35]],["ecc_decode"],["parameter-port","unsigned"]],["data_t",[[32,2],[32,55]],[[32,17],[32,23]],["ecc_decode"],["parameter-port","#Unknown"]],["parity_t",[[33,2],[33,73]],[[33,17],[33,25]],["ecc_decode"],["parameter-port","#Unknown"]],["code_word_t",[[34,2],[34,69]],[[34,17],[34,28]],["ecc_decode"],["parameter-port","#Unknown"]],["encoded_data_t",[[35,2],[38,35]],[[35,17],[35,31]],["ecc_decode"],["parameter-port","#Unknown"]],["data_i",[[41,2],[41,30]],[[41,24],[41,30]],["ecc_decode"],["port","encoded_data_t"]],["data_o",[[43,2],[43,30]],[[43,24],[43,30]],["ecc_decode"],["port","data_t"]],["syndrome_o",[[45,2],[45,34]],[[45,24],[45,34]],["ecc_decode"],["port","parity_t"]],["single_error_o",[[47,2],[47,38]],[[47,24],[47,38]],["ecc_decode"],["port","logic"]],["parity_error_o",[[49,2],[49,38]],[[49,24],[49,38]],["ecc_decode"],["port","logic"]],["double_error_o",[[51,2],[51,38]],[[51,24],[51,38]],["ecc_decode"],["port","logic"]],["parity",[[54,2],[54,20]],[[54,14],[54,20]],["ecc_decode"],["variable","logic"]],["data_wo_parity",[[55,2],[55,28]],[[55,14],[55,28]],["ecc_decode"],["variable","data_t"]],["syndrome",[[56,2],[56,22]],[[56,14],[56,22]],["ecc_decode"],["variable","parity_t"]],["syndrome_not_zero",[[57,2],[57,31]],[[57,14],[57,31]],["ecc_decode"],["variable","logic"]],["correct_data",[[58,2],[58,26]],[[58,14],[58,26]],["ecc_decode"],["variable","code_word_t"]]],[["ecc_pkg",["*"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/ecc_encode.sv",[[[[[["ecc_encode",[[21,0],[37,2]],[[21,7],[21,17]],[],["module"]],[77,9]],[[["DataWidth",[[23,2],[23,42]],[[23,26],[23,35]],["ecc_encode"],["parameter-port","unsigned"]],["data_t",[[25,2],[25,55]],[[25,17],[25,23]],["ecc_encode"],["parameter-port","#Unknown"]],["parity_t",[[26,2],[26,73]],[[26,17],[26,25]],["ecc_encode"],["parameter-port","#Unknown"]],["code_word_t",[[27,2],[27,69]],[[27,17],[27,28]],["ecc_encode"],["parameter-port","#Unknown"]],["encoded_data_t",[[28,2],[31,35]],[[28,17],[28,31]],["ecc_encode"],["parameter-port","#Unknown"]],["data_i",[[34,2],[34,30]],[[34,24],[34,30]],["ecc_encode"],["port","data_t"]],["data_o",[[36,2],[36,30]],[[36,24],[36,30]],["ecc_encode"],["port","encoded_data_t"]],["parity_code_word",[[39,2],[39,27]],[[39,11],[39,27]],["ecc_encode"],["variable","parity_t"]],["data",[[40,2],[40,18]],[[40,14],[40,18]],["ecc_encode"],["variable","code_word_t"]],["codeword",[[40,2],[40,28]],[[40,20],[40,28]],["ecc_encode"],["variable","data"]]],[["ecc_pkg",["*"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/ecc_pkg.sv",[[[[[["ecc_pkg",[[14,0],[14,16]],[[14,8],[14,15]],[],["package"]],[30,10]],[[],[],[[[["get_parity_width",[[17,2],[17,82]],[[17,34],[17,50]],["ecc_pkg"],["function"]],[22,12]],[[["data_width",[[17,52],[17,81]],[[17,71],[17,81]],["ecc_pkg","get_parity_width"],["port","unsigned"]],["cw_width",[[19,4],[19,29]],[[19,17],[19,25]],["ecc_pkg","get_parity_width"],["variable","unsigned"]]]]],[[["get_cw_width",[[25,2],[25,78]],[[25,34],[25,46]],["ecc_pkg"],["function"]],[28,12]],[[["data_width",[[25,48],[25,77]],[[25,67],[25,77]],["ecc_pkg","get_cw_width"],["port","unsigned"]]]]]]]]]],[],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/edge_detect.sv",[[[[[["edge_detect",[[13,0],[19,2]],[[13,7],[13,18]],[],["module"]],[31,9]],[[["clk_i",[[14,4],[14,22]],[[14,17],[14,22]],["edge_detect"],["port","logic"]],["rst_ni",[[15,4],[15,23]],[[15,17],[15,23]],["edge_detect"],["port","logic"]],["d_i",[[16,4],[16,20]],[[16,17],[16,20]],["edge_detect"],["port","logic"]],["re_o",[[17,4],[17,21]],[[17,17],[17,21]],["edge_detect"],["port","logic"]],["fe_o",[[18,4],[18,21]],[[18,17],[18,21]],["edge_detect"],["port","logic"]],["i_sync_wedge",[[21,4],[29,5]],[[21,15],[21,27]],["edge_detect"],["instance","sync_wedge"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/edge_propagator_rx.sv",[[[[[["edge_propagator_rx",[[12,0],[18,2]],[[12,7],[12,25]],[],["module"]],[30,9]],[[["clk_i",[[13,4],[13,22]],[[13,17],[13,22]],["edge_propagator_rx"],["port","logic"]],["rstn_i",[[14,4],[14,23]],[[14,17],[14,23]],["edge_propagator_rx"],["port","logic"]],["valid_i",[[15,4],[15,24]],[[15,17],[15,24]],["edge_propagator_rx"],["port","logic"]],["ack_o",[[16,4],[16,22]],[[16,17],[16,22]],["edge_propagator_rx"],["port","logic"]],["valid_o",[[17,4],[17,24]],[[17,17],[17,24]],["edge_propagator_rx"],["port","logic"]],["i_sync_clkb",[[20,4],[28,5]],[[20,20],[20,31]],["edge_propagator_rx"],["instance","pulp_sync_wedge"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/edge_propagator_tx.sv",[[[[[["edge_propagator_tx",[[12,0],[18,2]],[[12,7],[12,25]],[],["module"]],[39,9]],[[["clk_i",[[13,4],[13,22]],[[13,17],[13,22]],["edge_propagator_tx"],["port","logic"]],["rstn_i",[[14,4],[14,23]],[[14,17],[14,23]],["edge_propagator_tx"],["port","logic"]],["valid_i",[[15,4],[15,24]],[[15,17],[15,24]],["edge_propagator_tx"],["port","logic"]],["ack_i",[[16,4],[16,22]],[[16,17],[16,22]],["edge_propagator_tx"],["port","logic"]],["valid_o",[[17,4],[17,24]],[[17,17],[17,24]],["edge_propagator_tx"],["port","logic"]],["sync_a",[[20,4],[20,24]],[[20,18],[20,24]],["edge_propagator_tx"],["variable","logic"]],["r_input_reg",[[22,4],[22,24]],[[22,13],[22,24]],["edge_propagator_tx"],["variable","logic"]],["s_input_reg_next",[[23,4],[23,29]],[[23,13],[23,29]],["edge_propagator_tx"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/edge_propagator.sv",[[[[[["edge_propagator",[[12,0],[19,2]],[[12,7],[12,22]],[],["module"]],[49,9]],[[["clk_tx_i",[[13,4],[13,25]],[[13,17],[13,25]],["edge_propagator"],["port","logic"]],["rstn_tx_i",[[14,4],[14,26]],[[14,17],[14,26]],["edge_propagator"],["port","logic"]],["edge_i",[[15,4],[15,23]],[[15,17],[15,23]],["edge_propagator"],["port","logic"]],["clk_rx_i",[[16,4],[16,25]],[[16,17],[16,25]],["edge_propagator"],["port","logic"]],["rstn_rx_i",[[17,4],[17,26]],[[17,17],[17,26]],["edge_propagator"],["port","logic"]],["edge_o",[[18,4],[18,23]],[[18,17],[18,23]],["edge_propagator"],["port","logic"]],["sync_a",[[21,4],[21,22]],[[21,16],[21,22]],["edge_propagator"],["variable","logic"]],["sync_b",[[22,4],[22,22]],[[22,16],[22,22]],["edge_propagator"],["variable","logic"]],["r_input_reg",[[24,4],[24,21]],[[24,10],[24,21]],["edge_propagator"],["variable","logic"]],["s_input_reg_next",[[25,4],[25,26]],[[25,10],[25,26]],["edge_propagator"],["variable","logic"]],["i_sync_clkb",[[39,4],[47,5]],[[39,20],[39,31]],["edge_propagator"],["instance","pulp_sync_wedge"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/exp_backoff.sv",[[[[[["exp_backoff",[[22,0],[36,2]],[[22,7],[22,18]],[],["module"]],[97,9]],[[["Seed",[[24,2],[24,40]],[[24,25],[24,29]],["exp_backoff"],["parameter-port","unsigned"]],["MaxExp",[[26,2],[26,36]],[[26,25],[26,31]],["exp_backoff"],["parameter-port","unsigned"]],["clk_i",[[28,2],[28,20]],[[28,15],[28,20]],["exp_backoff"],["port","logic"]],["rst_ni",[[29,2],[29,21]],[[29,15],[29,21]],["exp_backoff"],["port","logic"]],["set_i",[[31,2],[31,20]],[[31,15],[31,20]],["exp_backoff"],["port","logic"]],["clr_i",[[33,2],[33,20]],[[33,15],[33,20]],["exp_backoff"],["port","logic"]],["is_zero_o",[[35,2],[35,24]],[[35,15],[35,24]],["exp_backoff"],["port","logic"]],["WIDTH",[[39,2],[39,37]],[[39,26],[39,31]],["exp_backoff"],["localparam","unsigned"]],["lfsr_d",[[41,2],[41,26]],[[41,20],[41,26]],["exp_backoff"],["variable","logic"]],["lfsr_q",[[41,2],[41,34]],[[41,28],[41,34]],["exp_backoff"],["variable","lfsr_d"]],["cnt_d",[[41,2],[41,41]],[[41,36],[41,41]],["exp_backoff"],["variable","lfsr_q"]],["cnt_q",[[41,2],[41,48]],[[41,43],[41,48]],["exp_backoff"],["variable","cnt_d"]],["mask_d",[[41,2],[41,56]],[[41,50],[41,56]],["exp_backoff"],["variable","cnt_q"]],["mask_q",[[41,2],[41,64]],[[41,58],[41,64]],["exp_backoff"],["variable","mask_d"]],["lfsr",[[42,2],[42,12]],[[42,8],[42,12]],["exp_backoff"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/fall_through_register.sv",[[[[[["fall_through_register",[[14,0],[29,2]],[[14,7],[14,28]],[],["module"]],[57,9]],[[["T",[[15,4],[15,28]],[[15,19],[15,20]],["fall_through_register"],["parameter-port","#Unknown"]],["clk_i",[[17,4],[17,25]],[[17,20],[17,25]],["fall_through_register"],["port","logic"]],["rst_ni",[[18,4],[18,26]],[[18,20],[18,26]],["fall_through_register"],["port","logic"]],["clr_i",[[19,4],[19,25]],[[19,20],[19,25]],["fall_through_register"],["port","logic"]],["testmode_i",[[20,4],[20,30]],[[20,20],[20,30]],["fall_through_register"],["port","logic"]],["valid_i",[[22,4],[22,27]],[[22,20],[22,27]],["fall_through_register"],["port","logic"]],["ready_o",[[23,4],[23,27]],[[23,20],[23,27]],["fall_through_register"],["port","logic"]],["data_i",[[24,4],[24,26]],[[24,20],[24,26]],["fall_through_register"],["port","T"]],["valid_o",[[26,4],[26,27]],[[26,20],[26,27]],["fall_through_register"],["port","logic"]],["ready_i",[[27,4],[27,27]],[[27,20],[27,27]],["fall_through_register"],["port","logic"]],["data_o",[[28,4],[28,26]],[[28,20],[28,26]],["fall_through_register"],["port","T"]],["fifo_empty",[[31,4],[31,22]],[[31,12],[31,22]],["fall_through_register"],["variable","logic"]],["fifo_full",[[31,4],[32,21]],[[32,12],[32,21]],["fall_through_register"],["variable","fifo_empty"]],["i_fifo",[[34,4],[52,5]],[[39,6],[39,12]],["fall_through_register"],["instance","fifo_v2"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/fifo_v3.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/gray_to_binary.sv",[[[[[["gray_to_binary",[[14,0],[19,2]],[[14,7],[14,21]],[],["module"]],[22,9]],[[["N",[[15,4],[15,24]],[[15,18],[15,19]],["gray_to_binary"],["parameter-port","int"]],["A",[[17,4],[17,26]],[[17,25],[17,26]],["gray_to_binary"],["port","logic"]],["Z",[[18,4],[18,26]],[[18,25],[18,26]],["gray_to_binary"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/id_queue.sv",[[[[[["id_queue",[[41,0],[69,2]],[[41,7],[41,15]],[],["module"]],[277,9]],[[["ID_WIDTH",[[42,4],[42,31]],[[42,18],[42,26]],["id_queue"],["parameter-port","int"]],["CAPACITY",[[43,4],[43,31]],[[43,18],[43,26]],["id_queue"],["parameter-port","int"]],["data_t",[[44,4],[44,35]],[[44,19],[44,25]],["id_queue"],["parameter-port","#Unknown"]],["id_t",[[46,4],[46,49]],[[46,20],[46,24]],["id_queue"],["parameter-port","#Unknown"]],["mask_t",[[47,4],[47,54]],[[47,20],[47,26]],["id_queue"],["parameter-port","#Unknown"]],["clk_i",[[49,4],[49,25]],[[49,20],[49,25]],["id_queue"],["port","logic"]],["rst_ni",[[50,4],[50,26]],[[50,20],[50,26]],["id_queue"],["port","logic"]],["inp_id_i",[[52,4],[52,28]],[[52,20],[52,28]],["id_queue"],["port","id_t"]],["inp_data_i",[[53,4],[53,30]],[[53,20],[53,30]],["id_queue"],["port","data_t"]],["inp_req_i",[[54,4],[54,29]],[[54,20],[54,29]],["id_queue"],["port","logic"]],["inp_gnt_o",[[55,4],[55,29]],[[55,20],[55,29]],["id_queue"],["port","logic"]],["exists_data_i",[[57,4],[57,33]],[[57,20],[57,33]],["id_queue"],["port","data_t"]],["exists_mask_i",[[58,4],[58,33]],[[58,20],[58,33]],["id_queue"],["port","mask_t"]],["exists_req_i",[[59,4],[59,32]],[[59,20],[59,32]],["id_queue"],["port","logic"]],["exists_o",[[60,4],[60,28]],[[60,20],[60,28]],["id_queue"],["port","logic"]],["exists_gnt_o",[[61,4],[61,32]],[[61,20],[61,32]],["id_queue"],["port","logic"]],["oup_id_i",[[63,4],[63,28]],[[63,20],[63,28]],["id_queue"],["port","id_t"]],["oup_pop_i",[[64,4],[64,29]],[[64,20],[64,29]],["id_queue"],["port","logic"]],["oup_req_i",[[65,4],[65,29]],[[65,20],[65,29]],["id_queue"],["port","logic"]],["oup_data_o",[[66,4],[66,30]],[[66,20],[66,30]],["id_queue"],["port","data_t"]],["oup_data_valid_o",[[67,4],[67,36]],[[67,20],[67,36]],["id_queue"],["port","logic"]],["oup_gnt_o",[[68,4],[68,29]],[[68,20],[68,29]],["id_queue"],["port","logic"]],["NIds",[[73,4],[73,38]],[[73,19],[73,23]],["id_queue"],["localparam","int"]],["HtCapacity",[[74,4],[74,69]],[[74,19],[74,29]],["id_queue"],["localparam","int"]],["HtIdxWidth",[[75,4],[75,76]],[[75,28],[75,38]],["id_queue"],["localparam","unsigned"]],["LdIdxWidth",[[76,4],[76,74]],[[76,28],[76,38]],["id_queue"],["localparam","unsigned"]],["ht_idx_t",[[79,4],[79,44]],[[79,35],[79,43]],["id_queue"],["typedef","logic"]],["ld_idx_t",[[82,4],[82,44]],[[82,35],[82,43]],["id_queue"],["typedef","logic"]],["head_tail_t",[[85,4],[90,18]],[[90,6],[90,17]],["id_queue"],["typedef","#AnonymousStructUnion47"]],["linked_data_t",[[93,4],[97,20]],[[97,6],[97,19]],["id_queue"],["typedef","#AnonymousStructUnion48"]],["head_tail_d",[[99,4],[99,47]],[[99,36],[99,47]],["id_queue"],["variable","head_tail_t"]],["head_tail_q",[[99,4],[99,63]],[[99,52],[99,63]],["id_queue"],["variable","head_tail_d"]],["linked_data_d",[[101,4],[101,49]],[[101,36],[101,49]],["id_queue"],["variable","linked_data_t"]],["linked_data_q",[[101,4],[101,65]],[[101,52],[101,65]],["id_queue"],["variable","linked_data_d"]],["full",[[103,4],[103,40]],[[103,36],[103,40]],["id_queue"],["variable","logic"]],["match_id_valid",[[103,4],[104,50]],[[104,36],[104,50]],["id_queue"],["variable","full"]],["no_id_match",[[103,4],[105,47]],[[105,36],[105,47]],["id_queue"],["variable","match_id_valid"]],["head_tail_free",[[107,4],[107,50]],[[107,36],[107,50]],["id_queue"],["variable","logic"]],["idx_matches_id",[[107,4],[108,50]],[[108,36],[108,50]],["id_queue"],["variable","head_tail_free"]],["exists_match",[[110,4],[110,48]],[[110,36],[110,48]],["id_queue"],["variable","logic"]],["linked_data_free",[[110,4],[111,52]],[[111,36],[111,52]],["id_queue"],["variable","exists_match"]],["match_id",[[113,4],[113,44]],[[113,36],[113,44]],["id_queue"],["variable","id_t"]],["head_tail_free_idx",[[115,4],[115,54]],[[115,36],[115,54]],["id_queue"],["variable","ht_idx_t"]],["match_idx",[[115,4],[116,45]],[[116,36],[116,45]],["id_queue"],["variable","head_tail_free_idx"]],["linked_data_free_idx",[[118,4],[118,56]],[[118,36],[118,56]],["id_queue"],["variable","ld_idx_t"]],["i_id_ohb",[[126,4],[131,5]],[[128,6],[128,14]],["id_queue"],["instance","onehot_to_bin"]],["i_ht_free_lzc",[[137,4],[144,5]],[[140,6],[140,19]],["id_queue"],["instance","lzc"]],["i_ld_free_lzc",[[150,4],[157,5]],[[153,6],[153,19]],["id_queue"],["instance","lzc"]],["exists_match_bits",[[218,8],[218,32]],[[218,15],[218,32]],["id_queue"],["variable","mask_t"]]],[],[[[["#AnonymousStructUnion47",[[85,12],[90,5]],[[85,12],[85,18]],["id_queue"],["struct"]],[90,4]],[[["id",[[86,8],[86,22]],[[86,20],[86,22]],["id_queue","#AnonymousStructUnion47"],["struct_union_member"]],["tail",[[87,8],[88,24]],[[88,20],[88,24]],["id_queue","#AnonymousStructUnion47"],["struct_union_member"]],["free",[[89,8],[89,24]],[[89,20],[89,24]],["id_queue","#AnonymousStructUnion47"],["struct_union_member"]]]]],[[["#AnonymousStructUnion48",[[93,12],[97,5]],[[93,12],[93,18]],["id_queue"],["struct"]],[97,4]],[[["data",[[94,8],[94,24]],[[94,20],[94,24]],["id_queue","#AnonymousStructUnion48"],["struct_union_member"]],["next",[[95,8],[95,24]],[[95,20],[95,24]],["id_queue","#AnonymousStructUnion48"],["struct_union_member"]],["free",[[96,8],[96,24]],[[96,20],[96,24]],["id_queue","#AnonymousStructUnion48"],["struct_union_member"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/isochronous_spill_register.sv",[[[[[["isochronous_spill_register",[[29,0],[55,2]],[[29,7],[29,33]],[],["module"]],[86,9]],[[["T",[[31,2],[31,31]],[[31,17],[31,18]],["isochronous_spill_register"],["parameter-port","#Unknown"]],["Bypass",[[33,2],[33,30]],[[33,17],[33,23]],["isochronous_spill_register"],["parameter-port","#Unknown"]],["src_clk_i",[[36,2],[36,24]],[[36,15],[36,24]],["isochronous_spill_register"],["port","logic"]],["src_rst_ni",[[38,2],[38,25]],[[38,15],[38,25]],["isochronous_spill_register"],["port","logic"]],["src_valid_i",[[40,2],[40,26]],[[40,15],[40,26]],["isochronous_spill_register"],["port","logic"]],["src_ready_o",[[42,2],[42,26]],[[42,15],[42,26]],["isochronous_spill_register"],["port","logic"]],["src_data_i",[[44,2],[44,25]],[[44,15],[44,25]],["isochronous_spill_register"],["port","T"]],["dst_clk_i",[[46,2],[46,24]],[[46,15],[46,24]],["isochronous_spill_register"],["port","logic"]],["dst_rst_ni",[[48,2],[48,25]],[[48,15],[48,25]],["isochronous_spill_register"],["port","logic"]],["dst_valid_o",[[50,2],[50,26]],[[50,15],[50,26]],["isochronous_spill_register"],["port","logic"]],["dst_ready_i",[[52,2],[52,26]],[[52,15],[52,26]],["isochronous_spill_register"],["port","logic"]],["dst_data_o",[[54,2],[54,25]],[[54,15],[54,25]],["isochronous_spill_register"],["port","T"]],["rd_pointer_q",[[68,4],[68,28]],[[68,16],[68,28]],["isochronous_spill_register"],["variable","logic"]],["wr_pointer_q",[[68,4],[68,42]],[[68,30],[68,42]],["isochronous_spill_register"],["variable","rd_pointer_q"]],["mem_d",[[74,4],[74,17]],[[74,12],[74,17]],["isochronous_spill_register"],["variable","T"]],["mem_q",[[74,4],[74,24]],[[74,19],[74,24]],["isochronous_spill_register"],["variable","mem_d"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/lfsr_16bit.sv",[[[[[["lfsr_16bit",[[20,0],[29,2]],[[20,7],[20,17]],[],["module"]],[67,9]],[[["SEED",[[21,4],[21,39]],[[21,27],[21,31]],["lfsr_16bit"],["parameter-port","logic"]],["WIDTH",[[22,4],[22,37]],[[22,27],[22,32]],["lfsr_16bit"],["parameter-port","unsigned"]],["clk_i",[[24,4],[24,43]],[[24,38],[24,43]],["lfsr_16bit"],["port","logic"]],["rst_ni",[[25,4],[25,44]],[[25,38],[25,44]],["lfsr_16bit"],["port","logic"]],["en_i",[[26,4],[26,42]],[[26,38],[26,42]],["lfsr_16bit"],["port","logic"]],["refill_way_oh",[[27,4],[27,51]],[[27,38],[27,51]],["lfsr_16bit"],["port","logic"]],["refill_way_bin",[[28,4],[28,52]],[[28,38],[28,52]],["lfsr_16bit"],["port","logic"]],["LogWidth",[[31,4],[31,53]],[[31,28],[31,36]],["lfsr_16bit"],["localparam","unsigned"]],["shift_d",[[33,4],[33,24]],[[33,17],[33,24]],["lfsr_16bit"],["variable","logic"]],["shift_q",[[33,4],[33,33]],[[33,26],[33,33]],["lfsr_16bit"],["variable","shift_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/lfsr_8bit.sv",[[[[[["lfsr_8bit",[[16,0],[25,2]],[[16,7],[16,16]],[],["module"]],[60,9]],[[["SEED",[[17,2],[17,43]],[[17,31],[17,35]],["lfsr_8bit"],["parameter-port","logic"]],["WIDTH",[[18,2],[18,40]],[[18,31],[18,36]],["lfsr_8bit"],["parameter-port","unsigned"]],["clk_i",[[20,2],[20,40]],[[20,35],[20,40]],["lfsr_8bit"],["port","logic"]],["rst_ni",[[21,2],[21,41]],[[21,35],[21,41]],["lfsr_8bit"],["port","logic"]],["en_i",[[22,2],[22,39]],[[22,35],[22,39]],["lfsr_8bit"],["port","logic"]],["refill_way_oh",[[23,2],[23,48]],[[23,35],[23,48]],["lfsr_8bit"],["port","logic"]],["refill_way_bin",[[24,2],[24,49]],[[24,35],[24,49]],["lfsr_8bit"],["port","logic"]],["LogWidth",[[27,2],[27,51]],[[27,26],[27,34]],["lfsr_8bit"],["localparam","unsigned"]],["shift_d",[[29,2],[29,21]],[[29,14],[29,21]],["lfsr_8bit"],["variable","logic"]],["shift_q",[[29,2],[29,30]],[[29,23],[29,30]],["lfsr_8bit"],["variable","shift_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/lfsr.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/lzc.sv",[[[[[["lzc",[[24,0],[40,2]],[[24,7],[24,10]],[],["module"]],[111,14]],[[["WIDTH",[[26,2],[26,34]],[[26,25],[26,30]],["lzc"],["parameter-port","unsigned"]],["MODE",[[28,2],[28,37]],[[28,25],[28,29]],["lzc"],["parameter-port","bit"]],["CNT_WIDTH",[[32,2],[32,66]],[[32,25],[32,34]],["lzc"],["parameter-port","unsigned"]],["in_i",[[35,2],[35,35]],[[35,31],[35,35]],["lzc"],["port","logic"]],["cnt_o",[[37,2],[37,36]],[[37,31],[37,36]],["lzc"],["port","logic"]],["empty_o",[[39,2],[39,38]],[[39,31],[39,38]],["lzc"],["port","logic"]],["NumLevels",[[49,4],[49,54]],[[49,28],[49,37]],["lzc"],["localparam","unsigned"]],["index_lut",[[57,4],[57,46]],[[57,37],[57,46]],["lzc"],["variable","logic"]],["sel_nodes",[[58,4],[58,38]],[[58,29],[58,38]],["lzc"],["variable","logic"]],["index_nodes",[[59,4],[59,55]],[[59,44],[59,55]],["lzc"],["variable","logic"]],["in_tmp",[[61,4],[61,28]],[[61,22],[61,28]],["lzc"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/max_counter.sv",[[[[[["max_counter",[[12,0],[28,2]],[[12,7],[12,18]],[],["module"]],[76,9]],[[["WIDTH",[[13,4],[13,36]],[[13,27],[13,32]],["max_counter"],["parameter-port","unsigned"]],["clk_i",[[15,4],[15,34]],[[15,29],[15,34]],["max_counter"],["port","logic"]],["rst_ni",[[16,4],[16,35]],[[16,29],[16,35]],["max_counter"],["port","logic"]],["clear_i",[[17,4],[17,36]],[[17,29],[17,36]],["max_counter"],["port","logic"]],["clear_max_i",[[18,4],[18,40]],[[18,29],[18,40]],["max_counter"],["port","logic"]],["en_i",[[19,4],[19,33]],[[19,29],[19,33]],["max_counter"],["port","logic"]],["load_i",[[20,4],[20,35]],[[20,29],[20,35]],["max_counter"],["port","logic"]],["down_i",[[21,4],[21,35]],[[21,29],[21,35]],["max_counter"],["port","logic"]],["delta_i",[[22,4],[22,36]],[[22,29],[22,36]],["max_counter"],["port","logic"]],["d_i",[[23,4],[23,32]],[[23,29],[23,32]],["max_counter"],["port","logic"]],["q_o",[[24,4],[24,32]],[[24,29],[24,32]],["max_counter"],["port","logic"]],["max_o",[[25,4],[25,34]],[[25,29],[25,34]],["max_counter"],["port","logic"]],["overflow_o",[[26,4],[26,39]],[[26,29],[26,39]],["max_counter"],["port","logic"]],["overflow_max_o",[[27,4],[27,43]],[[27,29],[27,43]],["max_counter"],["port","logic"]],["max_d",[[29,4],[29,27]],[[29,22],[29,27]],["max_counter"],["variable","logic"]],["max_q",[[29,4],[29,34]],[[29,29],[29,34]],["max_counter"],["variable","max_d"]],["overflow_max_d",[[30,4],[30,24]],[[30,10],[30,24]],["max_counter"],["variable","logic"]],["overflow_max_q",[[30,4],[30,40]],[[30,26],[30,40]],["max_counter"],["variable","overflow_max_d"]],["i_counter",[[32,4],[46,5]],[[35,6],[35,15]],["max_counter"],["instance","delta_counter"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/mv_filter.sv",[[[[[["mv_filter",[[12,0],[22,2]],[[12,7],[12,16]],[],["module"]],[54,9]],[[["WIDTH",[[13,4],[13,40]],[[13,27],[13,32]],["mv_filter"],["parameter-port","unsigned"]],["THRESHOLD",[[14,4],[14,41]],[[14,27],[14,36]],["mv_filter"],["parameter-port","unsigned"]],["clk_i",[[16,4],[16,22]],[[16,17],[16,22]],["mv_filter"],["port","logic"]],["rst_ni",[[17,4],[17,23]],[[17,17],[17,23]],["mv_filter"],["port","logic"]],["sample_i",[[18,4],[18,25]],[[18,17],[18,25]],["mv_filter"],["port","logic"]],["clear_i",[[19,4],[19,24]],[[19,17],[19,24]],["mv_filter"],["port","logic"]],["d_i",[[20,4],[20,20]],[[20,17],[20,20]],["mv_filter"],["port","logic"]],["q_o",[[21,4],[21,20]],[[21,17],[21,20]],["mv_filter"],["port","logic"]],["counter_q",[[23,4],[23,31]],[[23,22],[23,31]],["mv_filter"],["variable","logic"]],["counter_d",[[23,4],[23,42]],[[23,33],[23,42]],["mv_filter"],["variable","counter_q"]],["d",[[24,4],[24,11]],[[24,10],[24,11]],["mv_filter"],["variable","logic"]],["q",[[24,4],[24,14]],[[24,13],[24,14]],["mv_filter"],["variable","d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/onehot_to_bin.sv",[[[[[["onehot_to_bin",[[12,0],[19,2]],[[12,7],[12,20]],[],["module"]],[37,9]],[[["ONEHOT_WIDTH",[[13,4],[13,44]],[[13,27],[13,39]],["onehot_to_bin"],["parameter-port","unsigned"]],["BIN_WIDTH",[[15,4],[15,86]],[[15,27],[15,36]],["onehot_to_bin"],["parameter-port","unsigned"]],["onehot",[[17,4],[17,42]],[[17,36],[17,42]],["onehot_to_bin"],["port","logic"]],["bin",[[18,4],[18,39]],[[18,36],[18,39]],["onehot_to_bin"],["port","logic"]],["tmp_mask",[[22,8],[22,41]],[[22,33],[22,41]],["onehot_to_bin"],["variable","logic"]],["tmp_i",[[24,16],[24,43]],[[24,38],[24,43]],["onehot_to_bin"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/plru_tree.sv",[[[[[["plru_tree",[[16,0],[23,2]],[[16,7],[16,16]],[],["module"]],[119,9]],[[["ENTRIES",[[17,2],[17,37]],[[17,25],[17,32]],["plru_tree"],["parameter-port","unsigned"]],["clk_i",[[19,2],[19,34]],[[19,29],[19,34]],["plru_tree"],["port","logic"]],["rst_ni",[[20,2],[20,35]],[[20,29],[20,35]],["plru_tree"],["port","logic"]],["used_i",[[21,2],[21,35]],[[21,29],[21,35]],["plru_tree"],["port","logic"]],["plru_o",[[22,2],[22,35]],[[22,29],[22,35]],["plru_tree"],["port","logic"]],["LogEntries",[[25,4],[25,57]],[[25,28],[25,38]],["plru_tree"],["localparam","unsigned"]],["plru_tree_q",[[27,4],[27,41]],[[27,30],[27,41]],["plru_tree"],["variable","logic"]],["plru_tree_d",[[27,4],[27,54]],[[27,43],[27,54]],["plru_tree"],["variable","plru_tree_q"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/popcount.sv",[[[[[["popcount",[[18,0],[24,2]],[[18,7],[18,15]],[],["module"]],[59,19]],[[["INPUT_WIDTH",[[19,4],[19,44]],[[19,27],[19,38]],["popcount"],["parameter-port","unsigned"]],["PopcountWidth",[[20,4],[20,65]],[[20,28],[20,41]],["popcount"],["parameter-port","unsigned"]],["data_i",[[22,4],[22,44]],[[22,38],[22,44]],["popcount"],["port","logic"]],["popcount_o",[[23,4],[23,47]],[[23,37],[23,47]],["popcount"],["port","logic"]],["PaddedWidth",[[26,3],[26,66]],[[26,27],[26,38]],["popcount"],["localparam","unsigned"]],["padded_input",[[28,3],[28,49]],[[28,37],[28,49]],["popcount"],["variable","logic"]],["left_child_result",[[29,3],[29,54]],[[29,37],[29,54]],["popcount"],["variable","logic"]],["right_child_result",[[29,3],[29,74]],[[29,56],[29,74]],["popcount"],["variable","left_child_result"]],["left_child",[[45,5],[48,51]],[[46,9],[46,19]],["popcount"],["instance","popcount"]],["right_child",[[50,5],[53,53]],[[51,9],[51,20]],["popcount"],["instance","popcount"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/rr_arb_tree.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/rstgen_bypass.sv",[[[[[["rstgen_bypass",[[14,0],[23,2]],[[14,7],[14,20]],[],["module"]],[56,9]],[[["NumRegs",[[15,4],[15,38]],[[15,27],[15,34]],["rstgen_bypass"],["parameter-port","unsigned"]],["clk_i",[[17,4],[17,22]],[[17,17],[17,22]],["rstgen_bypass"],["port","logic"]],["rst_ni",[[18,4],[18,23]],[[18,17],[18,23]],["rstgen_bypass"],["port","logic"]],["rst_test_mode_ni",[[19,4],[19,33]],[[19,17],[19,33]],["rstgen_bypass"],["port","logic"]],["test_mode_i",[[20,4],[20,28]],[[20,17],[20,28]],["rstgen_bypass"],["port","logic"]],["rst_no",[[21,4],[21,23]],[[21,17],[21,23]],["rstgen_bypass"],["port","logic"]],["init_no",[[22,4],[22,24]],[[22,17],[22,24]],["rstgen_bypass"],["port","logic"]],["rst_n",[[26,4],[26,15]],[[26,10],[26,15]],["rstgen_bypass"],["variable","logic"]],["synch_regs_q",[[28,4],[28,36]],[[28,24],[28,36]],["rstgen_bypass"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/rstgen.sv",[[[[[["rstgen",[[12,0],[18,2]],[[12,7],[12,13]],[],["module"]],[29,9]],[[["clk_i",[[13,4],[13,22]],[[13,17],[13,22]],["rstgen"],["port","logic"]],["rst_ni",[[14,4],[14,23]],[[14,17],[14,23]],["rstgen"],["port","logic"]],["test_mode_i",[[15,4],[15,28]],[[15,17],[15,28]],["rstgen"],["port","logic"]],["rst_no",[[16,4],[16,23]],[[16,17],[16,23]],["rstgen"],["port","logic"]],["init_no",[[17,4],[17,24]],[[17,17],[17,24]],["rstgen"],["port","logic"]],["i_rstgen_bypass",[[20,4],[27,5]],[[20,18],[20,33]],["rstgen"],["instance","rstgen_bypass"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/serial_deglitch.sv",[[[[[["serial_deglitch",[[14,0],[22,2]],[[14,7],[14,22]],[],["module"]],[49,9]],[[["SIZE",[[15,4],[15,35]],[[15,27],[15,31]],["serial_deglitch"],["parameter-port","unsigned"]],["clk_i",[[17,4],[17,22]],[[17,17],[17,22]],["serial_deglitch"],["port","logic"]],["rst_ni",[[18,4],[18,23]],[[18,17],[18,23]],["serial_deglitch"],["port","logic"]],["en_i",[[19,4],[19,21]],[[19,17],[19,21]],["serial_deglitch"],["port","logic"]],["d_i",[[20,4],[20,20]],[[20,17],[20,20]],["serial_deglitch"],["port","logic"]],["q_o",[[21,4],[21,20]],[[21,17],[21,20]],["serial_deglitch"],["port","logic"]],["count_q",[[23,4],[23,28]],[[23,21],[23,28]],["serial_deglitch"],["variable","logic"]],["q",[[24,4],[24,11]],[[24,10],[24,11]],["serial_deglitch"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/shift_reg.sv",[[[[[["shift_reg",[[15,0],[23,2]],[[15,7],[15,16]],[],["module"]],[52,9]],[[["dtype",[[16,4],[16,40]],[[16,19],[16,24]],["shift_reg"],["parameter-port","#Unknown"]],["Depth",[[17,4],[17,36]],[[17,27],[17,32]],["shift_reg"],["parameter-port","#Unknown"]],["clk_i",[[19,4],[19,22]],[[19,17],[19,22]],["shift_reg"],["port","logic"]],["rst_ni",[[20,4],[20,23]],[[20,17],[20,23]],["shift_reg"],["port","logic"]],["d_i",[[21,4],[21,20]],[[21,17],[21,20]],["shift_reg"],["port","dtype"]],["d_o",[[22,4],[22,20]],[[22,17],[22,20]],["shift_reg"],["port","dtype"]],["reg_d",[[39,8],[39,31]],[[39,26],[39,31]],["shift_reg"],["variable","dtype"]],["reg_q",[[39,8],[39,38]],[[39,33],[39,38]],["shift_reg"],["variable","reg_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/spill_register.sv",[[[[[["spill_register",[[16,0],[28,2]],[[16,7],[16,21]],[],["module"]],[94,9]],[[["T",[[17,2],[17,31]],[[17,17],[17,18]],["spill_register"],["parameter-port","#Unknown"]],["Bypass",[[18,2],[18,30]],[[18,17],[18,23]],["spill_register"],["parameter-port","#Unknown"]],["clk_i",[[20,2],[20,20]],[[20,15],[20,20]],["spill_register"],["port","logic"]],["rst_ni",[[21,2],[21,21]],[[21,15],[21,21]],["spill_register"],["port","logic"]],["valid_i",[[22,2],[22,22]],[[22,15],[22,22]],["spill_register"],["port","logic"]],["ready_o",[[23,2],[23,22]],[[23,15],[23,22]],["spill_register"],["port","logic"]],["data_i",[[24,2],[24,21]],[[24,15],[24,21]],["spill_register"],["port","T"]],["valid_o",[[25,2],[25,22]],[[25,15],[25,22]],["spill_register"],["port","logic"]],["ready_i",[[26,2],[26,22]],[[26,15],[26,22]],["spill_register"],["port","logic"]],["data_o",[[27,2],[27,21]],[[27,15],[27,21]],["spill_register"],["port","T"]],["a_data_q",[[36,4],[36,14]],[[36,6],[36,14]],["spill_register"],["variable","T"]],["a_full_q",[[37,4],[37,18]],[[37,10],[37,18]],["spill_register"],["variable","logic"]],["a_fill",[[38,4],[38,16]],[[38,10],[38,16]],["spill_register"],["variable","logic"]],["a_drain",[[38,4],[38,25]],[[38,18],[38,25]],["spill_register"],["variable","a_fill"]],["a_en",[[39,4],[39,14]],[[39,10],[39,14]],["spill_register"],["variable","logic"]],["a_en_data",[[39,4],[39,25]],[[39,16],[39,25]],["spill_register"],["variable","a_en"]],["b_data_q",[[56,4],[56,14]],[[56,6],[56,14]],["spill_register"],["variable","T"]],["b_full_q",[[57,4],[57,18]],[[57,10],[57,18]],["spill_register"],["variable","logic"]],["b_fill",[[58,4],[58,16]],[[58,10],[58,16]],["spill_register"],["variable","logic"]],["b_drain",[[58,4],[58,25]],[[58,18],[58,25]],["spill_register"],["variable","b_fill"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_arbiter_flushable.sv",[[[[[["stream_arbiter_flushable",[[15,0],[31,2]],[[15,7],[15,31]],[],["module"]],[81,9]],[[["DATA_T",[[16,4],[16,38]],[[16,24],[16,30]],["stream_arbiter_flushable"],["parameter-port","#Unknown"]],["N_INP",[[17,4],[17,34]],[[17,24],[17,29]],["stream_arbiter_flushable"],["parameter-port","#Unknown"]],["ARBITER",[[18,4],[18,38]],[[18,24],[18,31]],["stream_arbiter_flushable"],["parameter-port","#Unknown"]],["clk_i",[[20,4],[20,35]],[[20,30],[20,35]],["stream_arbiter_flushable"],["port","logic"]],["rst_ni",[[21,4],[21,36]],[[21,30],[21,36]],["stream_arbiter_flushable"],["port","logic"]],["flush_i",[[22,4],[22,37]],[[22,30],[22,37]],["stream_arbiter_flushable"],["port","logic"]],["inp_data_i",[[24,4],[24,40]],[[24,30],[24,40]],["stream_arbiter_flushable"],["port","DATA_T"]],["inp_valid_i",[[25,4],[25,41]],[[25,30],[25,41]],["stream_arbiter_flushable"],["port","logic"]],["inp_ready_o",[[26,4],[26,41]],[[26,30],[26,41]],["stream_arbiter_flushable"],["port","logic"]],["oup_data_o",[[28,4],[28,40]],[[28,30],[28,40]],["stream_arbiter_flushable"],["port","DATA_T"]],["oup_valid_o",[[29,4],[29,41]],[[29,30],[29,41]],["stream_arbiter_flushable"],["port","logic"]],["oup_ready_i",[[30,4],[30,41]],[[30,30],[30,41]],["stream_arbiter_flushable"],["port","logic"]],["i_arbiter",[[55,4],[73,5]],[[61,6],[61,15]],["stream_arbiter_flushable"],["instance","rr_arb_tree"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_arbiter.sv",[[[[[["stream_arbiter",[[15,0],[30,2]],[[15,7],[15,21]],[],["module"]],[48,9]],[[["DATA_T",[[16,4],[16,38]],[[16,24],[16,30]],["stream_arbiter"],["parameter-port","#Unknown"]],["N_INP",[[17,4],[17,34]],[[17,24],[17,29]],["stream_arbiter"],["parameter-port","#Unknown"]],["ARBITER",[[18,4],[18,38]],[[18,24],[18,31]],["stream_arbiter"],["parameter-port","#Unknown"]],["clk_i",[[20,4],[20,35]],[[20,30],[20,35]],["stream_arbiter"],["port","logic"]],["rst_ni",[[21,4],[21,36]],[[21,30],[21,36]],["stream_arbiter"],["port","logic"]],["inp_data_i",[[23,4],[23,40]],[[23,30],[23,40]],["stream_arbiter"],["port","DATA_T"]],["inp_valid_i",[[24,4],[24,41]],[[24,30],[24,41]],["stream_arbiter"],["port","logic"]],["inp_ready_o",[[25,4],[25,41]],[[25,30],[25,41]],["stream_arbiter"],["port","logic"]],["oup_data_o",[[27,4],[27,40]],[[27,30],[27,40]],["stream_arbiter"],["port","DATA_T"]],["oup_valid_o",[[28,4],[28,41]],[[28,30],[28,41]],["stream_arbiter"],["port","logic"]],["oup_ready_i",[[29,4],[29,41]],[[29,30],[29,41]],["stream_arbiter"],["port","logic"]],["i_arb",[[32,2],[46,3]],[[36,4],[36,9]],["stream_arbiter"],["instance","stream_arbiter_flushable"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_delay.sv",[[[[[["stream_delay",[[13,0],[28,2]],[[13,7],[13,19]],[],["module"]],[131,9]],[[["StallRandom",[[14,4],[14,35]],[[14,20],[14,31]],["stream_delay"],["parameter-port","bit"]],["FixedDelay",[[15,4],[15,35]],[[15,20],[15,30]],["stream_delay"],["parameter-port","int"]],["payload_t",[[16,4],[16,38]],[[16,20],[16,29]],["stream_delay"],["parameter-port","#Unknown"]],["clk_i",[[18,4],[18,26]],[[18,21],[18,26]],["stream_delay"],["port","logic"]],["rst_ni",[[19,4],[19,27]],[[19,21],[19,27]],["stream_delay"],["port","logic"]],["payload_i",[[21,4],[21,30]],[[21,21],[21,30]],["stream_delay"],["port","payload_t"]],["ready_o",[[22,4],[22,28]],[[22,21],[22,28]],["stream_delay"],["port","logic"]],["valid_i",[[23,4],[23,28]],[[23,21],[23,28]],["stream_delay"],["port","logic"]],["payload_o",[[25,4],[25,30]],[[25,21],[25,30]],["stream_delay"],["port","payload_t"]],["ready_i",[[26,4],[26,28]],[[26,21],[26,28]],["stream_delay"],["port","logic"]],["valid_o",[[27,4],[27,28]],[[27,21],[27,28]],["stream_delay"],["port","logic"]],["CounterBits",[[36,8],[36,48]],[[36,32],[36,43]],["stream_delay"],["localparam","unsigned"]],["Idle",[[39,12],[39,16]],[[39,12],[39,16]],["stream_delay"],["enum_member","#AnonymousEnum33"]],["Valid",[[39,18],[39,23]],[[39,18],[39,23]],["stream_delay"],["enum_member","#AnonymousEnum33"]],["Ready",[[39,25],[39,30]],[[39,25],[39,30]],["stream_delay"],["enum_member","#AnonymousEnum33"]],["state_e",[[38,8],[40,18]],[[40,10],[40,17]],["stream_delay"],["typedef","#AnonymousEnum33"]],["state_d",[[42,8],[42,23]],[[42,16],[42,23]],["stream_delay"],["variable","state_e"]],["state_q",[[42,8],[42,32]],[[42,25],[42,32]],["stream_delay"],["variable","state_d"]],["load",[[44,8],[44,24]],[[44,20],[44,24]],["stream_delay"],["variable","logic"]],["count_out",[[45,8],[45,29]],[[45,20],[45,29]],["stream_delay"],["variable","logic"]],["en",[[46,8],[46,22]],[[46,20],[46,22]],["stream_delay"],["variable","logic"]],["counter_load",[[48,8],[48,44]],[[48,32],[48,44]],["stream_delay"],["variable","logic"]],["i_lfsr_16bit",[[95,12],[103,13]],[[97,14],[97,26]],["stream_delay"],["instance","lfsr_16bit"]],["i_counter",[[108,8],[120,9]],[[110,10],[110,19]],["stream_delay"],["instance","counter"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_demux.sv",[[[[[["stream_demux",[[14,0],[27,2]],[[14,7],[14,19]],[],["module"]],[35,9]],[[["N_OUP",[[16,2],[16,42]],[[16,25],[16,30]],["stream_demux"],["parameter-port","unsigned"]],["LOG_N_OUP",[[18,2],[18,86]],[[18,25],[18,34]],["stream_demux"],["parameter-port","unsigned"]],["inp_valid_i",[[20,2],[20,42]],[[20,31],[20,42]],["stream_demux"],["port","logic"]],["inp_ready_o",[[21,2],[21,42]],[[21,31],[21,42]],["stream_demux"],["port","logic"]],["oup_sel_i",[[23,2],[23,40]],[[23,31],[23,40]],["stream_demux"],["port","logic"]],["oup_valid_o",[[25,2],[25,42]],[[25,31],[25,42]],["stream_demux"],["port","logic"]],["oup_ready_i",[[26,2],[26,42]],[[26,31],[26,42]],["stream_demux"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_fifo.sv",[[[[[["stream_fifo",[[12,0],[36,2]],[[12,7],[12,18]],[],["module"]],[65,9]],[[["FALL_THROUGH",[[14,4],[14,46]],[[14,27],[14,39]],["stream_fifo"],["parameter-port","bit"]],["DATA_WIDTH",[[16,4],[16,44]],[[16,27],[16,37]],["stream_fifo"],["parameter-port","unsigned"]],["DEPTH",[[18,4],[18,43]],[[18,27],[18,32]],["stream_fifo"],["parameter-port","unsigned"]],["T",[[19,4],[19,64]],[[19,27],[19,28]],["stream_fifo"],["parameter-port","#Unknown"]],["ADDR_DEPTH",[[21,4],[21,72]],[[21,27],[21,37]],["stream_fifo"],["parameter-port","#Unknown"]],["clk_i",[[23,4],[23,39]],[[23,34],[23,39]],["stream_fifo"],["port","logic"]],["rst_ni",[[24,4],[24,40]],[[24,34],[24,40]],["stream_fifo"],["port","logic"]],["flush_i",[[25,4],[25,41]],[[25,34],[25,41]],["stream_fifo"],["port","logic"]],["testmode_i",[[26,4],[26,44]],[[26,34],[26,44]],["stream_fifo"],["port","logic"]],["usage_o",[[27,4],[27,41]],[[27,34],[27,41]],["stream_fifo"],["port","logic"]],["data_i",[[29,4],[29,40]],[[29,34],[29,40]],["stream_fifo"],["port","T"]],["valid_i",[[30,4],[30,41]],[[30,34],[30,41]],["stream_fifo"],["port","logic"]],["ready_o",[[31,4],[31,41]],[[31,34],[31,41]],["stream_fifo"],["port","logic"]],["data_o",[[33,4],[33,40]],[[33,34],[33,40]],["stream_fifo"],["port","T"]],["valid_o",[[34,4],[34,41]],[[34,34],[34,41]],["stream_fifo"],["port","logic"]],["ready_i",[[35,4],[35,41]],[[35,34],[35,41]],["stream_fifo"],["port","logic"]],["push",[[38,4],[38,14]],[[38,10],[38,14]],["stream_fifo"],["variable","logic"]],["pop",[[38,4],[38,19]],[[38,16],[38,19]],["stream_fifo"],["variable","push"]],["empty",[[39,4],[39,15]],[[39,10],[39,15]],["stream_fifo"],["variable","logic"]],["full",[[39,4],[39,21]],[[39,17],[39,21]],["stream_fifo"],["variable","empty"]],["fifo_i",[[46,4],[63,5]],[[51,6],[51,12]],["stream_fifo"],["instance","fifo_v3"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_filter.sv",[[[[[["stream_filter",[[12,0],[20,2]],[[12,7],[12,20]],[],["module"]],[25,9]],[[["valid_i",[[13,4],[13,24]],[[13,17],[13,24]],["stream_filter"],["port","logic"]],["ready_o",[[14,4],[14,24]],[[14,17],[14,24]],["stream_filter"],["port","logic"]],["drop_i",[[16,4],[16,23]],[[16,17],[16,23]],["stream_filter"],["port","logic"]],["valid_o",[[18,4],[18,24]],[[18,17],[18,24]],["stream_filter"],["port","logic"]],["ready_i",[[19,4],[19,24]],[[19,17],[19,24]],["stream_filter"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_fork_dynamic.sv",[[[[[["stream_fork_dynamic",[[21,0],[43,2]],[[21,7],[21,26]],[],["module"]],[94,9]],[[["N_OUP",[[23,2],[23,38]],[[23,25],[23,30]],["stream_fork_dynamic"],["parameter-port","unsigned"]],["clk_i",[[26,2],[26,32]],[[26,27],[26,32]],["stream_fork_dynamic"],["port","logic"]],["rst_ni",[[28,2],[28,33]],[[28,27],[28,33]],["stream_fork_dynamic"],["port","logic"]],["valid_i",[[30,2],[30,34]],[[30,27],[30,34]],["stream_fork_dynamic"],["port","logic"]],["ready_o",[[32,2],[32,34]],[[32,27],[32,34]],["stream_fork_dynamic"],["port","logic"]],["sel_i",[[34,2],[34,32]],[[34,27],[34,32]],["stream_fork_dynamic"],["port","logic"]],["sel_valid_i",[[36,2],[36,38]],[[36,27],[36,38]],["stream_fork_dynamic"],["port","logic"]],["sel_ready_o",[[38,2],[38,38]],[[38,27],[38,38]],["stream_fork_dynamic"],["port","logic"]],["valid_o",[[40,2],[40,34]],[[40,27],[40,34]],["stream_fork_dynamic"],["port","logic"]],["ready_i",[[42,2],[42,34]],[[42,27],[42,34]],["stream_fork_dynamic"],["port","logic"]],["int_inp_valid",[[45,2],[45,33]],[[45,20],[45,33]],["stream_fork_dynamic"],["variable","logic"]],["int_inp_ready",[[45,2],[45,49]],[[45,36],[45,49]],["stream_fork_dynamic"],["variable","int_inp_valid"]],["int_oup_valid",[[46,2],[46,33]],[[46,20],[46,33]],["stream_fork_dynamic"],["variable","logic"]],["int_oup_ready",[[46,2],[46,49]],[[46,36],[46,49]],["stream_fork_dynamic"],["variable","int_oup_valid"]],["i_fork",[[76,2],[85,3]],[[78,4],[78,10]],["stream_fork_dynamic"],["instance","stream_fork"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_fork.sv",[[[[[["stream_fork",[[18,0],[27,2]],[[18,7],[18,18]],[],["module"]],[132,9]],[[["N_OUP",[[19,4],[19,36]],[[19,27],[19,32]],["stream_fork"],["parameter-port","unsigned"]],["clk_i",[[21,4],[21,37]],[[21,32],[21,37]],["stream_fork"],["port","logic"]],["rst_ni",[[22,4],[22,38]],[[22,32],[22,38]],["stream_fork"],["port","logic"]],["valid_i",[[23,4],[23,39]],[[23,32],[23,39]],["stream_fork"],["port","logic"]],["ready_o",[[24,4],[24,39]],[[24,32],[24,39]],["stream_fork"],["port","logic"]],["valid_o",[[25,4],[25,39]],[[25,32],[25,39]],["stream_fork"],["port","logic"]],["ready_i",[[26,4],[26,39]],[[26,32],[26,39]],["stream_fork"],["port","logic"]],["READY",[[29,24],[29,29]],[[29,24],[29,29]],["stream_fork"],["enum_member","#AnonymousEnum34"]],["WAIT",[[29,31],[29,35]],[[29,31],[29,35]],["stream_fork"],["enum_member","#AnonymousEnum34"]],["state_t",[[29,4],[29,45]],[[29,37],[29,44]],["stream_fork"],["typedef","#AnonymousEnum34"]],["oup_ready",[[31,4],[31,33]],[[31,24],[31,33]],["stream_fork"],["variable","logic"]],["all_ones",[[31,4],[32,32]],[[32,24],[32,32]],["stream_fork"],["variable","oup_ready"]],["inp_state_d",[[34,4],[34,23]],[[34,12],[34,23]],["stream_fork"],["variable","state_t"]],["inp_state_q",[[34,4],[34,36]],[[34,25],[34,36]],["stream_fork"],["variable","inp_state_d"]],["oup_state_d",[[81,8],[81,27]],[[81,16],[81,27]],["stream_fork"],["variable","state_t"]],["oup_state_q",[[81,8],[81,40]],[[81,29],[81,40]],["stream_fork"],["variable","oup_state_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_intf.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_join.sv",[[[[[["stream_join",[[16,0],[28,2]],[[16,7],[16,18]],[],["module"]],[42,9]],[[["N_INP",[[18,2],[18,38]],[[18,25],[18,30]],["stream_join"],["parameter-port","unsigned"]],["inp_valid_i",[[21,2],[21,39]],[[21,28],[21,39]],["stream_join"],["port","logic"]],["inp_ready_o",[[23,2],[23,39]],[[23,28],[23,39]],["stream_join"],["port","logic"]],["oup_valid_o",[[25,2],[25,39]],[[25,28],[25,39]],["stream_join"],["port","logic"]],["oup_ready_i",[[27,2],[27,39]],[[27,28],[27,39]],["stream_join"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_mux.sv",[[[[[["stream_mux",[[13,0],[28,2]],[[13,7],[13,17]],[],["module"]],[45,9]],[[["DATA_T",[[14,2],[14,31]],[[14,17],[14,23]],["stream_mux"],["parameter-port","#Unknown"]],["N_INP",[[15,2],[15,29]],[[15,20],[15,25]],["stream_mux"],["parameter-port","#Unknown"]],["LOG_N_INP",[[17,2],[17,45]],[[17,20],[17,29]],["stream_mux"],["parameter-port","#Unknown"]],["inp_data_i",[[19,2],[19,42]],[[19,32],[19,42]],["stream_mux"],["port","DATA_T"]],["inp_valid_i",[[20,2],[20,43]],[[20,32],[20,43]],["stream_mux"],["port","logic"]],["inp_ready_o",[[21,2],[21,43]],[[21,32],[21,43]],["stream_mux"],["port","logic"]],["inp_sel_i",[[23,2],[23,41]],[[23,32],[23,41]],["stream_mux"],["port","logic"]],["oup_data_o",[[25,2],[25,42]],[[25,32],[25,42]],["stream_mux"],["port","DATA_T"]],["oup_valid_o",[[26,2],[26,43]],[[26,32],[26,43]],["stream_mux"],["port","logic"]],["oup_ready_i",[[27,2],[27,43]],[[27,32],[27,43]],["stream_mux"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_omega_net.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_register.sv",[[[[[["stream_register",[[13,0],[28,2]],[[13,7],[13,22]],[],["module"]],[56,9]],[[["T",[[14,4],[14,28]],[[14,19],[14,20]],["stream_register"],["parameter-port","#Unknown"]],["clk_i",[[16,4],[16,25]],[[16,20],[16,25]],["stream_register"],["port","logic"]],["rst_ni",[[17,4],[17,26]],[[17,20],[17,26]],["stream_register"],["port","logic"]],["clr_i",[[18,4],[18,25]],[[18,20],[18,25]],["stream_register"],["port","logic"]],["testmode_i",[[19,4],[19,30]],[[19,20],[19,30]],["stream_register"],["port","logic"]],["valid_i",[[21,4],[21,27]],[[21,20],[21,27]],["stream_register"],["port","logic"]],["ready_o",[[22,4],[22,27]],[[22,20],[22,27]],["stream_register"],["port","logic"]],["data_i",[[23,4],[23,26]],[[23,20],[23,26]],["stream_register"],["port","T"]],["valid_o",[[25,4],[25,27]],[[25,20],[25,27]],["stream_register"],["port","logic"]],["ready_i",[[26,4],[26,27]],[[26,20],[26,27]],["stream_register"],["port","logic"]],["data_o",[[27,4],[27,26]],[[27,20],[27,26]],["stream_register"],["port","T"]],["fifo_empty",[[30,4],[30,22]],[[30,12],[30,22]],["stream_register"],["variable","logic"]],["fifo_full",[[30,4],[31,21]],[[31,12],[31,21]],["stream_register"],["variable","fifo_empty"]],["i_fifo",[[33,4],[51,5]],[[38,6],[38,12]],["stream_register"],["instance","fifo_v2"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_to_mem.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/stream_xbar.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/sub_per_hash.sv",[[[[[["sub_per_hash",[[38,0],[49,2]],[[38,7],[38,19]],[],["module"]],[172,9]],[[["InpWidth",[[39,2],[39,44]],[[39,25],[39,33]],["sub_per_hash"],["parameter-port","unsigned"]],["HashWidth",[[40,2],[40,43]],[[40,25],[40,34]],["sub_per_hash"],["parameter-port","unsigned"]],["NoRounds",[[41,2],[41,43]],[[41,25],[41,33]],["sub_per_hash"],["parameter-port","unsigned"]],["PermuteKey",[[42,2],[42,51]],[[42,25],[42,35]],["sub_per_hash"],["parameter-port","unsigned"]],["XorKey",[[43,2],[43,49]],[[43,25],[43,31]],["sub_per_hash"],["parameter-port","unsigned"]],["data_i",[[46,2],[46,40]],[[46,34],[46,40]],["sub_per_hash"],["port","logic"]],["hash_o",[[47,2],[47,40]],[[47,34],[47,40]],["sub_per_hash"],["port","logic"]],["hash_onehot_o",[[48,2],[48,47]],[[48,34],[48,47]],["sub_per_hash"],["port","logic"]],["perm_lists_t",[[52,2],[52,57]],[[52,23],[52,35]],["sub_per_hash"],["typedef","unsigned"]],["PERMUTATIONS",[[53,2],[53,70]],[[53,26],[53,38]],["sub_per_hash"],["localparam","perm_lists_t"]],["xor_stages_t",[[57,2],[57,60]],[[57,23],[57,35]],["sub_per_hash"],["typedef","unsigned"]],["XorStages",[[58,2],[58,61]],[[58,26],[58,35]],["sub_per_hash"],["localparam","xor_stages_t"]],["permuted",[[61,2],[61,45]],[[61,37],[61,45]],["sub_per_hash"],["variable","logic"]],["xored",[[61,2],[61,52]],[[61,47],[61,52]],["sub_per_hash"],["variable","permuted"]],["xor_array",[[131,14],[140,26]],[[140,17],[140,26]],["sub_per_hash"],["variable","xor_stages_t"]],["A",[[141,4],[141,32]],[[141,21],[141,22]],["sub_per_hash"],["variable","unsigned"]],["C",[[142,4],[142,35]],[[142,21],[142,22]],["sub_per_hash"],["variable","unsigned"]],["M",[[143,4],[143,30]],[[143,21],[143,22]],["sub_per_hash"],["variable","unsigned"]],["index",[[144,4],[144,32]],[[144,21],[144,26]],["sub_per_hash"],["variable","unsigned"]],["advance",[[146,4],[146,32]],[[146,21],[146,28]],["sub_per_hash"],["variable","unsigned"]],["rand_number",[[147,4],[147,53]],[[147,21],[147,32]],["sub_per_hash"],["variable","unsigned"]],["xor_array",[[170,4],[170,20]],[[170,11],[170,20]],["sub_per_hash"],["variable","return"]]],[],[[[["get_permutations",[[94,2],[94,75]],[[94,34],[94,50]],["sub_per_hash"],["function"]],[131,12]],[[["seed",[[94,51],[94,74]],[[94,70],[94,74]],["sub_per_hash","get_permutations"],["port","unsigned"]],["indices",[[95,4],[95,24]],[[95,17],[95,24]],["sub_per_hash","get_permutations"],["variable","perm_lists_t"]],["perm_array",[[96,4],[96,27]],[[96,17],[96,27]],["sub_per_hash","get_permutations"],["variable","perm_lists_t"]],["A",[[97,4],[97,35]],[[97,21],[97,22]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["C",[[98,4],[98,35]],[[98,21],[98,22]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["M",[[99,4],[99,34]],[[99,21],[99,22]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["index",[[100,4],[100,32]],[[100,21],[100,26]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["advance",[[101,4],[101,32]],[[101,21],[101,28]],["sub_per_hash","get_permutations"],["variable","unsigned"]],["rand_number",[[102,4],[102,53]],[[102,21],[102,32]],["sub_per_hash","get_permutations"],["variable","unsigned"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/sync_wedge.sv",[[[[[["sync_wedge",[[12,0],[22,2]],[[12,7],[12,17]],[],["module"]],[55,9]],[[["STAGES",[[13,4],[13,37]],[[13,27],[13,33]],["sync_wedge"],["parameter-port","unsigned"]],["clk_i",[[15,4],[15,22]],[[15,17],[15,22]],["sync_wedge"],["port","logic"]],["rst_ni",[[16,4],[16,23]],[[16,17],[16,23]],["sync_wedge"],["port","logic"]],["en_i",[[17,4],[17,21]],[[17,17],[17,21]],["sync_wedge"],["port","logic"]],["serial_i",[[18,4],[18,25]],[[18,17],[18,25]],["sync_wedge"],["port","logic"]],["r_edge_o",[[19,4],[19,25]],[[19,17],[19,25]],["sync_wedge"],["port","logic"]],["f_edge_o",[[20,4],[20,25]],[[20,17],[20,25]],["sync_wedge"],["port","logic"]],["serial_o",[[21,4],[21,25]],[[21,17],[21,25]],["sync_wedge"],["port","logic"]],["clk",[[23,4],[23,13]],[[23,10],[23,13]],["sync_wedge"],["variable","logic"]],["serial",[[24,4],[24,16]],[[24,10],[24,16]],["sync_wedge"],["variable","logic"]],["serial_q",[[24,4],[24,26]],[[24,18],[24,26]],["sync_wedge"],["variable","serial"]],["i_sync",[[30,4],[37,5]],[[32,6],[32,12]],["sync_wedge"],["instance","sync"]],["i_pulp_clock_gating",[[39,4],[44,5]],[[39,22],[39,41]],["sync_wedge"],["instance","pulp_clock_gating"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/sync.sv",[[[[[["sync",[[12,0],[19,2]],[[12,7],[12,11]],[],["module"]],[33,9]],[[["STAGES",[[13,4],[13,37]],[[13,27],[13,33]],["sync"],["parameter-port","unsigned"]],["clk_i",[[15,4],[15,22]],[[15,17],[15,22]],["sync"],["port","logic"]],["rst_ni",[[16,4],[16,23]],[[16,17],[16,23]],["sync"],["port","logic"]],["serial_i",[[17,4],[17,25]],[[17,17],[17,25]],["sync"],["port","logic"]],["serial_o",[[18,4],[18,25]],[[18,17],[18,25]],["sync"],["port","logic"]],["reg_q",[[21,3],[21,27]],[[21,22],[21,27]],["sync"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/unread.sv",[[[[[["unread",[[15,0],[17,2]],[[15,7],[15,13]],[],["module"]],[19,9]],[[["d_i",[[16,4],[16,19]],[[16,16],[16,19]],["unread"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_cast_multi.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_classifier.sv",[[[[[["fpnew_classifier",[[15,0],[24,2]],[[15,7],[15,23]],[],["module"]],[73,9]],[[["FpFormat",[[16,2],[16,74]],[[16,37],[16,45]],["fpnew_classifier"],["parameter-port","fpnew_pkg::fp_format_e"]],["NumOperands",[[17,2],[17,52]],[[17,37],[17,48]],["fpnew_classifier"],["parameter-port","unsigned"]],["WIDTH",[[19,2],[19,63]],[[19,26],[19,31]],["fpnew_classifier"],["parameter-port","unsigned"]],["operands_i",[[21,2],[21,69]],[[21,59],[21,69]],["fpnew_classifier"],["port","logic"]],["is_boxed_i",[[22,2],[22,69]],[[22,59],[22,69]],["fpnew_classifier"],["port","logic"]],["info_o",[[23,2],[23,65]],[[23,59],[23,65]],["fpnew_classifier"],["port","fpnew_pkg::fp_info_t"]],["EXP_BITS",[[26,2],[26,67]],[[26,26],[26,34]],["fpnew_classifier"],["localparam","unsigned"]],["MAN_BITS",[[27,2],[27,67]],[[27,26],[27,34]],["fpnew_classifier"],["localparam","unsigned"]],["fp_t",[[30,2],[34,9]],[[34,4],[34,8]],["fpnew_classifier"],["typedef","#AnonymousStructUnion51"]],["value",[[39,4],[39,14]],[[39,9],[39,14]],["fpnew_classifier"],["variable","fp_t"]],["is_boxed",[[40,4],[40,18]],[[40,10],[40,18]],["fpnew_classifier"],["variable","logic"]],["is_normal",[[41,4],[41,19]],[[41,10],[41,19]],["fpnew_classifier"],["variable","logic"]],["is_inf",[[42,4],[42,16]],[[42,10],[42,16]],["fpnew_classifier"],["variable","logic"]],["is_nan",[[43,4],[43,16]],[[43,10],[43,16]],["fpnew_classifier"],["variable","logic"]],["is_signalling",[[44,4],[44,23]],[[44,10],[44,23]],["fpnew_classifier"],["variable","logic"]],["is_quiet",[[45,4],[45,18]],[[45,10],[45,18]],["fpnew_classifier"],["variable","logic"]],["is_zero",[[46,4],[46,17]],[[46,10],[46,17]],["fpnew_classifier"],["variable","logic"]],["is_subnormal",[[47,4],[47,22]],[[47,10],[47,22]],["fpnew_classifier"],["variable","logic"]]],[],[[[["#AnonymousStructUnion51",[[30,10],[34,3]],[[30,10],[30,16]],["fpnew_classifier"],["struct"]],[34,2]],[[["sign",[[31,4],[31,29]],[[31,25],[31,29]],["fpnew_classifier","#AnonymousStructUnion51"],["struct_union_member"]],["exponent",[[32,4],[32,33]],[[32,25],[32,33]],["fpnew_classifier","#AnonymousStructUnion51"],["struct_union_member"]],["mantissa",[[33,4],[33,33]],[[33,25],[33,33]],["fpnew_classifier","#AnonymousStructUnion51"],["struct_union_member"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_divsqrt_multi.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_divsqrt_th_32.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_fma_multi.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_fma.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_noncomp.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_opgroup_block.sv",[[[[[["fpnew_opgroup_block",[[15,0],[65,2]],[[15,7],[15,26]],[],["module"]],[251,9]],[[["OpGroup",[[16,2],[16,73]],[[16,40],[16,47]],["fpnew_opgroup_block"],["parameter-port","fpnew_pkg::opgroup_e"]],["Width",[[18,2],[18,58]],[[18,40],[18,45]],["fpnew_opgroup_block"],["parameter-port","unsigned"]],["EnableVectors",[[19,2],[19,60]],[[19,40],[19,53]],["fpnew_opgroup_block"],["parameter-port","logic"]],["PulpDivsqrt",[[20,2],[20,60]],[[20,40],[20,51]],["fpnew_opgroup_block"],["parameter-port","logic"]],["FpFmtMask",[[21,2],[21,58]],[[21,40],[21,49]],["fpnew_opgroup_block"],["parameter-port","fpnew_pkg::fmt_logic_t"]],["IntFmtMask",[[22,2],[22,58]],[[22,40],[22,50]],["fpnew_opgroup_block"],["parameter-port","fpnew_pkg::ifmt_logic_t"]],["FmtPipeRegs",[[23,2],[23,69]],[[23,40],[23,51]],["fpnew_opgroup_block"],["parameter-port","fpnew_pkg::fmt_unsigned_t"]],["FmtUnitTypes",[[24,2],[24,87]],[[24,40],[24,52]],["fpnew_opgroup_block"],["parameter-port","fpnew_pkg::fmt_unit_types_t"]],["PipeConfig",[[25,2],[25,73]],[[25,40],[25,50]],["fpnew_opgroup_block"],["parameter-port","fpnew_pkg::pipe_config_t"]],["TagType",[[26,2],[26,61]],[[26,40],[26,47]],["fpnew_opgroup_block"],["parameter-port","#Unknown"]],["TrueSIMDClass",[[27,2],[27,60]],[[27,40],[27,53]],["fpnew_opgroup_block"],["parameter-port","#Unknown"]],["CompressedVecCmpResult",[[28,2],[28,69]],[[28,40],[28,62]],["fpnew_opgroup_block"],["parameter-port","#Unknown"]],["StochasticRndImplementation",[[29,2],[29,95]],[[29,40],[29,67]],["fpnew_opgroup_block"],["parameter-port","#Unknown"]],["NUM_FORMATS",[[31,2],[31,66]],[[31,26],[31,37]],["fpnew_opgroup_block"],["parameter-port","#Unknown"]],["NUM_OPERANDS",[[32,2],[32,73]],[[32,26],[32,38]],["fpnew_opgroup_block"],["parameter-port","#Unknown"]],["NUM_LANES",[[33,2],[33,98]],[[33,26],[33,35]],["fpnew_opgroup_block"],["parameter-port","#Unknown"]],["MaskType",[[34,2],[34,62]],[[34,26],[34,34]],["fpnew_opgroup_block"],["parameter-port","#Unknown"]],["clk_i",[[36,2],[36,55]],[[36,50],[36,55]],["fpnew_opgroup_block"],["port","logic"]],["rst_ni",[[37,2],[37,56]],[[37,50],[37,56]],["fpnew_opgroup_block"],["port","logic"]],["hart_id_i",[[38,2],[38,59]],[[38,50],[38,59]],["fpnew_opgroup_block"],["port","logic"]],["operands_i",[[40,2],[40,60]],[[40,50],[40,60]],["fpnew_opgroup_block"],["port","logic"]],["is_boxed_i",[[41,2],[41,60]],[[41,50],[41,60]],["fpnew_opgroup_block"],["port","logic"]],["rnd_mode_i",[[42,2],[42,60]],[[42,50],[42,60]],["fpnew_opgroup_block"],["port","fpnew_pkg::roundmode_e"]],["op_i",[[43,2],[43,54]],[[43,50],[43,54]],["fpnew_opgroup_block"],["port","fpnew_pkg::operation_e"]],["op_mod_i",[[44,2],[44,58]],[[44,50],[44,58]],["fpnew_opgroup_block"],["port","logic"]],["src_fmt_i",[[45,2],[45,59]],[[45,50],[45,59]],["fpnew_opgroup_block"],["port","fpnew_pkg::fp_format_e"]],["dst_fmt_i",[[46,2],[46,59]],[[46,50],[46,59]],["fpnew_opgroup_block"],["port","fpnew_pkg::fp_format_e"]],["int_fmt_i",[[47,2],[47,59]],[[47,50],[47,59]],["fpnew_opgroup_block"],["port","fpnew_pkg::int_format_e"]],["vectorial_op_i",[[48,2],[48,64]],[[48,50],[48,64]],["fpnew_opgroup_block"],["port","logic"]],["tag_i",[[49,2],[49,55]],[[49,50],[49,55]],["fpnew_opgroup_block"],["port","TagType"]],["simd_mask_i",[[50,2],[50,61]],[[50,50],[50,61]],["fpnew_opgroup_block"],["port","MaskType"]],["in_valid_i",[[52,2],[52,60]],[[52,50],[52,60]],["fpnew_opgroup_block"],["port","logic"]],["in_ready_o",[[53,2],[53,60]],[[53,50],[53,60]],["fpnew_opgroup_block"],["port","logic"]],["flush_i",[[54,2],[54,57]],[[54,50],[54,57]],["fpnew_opgroup_block"],["port","logic"]],["result_o",[[56,2],[56,58]],[[56,50],[56,58]],["fpnew_opgroup_block"],["port","logic"]],["status_o",[[57,2],[57,58]],[[57,50],[57,58]],["fpnew_opgroup_block"],["port","fpnew_pkg::status_t"]],["extension_bit_o",[[58,2],[58,65]],[[58,50],[58,65]],["fpnew_opgroup_block"],["port","logic"]],["tag_o",[[59,2],[59,55]],[[59,50],[59,55]],["fpnew_opgroup_block"],["port","TagType"]],["out_valid_o",[[61,2],[61,61]],[[61,50],[61,61]],["fpnew_opgroup_block"],["port","logic"]],["out_ready_i",[[62,2],[62,61]],[[62,50],[62,61]],["fpnew_opgroup_block"],["port","logic"]],["busy_o",[[64,2],[64,56]],[[64,50],[64,56]],["fpnew_opgroup_block"],["port","logic"]],["output_t",[[70,2],[75,13]],[[75,4],[75,12]],["fpnew_opgroup_block"],["typedef","#AnonymousStructUnion52"]],["fmt_in_ready",[[78,2],[78,38]],[[78,26],[78,38]],["fpnew_opgroup_block"],["variable","logic"]],["fmt_out_valid",[[78,2],[78,53]],[[78,40],[78,53]],["fpnew_opgroup_block"],["variable","fmt_in_ready"]],["fmt_out_ready",[[78,2],[78,68]],[[78,55],[78,68]],["fpnew_opgroup_block"],["variable","fmt_out_valid"]],["fmt_busy",[[78,2],[78,78]],[[78,70],[78,78]],["fpnew_opgroup_block"],["variable","fmt_out_ready"]],["fmt_outputs",[[79,2],[79,40]],[[79,29],[79,40]],["fpnew_opgroup_block"],["variable","output_t"]],["ANY_MERGED",[[91,4],[91,88]],[[91,21],[91,31]],["fpnew_opgroup_block"],["localparam","logic"]],["IS_FIRST_MERGED",[[92,4],[93,97]],[[92,21],[92,36]],["fpnew_opgroup_block"],["localparam","logic"]],["in_valid",[[175,4],[175,18]],[[175,10],[175,18]],["fpnew_opgroup_block"],["variable","logic"]],["INTERNAL_LANES",[[103,6],[103,120]],[[103,30],[103,44]],["fpnew_opgroup_block"],["localparam","unsigned"]],["mask_slice",[[104,6],[104,43]],[[104,33],[104,43]],["fpnew_opgroup_block"],["variable","logic"]],["i_fmt_slice",[[107,6],[138,7]],[[117,8],[117,19]],["fpnew_opgroup_block"],["instance","fpnew_opgroup_fmt_slice"]],["FMT",[[172,4],[172,81]],[[172,15],[172,18]],["fpnew_opgroup_block"],["localparam"]],["REG",[[173,4],[173,89]],[[173,15],[173,18]],["fpnew_opgroup_block"],["localparam"]],["i_multifmt_slice",[[179,4],[215,5]],[[190,6],[190,22]],["fpnew_opgroup_block"],["instance","fpnew_opgroup_multifmt_slice"]],["arbiter_output",[[222,2],[222,25]],[[222,11],[222,25]],["fpnew_opgroup_block"],["variable","output_t"]],["i_arbiter",[[225,2],[241,3]],[[229,4],[229,13]],["fpnew_opgroup_block"],["instance","rr_arb_tree"]]],[],[[[["#AnonymousStructUnion52",[[70,10],[75,3]],[[70,10],[70,16]],["fpnew_opgroup_block"],["struct"]],[75,2]],[[["result",[[71,4],[71,30]],[[71,24],[71,30]],["fpnew_opgroup_block","#AnonymousStructUnion52"],["struct_union_member"]],["status",[[72,4],[72,30]],[[72,24],[72,30]],["fpnew_opgroup_block","#AnonymousStructUnion52"],["struct_union_member"]],["ext_bit",[[73,4],[73,31]],[[73,24],[73,31]],["fpnew_opgroup_block","#AnonymousStructUnion52"],["struct_union_member"]],["tag",[[74,4],[74,27]],[[74,24],[74,27]],["fpnew_opgroup_block","#AnonymousStructUnion52"],["struct_union_member"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_opgroup_fmt_slice.sv",[[[[[["fpnew_opgroup_fmt_slice",[[15,0],[56,2]],[[15,7],[15,30]],[],["module"]],[311,9]],[[["OpGroup",[[16,2],[16,70]],[[16,37],[16,44]],["fpnew_opgroup_fmt_slice"],["parameter-port","fpnew_pkg::opgroup_e"]],["FpFormat",[[17,2],[17,79]],[[17,37],[17,45]],["fpnew_opgroup_fmt_slice"],["parameter-port","fpnew_pkg::fp_format_e"]],["Width",[[19,2],[19,55]],[[19,37],[19,42]],["fpnew_opgroup_fmt_slice"],["parameter-port","unsigned"]],["EnableVectors",[[20,2],[20,57]],[[20,37],[20,50]],["fpnew_opgroup_fmt_slice"],["parameter-port","logic"]],["NumPipeRegs",[[21,2],[21,54]],[[21,37],[21,48]],["fpnew_opgroup_fmt_slice"],["parameter-port","unsigned"]],["PipeConfig",[[22,2],[22,70]],[[22,37],[22,47]],["fpnew_opgroup_fmt_slice"],["parameter-port","fpnew_pkg::pipe_config_t"]],["TagType",[[23,2],[23,58]],[[23,37],[23,44]],["fpnew_opgroup_fmt_slice"],["parameter-port","#Unknown"]],["TrueSIMDClass",[[24,2],[24,57]],[[24,37],[24,50]],["fpnew_opgroup_fmt_slice"],["parameter-port","#Unknown"]],["CompressedVecCmpResult",[[25,2],[25,66]],[[25,37],[25,59]],["fpnew_opgroup_fmt_slice"],["parameter-port","#Unknown"]],["NUM_OPERANDS",[[27,2],[27,73]],[[27,26],[27,38]],["fpnew_opgroup_fmt_slice"],["parameter-port","#Unknown"]],["NUM_LANES",[[28,2],[28,93]],[[28,26],[28,35]],["fpnew_opgroup_fmt_slice"],["parameter-port","#Unknown"]],["MaskType",[[29,2],[29,62]],[[29,26],[29,34]],["fpnew_opgroup_fmt_slice"],["parameter-port","#Unknown"]],["clk_i",[[31,2],[31,49]],[[31,44],[31,49]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["rst_ni",[[32,2],[32,50]],[[32,44],[32,50]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["operands_i",[[34,2],[34,54]],[[34,44],[34,54]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["is_boxed_i",[[35,2],[35,54]],[[35,44],[35,54]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["rnd_mode_i",[[36,2],[36,54]],[[36,44],[36,54]],["fpnew_opgroup_fmt_slice"],["port","fpnew_pkg::roundmode_e"]],["op_i",[[37,2],[37,48]],[[37,44],[37,48]],["fpnew_opgroup_fmt_slice"],["port","fpnew_pkg::operation_e"]],["op_mod_i",[[38,2],[38,52]],[[38,44],[38,52]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["vectorial_op_i",[[39,2],[39,58]],[[39,44],[39,58]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["tag_i",[[40,2],[40,49]],[[40,44],[40,49]],["fpnew_opgroup_fmt_slice"],["port","TagType"]],["simd_mask_i",[[41,2],[41,55]],[[41,44],[41,55]],["fpnew_opgroup_fmt_slice"],["port","MaskType"]],["in_valid_i",[[43,2],[43,54]],[[43,44],[43,54]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["in_ready_o",[[44,2],[44,54]],[[44,44],[44,54]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["flush_i",[[45,2],[45,51]],[[45,44],[45,51]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["result_o",[[47,2],[47,52]],[[47,44],[47,52]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["status_o",[[48,2],[48,52]],[[48,44],[48,52]],["fpnew_opgroup_fmt_slice"],["port","fpnew_pkg::status_t"]],["extension_bit_o",[[49,2],[49,59]],[[49,44],[49,59]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["tag_o",[[50,2],[50,49]],[[50,44],[50,49]],["fpnew_opgroup_fmt_slice"],["port","TagType"]],["out_valid_o",[[52,2],[52,55]],[[52,44],[52,55]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["out_ready_i",[[53,2],[53,55]],[[53,44],[53,55]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["busy_o",[[55,2],[55,50]],[[55,44],[55,50]],["fpnew_opgroup_fmt_slice"],["port","logic"]],["FP_WIDTH",[[58,2],[58,68]],[[58,26],[58,34]],["fpnew_opgroup_fmt_slice"],["localparam","unsigned"]],["SIMD_WIDTH",[[59,2],[59,66]],[[59,26],[59,36]],["fpnew_opgroup_fmt_slice"],["localparam","unsigned"]],["AUX_BITS",[[60,2],[60,39]],[[60,26],[60,34]],["fpnew_opgroup_fmt_slice"],["localparam","unsigned"]],["lane_in_ready",[[62,2],[62,37]],[[62,24],[62,37]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["lane_out_valid",[[62,2],[62,53]],[[62,39],[62,53]],["fpnew_opgroup_fmt_slice"],["variable","lane_in_ready"]],["vectorial_op",[[63,2],[63,36]],[[63,24],[63,36]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["cmp_op",[[63,2],[63,44]],[[63,38],[63,44]],["fpnew_opgroup_fmt_slice"],["variable","vectorial_op"]],["slice_result",[[65,2],[65,45]],[[65,33],[65,45]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["slice_regular_result",[[66,2],[66,53]],[[66,33],[66,53]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["slice_class_result",[[66,2],[66,73]],[[66,55],[66,73]],["fpnew_opgroup_fmt_slice"],["variable","slice_regular_result"]],["slice_vec_class_result",[[66,2],[66,97]],[[66,75],[66,97]],["fpnew_opgroup_fmt_slice"],["variable","slice_class_result"]],["slice_cmp_result",[[67,2],[67,49]],[[67,33],[67,49]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["lane_status",[[69,2],[69,52]],[[69,41],[69,52]],["fpnew_opgroup_fmt_slice"],["variable","fpnew_pkg::status_t"]],["lane_ext_bit",[[70,2],[70,53]],[[70,41],[70,53]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["lane_class_mask",[[71,2],[71,56]],[[71,41],[71,56]],["fpnew_opgroup_fmt_slice"],["variable","fpnew_pkg::classmask_e"]],["lane_tags",[[72,2],[72,50]],[[72,41],[72,50]],["fpnew_opgroup_fmt_slice"],["variable","TagType"]],["lane_masks",[[73,2],[73,51]],[[73,41],[73,51]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["lane_busy",[[74,2],[74,50]],[[74,41],[74,50]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["lane_is_class",[[74,2],[74,65]],[[74,52],[74,65]],["fpnew_opgroup_fmt_slice"],["variable","lane_busy"]],["lane_aux",[[75,2],[75,49]],[[75,41],[75,49]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["result_is_vector",[[77,2],[77,24]],[[77,8],[77,24]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["result_is_class",[[77,2],[77,41]],[[77,26],[77,41]],["fpnew_opgroup_fmt_slice"],["variable","result_is_vector"]],["result_is_cmp",[[77,2],[77,56]],[[77,43],[77,56]],["fpnew_opgroup_fmt_slice"],["variable","result_is_class"]],["rnd_mode",[[79,2],[79,33]],[[79,25],[79,33]],["fpnew_opgroup_fmt_slice"],["variable","fpnew_pkg::roundmode_e"]],["local_result",[[95,4],[95,37]],[[95,25],[95,37]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["local_sign",[[96,4],[96,35]],[[96,25],[96,35]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["in_valid",[[100,6],[100,20]],[[100,12],[100,20]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["out_valid",[[100,6],[100,31]],[[100,22],[100,31]],["fpnew_opgroup_fmt_slice"],["variable","in_valid"]],["out_ready",[[100,6],[100,42]],[[100,33],[100,42]],["fpnew_opgroup_fmt_slice"],["variable","out_valid"]],["local_operands",[[102,6],[102,59]],[[102,45],[102,59]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["op_result",[[103,6],[103,54]],[[103,45],[103,54]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["op_status",[[104,6],[104,54]],[[104,45],[104,54]],["fpnew_opgroup_fmt_slice"],["variable","fpnew_pkg::status_t"]],["local_aux_data_input",[[105,6],[105,65]],[[105,45],[105,65]],["fpnew_opgroup_fmt_slice"],["variable","logic"]],["i_fma",[[118,8],[147,9]],[[124,10],[124,15]],["fpnew_opgroup_fmt_slice"],["instance","fpnew_fma"]],["i_noncomp",[[181,8],[212,9]],[[187,10],[187,19]],["fpnew_opgroup_fmt_slice"],["instance","fpnew_noncomp"]],["CLASS_VEC_BITS",[[275,2],[275,97]],[[275,26],[275,40]],["fpnew_opgroup_fmt_slice"],["localparam","unsigned"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_opgroup_multifmt_slice.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_pkg.sv",[[[[[["fpnew_pkg",[[15,0],[15,18]],[[15,8],[15,17]],[],["package"]],[575,10]],[[["fp_encoding_t",[[31,2],[34,18]],[[34,4],[34,17]],["fpnew_pkg"],["typedef","#AnonymousStructUnion53"]],["NUM_FP_FORMATS",[[36,2],[36,45]],[[36,26],[36,40]],["fpnew_pkg"],["localparam","unsigned"]],["FP_FORMAT_BITS",[[37,2],[37,66]],[[37,26],[37,40]],["fpnew_pkg"],["localparam","unsigned"]],["FP32",[[41,4],[41,17]],[[41,4],[41,8]],["fpnew_pkg"],["enum_member","#AnonymousEnum35"]],["FP64",[[42,4],[42,17]],[[42,4],[42,8]],["fpnew_pkg"],["enum_member","#AnonymousEnum35"]],["FP16",[[43,4],[43,17]],[[43,4],[43,8]],["fpnew_pkg"],["enum_member","#AnonymousEnum35"]],["FP8",[[44,4],[44,17]],[[44,4],[44,7]],["fpnew_pkg"],["enum_member","#AnonymousEnum35"]],["FP16ALT",[[45,4],[45,17]],[[45,4],[45,11]],["fpnew_pkg"],["enum_member","#AnonymousEnum35"]],["FP8ALT",[[46,4],[46,17]],[[46,4],[46,10]],["fpnew_pkg"],["enum_member","#AnonymousEnum35"]],["fp_format_e",[[40,2],[48,16]],[[48,4],[48,15]],["fpnew_pkg"],["typedef","#AnonymousEnum35"]],["FP_ENCODINGS",[[51,2],[59,4]],[[51,48],[51,60]],["fpnew_pkg"],["localparam","fp_encoding_t"]],["fmt_logic_t",[[61,2],[61,55]],[[61,43],[61,54]],["fpnew_pkg"],["typedef","logic"]],["fmt_unsigned_t",[[62,2],[62,58]],[[62,43],[62,57]],["fpnew_pkg"],["typedef","logic"]],["CPK_FORMATS",[[64,2],[64,50]],[[64,25],[64,36]],["fpnew_pkg"],["localparam","fmt_logic_t"]],["DOTP_FORMATS",[[67,2],[67,50]],[[67,25],[67,37]],["fpnew_pkg"],["localparam","fmt_logic_t"]],["NUM_INT_FORMATS",[[80,2],[80,46]],[[80,26],[80,41]],["fpnew_pkg"],["localparam","unsigned"]],["INT_FORMAT_BITS",[[81,2],[81,68]],[[81,26],[81,41]],["fpnew_pkg"],["localparam","unsigned"]],["INT8",[[85,4],[85,8]],[[85,4],[85,8]],["fpnew_pkg"],["enum_member","#AnonymousEnum36"]],["INT16",[[86,4],[86,9]],[[86,4],[86,9]],["fpnew_pkg"],["enum_member","#AnonymousEnum36"]],["INT32",[[87,4],[87,9]],[[87,4],[87,9]],["fpnew_pkg"],["enum_member","#AnonymousEnum36"]],["INT64",[[88,4],[88,9]],[[88,4],[88,9]],["fpnew_pkg"],["enum_member","#AnonymousEnum36"]],["int_format_e",[[84,2],[90,17]],[[90,4],[90,16]],["fpnew_pkg"],["typedef","#AnonymousEnum36"]],["ifmt_logic_t",[[110,2],[110,51]],[[110,38],[110,50]],["fpnew_pkg"],["typedef","logic"]],["NUM_OPGROUPS",[[115,2],[115,43]],[[115,26],[115,38]],["fpnew_pkg"],["localparam","unsigned"]],["ADDMUL",[[119,4],[119,10]],[[119,4],[119,10]],["fpnew_pkg"],["enum_member","#AnonymousEnum37"]],["DIVSQRT",[[119,12],[119,19]],[[119,12],[119,19]],["fpnew_pkg"],["enum_member","#AnonymousEnum37"]],["NONCOMP",[[119,21],[119,28]],[[119,21],[119,28]],["fpnew_pkg"],["enum_member","#AnonymousEnum37"]],["CONV",[[119,30],[119,34]],[[119,30],[119,34]],["fpnew_pkg"],["enum_member","#AnonymousEnum37"]],["DOTP",[[119,36],[119,40]],[[119,36],[119,40]],["fpnew_pkg"],["enum_member","#AnonymousEnum37"]],["opgroup_e",[[118,2],[120,14]],[[120,4],[120,13]],["fpnew_pkg"],["typedef","#AnonymousEnum37"]],["OP_BITS",[[122,2],[122,38]],[[122,26],[122,33]],["fpnew_pkg"],["localparam","unsigned"]],["FMADD",[[125,4],[125,9]],[[125,4],[125,9]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["FNMSUB",[[125,11],[125,17]],[[125,11],[125,17]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["ADD",[[125,19],[125,22]],[[125,19],[125,22]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["MUL",[[125,24],[125,27]],[[125,24],[125,27]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["DIV",[[126,4],[126,7]],[[126,4],[126,7]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["SQRT",[[126,9],[126,13]],[[126,9],[126,13]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["SGNJ",[[127,4],[127,8]],[[127,4],[127,8]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["MINMAX",[[127,10],[127,16]],[[127,10],[127,16]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["CMP",[[127,18],[127,21]],[[127,18],[127,21]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["CLASSIFY",[[127,23],[127,31]],[[127,23],[127,31]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["F2F",[[128,4],[128,7]],[[128,4],[128,7]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["F2I",[[128,9],[128,12]],[[128,9],[128,12]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["I2F",[[128,14],[128,17]],[[128,14],[128,17]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["CPKAB",[[128,19],[128,24]],[[128,19],[128,24]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["CPKCD",[[128,26],[128,31]],[[128,26],[128,31]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["SDOTP",[[129,4],[129,9]],[[129,4],[129,9]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["EXVSUM",[[129,11],[129,17]],[[129,11],[129,17]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["VSUM",[[129,19],[129,23]],[[129,19],[129,23]],["fpnew_pkg"],["enum_member","#AnonymousEnum38"]],["operation_e",[[124,2],[130,16]],[[130,4],[130,15]],["fpnew_pkg"],["typedef","#AnonymousEnum38"]],["RNE",[[137,4],[137,16]],[[137,4],[137,7]],["fpnew_pkg"],["enum_member","#AnonymousEnum39"]],["RTZ",[[138,4],[138,16]],[[138,4],[138,7]],["fpnew_pkg"],["enum_member","#AnonymousEnum39"]],["RDN",[[139,4],[139,16]],[[139,4],[139,7]],["fpnew_pkg"],["enum_member","#AnonymousEnum39"]],["RUP",[[140,4],[140,16]],[[140,4],[140,7]],["fpnew_pkg"],["enum_member","#AnonymousEnum39"]],["RMM",[[141,4],[141,16]],[[141,4],[141,7]],["fpnew_pkg"],["enum_member","#AnonymousEnum39"]],["ROD",[[142,4],[142,16]],[[142,4],[142,7]],["fpnew_pkg"],["enum_member","#AnonymousEnum39"]],["RSR",[[143,4],[143,16]],[[143,4],[143,7]],["fpnew_pkg"],["enum_member","#AnonymousEnum39"]],["DYN",[[144,4],[144,16]],[[144,4],[144,7]],["fpnew_pkg"],["enum_member","#AnonymousEnum39"]],["roundmode_e",[[136,2],[145,16]],[[145,4],[145,15]],["fpnew_pkg"],["typedef","#AnonymousEnum39"]],["status_t",[[148,2],[154,13]],[[154,4],[154,12]],["fpnew_pkg"],["typedef","#AnonymousStructUnion54"]],["fmt_mode_t",[[157,2],[160,15]],[[160,4],[160,14]],["fpnew_pkg"],["typedef","#AnonymousStructUnion55"]],["fp_info_t",[[163,2],[172,14]],[[172,4],[172,13]],["fpnew_pkg"],["typedef","#AnonymousStructUnion56"]],["NEGINF",[[176,4],[176,33]],[[176,4],[176,10]],["fpnew_pkg"],["enum_member","#AnonymousEnum40"]],["NEGNORM",[[177,4],[177,33]],[[177,4],[177,11]],["fpnew_pkg"],["enum_member","#AnonymousEnum40"]],["NEGSUBNORM",[[178,4],[178,33]],[[178,4],[178,14]],["fpnew_pkg"],["enum_member","#AnonymousEnum40"]],["NEGZERO",[[179,4],[179,33]],[[179,4],[179,11]],["fpnew_pkg"],["enum_member","#AnonymousEnum40"]],["POSZERO",[[180,4],[180,33]],[[180,4],[180,11]],["fpnew_pkg"],["enum_member","#AnonymousEnum40"]],["POSSUBNORM",[[181,4],[181,33]],[[181,4],[181,14]],["fpnew_pkg"],["enum_member","#AnonymousEnum40"]],["POSNORM",[[182,4],[182,33]],[[182,4],[182,11]],["fpnew_pkg"],["enum_member","#AnonymousEnum40"]],["POSINF",[[183,4],[183,33]],[[183,4],[183,10]],["fpnew_pkg"],["enum_member","#AnonymousEnum40"]],["SNAN",[[184,4],[184,33]],[[184,4],[184,8]],["fpnew_pkg"],["enum_member","#AnonymousEnum40"]],["QNAN",[[185,4],[185,33]],[[185,4],[185,8]],["fpnew_pkg"],["enum_member","#AnonymousEnum40"]],["classmask_e",[[175,2],[186,16]],[[186,4],[186,15]],["fpnew_pkg"],["typedef","#AnonymousEnum40"]],["BEFORE",[[193,4],[193,10]],[[193,4],[193,10]],["fpnew_pkg"],["enum_member","#AnonymousEnum41"]],["AFTER",[[194,4],[194,9]],[[194,4],[194,9]],["fpnew_pkg"],["enum_member","#AnonymousEnum41"]],["INSIDE",[[195,4],[195,10]],[[195,4],[195,10]],["fpnew_pkg"],["enum_member","#AnonymousEnum41"]],["DISTRIBUTED",[[196,4],[196,15]],[[196,4],[196,15]],["fpnew_pkg"],["enum_member","#AnonymousEnum41"]],["pipe_config_t",[[192,2],[197,18]],[[197,4],[197,17]],["fpnew_pkg"],["typedef","#AnonymousEnum41"]],["DISABLED",[[201,4],[201,12]],[[201,4],[201,12]],["fpnew_pkg"],["enum_member","#AnonymousEnum42"]],["PARALLEL",[[202,4],[202,12]],[[202,4],[202,12]],["fpnew_pkg"],["enum_member","#AnonymousEnum42"]],["MERGED",[[203,4],[203,10]],[[203,4],[203,10]],["fpnew_pkg"],["enum_member","#AnonymousEnum42"]],["unit_type_t",[[200,2],[204,16]],[[204,4],[204,15]],["fpnew_pkg"],["typedef","#AnonymousEnum42"]],["fmt_unit_types_t",[[207,2],[207,60]],[[207,43],[207,59]],["fpnew_pkg"],["typedef","unit_type_t"]],["opgrp_fmt_unit_types_t",[[210,2],[210,69]],[[210,46],[210,68]],["fpnew_pkg"],["typedef","fmt_unit_types_t"]],["opgrp_fmt_unsigned_t",[[212,2],[212,65]],[[212,44],[212,64]],["fpnew_pkg"],["typedef","fmt_unsigned_t"]],["fpu_features_t",[[215,2],[221,19]],[[221,4],[221,18]],["fpnew_pkg"],["typedef","#AnonymousStructUnion57"]],["RV64D",[[223,2],[229,4]],[[223,28],[223,33]],["fpnew_pkg"],["localparam","fpu_features_t"]],["RV32D",[[231,2],[237,4]],[[231,28],[231,33]],["fpnew_pkg"],["localparam","fpu_features_t"]],["RV32F",[[239,2],[245,4]],[[239,28],[239,33]],["fpnew_pkg"],["localparam","fpu_features_t"]],["RV64D_Xsflt",[[247,2],[253,4]],[[247,28],[247,39]],["fpnew_pkg"],["localparam","fpu_features_t"]],["RV32F_Xsflt",[[255,2],[261,4]],[[255,28],[255,39]],["fpnew_pkg"],["localparam","fpu_features_t"]],["RV32F_Xf16alt_Xfvec",[[263,2],[269,4]],[[263,28],[263,47]],["fpnew_pkg"],["localparam","fpu_features_t"]],["fpu_implementation_t",[[273,2],[277,25]],[[277,4],[277,24]],["fpnew_pkg"],["typedef","#AnonymousStructUnion58"]],["DEFAULT_NOREGS",[[279,2],[287,4]],[[279,34],[279,48]],["fpnew_pkg"],["localparam","fpu_implementation_t"]],["DEFAULT_SNITCH",[[289,2],[297,4]],[[289,34],[289,48]],["fpnew_pkg"],["localparam","fpu_implementation_t"]],["rsr_impl_t",[[300,2],[304,15]],[[304,4],[304,14]],["fpnew_pkg"],["typedef","#AnonymousStructUnion59"]],["DEFAULT_NO_RSR",[[306,2],[310,4]],[[306,24],[306,38]],["fpnew_pkg"],["localparam","rsr_impl_t"]],["DEFAULT_RSR",[[312,2],[316,4]],[[312,24],[312,35]],["fpnew_pkg"],["localparam","rsr_impl_t"]],["DONT_CARE",[[321,2],[321,36]],[[321,19],[321,28]],["fpnew_pkg"],["localparam","logic"]]],[],[[[["#AnonymousStructUnion53",[[31,10],[34,3]],[[31,10],[31,16]],["fpnew_pkg"],["struct"]],[34,2]],[[["exp_bits",[[32,4],[32,25]],[[32,17],[32,25]],["fpnew_pkg","#AnonymousStructUnion53"],["struct_union_member"]],["man_bits",[[33,4],[33,25]],[[33,17],[33,25]],["fpnew_pkg","#AnonymousStructUnion53"],["struct_union_member"]]]]],[[["int_width",[[93,2],[93,62]],[[93,34],[93,43]],["fpnew_pkg"],["function"]],[108,12]],[[["ifmt",[[93,44],[93,61]],[[93,57],[93,61]],["fpnew_pkg","int_width"],["port","int_format_e"]]]]],[[["#AnonymousStructUnion54",[[148,10],[154,3]],[[148,10],[148,16]],["fpnew_pkg"],["struct"]],[154,2]],[[["NV",[[149,4],[149,12]],[[149,10],[149,12]],["fpnew_pkg","#AnonymousStructUnion54"],["struct_union_member"]],["DZ",[[150,4],[150,12]],[[150,10],[150,12]],["fpnew_pkg","#AnonymousStructUnion54"],["struct_union_member"]],["OF",[[151,4],[151,12]],[[151,10],[151,12]],["fpnew_pkg","#AnonymousStructUnion54"],["struct_union_member"]],["UF",[[152,4],[152,12]],[[152,10],[152,12]],["fpnew_pkg","#AnonymousStructUnion54"],["struct_union_member"]],["NX",[[153,4],[153,12]],[[153,10],[153,12]],["fpnew_pkg","#AnonymousStructUnion54"],["struct_union_member"]]]]],[[["#AnonymousStructUnion55",[[157,10],[160,3]],[[157,10],[157,16]],["fpnew_pkg"],["struct"]],[160,2]],[[["src",[[158,4],[158,13]],[[158,10],[158,13]],["fpnew_pkg","#AnonymousStructUnion55"],["struct_union_member"]],["dst",[[159,4],[159,13]],[[159,10],[159,13]],["fpnew_pkg","#AnonymousStructUnion55"],["struct_union_member"]]]]],[[["#AnonymousStructUnion56",[[163,10],[172,3]],[[163,10],[163,16]],["fpnew_pkg"],["struct"]],[172,2]],[[["is_normal",[[164,4],[164,19]],[[164,10],[164,19]],["fpnew_pkg","#AnonymousStructUnion56"],["struct_union_member"]],["is_subnormal",[[165,4],[165,22]],[[165,10],[165,22]],["fpnew_pkg","#AnonymousStructUnion56"],["struct_union_member"]],["is_zero",[[166,4],[166,17]],[[166,10],[166,17]],["fpnew_pkg","#AnonymousStructUnion56"],["struct_union_member"]],["is_inf",[[167,4],[167,16]],[[167,10],[167,16]],["fpnew_pkg","#AnonymousStructUnion56"],["struct_union_member"]],["is_nan",[[168,4],[168,16]],[[168,10],[168,16]],["fpnew_pkg","#AnonymousStructUnion56"],["struct_union_member"]],["is_signalling",[[169,4],[169,23]],[[169,10],[169,23]],["fpnew_pkg","#AnonymousStructUnion56"],["struct_union_member"]],["is_quiet",[[170,4],[170,18]],[[170,10],[170,18]],["fpnew_pkg","#AnonymousStructUnion56"],["struct_union_member"]],["is_boxed",[[171,4],[171,18]],[[171,10],[171,18]],["fpnew_pkg","#AnonymousStructUnion56"],["struct_union_member"]]]]],[[["#AnonymousStructUnion57",[[215,10],[221,3]],[[215,10],[215,16]],["fpnew_pkg"],["struct"]],[221,2]],[[["Width",[[216,4],[216,22]],[[216,17],[216,22]],["fpnew_pkg","#AnonymousStructUnion57"],["struct_union_member"]],["EnableVectors",[[217,4],[217,30]],[[217,17],[217,30]],["fpnew_pkg","#AnonymousStructUnion57"],["struct_union_member"]],["EnableNanBox",[[218,4],[218,29]],[[218,17],[218,29]],["fpnew_pkg","#AnonymousStructUnion57"],["struct_union_member"]],["FpFmtMask",[[219,4],[219,26]],[[219,17],[219,26]],["fpnew_pkg","#AnonymousStructUnion57"],["struct_union_member"]],["IntFmtMask",[[220,4],[220,27]],[[220,17],[220,27]],["fpnew_pkg","#AnonymousStructUnion57"],["struct_union_member"]]]]],[[["#AnonymousStructUnion58",[[273,10],[277,3]],[[273,10],[273,16]],["fpnew_pkg"],["struct"]],[277,2]],[[["PipeRegs",[[274,4],[274,35]],[[274,27],[274,35]],["fpnew_pkg","#AnonymousStructUnion58"],["struct_union_member"]],["UnitTypes",[[275,4],[275,36]],[[275,27],[275,36]],["fpnew_pkg","#AnonymousStructUnion58"],["struct_union_member"]],["PipeConfig",[[276,4],[276,37]],[[276,27],[276,37]],["fpnew_pkg","#AnonymousStructUnion58"],["struct_union_member"]]]]],[[["#AnonymousStructUnion59",[[300,10],[304,3]],[[300,10],[300,16]],["fpnew_pkg"],["struct"]],[304,2]],[[["EnableRSR",[[301,4],[301,26]],[[301,17],[301,26]],["fpnew_pkg","#AnonymousStructUnion59"],["struct_union_member"]],["RsrPrecision",[[302,4],[302,29]],[[302,17],[302,29]],["fpnew_pkg","#AnonymousStructUnion59"],["struct_union_member"]],["LfsrInternalPrecision",[[303,4],[303,38]],[[303,17],[303,38]],["fpnew_pkg","#AnonymousStructUnion59"],["struct_union_member"]]]]],[[["minimum",[[326,2],[326,46]],[[326,25],[326,32]],["fpnew_pkg"],["function"]],[328,12]],[[["a",[[326,33],[326,38]],[[326,37],[326,38]],["fpnew_pkg","minimum"],["port","int"]],["b",[[326,40],[326,45]],[[326,44],[326,45]],["fpnew_pkg","minimum"],["port","int"]]]]],[[["maximum",[[330,2],[330,46]],[[330,25],[330,32]],["fpnew_pkg"],["function"]],[332,12]],[[["a",[[330,33],[330,38]],[[330,37],[330,38]],["fpnew_pkg","maximum"],["port","int"]],["b",[[330,40],[330,45]],[[330,44],[330,45]],["fpnew_pkg","maximum"],["port","int"]]]]],[[["fp_width",[[338,2],[338,59]],[[338,34],[338,42]],["fpnew_pkg"],["function"]],[340,12]],[[["fmt",[[338,43],[338,58]],[[338,55],[338,58]],["fpnew_pkg","fp_width"],["port","fp_format_e"]]]]],[[["max_fp_width",[[343,2],[343,63]],[[343,34],[343,46]],["fpnew_pkg"],["function"]],[349,12]],[[["cfg",[[343,47],[343,62]],[[343,59],[343,62]],["fpnew_pkg","max_fp_width"],["port","fmt_logic_t"]],["res",[[344,4],[344,34]],[[344,27],[344,30]],["fpnew_pkg","max_fp_width"],["variable","unsigned"]]]]],[[["max_dotp_dst_fp_width",[[352,2],[352,72]],[[352,34],[352,55]],["fpnew_pkg"],["function"]],[358,12]],[[["cfg",[[352,56],[352,71]],[[352,68],[352,71]],["fpnew_pkg","max_dotp_dst_fp_width"],["port","fmt_logic_t"]],["res",[[353,4],[353,34]],[[353,27],[353,30]],["fpnew_pkg","max_dotp_dst_fp_width"],["variable","unsigned"]]]]],[[["min_fp_width",[[361,2],[361,63]],[[361,34],[361,46]],["fpnew_pkg"],["function"]],[367,12]],[[["cfg",[[361,47],[361,62]],[[361,59],[361,62]],["fpnew_pkg","min_fp_width"],["port","fmt_logic_t"]],["res",[[362,4],[362,50]],[[362,27],[362,30]],["fpnew_pkg","min_fp_width"],["variable","unsigned"]]]]],[[["exp_bits",[[370,2],[370,59]],[[370,34],[370,42]],["fpnew_pkg"],["function"]],[372,12]],[[["fmt",[[370,43],[370,58]],[[370,55],[370,58]],["fpnew_pkg","exp_bits"],["port","fp_format_e"]]]]],[[["man_bits",[[375,2],[375,59]],[[375,34],[375,42]],["fpnew_pkg"],["function"]],[377,12]],[[["fmt",[[375,43],[375,58]],[[375,55],[375,58]],["fpnew_pkg","man_bits"],["port","fp_format_e"]]]]],[[["bias",[[380,2],[380,55]],[[380,34],[380,38]],["fpnew_pkg"],["function"]],[382,12]],[[["fmt",[[380,39],[380,54]],[[380,51],[380,54]],["fpnew_pkg","bias"],["port","fp_format_e"]]]]],[[["super_format",[[384,2],[384,64]],[[384,35],[384,47]],["fpnew_pkg"],["function"]],[393,12]],[[["cfg",[[384,48],[384,63]],[[384,60],[384,63]],["fpnew_pkg","super_format"],["port","fmt_logic_t"]],["res",[[385,4],[385,31]],[[385,28],[385,31]],["fpnew_pkg","super_format"],["variable","fp_encoding_t"]]]]],[[["max_int_width",[[399,2],[399,65]],[[399,34],[399,47]],["fpnew_pkg"],["function"]],[405,12]],[[["cfg",[[399,48],[399,64]],[[399,61],[399,64]],["fpnew_pkg","max_int_width"],["port","ifmt_logic_t"]],["res",[[400,4],[400,34]],[[400,27],[400,30]],["fpnew_pkg","max_int_width"],["variable","unsigned"]]]]],[[["get_opgroup",[[411,2],[411,58]],[[411,31],[411,42]],["fpnew_pkg"],["function"]],[420,12]],[[["op",[[411,43],[411,57]],[[411,55],[411,57]],["fpnew_pkg","get_opgroup"],["port","operation_e"]]]]],[[["num_operands",[[423,2],[423,61]],[[423,34],[423,46]],["fpnew_pkg"],["function"]],[432,12]],[[["grp",[[423,47],[423,60]],[[423,57],[423,60]],["fpnew_pkg","num_operands"],["port","opgroup_e"]]]]],[[["num_lanes",[[435,2],[435,91]],[[435,34],[435,43]],["fpnew_pkg"],["function"]],[437,12]],[[["width",[[435,44],[435,62]],[[435,57],[435,62]],["fpnew_pkg","num_lanes"],["port","unsigned"]],["fmt",[[435,64],[435,79]],[[435,76],[435,79]],["fpnew_pkg","num_lanes"],["port","fp_format_e"]],["vec",[[435,81],[435,90]],[[435,87],[435,90]],["fpnew_pkg","num_lanes"],["port","logic"]]]]],[[["max_num_lanes",[[440,2],[440,95]],[[440,34],[440,47]],["fpnew_pkg"],["function"]],[442,12]],[[["width",[[440,48],[440,66]],[[440,61],[440,66]],["fpnew_pkg","max_num_lanes"],["port","unsigned"]],["cfg",[[440,68],[440,83]],[[440,80],[440,83]],["fpnew_pkg","max_num_lanes"],["port","fmt_logic_t"]],["vec",[[440,85],[440,94]],[[440,91],[440,94]],["fpnew_pkg","max_num_lanes"],["port","logic"]]]]],[[["get_lane_formats",[[445,2],[447,71]],[[445,33],[445,49]],["fpnew_pkg"],["function"]],[453,12]],[[["width",[[445,50],[445,68]],[[445,63],[445,68]],["fpnew_pkg","get_lane_formats"],["port","unsigned"]],["cfg",[[446,50],[446,65]],[[446,62],[446,65]],["fpnew_pkg","get_lane_formats"],["port","fmt_logic_t"]],["lane_no",[[447,50],[447,70]],[[447,63],[447,70]],["fpnew_pkg","get_lane_formats"],["port","unsigned"]],["res",[[448,4],[448,29]],[[448,26],[448,29]],["fpnew_pkg","get_lane_formats"],["variable","fmt_logic_t"]]]]],[[["get_lane_int_formats",[[456,2],[459,76]],[[456,34],[456,54]],["fpnew_pkg"],["function"]],[471,12]],[[["width",[[456,55],[456,73]],[[456,68],[456,73]],["fpnew_pkg","get_lane_int_formats"],["port","unsigned"]],["cfg",[[457,55],[457,70]],[[457,67],[457,70]],["fpnew_pkg","get_lane_int_formats"],["port","fmt_logic_t"]],["icfg",[[458,55],[458,72]],[[458,68],[458,72]],["fpnew_pkg","get_lane_int_formats"],["port","ifmt_logic_t"]],["lane_no",[[459,55],[459,75]],[[459,68],[459,75]],["fpnew_pkg","get_lane_int_formats"],["port","unsigned"]],["res",[[460,4],[460,30]],[[460,27],[460,30]],["fpnew_pkg","get_lane_int_formats"],["variable","ifmt_logic_t"]],["lanefmts",[[461,4],[461,34]],[[461,26],[461,34]],["fpnew_pkg","get_lane_int_formats"],["variable","fmt_logic_t"]]]]],[[["get_conv_lane_formats",[[474,2],[476,76]],[[474,33],[474,54]],["fpnew_pkg"],["function"]],[483,12]],[[["width",[[474,55],[474,73]],[[474,68],[474,73]],["fpnew_pkg","get_conv_lane_formats"],["port","unsigned"]],["cfg",[[475,55],[475,70]],[[475,67],[475,70]],["fpnew_pkg","get_conv_lane_formats"],["port","fmt_logic_t"]],["lane_no",[[476,55],[476,75]],[[476,68],[476,75]],["fpnew_pkg","get_conv_lane_formats"],["port","unsigned"]],["res",[[477,4],[477,29]],[[477,26],[477,29]],["fpnew_pkg","get_conv_lane_formats"],["variable","fmt_logic_t"]]]]],[[["num_dotp_lanes",[[486,2],[487,56]],[[486,25],[486,39]],["fpnew_pkg"],["function"]],[490,12]],[[["width",[[486,40],[486,58]],[[486,53],[486,58]],["fpnew_pkg","num_dotp_lanes"],["port","unsigned"]],["cfg",[[487,40],[487,55]],[[487,52],[487,55]],["fpnew_pkg","num_dotp_lanes"],["port","fmt_logic_t"]]]]],[[["get_dotp_lane_formats",[[493,2],[495,76]],[[493,33],[493,54]],["fpnew_pkg"],["function"]],[505,12]],[[["width",[[493,55],[493,73]],[[493,68],[493,73]],["fpnew_pkg","get_dotp_lane_formats"],["port","unsigned"]],["cfg",[[494,55],[494,70]],[[494,67],[494,70]],["fpnew_pkg","get_dotp_lane_formats"],["port","fmt_logic_t"]],["lane_no",[[495,55],[495,75]],[[495,68],[495,75]],["fpnew_pkg","get_dotp_lane_formats"],["port","unsigned"]],["res",[[496,4],[496,29]],[[496,26],[496,29]],["fpnew_pkg","get_dotp_lane_formats"],["variable","fmt_logic_t"]],["mask",[[497,4],[497,30]],[[497,26],[497,30]],["fpnew_pkg","get_dotp_lane_formats"],["variable","fmt_logic_t"]],["nr_16to32bit_lanes",[[498,4],[498,68]],[[498,17],[498,35]],["fpnew_pkg","get_dotp_lane_formats"],["variable","unsigned"]]]]],[[["get_dotp_dst_fmts",[[508,2],[508,88]],[[508,33],[508,50]],["fpnew_pkg"],["function"]],[518,12]],[[["cfg",[[508,51],[508,66]],[[508,63],[508,66]],["fpnew_pkg","get_dotp_dst_fmts"],["port","fmt_logic_t"]],["src_cfg",[[508,68],[508,87]],[[508,80],[508,87]],["fpnew_pkg","get_dotp_dst_fmts"],["port","fmt_logic_t"]],["res",[[509,4],[509,29]],[[509,26],[509,29]],["fpnew_pkg","get_dotp_dst_fmts"],["variable","fmt_logic_t"]]]]],[[["get_conv_lane_int_formats",[[521,2],[524,81]],[[521,34],[521,59]],["fpnew_pkg"],["function"]],[536,12]],[[["width",[[521,60],[521,78]],[[521,73],[521,78]],["fpnew_pkg","get_conv_lane_int_formats"],["port","unsigned"]],["cfg",[[522,60],[522,75]],[[522,72],[522,75]],["fpnew_pkg","get_conv_lane_int_formats"],["port","fmt_logic_t"]],["icfg",[[523,60],[523,77]],[[523,73],[523,77]],["fpnew_pkg","get_conv_lane_int_formats"],["port","ifmt_logic_t"]],["lane_no",[[524,60],[524,80]],[[524,73],[524,80]],["fpnew_pkg","get_conv_lane_int_formats"],["port","unsigned"]],["res",[[525,4],[525,30]],[[525,27],[525,30]],["fpnew_pkg","get_conv_lane_int_formats"],["variable","ifmt_logic_t"]],["lanefmts",[[526,4],[526,34]],[[526,26],[526,34]],["fpnew_pkg","get_conv_lane_int_formats"],["variable","fmt_logic_t"]]]]],[[["any_enabled_multi",[[539,2],[539,85]],[[539,27],[539,44]],["fpnew_pkg"],["function"]],[544,12]],[[["types",[[539,45],[539,67]],[[539,62],[539,67]],["fpnew_pkg","any_enabled_multi"],["port","fmt_unit_types_t"]],["cfg",[[539,69],[539,84]],[[539,81],[539,84]],["fpnew_pkg","any_enabled_multi"],["port","fmt_logic_t"]]]]],[[["is_first_enabled_multi",[[547,2],[549,66]],[[547,27],[547,49]],["fpnew_pkg"],["function"]],[554,12]],[[["fmt",[[547,50],[547,65]],[[547,62],[547,65]],["fpnew_pkg","is_first_enabled_multi"],["port","fp_format_e"]],["types",[[548,50],[548,72]],[[548,67],[548,72]],["fpnew_pkg","is_first_enabled_multi"],["port","fmt_unit_types_t"]],["cfg",[[549,50],[549,65]],[[549,62],[549,65]],["fpnew_pkg","is_first_enabled_multi"],["port","fmt_logic_t"]]]]],[[["get_first_enabled_multi",[[557,2],[557,97]],[[557,33],[557,56]],["fpnew_pkg"],["function"]],[562,12]],[[["types",[[557,57],[557,79]],[[557,74],[557,79]],["fpnew_pkg","get_first_enabled_multi"],["port","fmt_unit_types_t"]],["cfg",[[557,81],[557,96]],[[557,93],[557,96]],["fpnew_pkg","get_first_enabled_multi"],["port","fmt_logic_t"]]]]],[[["get_num_regs_multi",[[565,2],[567,69]],[[565,34],[565,52]],["fpnew_pkg"],["function"]],[573,12]],[[["regs",[[565,53],[565,72]],[[565,68],[565,72]],["fpnew_pkg","get_num_regs_multi"],["port","fmt_unsigned_t"]],["types",[[566,53],[566,75]],[[566,70],[566,75]],["fpnew_pkg","get_num_regs_multi"],["port","fmt_unit_types_t"]],["cfg",[[567,53],[567,68]],[[567,65],[567,68]],["fpnew_pkg","get_num_regs_multi"],["port","fmt_logic_t"]],["res",[[568,4],[568,34]],[[568,27],[568,30]],["fpnew_pkg","get_num_regs_multi"],["variable","unsigned"]]]]]]]]]],[],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_rounding.sv",[[[[[["fpnew_rounding",[[15,0],[41,2]],[[15,7],[15,21]],[],["module"]],[118,9]],[[["AbsWidth",[[16,2],[16,51]],[[16,34],[16,42]],["fpnew_rounding"],["parameter-port","unsigned"]],["EnableRSR",[[17,2],[17,51]],[[17,34],[17,43]],["fpnew_rounding"],["parameter-port","logic"]],["RsrPrecision",[[18,2],[18,52]],[[18,34],[18,46]],["fpnew_rounding"],["parameter-port","unsigned"]],["LfsrWidth",[[20,2],[20,52]],[[20,34],[20,43]],["fpnew_rounding"],["parameter-port","unsigned"]],["RstVal",[[21,2],[21,52]],[[21,34],[21,40]],["fpnew_rounding"],["parameter-port","logic"]],["clk_i",[[24,2],[24,36]],[[24,31],[24,36]],["fpnew_rounding"],["port","logic"]],["rst_ni",[[25,2],[25,37]],[[25,31],[25,37]],["fpnew_rounding"],["port","logic"]],["id_i",[[26,2],[26,35]],[[26,31],[26,35]],["fpnew_rounding"],["port","logic"]],["abs_value_i",[[28,2],[28,42]],[[28,31],[28,42]],["fpnew_rounding"],["port","logic"]],["sign_i",[[29,2],[29,37]],[[29,31],[29,37]],["fpnew_rounding"],["port","logic"]],["en_rsr_i",[[30,2],[30,39]],[[30,31],[30,39]],["fpnew_rounding"],["port","logic"]],["round_sticky_bits_i",[[32,2],[32,50]],[[32,31],[32,50]],["fpnew_rounding"],["port","logic"]],["stochastic_rounding_bits_i",[[33,2],[33,59]],[[33,33],[33,59]],["fpnew_rounding"],["port","logic"]],["rnd_mode_i",[[34,2],[34,41]],[[34,31],[34,41]],["fpnew_rounding"],["port","fpnew_pkg::roundmode_e"]],["effective_subtraction_i",[[35,2],[35,54]],[[35,31],[35,54]],["fpnew_rounding"],["port","logic"]],["abs_rounded_o",[[37,2],[37,44]],[[37,31],[37,44]],["fpnew_rounding"],["port","logic"]],["sign_o",[[38,2],[38,37]],[[38,31],[38,37]],["fpnew_rounding"],["port","logic"]],["exact_zero_o",[[40,2],[40,43]],[[40,31],[40,43]],["fpnew_rounding"],["port","logic"]],["round_up",[[43,2],[43,16]],[[43,8],[43,16]],["fpnew_rounding"],["variable","logic"]],["lfsr_out",[[58,2],[58,35]],[[58,27],[58,35]],["fpnew_rounding"],["variable","logic"]],["i_lfsr",[[61,4],[73,5]],[[67,6],[67,12]],["fpnew_rounding"],["instance","lfsr_sr"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_sdotp_multi_wrapper.sv",[[[[[["fpnew_sdotp_multi_wrapper",[[19,0],[65,2]],[[19,7],[19,32]],[],["module"]],[189,9]],[[["LaneWidth",[[20,2],[20,53]],[[20,37],[20,46]],["fpnew_sdotp_multi_wrapper"],["parameter-port","unsigned"]],["FpFmtConfig",[[21,2],[21,53]],[[21,37],[21,48]],["fpnew_sdotp_multi_wrapper"],["parameter-port","fpnew_pkg::fmt_logic_t"]],["NumPipeRegs",[[22,2],[22,52]],[[22,37],[22,48]],["fpnew_sdotp_multi_wrapper"],["parameter-port","unsigned"]],["PipeConfig",[[23,2],[23,68]],[[23,37],[23,47]],["fpnew_sdotp_multi_wrapper"],["parameter-port","fpnew_pkg::pipe_config_t"]],["TagType",[[24,2],[24,56]],[[24,37],[24,44]],["fpnew_sdotp_multi_wrapper"],["parameter-port","#Unknown"]],["AuxType",[[25,2],[25,56]],[[25,37],[25,44]],["fpnew_sdotp_multi_wrapper"],["parameter-port","#Unknown"]],["StochasticRndImplementation",[[26,2],[26,92]],[[26,37],[26,64]],["fpnew_sdotp_multi_wrapper"],["parameter-port","#Unknown"]],["FpSrcFmtConfig",[[28,2],[28,123]],[[28,36],[28,50]],["fpnew_sdotp_multi_wrapper"],["parameter-port","#Unknown"]],["FpDstFmtConfig",[[29,2],[29,110]],[[29,36],[29,50]],["fpnew_sdotp_multi_wrapper"],["parameter-port","#Unknown"]],["SRC_WIDTH",[[30,2],[30,115]],[[30,36],[30,45]],["fpnew_sdotp_multi_wrapper"],["parameter-port","#Unknown"]],["DST_WIDTH",[[31,2],[31,117]],[[31,36],[31,45]],["fpnew_sdotp_multi_wrapper"],["parameter-port","#Unknown"]],["OPERAND_WIDTH",[[32,2],[32,62]],[[32,36],[32,49]],["fpnew_sdotp_multi_wrapper"],["parameter-port","#Unknown"]],["NUM_FORMATS",[[33,2],[33,78]],[[33,36],[33,47]],["fpnew_sdotp_multi_wrapper"],["parameter-port","#Unknown"]],["clk_i",[[35,2],[35,44]],[[35,39],[35,44]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["rst_ni",[[36,2],[36,45]],[[36,39],[36,45]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["sdotp_hart_id_i",[[37,2],[37,54]],[[37,39],[37,54]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["operands_i",[[39,2],[39,49]],[[39,39],[39,49]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["is_boxed_i",[[40,2],[40,49]],[[40,39],[40,49]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["rnd_mode_i",[[41,2],[41,49]],[[41,39],[41,49]],["fpnew_sdotp_multi_wrapper"],["port","fpnew_pkg::roundmode_e"]],["op_i",[[42,2],[42,43]],[[42,39],[42,43]],["fpnew_sdotp_multi_wrapper"],["port","fpnew_pkg::operation_e"]],["op_mod_i",[[43,2],[43,47]],[[43,39],[43,47]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["src_fmt_i",[[44,2],[44,48]],[[44,39],[44,48]],["fpnew_sdotp_multi_wrapper"],["port","fpnew_pkg::fp_format_e"]],["dst_fmt_i",[[45,2],[45,48]],[[45,39],[45,48]],["fpnew_sdotp_multi_wrapper"],["port","fpnew_pkg::fp_format_e"]],["tag_i",[[46,2],[46,44]],[[46,39],[46,44]],["fpnew_sdotp_multi_wrapper"],["port","TagType"]],["mask_i",[[47,2],[47,45]],[[47,39],[47,45]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["aux_i",[[48,2],[48,44]],[[48,39],[48,44]],["fpnew_sdotp_multi_wrapper"],["port","AuxType"]],["in_valid_i",[[50,2],[50,49]],[[50,39],[50,49]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["in_ready_o",[[51,2],[51,49]],[[51,39],[51,49]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["flush_i",[[52,2],[52,46]],[[52,39],[52,46]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["result_o",[[54,2],[54,47]],[[54,39],[54,47]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["status_o",[[55,2],[55,47]],[[55,39],[55,47]],["fpnew_sdotp_multi_wrapper"],["port","fpnew_pkg::status_t"]],["extension_bit_o",[[56,2],[56,54]],[[56,39],[56,54]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["tag_o",[[57,2],[57,44]],[[57,39],[57,44]],["fpnew_sdotp_multi_wrapper"],["port","TagType"]],["mask_o",[[58,2],[58,45]],[[58,39],[58,45]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["aux_o",[[59,2],[59,44]],[[59,39],[59,44]],["fpnew_sdotp_multi_wrapper"],["port","AuxType"]],["out_valid_o",[[61,2],[61,50]],[[61,39],[61,50]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["out_ready_i",[[62,2],[62,50]],[[62,39],[62,50]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["busy_o",[[64,2],[64,45]],[[64,39],[64,45]],["fpnew_sdotp_multi_wrapper"],["port","logic"]],["N_SRC_FMT_OPERANDS",[[70,2],[70,49]],[[70,26],[70,44]],["fpnew_sdotp_multi_wrapper"],["localparam","unsigned"]],["N_DST_FMT_OPERANDS",[[71,2],[71,49]],[[71,26],[71,44]],["fpnew_sdotp_multi_wrapper"],["localparam","unsigned"]],["local_src_fmt_operand_a",[[76,2],[76,92]],[[76,69],[76,92]],["fpnew_sdotp_multi_wrapper"],["variable","logic"]],["local_src_fmt_operand_b",[[77,2],[77,92]],[[77,69],[77,92]],["fpnew_sdotp_multi_wrapper"],["variable","logic"]],["local_src_fmt_operand_c",[[78,2],[78,92]],[[78,69],[78,92]],["fpnew_sdotp_multi_wrapper"],["variable","logic"]],["local_src_fmt_operand_d",[[79,2],[79,92]],[[79,69],[79,92]],["fpnew_sdotp_multi_wrapper"],["variable","logic"]],["local_dst_fmt_operands",[[80,2],[80,91]],[[80,69],[80,91]],["fpnew_sdotp_multi_wrapper"],["variable","logic"]],["local_is_boxed",[[81,2],[81,83]],[[81,69],[81,83]],["fpnew_sdotp_multi_wrapper"],["variable","logic"]],["local_result",[[82,2],[82,81]],[[82,69],[82,81]],["fpnew_sdotp_multi_wrapper"],["variable","logic"]],["FP_WIDTH",[[97,4],[97,97]],[[97,28],[97,36]],["fpnew_sdotp_multi_wrapper"],["localparam","unsigned"]],["FP_WIDTH_MIN",[[98,4],[98,87]],[[98,28],[98,40]],["fpnew_sdotp_multi_wrapper"],["localparam","unsigned"]],["FP_WIDTH_DST_MIN",[[99,4],[99,87]],[[99,28],[99,44]],["fpnew_sdotp_multi_wrapper"],["localparam","unsigned"]],["tmp_operands",[[101,4],[101,69]],[[101,57],[101,69]],["fpnew_sdotp_multi_wrapper"],["variable","logic"]],["i_fpnew_sdotp_multi",[[144,2],[182,3]],[[152,4],[152,23]],["fpnew_sdotp_multi_wrapper"],["instance","fpnew_sdotp_multi"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_sdotp_multi.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_top.sv",[[[[[["fpnew_top",[[15,0],[59,2]],[[15,7],[15,16]],[],["module"]],[193,9]],[[["Features",[[17,2],[17,83]],[[17,44],[17,52]],["fpnew_top"],["parameter-port","fpnew_pkg::fpu_features_t"]],["Implementation",[[18,2],[18,86]],[[18,44],[18,58]],["fpnew_top"],["parameter-port","fpnew_pkg::fpu_implementation_t"]],["PulpDivsqrt",[[20,2],[20,65]],[[20,44],[20,55]],["fpnew_top"],["parameter-port","logic"]],["TagType",[[21,2],[21,66]],[[21,44],[21,51]],["fpnew_top"],["parameter-port","#Unknown"]],["TrueSIMDClass",[[22,2],[22,65]],[[22,44],[22,57]],["fpnew_top"],["parameter-port","#Unknown"]],["EnableSIMDMask",[[23,2],[23,65]],[[23,44],[23,58]],["fpnew_top"],["parameter-port","#Unknown"]],["CompressedVecCmpResult",[[24,2],[24,73]],[[24,44],[24,66]],["fpnew_top"],["parameter-port","#Unknown"]],["StochasticRndImplementation",[[25,2],[25,99]],[[25,44],[25,71]],["fpnew_top"],["parameter-port","#Unknown"]],["NumLanes",[[27,2],[27,125]],[[27,26],[27,34]],["fpnew_top"],["parameter-port","#Unknown"]],["MaskType",[[28,2],[28,61]],[[28,26],[28,34]],["fpnew_top"],["parameter-port","#Unknown"]],["WIDTH",[[29,2],[29,55]],[[29,26],[29,31]],["fpnew_top"],["parameter-port","#Unknown"]],["NUM_OPERANDS",[[30,2],[30,42]],[[30,26],[30,38]],["fpnew_top"],["parameter-port","#Unknown"]],["clk_i",[[32,2],[32,49]],[[32,44],[32,49]],["fpnew_top"],["port","logic"]],["rst_ni",[[33,2],[33,50]],[[33,44],[33,50]],["fpnew_top"],["port","logic"]],["hart_id_i",[[34,2],[34,53]],[[34,44],[34,53]],["fpnew_top"],["port","logic"]],["operands_i",[[36,2],[36,54]],[[36,44],[36,54]],["fpnew_top"],["port","logic"]],["rnd_mode_i",[[37,2],[37,54]],[[37,44],[37,54]],["fpnew_top"],["port","fpnew_pkg::roundmode_e"]],["op_i",[[38,2],[38,48]],[[38,44],[38,48]],["fpnew_top"],["port","fpnew_pkg::operation_e"]],["op_mod_i",[[39,2],[39,52]],[[39,44],[39,52]],["fpnew_top"],["port","logic"]],["src_fmt_i",[[40,2],[40,53]],[[40,44],[40,53]],["fpnew_top"],["port","fpnew_pkg::fp_format_e"]],["dst_fmt_i",[[41,2],[41,53]],[[41,44],[41,53]],["fpnew_top"],["port","fpnew_pkg::fp_format_e"]],["int_fmt_i",[[42,2],[42,53]],[[42,44],[42,53]],["fpnew_top"],["port","fpnew_pkg::int_format_e"]],["vectorial_op_i",[[43,2],[43,58]],[[43,44],[43,58]],["fpnew_top"],["port","logic"]],["tag_i",[[44,2],[44,49]],[[44,44],[44,49]],["fpnew_top"],["port","TagType"]],["simd_mask_i",[[45,2],[45,55]],[[45,44],[45,55]],["fpnew_top"],["port","MaskType"]],["in_valid_i",[[47,2],[47,54]],[[47,44],[47,54]],["fpnew_top"],["port","logic"]],["in_ready_o",[[48,2],[48,54]],[[48,44],[48,54]],["fpnew_top"],["port","logic"]],["flush_i",[[49,2],[49,51]],[[49,44],[49,51]],["fpnew_top"],["port","logic"]],["result_o",[[51,2],[51,52]],[[51,44],[51,52]],["fpnew_top"],["port","logic"]],["status_o",[[52,2],[52,52]],[[52,44],[52,52]],["fpnew_top"],["port","fpnew_pkg::status_t"]],["tag_o",[[53,2],[53,49]],[[53,44],[53,49]],["fpnew_top"],["port","TagType"]],["out_valid_o",[[55,2],[55,55]],[[55,44],[55,55]],["fpnew_top"],["port","logic"]],["out_ready_i",[[56,2],[56,55]],[[56,44],[56,55]],["fpnew_top"],["port","logic"]],["busy_o",[[58,2],[58,50]],[[58,44],[58,50]],["fpnew_top"],["port","logic"]],["NUM_OPGROUPS",[[61,2],[61,65]],[[61,26],[61,38]],["fpnew_top"],["localparam","unsigned"]],["NUM_FORMATS",[[62,2],[62,67]],[[62,26],[62,37]],["fpnew_top"],["localparam","unsigned"]],["output_t",[[67,2],[71,13]],[[71,4],[71,12]],["fpnew_top"],["typedef","#AnonymousStructUnion60"]],["opgrp_in_ready",[[74,2],[74,41]],[[74,27],[74,41]],["fpnew_top"],["variable","logic"]],["opgrp_out_valid",[[74,2],[74,58]],[[74,43],[74,58]],["fpnew_top"],["variable","opgrp_in_ready"]],["opgrp_out_ready",[[74,2],[74,75]],[[74,60],[74,75]],["fpnew_top"],["variable","opgrp_out_valid"]],["opgrp_ext",[[74,2],[74,86]],[[74,77],[74,86]],["fpnew_top"],["variable","opgrp_out_ready"]],["opgrp_busy",[[74,2],[74,98]],[[74,88],[74,98]],["fpnew_top"],["variable","opgrp_ext"]],["opgrp_outputs",[[75,2],[75,43]],[[75,30],[75,43]],["fpnew_top"],["variable","output_t"]],["is_boxed",[[77,2],[77,52]],[[77,44],[77,52]],["fpnew_top"],["variable","logic"]],["FP_WIDTH",[[86,4],[86,89]],[[86,28],[86,36]],["fpnew_top"],["localparam","unsigned"]],["simd_mask",[[100,2],[100,20]],[[100,11],[100,20]],["fpnew_top"],["variable","MaskType"]],["NUM_OPS",[[107,4],[107,92]],[[107,28],[107,35]],["fpnew_top"],["localparam","unsigned"]],["in_valid",[[109,4],[109,18]],[[109,10],[109,18]],["fpnew_top"],["variable","logic"]],["input_boxed",[[110,4],[110,52]],[[110,41],[110,52]],["fpnew_top"],["variable","logic"]],["i_opgroup_block",[[120,4],[159,5]],[[134,6],[134,21]],["fpnew_top"],["instance","fpnew_opgroup_block"]],["arbiter_output",[[165,2],[165,25]],[[165,11],[165,25]],["fpnew_top"],["variable","output_t"]],["i_arbiter",[[168,2],[184,3]],[[172,4],[172,13]],["fpnew_top"],["instance","rr_arb_tree"]]],[],[[[["#AnonymousStructUnion60",[[67,10],[71,3]],[[67,10],[67,16]],["fpnew_top"],["struct"]],[71,2]],[[["result",[[68,4],[68,30]],[[68,24],[68,30]],["fpnew_top","#AnonymousStructUnion60"],["struct_union_member"]],["status",[[69,4],[69,30]],[[69,24],[69,30]],["fpnew_top","#AnonymousStructUnion60"],["struct_union_member"]],["tag",[[70,4],[70,27]],[[70,24],[70,27]],["fpnew_top","#AnonymousStructUnion60"],["struct_union_member"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv",[[[[[["control_mvp",[[42,0],[80,3]],[[42,7],[42,18]],[],["module"]],[3412,9]],[[["Clk_CI",[[45,3],[45,60]],[[45,54],[45,60]],["control_mvp"],["port","logic"]],["Rst_RBI",[[46,3],[46,61]],[[46,54],[46,61]],["control_mvp"],["port","logic"]],["Div_start_SI",[[47,3],[47,66]],[[47,54],[47,66]],["control_mvp"],["port","logic"]],["Sqrt_start_SI",[[48,3],[48,67]],[[48,54],[48,67]],["control_mvp"],["port","logic"]],["Start_SI",[[49,3],[49,62]],[[49,54],[49,62]],["control_mvp"],["port","logic"]],["Kill_SI",[[50,3],[50,61]],[[50,54],[50,61]],["control_mvp"],["port","logic"]],["Special_case_SBI",[[51,3],[51,70]],[[51,54],[51,70]],["control_mvp"],["port","logic"]],["Special_case_dly_SBI",[[52,3],[52,74]],[[52,54],[52,74]],["control_mvp"],["port","logic"]],["Precision_ctl_SI",[[53,3],[53,70]],[[53,54],[53,70]],["control_mvp"],["port","logic"]],["Format_sel_SI",[[54,3],[54,67]],[[54,54],[54,67]],["control_mvp"],["port","logic"]],["Numerator_DI",[[55,3],[55,66]],[[55,54],[55,66]],["control_mvp"],["port","logic"]],["Exp_num_DI",[[56,3],[56,64]],[[56,54],[56,64]],["control_mvp"],["port","logic"]],["Denominator_DI",[[57,3],[57,68]],[[57,54],[57,68]],["control_mvp"],["port","logic"]],["Exp_den_DI",[[58,3],[58,64]],[[58,54],[58,64]],["control_mvp"],["port","logic"]],["Div_start_dly_SO",[[61,3],[61,70]],[[61,54],[61,70]],["control_mvp"],["port","logic"]],["Sqrt_start_dly_SO",[[62,3],[62,71]],[[62,54],[62,71]],["control_mvp"],["port","logic"]],["Div_enable_SO",[[63,3],[63,67]],[[63,54],[63,67]],["control_mvp"],["port","logic"]],["Sqrt_enable_SO",[[64,3],[64,68]],[[64,54],[64,68]],["control_mvp"],["port","logic"]],["Full_precision_SO",[[68,3],[68,71]],[[68,54],[68,71]],["control_mvp"],["port","logic"]],["FP32_SO",[[69,3],[69,61]],[[69,54],[69,61]],["control_mvp"],["port","logic"]],["FP64_SO",[[70,3],[70,61]],[[70,54],[70,61]],["control_mvp"],["port","logic"]],["FP16_SO",[[71,3],[71,61]],[[71,54],[71,61]],["control_mvp"],["port","logic"]],["FP16ALT_SO",[[72,3],[72,64]],[[72,54],[72,64]],["control_mvp"],["port","logic"]],["Ready_SO",[[74,3],[74,62]],[[74,54],[74,62]],["control_mvp"],["port","logic"]],["Done_SO",[[75,3],[75,61]],[[75,54],[75,61]],["control_mvp"],["port","logic"]],["Mant_result_prenorm_DO",[[77,3],[77,76]],[[77,54],[77,76]],["control_mvp"],["port","logic"]],["Exp_result_prenorm_DO",[[79,3],[79,75]],[[79,54],[79,75]],["control_mvp"],["port","logic"]],["Partial_remainder_DN",[[82,3],[82,74]],[[82,54],[82,74]],["control_mvp"],["variable","logic"]],["Partial_remainder_DP",[[82,3],[82,95]],[[82,75],[82,95]],["control_mvp"],["variable","Partial_remainder_DN"]],["Quotient_DP",[[83,3],[83,65]],[[83,54],[83,65]],["control_mvp"],["variable","logic"]],["Numerator_se_D",[[87,3],[87,68]],[[87,54],[87,68]],["control_mvp"],["variable","logic"]],["Denominator_se_D",[[88,3],[88,70]],[[88,54],[88,70]],["control_mvp"],["variable","logic"]],["Denominator_se_DB",[[89,3],[89,71]],[[89,54],[89,71]],["control_mvp"],["variable","logic"]],["Mant_D_sqrt_Norm",[[113,3],[113,70]],[[113,54],[113,70]],["control_mvp"],["variable","logic"]],["Format_sel_S",[[120,3],[120,64]],[[120,52],[120,64]],["control_mvp"],["variable","logic"]],["Precision_ctl_S",[[149,3],[149,69]],[[149,54],[149,69]],["control_mvp"],["variable","logic"]],["State_ctl_S",[[169,5],[169,64]],[[169,53],[169,64]],["control_mvp"],["variable","logic"]],["State_Two_iteration_unit_S",[[170,5],[170,79]],[[170,53],[170,79]],["control_mvp"],["variable","logic"]],["State_Four_iteration_unit_S",[[171,5],[171,80]],[[171,53],[171,80]],["control_mvp"],["variable","logic"]],["Div_start_dly_S",[[502,3],[502,70]],[[502,55],[502,70]],["control_mvp"],["variable","logic"]],["Sqrt_start_dly_S",[[536,3],[536,72]],[[536,56],[536,72]],["control_mvp"],["variable","logic"]],["Crtl_cnt_S",[[568,3],[568,74]],[[568,64],[568,74]],["control_mvp"],["variable","logic"]],["Start_dly_S",[[569,3],[569,75]],[[569,64],[569,75]],["control_mvp"],["variable","logic"]],["Fsm_enable_S",[[573,3],[573,27]],[[573,15],[573,27]],["control_mvp"],["variable","logic"]],["Final_state_S",[[576,3],[576,77]],[[576,64],[576,77]],["control_mvp"],["variable","logic"]],["Qcnt_one_0",[[665,2],[665,53]],[[665,43],[665,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_1",[[666,2],[666,53]],[[666,43],[666,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_2",[[667,2],[667,53]],[[667,43],[667,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_3",[[668,2],[668,53]],[[668,43],[668,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_4",[[669,2],[669,53]],[[669,43],[669,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_5",[[670,2],[670,53]],[[670,43],[670,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_6",[[671,2],[671,53]],[[671,43],[671,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_7",[[672,2],[672,53]],[[672,43],[672,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_8",[[673,2],[673,53]],[[673,43],[673,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_9",[[674,2],[674,53]],[[674,43],[674,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_10",[[675,2],[675,54]],[[675,43],[675,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_11",[[676,2],[676,54]],[[676,43],[676,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_12",[[677,2],[677,54]],[[677,43],[677,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_13",[[678,2],[678,54]],[[678,43],[678,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_14",[[679,2],[679,54]],[[679,43],[679,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_15",[[680,2],[680,54]],[[680,43],[680,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_16",[[681,2],[681,54]],[[681,43],[681,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_17",[[682,2],[682,54]],[[682,43],[682,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_18",[[683,2],[683,54]],[[683,43],[683,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_19",[[684,2],[684,54]],[[684,43],[684,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_20",[[685,2],[685,54]],[[685,43],[685,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_21",[[686,2],[686,54]],[[686,43],[686,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_22",[[687,2],[687,54]],[[687,43],[687,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_23",[[688,2],[688,54]],[[688,43],[688,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_24",[[689,2],[689,54]],[[689,43],[689,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_25",[[690,2],[690,54]],[[690,43],[690,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_26",[[691,2],[691,54]],[[691,43],[691,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_27",[[692,2],[692,54]],[[692,43],[692,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_28",[[693,2],[693,54]],[[693,43],[693,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_29",[[694,2],[694,54]],[[694,43],[694,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_30",[[695,2],[695,54]],[[695,43],[695,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_31",[[696,2],[696,54]],[[696,43],[696,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_32",[[697,2],[697,54]],[[697,43],[697,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_33",[[698,2],[698,54]],[[698,43],[698,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_34",[[699,2],[699,54]],[[699,43],[699,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_35",[[700,2],[700,54]],[[700,43],[700,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_36",[[701,2],[701,54]],[[701,43],[701,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_37",[[702,2],[702,54]],[[702,43],[702,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_38",[[703,2],[703,54]],[[703,43],[703,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_39",[[704,2],[704,54]],[[704,43],[704,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_40",[[705,2],[705,54]],[[705,43],[705,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_41",[[706,2],[706,54]],[[706,43],[706,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_42",[[707,2],[707,54]],[[707,43],[707,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_43",[[708,2],[708,54]],[[708,43],[708,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_44",[[709,2],[709,54]],[[709,43],[709,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_45",[[710,2],[710,54]],[[710,43],[710,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_46",[[711,2],[711,54]],[[711,43],[711,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_47",[[712,2],[712,54]],[[712,43],[712,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_48",[[713,2],[713,54]],[[713,43],[713,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_49",[[714,2],[714,54]],[[714,43],[714,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_50",[[715,2],[715,54]],[[715,43],[715,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_51",[[716,2],[716,54]],[[716,43],[716,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_52",[[717,2],[717,54]],[[717,43],[717,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_53",[[718,2],[718,54]],[[718,43],[718,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_54",[[719,2],[719,54]],[[719,43],[719,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_55",[[720,2],[720,54]],[[720,43],[720,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_56",[[721,2],[721,54]],[[721,43],[721,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_57",[[722,2],[722,54]],[[722,43],[722,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_58",[[723,2],[723,54]],[[723,43],[723,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_59",[[724,2],[724,54]],[[724,43],[724,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_60",[[725,2],[725,54]],[[725,43],[725,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_0",[[736,2],[736,53]],[[736,43],[736,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_1",[[737,2],[737,53]],[[737,43],[737,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_2",[[738,2],[738,53]],[[738,43],[738,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_3",[[739,2],[739,53]],[[739,43],[739,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_4",[[740,2],[740,53]],[[740,43],[740,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_5",[[741,2],[741,53]],[[741,43],[741,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_6",[[742,2],[742,53]],[[742,43],[742,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_7",[[743,2],[743,53]],[[743,43],[743,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_8",[[744,2],[744,53]],[[744,43],[744,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_9",[[745,2],[745,53]],[[745,43],[745,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_10",[[746,2],[746,54]],[[746,43],[746,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_11",[[747,2],[747,54]],[[747,43],[747,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_12",[[748,2],[748,54]],[[748,43],[748,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_13",[[749,2],[749,54]],[[749,43],[749,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_14",[[750,2],[750,54]],[[750,43],[750,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_15",[[751,2],[751,54]],[[751,43],[751,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_16",[[752,2],[752,54]],[[752,43],[752,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_17",[[753,2],[753,54]],[[753,43],[753,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_18",[[754,2],[754,54]],[[754,43],[754,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_19",[[755,2],[755,54]],[[755,43],[755,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_20",[[756,2],[756,54]],[[756,43],[756,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_21",[[757,2],[757,54]],[[757,43],[757,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_22",[[758,2],[758,54]],[[758,43],[758,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_23",[[759,2],[759,54]],[[759,43],[759,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_24",[[760,2],[760,54]],[[760,43],[760,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_25",[[761,2],[761,54]],[[761,43],[761,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_26",[[762,2],[762,54]],[[762,43],[762,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_27",[[763,2],[763,54]],[[763,43],[763,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_28",[[764,2],[764,54]],[[764,43],[764,54]],["control_mvp"],["variable","logic"]],["Qcnt_three_0",[[773,2],[773,55]],[[773,43],[773,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_1",[[774,2],[774,55]],[[774,43],[774,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_2",[[775,2],[775,55]],[[775,43],[775,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_3",[[776,2],[776,55]],[[776,43],[776,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_4",[[777,2],[777,55]],[[777,43],[777,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_5",[[778,2],[778,55]],[[778,43],[778,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_6",[[779,2],[779,55]],[[779,43],[779,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_7",[[780,2],[780,55]],[[780,43],[780,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_8",[[781,2],[781,55]],[[781,43],[781,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_9",[[782,2],[782,55]],[[782,43],[782,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_10",[[783,2],[783,56]],[[783,43],[783,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_11",[[784,2],[784,56]],[[784,43],[784,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_12",[[785,2],[785,56]],[[785,43],[785,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_13",[[786,2],[786,56]],[[786,43],[786,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_14",[[787,2],[787,56]],[[787,43],[787,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_15",[[788,2],[788,56]],[[788,43],[788,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_16",[[789,2],[789,56]],[[789,43],[789,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_17",[[790,2],[790,56]],[[790,43],[790,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_18",[[791,2],[791,56]],[[791,43],[791,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_19",[[792,2],[792,56]],[[792,43],[792,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_20",[[793,2],[793,56]],[[793,43],[793,56]],["control_mvp"],["variable","logic"]],["Qcnt_four_0",[[802,2],[802,54]],[[802,43],[802,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_1",[[803,2],[803,54]],[[803,43],[803,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_2",[[804,2],[804,54]],[[804,43],[804,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_3",[[805,2],[805,54]],[[805,43],[805,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_4",[[806,2],[806,54]],[[806,43],[806,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_5",[[807,2],[807,54]],[[807,43],[807,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_6",[[808,2],[808,54]],[[808,43],[808,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_7",[[809,2],[809,54]],[[809,43],[809,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_8",[[810,2],[810,54]],[[810,43],[810,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_9",[[811,2],[811,54]],[[811,43],[811,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_10",[[812,2],[812,55]],[[812,43],[812,55]],["control_mvp"],["variable","logic"]],["Qcnt_four_11",[[813,2],[813,55]],[[813,43],[813,55]],["control_mvp"],["variable","logic"]],["Qcnt_four_12",[[814,2],[814,55]],[[814,43],[814,55]],["control_mvp"],["variable","logic"]],["Qcnt_four_13",[[815,2],[815,55]],[[815,43],[815,55]],["control_mvp"],["variable","logic"]],["Qcnt_four_14",[[816,2],[816,55]],[[816,43],[816,55]],["control_mvp"],["variable","logic"]],["Sqrt_R0",[[824,3],[824,73]],[[824,66],[824,73]],["control_mvp"],["variable","logic"]],["Sqrt_Q0",[[824,3],[824,81]],[[824,74],[824,81]],["control_mvp"],["variable","Sqrt_R0"]],["Q_sqrt0",[[824,3],[824,89]],[[824,82],[824,89]],["control_mvp"],["variable","Sqrt_Q0"]],["Q_sqrt_com_0",[[824,3],[824,102]],[[824,90],[824,102]],["control_mvp"],["variable","Q_sqrt0"]],["Sqrt_R1",[[825,3],[825,73]],[[825,66],[825,73]],["control_mvp"],["variable","logic"]],["Sqrt_Q1",[[825,3],[825,81]],[[825,74],[825,81]],["control_mvp"],["variable","Sqrt_R1"]],["Q_sqrt1",[[825,3],[825,89]],[[825,82],[825,89]],["control_mvp"],["variable","Sqrt_Q1"]],["Q_sqrt_com_1",[[825,3],[825,102]],[[825,90],[825,102]],["control_mvp"],["variable","Q_sqrt1"]],["Sqrt_R2",[[826,3],[826,73]],[[826,66],[826,73]],["control_mvp"],["variable","logic"]],["Sqrt_Q2",[[826,3],[826,81]],[[826,74],[826,81]],["control_mvp"],["variable","Sqrt_R2"]],["Q_sqrt2",[[826,3],[826,89]],[[826,82],[826,89]],["control_mvp"],["variable","Sqrt_Q2"]],["Q_sqrt_com_2",[[826,3],[826,102]],[[826,90],[826,102]],["control_mvp"],["variable","Q_sqrt2"]],["Sqrt_R3",[[827,3],[827,73]],[[827,66],[827,73]],["control_mvp"],["variable","logic"]],["Sqrt_Q3",[[827,3],[827,81]],[[827,74],[827,81]],["control_mvp"],["variable","Sqrt_R3"]],["Q_sqrt3",[[827,3],[827,89]],[[827,82],[827,89]],["control_mvp"],["variable","Sqrt_Q3"]],["Q_sqrt_com_3",[[827,3],[827,102]],[[827,90],[827,102]],["control_mvp"],["variable","Q_sqrt3"]],["Sqrt_R4",[[827,3],[827,110]],[[827,103],[827,110]],["control_mvp"],["variable","Q_sqrt_com_3"]],["Sqrt_DI",[[830,3],[830,80]],[[830,66],[830,73]],["control_mvp"],["variable","logic"]],["Sqrt_DO",[[831,3],[831,80]],[[831,66],[831,73]],["control_mvp"],["variable","logic"]],["Sqrt_carry_DO",[[832,3],[832,79]],[[832,66],[832,79]],["control_mvp"],["variable","logic"]],["Iteration_cell_a_D",[[835,2],[835,90]],[[835,66],[835,84]],["control_mvp"],["variable","logic"]],["Iteration_cell_b_D",[[836,2],[836,90]],[[836,66],[836,84]],["control_mvp"],["variable","logic"]],["Iteration_cell_a_BMASK_D",[[837,2],[837,96]],[[837,66],[837,90]],["control_mvp"],["variable","logic"]],["Iteration_cell_b_BMASK_D",[[838,2],[838,96]],[[838,66],[838,90]],["control_mvp"],["variable","logic"]],["Iteration_cell_carry_D",[[839,2],[839,94]],[[839,66],[839,88]],["control_mvp"],["variable","logic"]],["Iteration_cell_sum_D",[[840,2],[840,92]],[[840,66],[840,86]],["control_mvp"],["variable","logic"]],["Iteration_cell_sum_AMASK_D",[[841,2],[841,98]],[[841,66],[841,92]],["control_mvp"],["variable","logic"]],["Sqrt_quotinent_S",[[844,2],[844,82]],[[844,66],[844,82]],["control_mvp"],["variable","logic"]],["Denominator_se_format_DB",[[2244,2],[2244,80]],[[2244,56],[2244,80]],["control_mvp"],["variable","logic"]],["First_iteration_cell_div_a_D",[[2251,2],[2251,80]],[[2251,52],[2251,80]],["control_mvp"],["variable","logic"]],["First_iteration_cell_div_b_D",[[2251,2],[2251,109]],[[2251,81],[2251,109]],["control_mvp"],["variable","First_iteration_cell_div_a_D"]],["Sel_b_for_first_S",[[2252,2],[2252,69]],[[2252,52],[2252,69]],["control_mvp"],["variable","logic"]],["Sec_iteration_cell_div_a_D",[[2271,2],[2271,77]],[[2271,51],[2271,77]],["control_mvp"],["variable","logic"]],["Sec_iteration_cell_div_b_D",[[2271,2],[2271,104]],[[2271,78],[2271,104]],["control_mvp"],["variable","Sec_iteration_cell_div_a_D"]],["Sel_b_for_sec_S",[[2272,2],[2272,66]],[[2272,51],[2272,66]],["control_mvp"],["variable","logic"]],["Thi_iteration_cell_div_a_D",[[2288,2],[2288,77]],[[2288,51],[2288,77]],["control_mvp"],["variable","logic"]],["Thi_iteration_cell_div_b_D",[[2288,2],[2288,104]],[[2288,78],[2288,104]],["control_mvp"],["variable","Thi_iteration_cell_div_a_D"]],["Sel_b_for_thi_S",[[2289,2],[2289,66]],[[2289,51],[2289,66]],["control_mvp"],["variable","logic"]],["Fou_iteration_cell_div_a_D",[[2305,2],[2305,77]],[[2305,51],[2305,77]],["control_mvp"],["variable","logic"]],["Fou_iteration_cell_div_b_D",[[2305,2],[2305,104]],[[2305,78],[2305,104]],["control_mvp"],["variable","Fou_iteration_cell_div_a_D"]],["Sel_b_for_fou_S",[[2306,2],[2306,66]],[[2306,51],[2306,66]],["control_mvp"],["variable","logic"]],["Mask_bits_ctl_S",[[2327,2],[2327,68]],[[2327,53],[2327,68]],["control_mvp"],["variable","logic"]],["Div_enable_SI",[[2336,2],[2336,73]],[[2336,52],[2336,65]],["control_mvp"],["variable","logic"]],["Div_start_dly_SI",[[2337,2],[2337,76]],[[2337,52],[2337,68]],["control_mvp"],["variable","logic"]],["Sqrt_enable_SI",[[2338,2],[2338,74]],[[2338,52],[2338,66]],["control_mvp"],["variable","logic"]],["i",[[2340,4],[2340,12]],[[2340,11],[2340,12]],["control_mvp"],["variable","genvar"]],["j",[[2340,4],[2340,14]],[[2340,13],[2340,14]],["control_mvp"],["variable","i"]],["iteration_div_sqrt",[[2352,10],[2363,10]],[[2352,50],[2352,68]],["control_mvp"],["instance","iteration_div_sqrt_mvp"]],["Quotient_DN",[[2419,3],[2419,38]],[[2419,27],[2419,38]],["control_mvp"],["variable","logic"]],["Exp_result_prenorm_DN",[[3355,3],[3355,52]],[[3355,31],[3355,52]],["control_mvp"],["variable","logic"]],["Exp_result_prenorm_DP",[[3355,3],[3355,74]],[[3355,53],[3355,74]],["control_mvp"],["variable","Exp_result_prenorm_DN"]],["Exp_add_a_D",[[3357,3],[3357,70]],[[3357,59],[3357,70]],["control_mvp"],["variable","logic"]],["Exp_add_b_D",[[3358,3],[3358,70]],[[3358,59],[3358,70]],["control_mvp"],["variable","logic"]],["Exp_add_c_D",[[3359,3],[3359,70]],[[3359,59],[3359,70]],["control_mvp"],["variable","logic"]],["C_BIAS_AONE",[[3361,2],[3361,69]],[[3361,58],[3361,69]],["control_mvp"],["variable","integer"]],["C_HALF_BIAS",[[3361,2],[3361,82]],[[3361,71],[3361,82]],["control_mvp"],["variable","C_BIAS_AONE"]]]]]],null,[["defs_div_sqrt_mvp",["*"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv",[[[[[["defs_div_sqrt_mvp",[[13,0],[13,26]],[[13,8],[13,25]],[],["package"]],[82,29]],[[["C_RM",[[16,3],[16,40]],[[16,14],[16,18]],["defs_div_sqrt_mvp"],["localparam"]],["C_RM_NEAREST",[[17,3],[17,43]],[[17,14],[17,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_RM_TRUNC",[[18,3],[18,43]],[[18,14],[18,24]],["defs_div_sqrt_mvp"],["localparam"]],["C_RM_PLUSINF",[[19,3],[19,43]],[[19,14],[19,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_RM_MINUSINF",[[20,3],[20,43]],[[20,14],[20,27]],["defs_div_sqrt_mvp"],["localparam"]],["C_PC",[[21,3],[21,40]],[[21,14],[21,18]],["defs_div_sqrt_mvp"],["localparam"]],["C_FS",[[22,3],[22,40]],[[22,14],[22,18]],["defs_div_sqrt_mvp"],["localparam"]],["C_IUNC",[[23,3],[23,40]],[[23,14],[23,20]],["defs_div_sqrt_mvp"],["localparam"]],["Iteration_unit_num_S",[[24,3],[24,44]],[[24,14],[24,34]],["defs_div_sqrt_mvp"],["localparam"]],["C_OP_FP64",[[27,3],[27,41]],[[27,14],[27,23]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_FP64",[[28,3],[28,41]],[[28,14],[28,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_FP64",[[29,3],[29,41]],[[29,14],[29,24]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_FP64",[[30,3],[30,43]],[[30,14],[30,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_AONE_FP64",[[31,3],[31,46]],[[31,14],[31,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_HALF_BIAS_FP64",[[32,3],[32,42]],[[32,14],[32,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_ZERO_FP64",[[33,3],[33,46]],[[33,14],[33,29]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_ONE_FP64",[[34,3],[34,46]],[[34,14],[34,28]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_INF_FP64",[[35,3],[35,46]],[[35,14],[35,28]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_ZERO_FP64",[[36,3],[36,44]],[[36,14],[36,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_NAN_FP64",[[37,3],[37,59]],[[37,14],[37,29]],["defs_div_sqrt_mvp"],["localparam"]],["C_PZERO_FP64",[[38,3],[38,62]],[[38,14],[38,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_MZERO_FP64",[[39,3],[39,62]],[[39,14],[39,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_QNAN_FP64",[[40,3],[40,62]],[[40,14],[40,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_OP_FP32",[[43,3],[43,41]],[[43,14],[43,23]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_FP32",[[44,3],[44,41]],[[44,14],[44,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_FP32",[[45,3],[45,40]],[[45,14],[45,24]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_FP32",[[46,3],[46,42]],[[46,14],[46,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_AONE_FP32",[[47,3],[47,44]],[[47,14],[47,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_HALF_BIAS_FP32",[[48,3],[48,41]],[[48,14],[48,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_ZERO_FP32",[[49,3],[49,44]],[[49,14],[49,29]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_INF_FP32",[[50,3],[50,44]],[[50,14],[50,28]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_ZERO_FP32",[[51,3],[51,44]],[[51,14],[51,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_PZERO_FP32",[[52,3],[52,52]],[[52,14],[52,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_MZERO_FP32",[[53,3],[53,52]],[[53,14],[53,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_QNAN_FP32",[[54,3],[54,52]],[[54,14],[54,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_OP_FP16",[[57,3],[57,41]],[[57,14],[57,23]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_FP16",[[58,3],[58,41]],[[58,14],[58,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_FP16",[[59,3],[59,40]],[[59,14],[59,24]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_FP16",[[60,3],[60,41]],[[60,14],[60,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_AONE_FP16",[[61,3],[61,44]],[[61,14],[61,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_HALF_BIAS_FP16",[[62,3],[62,40]],[[62,14],[62,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_ZERO_FP16",[[63,3],[63,44]],[[63,14],[63,29]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_INF_FP16",[[64,3],[64,44]],[[64,14],[64,28]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_ZERO_FP16",[[65,3],[65,44]],[[65,14],[65,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_PZERO_FP16",[[66,3],[66,47]],[[66,14],[66,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_MZERO_FP16",[[67,3],[67,47]],[[67,14],[67,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_QNAN_FP16",[[68,3],[68,47]],[[68,14],[68,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_OP_FP16ALT",[[71,3],[71,42]],[[71,14],[71,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_FP16ALT",[[72,3],[72,41]],[[72,14],[72,28]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_FP16ALT",[[73,3],[73,41]],[[73,14],[73,27]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_FP16ALT",[[74,3],[74,43]],[[74,14],[74,28]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_AONE_FP16ALT",[[75,3],[75,45]],[[75,14],[75,33]],["defs_div_sqrt_mvp"],["localparam"]],["C_HALF_BIAS_FP16ALT",[[76,3],[76,42]],[[76,14],[76,33]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_ZERO_FP16ALT",[[77,3],[77,45]],[[77,14],[77,32]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_INF_FP16ALT",[[78,3],[78,45]],[[78,14],[78,31]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_ZERO_FP16ALT",[[79,3],[79,44]],[[79,14],[79,33]],["defs_div_sqrt_mvp"],["localparam"]],["C_QNAN_FP16ALT",[[80,3],[80,48]],[[80,14],[80,28]],["defs_div_sqrt_mvp"],["localparam"]]]]]]],[],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv",[[[[[["div_sqrt_mvp_wrapper",[[40,0],[68,3]],[[40,7],[40,27]],[],["module"]],[231,9]],[[["PrePipeline_depth_S",[[42,3],[42,57]],[[42,15],[42,34]],["div_sqrt_mvp_wrapper"],["parameter-port","parameter"]],["PostPipeline_depth_S",[[43,3],[43,57]],[[43,15],[43,35]],["div_sqrt_mvp_wrapper"],["parameter-port","parameter"]],["Clk_CI",[[46,3],[46,48]],[[46,42],[46,48]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Rst_RBI",[[47,3],[47,49]],[[47,42],[47,49]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Div_start_SI",[[48,3],[48,54]],[[48,42],[48,54]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Sqrt_start_SI",[[49,3],[49,55]],[[49,42],[49,55]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Operand_a_DI",[[52,3],[52,54]],[[52,42],[52,54]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Operand_b_DI",[[53,3],[53,54]],[[53,42],[53,54]],["div_sqrt_mvp_wrapper"],["port","logic"]],["RM_SI",[[56,3],[56,47]],[[56,42],[56,47]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Precision_ctl_SI",[[57,3],[57,58]],[[57,42],[57,58]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Format_sel_SI",[[58,3],[58,55]],[[58,42],[58,55]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Kill_SI",[[59,3],[59,49]],[[59,42],[59,49]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Result_DO",[[62,3],[62,51]],[[62,42],[62,51]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Fflags_SO",[[65,3],[65,51]],[[65,42],[65,51]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Ready_SO",[[66,3],[66,50]],[[66,42],[66,50]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Done_SO",[[67,3],[67,49]],[[67,42],[67,49]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Div_start_S_S",[[71,3],[71,54]],[[71,41],[71,54]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Sqrt_start_S_S",[[71,3],[71,69]],[[71,55],[71,69]],["div_sqrt_mvp_wrapper"],["variable","Div_start_S_S"]],["Operand_a_S_D",[[72,3],[72,54]],[[72,41],[72,54]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Operand_b_S_D",[[73,3],[73,54]],[[73,41],[73,54]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["RM_S_S",[[76,3],[76,47]],[[76,41],[76,47]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Precision_ctl_S_S",[[77,3],[77,58]],[[77,41],[77,58]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Format_sel_S_S",[[78,3],[78,55]],[[78,41],[78,55]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Kill_S_S",[[79,3],[79,49]],[[79,41],[79,49]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Result_D",[[82,2],[82,49]],[[82,41],[82,49]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Ready_S",[[83,2],[83,48]],[[83,41],[83,48]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Done_S",[[84,2],[84,47]],[[84,41],[84,47]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Fflags_S",[[85,2],[85,49]],[[85,41],[85,49]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["div_top_U0",[[141,10],[158,10]],[[141,28],[141,38]],["div_sqrt_mvp_wrapper"],["instance","div_sqrt_top_mvp"]],["Result_dly_S_D",[[165,2],[165,46]],[[165,32],[165,46]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Ready_dly_S_S",[[166,2],[166,45]],[[166,32],[166,45]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Done_dly_S_S",[[167,2],[167,44]],[[167,32],[167,44]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Fflags_dly_S_S",[[168,2],[168,46]],[[168,32],[168,46]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Result_dly_D_D",[[191,2],[191,46]],[[191,32],[191,46]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Ready_dly_D_S",[[192,2],[192,45]],[[192,32],[192,45]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Done_dly_D_S",[[193,2],[193,44]],[[193,32],[193,44]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Fflags_dly_D_S",[[194,2],[194,46]],[[194,32],[194,46]],["div_sqrt_mvp_wrapper"],["variable","logic"]]]]]],null,[["defs_div_sqrt_mvp",["*"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv",[[[[[["div_sqrt_top_mvp",[[36,0],[61,3]],[[36,7],[36,23]],[],["module"]],[179,9]],[[["Clk_CI",[[39,3],[39,48]],[[39,42],[39,48]],["div_sqrt_top_mvp"],["port","logic"]],["Rst_RBI",[[40,3],[40,49]],[[40,42],[40,49]],["div_sqrt_top_mvp"],["port","logic"]],["Div_start_SI",[[41,3],[41,54]],[[41,42],[41,54]],["div_sqrt_top_mvp"],["port","logic"]],["Sqrt_start_SI",[[42,3],[42,55]],[[42,42],[42,55]],["div_sqrt_top_mvp"],["port","logic"]],["Operand_a_DI",[[45,3],[45,54]],[[45,42],[45,54]],["div_sqrt_top_mvp"],["port","logic"]],["Operand_b_DI",[[46,3],[46,54]],[[46,42],[46,54]],["div_sqrt_top_mvp"],["port","logic"]],["RM_SI",[[49,3],[49,47]],[[49,42],[49,47]],["div_sqrt_top_mvp"],["port","logic"]],["Precision_ctl_SI",[[50,3],[50,58]],[[50,42],[50,58]],["div_sqrt_top_mvp"],["port","logic"]],["Format_sel_SI",[[51,3],[51,55]],[[51,42],[51,55]],["div_sqrt_top_mvp"],["port","logic"]],["Kill_SI",[[52,3],[52,49]],[[52,42],[52,49]],["div_sqrt_top_mvp"],["port","logic"]],["Result_DO",[[55,3],[55,51]],[[55,42],[55,51]],["div_sqrt_top_mvp"],["port","logic"]],["Fflags_SO",[[58,3],[58,51]],[[58,42],[58,51]],["div_sqrt_top_mvp"],["port","logic"]],["Ready_SO",[[59,3],[59,50]],[[59,42],[59,50]],["div_sqrt_top_mvp"],["port","logic"]],["Done_SO",[[60,3],[60,49]],[[60,42],[60,49]],["div_sqrt_top_mvp"],["port","logic"]],["Exp_a_D",[[68,3],[68,47]],[[68,40],[68,47]],["div_sqrt_top_mvp"],["variable","logic"]],["Exp_b_D",[[69,3],[69,47]],[[69,40],[69,47]],["div_sqrt_top_mvp"],["variable","logic"]],["Mant_a_D",[[70,3],[70,48]],[[70,40],[70,48]],["div_sqrt_top_mvp"],["variable","logic"]],["Mant_b_D",[[71,3],[71,48]],[[71,40],[71,48]],["div_sqrt_top_mvp"],["variable","logic"]],["Exp_z_D",[[73,3],[73,47]],[[73,40],[73,47]],["div_sqrt_top_mvp"],["variable","logic"]],["Mant_z_D",[[74,3],[74,48]],[[74,40],[74,48]],["div_sqrt_top_mvp"],["variable","logic"]],["Sign_z_D",[[75,3],[75,48]],[[75,40],[75,48]],["div_sqrt_top_mvp"],["variable","logic"]],["Start_S",[[76,3],[76,47]],[[76,40],[76,47]],["div_sqrt_top_mvp"],["variable","logic"]],["RM_dly_S",[[77,3],[77,48]],[[77,40],[77,48]],["div_sqrt_top_mvp"],["variable","logic"]],["Div_enable_S",[[78,3],[78,52]],[[78,40],[78,52]],["div_sqrt_top_mvp"],["variable","logic"]],["Sqrt_enable_S",[[79,3],[79,53]],[[79,40],[79,53]],["div_sqrt_top_mvp"],["variable","logic"]],["Inf_a_S",[[80,3],[80,47]],[[80,40],[80,47]],["div_sqrt_top_mvp"],["variable","logic"]],["Inf_b_S",[[81,3],[81,47]],[[81,40],[81,47]],["div_sqrt_top_mvp"],["variable","logic"]],["Zero_a_S",[[82,3],[82,48]],[[82,40],[82,48]],["div_sqrt_top_mvp"],["variable","logic"]],["Zero_b_S",[[83,3],[83,48]],[[83,40],[83,48]],["div_sqrt_top_mvp"],["variable","logic"]],["NaN_a_S",[[84,3],[84,47]],[[84,40],[84,47]],["div_sqrt_top_mvp"],["variable","logic"]],["NaN_b_S",[[85,3],[85,47]],[[85,40],[85,47]],["div_sqrt_top_mvp"],["variable","logic"]],["SNaN_S",[[86,3],[86,46]],[[86,40],[86,46]],["div_sqrt_top_mvp"],["variable","logic"]],["Special_case_SB",[[87,3],[87,55]],[[87,40],[87,55]],["div_sqrt_top_mvp"],["variable","logic"]],["Special_case_dly_SB",[[87,3],[87,75]],[[87,56],[87,75]],["div_sqrt_top_mvp"],["variable","Special_case_SB"]],["Full_precision_S",[[89,3],[89,25]],[[89,9],[89,25]],["div_sqrt_top_mvp"],["variable","logic"]],["FP32_S",[[90,3],[90,15]],[[90,9],[90,15]],["div_sqrt_top_mvp"],["variable","logic"]],["FP64_S",[[91,3],[91,15]],[[91,9],[91,15]],["div_sqrt_top_mvp"],["variable","logic"]],["FP16_S",[[92,3],[92,15]],[[92,9],[92,15]],["div_sqrt_top_mvp"],["variable","logic"]],["FP16ALT_S",[[93,3],[93,18]],[[93,9],[93,18]],["div_sqrt_top_mvp"],["variable","logic"]],["preprocess_U0",[[96,1],[123,4]],[[96,17],[96,30]],["div_sqrt_top_mvp"],["instance","preprocess_mvp"]],["nrbd_nrsc_U0",[[125,1],[152,5]],[[125,17],[125,29]],["div_sqrt_top_mvp"],["instance","nrbd_nrsc_mvp"]],["fpu_norm_U0",[[155,1],[177,4]],[[155,20],[155,31]],["div_sqrt_top_mvp"],["instance","norm_div_sqrt_mvp"]]]]]],null,[["defs_div_sqrt_mvp",["*"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv",[[[[[["iteration_div_sqrt_mvp",[[31,0],[47,6]],[[31,7],[31,29]],[],["module"]],[60,9]],[[["WIDTH",[[33,3],[33,23]],[[33,15],[33,20]],["iteration_div_sqrt_mvp"],["parameter-port","parameter"]],["A_DI",[[37,3],[37,36]],[[37,32],[37,36]],["iteration_div_sqrt_mvp"],["port","logic"]],["B_DI",[[38,3],[38,36]],[[38,32],[38,36]],["iteration_div_sqrt_mvp"],["port","logic"]],["Div_enable_SI",[[39,3],[39,45]],[[39,32],[39,45]],["iteration_div_sqrt_mvp"],["port","logic"]],["Div_start_dly_SI",[[40,3],[40,48]],[[40,32],[40,48]],["iteration_div_sqrt_mvp"],["port","logic"]],["Sqrt_enable_SI",[[41,3],[41,46]],[[41,32],[41,46]],["iteration_div_sqrt_mvp"],["port","logic"]],["D_DI",[[42,3],[42,36]],[[42,32],[42,36]],["iteration_div_sqrt_mvp"],["port","logic"]],["D_DO",[[44,3],[44,36]],[[44,32],[44,36]],["iteration_div_sqrt_mvp"],["port","logic"]],["Sum_DO",[[45,3],[45,38]],[[45,32],[45,38]],["iteration_div_sqrt_mvp"],["port","logic"]],["Carry_out_DO",[[46,3],[46,44]],[[46,32],[46,44]],["iteration_div_sqrt_mvp"],["port","logic"]],["D_carry_D",[[49,3],[49,41]],[[49,32],[49,41]],["iteration_div_sqrt_mvp"],["variable","logic"]],["Sqrt_cin_D",[[50,3],[50,42]],[[50,32],[50,42]],["iteration_div_sqrt_mvp"],["variable","logic"]],["Cin_D",[[51,3],[51,37]],[[51,32],[51,37]],["iteration_div_sqrt_mvp"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv",[[[[[["norm_div_sqrt_mvp",[[45,0],[68,5]],[[45,7],[45,24]],[],["module"]],[469,9]],[[["Mant_in_DI",[[47,3],[47,58]],[[47,48],[47,58]],["norm_div_sqrt_mvp"],["port","logic"]],["Exp_in_DI",[[48,3],[48,57]],[[48,48],[48,57]],["norm_div_sqrt_mvp"],["port","signed"]],["Sign_in_DI",[[49,3],[49,58]],[[49,48],[49,58]],["norm_div_sqrt_mvp"],["port","logic"]],["Div_enable_SI",[[50,3],[50,61]],[[50,48],[50,61]],["norm_div_sqrt_mvp"],["port","logic"]],["Sqrt_enable_SI",[[51,3],[51,62]],[[51,48],[51,62]],["norm_div_sqrt_mvp"],["port","logic"]],["Inf_a_SI",[[52,3],[52,56]],[[52,48],[52,56]],["norm_div_sqrt_mvp"],["port","logic"]],["Inf_b_SI",[[53,3],[53,56]],[[53,48],[53,56]],["norm_div_sqrt_mvp"],["port","logic"]],["Zero_a_SI",[[54,3],[54,57]],[[54,48],[54,57]],["norm_div_sqrt_mvp"],["port","logic"]],["Zero_b_SI",[[55,3],[55,57]],[[55,48],[55,57]],["norm_div_sqrt_mvp"],["port","logic"]],["NaN_a_SI",[[56,3],[56,56]],[[56,48],[56,56]],["norm_div_sqrt_mvp"],["port","logic"]],["NaN_b_SI",[[57,3],[57,56]],[[57,48],[57,56]],["norm_div_sqrt_mvp"],["port","logic"]],["SNaN_SI",[[58,3],[58,55]],[[58,48],[58,55]],["norm_div_sqrt_mvp"],["port","logic"]],["RM_SI",[[59,3],[59,53]],[[59,48],[59,53]],["norm_div_sqrt_mvp"],["port","logic"]],["Full_precision_SI",[[60,3],[60,65]],[[60,48],[60,65]],["norm_div_sqrt_mvp"],["port","logic"]],["FP32_SI",[[61,3],[61,55]],[[61,48],[61,55]],["norm_div_sqrt_mvp"],["port","logic"]],["FP64_SI",[[62,3],[62,55]],[[62,48],[62,55]],["norm_div_sqrt_mvp"],["port","logic"]],["FP16_SI",[[63,3],[63,55]],[[63,48],[63,55]],["norm_div_sqrt_mvp"],["port","logic"]],["FP16ALT_SI",[[64,3],[64,58]],[[64,48],[64,58]],["norm_div_sqrt_mvp"],["port","logic"]],["Result_DO",[[66,3],[66,57]],[[66,48],[66,57]],["norm_div_sqrt_mvp"],["port","logic"]],["Fflags_SO",[[67,3],[67,57]],[[67,48],[67,57]],["norm_div_sqrt_mvp"],["port","logic"]],["Sign_res_D",[[71,3],[71,58]],[[71,48],[71,58]],["norm_div_sqrt_mvp"],["variable","logic"]],["NV_OP_S",[[73,3],[73,55]],[[73,48],[73,55]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_OF_S",[[74,3],[74,56]],[[74,48],[74,56]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_UF_S",[[75,3],[75,56]],[[75,48],[75,56]],["norm_div_sqrt_mvp"],["variable","logic"]],["Div_Zero_S",[[76,3],[76,58]],[[76,48],[76,58]],["norm_div_sqrt_mvp"],["variable","logic"]],["In_Exact_S",[[77,3],[77,58]],[[77,48],[77,58]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_res_norm_D",[[82,3],[82,63]],[[82,48],[82,63]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_res_norm_D",[[83,3],[83,62]],[[83,48],[83,62]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_Max_RS_FP64_D",[[89,2],[89,65]],[[89,48],[89,65]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_Max_RS_FP32_D",[[90,2],[90,65]],[[90,48],[90,65]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_Max_RS_FP16_D",[[91,2],[91,65]],[[91,48],[91,65]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_Max_RS_FP16ALT_D",[[92,2],[92,68]],[[92,48],[92,68]],["norm_div_sqrt_mvp"],["variable","logic"]],["Num_RS_D",[[98,2],[98,56]],[[98,48],[98,56]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_RS_D",[[100,2],[100,57]],[[100,48],[100,57]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_forsticky_D",[[101,2],[101,64]],[[101,48],[101,64]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_subOne_D",[[104,2],[104,60]],[[104,48],[104,60]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_lower_D",[[108,3],[108,60]],[[108,48],[108,60]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_sticky_bit_D",[[109,3],[109,65]],[[109,48],[109,65]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_forround_D",[[110,3],[110,63]],[[110,48],[110,63]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_upper_D",[[364,3],[364,55]],[[364,43],[364,55]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_upperRounded_D",[[365,3],[365,62]],[[365,43],[365,62]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_roundUp_S",[[366,3],[366,57]],[[366,43],[366,57]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_rounded_S",[[367,3],[367,57]],[[367,43],[367,57]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_renorm_S",[[419,2],[419,53]],[[419,40],[419,53]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_roundUp_Vector_S",[[420,2],[420,61]],[[420,40],[420,61]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_res_round_D",[[431,2],[431,56]],[[431,40],[431,56]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_res_round_D",[[432,2],[432,55]],[[432,40],[432,55]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_before_format_ctl_D",[[441,2],[441,64]],[[441,40],[441,64]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_before_format_ctl_D",[[442,2],[442,63]],[[442,40],[442,63]],["norm_div_sqrt_mvp"],["variable","logic"]]]]]],null,[["defs_div_sqrt_mvp",["*"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv",[[[[[["nrbd_nrsc_mvp",[[35,0],[65,6]],[[35,7],[35,20]],[],["module"]],[103,9]],[[["Clk_CI",[[38,3],[38,53]],[[38,47],[38,53]],["nrbd_nrsc_mvp"],["port","logic"]],["Rst_RBI",[[39,3],[39,54]],[[39,47],[39,54]],["nrbd_nrsc_mvp"],["port","logic"]],["Div_start_SI",[[40,3],[40,59]],[[40,47],[40,59]],["nrbd_nrsc_mvp"],["port","logic"]],["Sqrt_start_SI",[[41,3],[41,60]],[[41,47],[41,60]],["nrbd_nrsc_mvp"],["port","logic"]],["Start_SI",[[42,3],[42,55]],[[42,47],[42,55]],["nrbd_nrsc_mvp"],["port","logic"]],["Kill_SI",[[43,3],[43,54]],[[43,47],[43,54]],["nrbd_nrsc_mvp"],["port","logic"]],["Special_case_SBI",[[44,3],[44,63]],[[44,47],[44,63]],["nrbd_nrsc_mvp"],["port","logic"]],["Special_case_dly_SBI",[[45,3],[45,67]],[[45,47],[45,67]],["nrbd_nrsc_mvp"],["port","logic"]],["Precision_ctl_SI",[[46,3],[46,63]],[[46,47],[46,63]],["nrbd_nrsc_mvp"],["port","logic"]],["Format_sel_SI",[[47,3],[47,60]],[[47,47],[47,60]],["nrbd_nrsc_mvp"],["port","logic"]],["Mant_a_DI",[[48,3],[48,56]],[[48,47],[48,56]],["nrbd_nrsc_mvp"],["port","logic"]],["Mant_b_DI",[[49,3],[49,56]],[[49,47],[49,56]],["nrbd_nrsc_mvp"],["port","logic"]],["Exp_a_DI",[[50,3],[50,55]],[[50,47],[50,55]],["nrbd_nrsc_mvp"],["port","logic"]],["Exp_b_DI",[[51,3],[51,55]],[[51,47],[51,55]],["nrbd_nrsc_mvp"],["port","logic"]],["Div_enable_SO",[[53,3],[53,60]],[[53,47],[53,60]],["nrbd_nrsc_mvp"],["port","logic"]],["Sqrt_enable_SO",[[54,3],[54,61]],[[54,47],[54,61]],["nrbd_nrsc_mvp"],["port","logic"]],["Full_precision_SO",[[56,3],[56,64]],[[56,47],[56,64]],["nrbd_nrsc_mvp"],["port","logic"]],["FP32_SO",[[57,3],[57,54]],[[57,47],[57,54]],["nrbd_nrsc_mvp"],["port","logic"]],["FP64_SO",[[58,3],[58,54]],[[58,47],[58,54]],["nrbd_nrsc_mvp"],["port","logic"]],["FP16_SO",[[59,3],[59,54]],[[59,47],[59,54]],["nrbd_nrsc_mvp"],["port","logic"]],["FP16ALT_SO",[[60,3],[60,57]],[[60,47],[60,57]],["nrbd_nrsc_mvp"],["port","logic"]],["Ready_SO",[[61,3],[61,55]],[[61,47],[61,55]],["nrbd_nrsc_mvp"],["port","logic"]],["Done_SO",[[62,3],[62,54]],[[62,47],[62,54]],["nrbd_nrsc_mvp"],["port","logic"]],["Mant_z_DO",[[63,3],[63,56]],[[63,47],[63,56]],["nrbd_nrsc_mvp"],["port","logic"]],["Exp_z_DO",[[64,3],[64,55]],[[64,47],[64,55]],["nrbd_nrsc_mvp"],["port","logic"]],["Div_start_dly_S",[[68,4],[68,61]],[[68,46],[68,61]],["nrbd_nrsc_mvp"],["variable","logic"]],["Sqrt_start_dly_S",[[68,4],[68,78]],[[68,62],[68,78]],["nrbd_nrsc_mvp"],["variable","Div_start_dly_S"]],["control_U0",[[71,0],[99,1]],[[71,20],[71,30]],["nrbd_nrsc_mvp"],["instance","control_mvp"]]]]]],null,[["defs_div_sqrt_mvp",["*"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv",[[[[[["preprocess_mvp",[[36,0],[68,5]],[[36,7],[36,21]],[],["module"]],[424,9]],[[["Clk_CI",[[38,3],[38,39]],[[38,33],[38,39]],["preprocess_mvp"],["port","logic"]],["Rst_RBI",[[39,3],[39,40]],[[39,33],[39,40]],["preprocess_mvp"],["port","logic"]],["Div_start_SI",[[40,3],[40,45]],[[40,33],[40,45]],["preprocess_mvp"],["port","logic"]],["Sqrt_start_SI",[[41,3],[41,46]],[[41,33],[41,46]],["preprocess_mvp"],["port","logic"]],["Ready_SI",[[42,3],[42,41]],[[42,33],[42,41]],["preprocess_mvp"],["port","logic"]],["Operand_a_DI",[[44,3],[44,45]],[[44,33],[44,45]],["preprocess_mvp"],["port","logic"]],["Operand_b_DI",[[45,3],[45,45]],[[45,33],[45,45]],["preprocess_mvp"],["port","logic"]],["RM_SI",[[46,3],[46,38]],[[46,33],[46,38]],["preprocess_mvp"],["port","logic"]],["Format_sel_SI",[[47,3],[47,46]],[[47,33],[47,46]],["preprocess_mvp"],["port","logic"]],["Start_SO",[[50,3],[50,41]],[[50,33],[50,41]],["preprocess_mvp"],["port","logic"]],["Exp_a_DO_norm",[[51,3],[51,46]],[[51,33],[51,46]],["preprocess_mvp"],["port","logic"]],["Exp_b_DO_norm",[[52,3],[52,46]],[[52,33],[52,46]],["preprocess_mvp"],["port","logic"]],["Mant_a_DO_norm",[[53,3],[53,47]],[[53,33],[53,47]],["preprocess_mvp"],["port","logic"]],["Mant_b_DO_norm",[[54,3],[54,47]],[[54,33],[54,47]],["preprocess_mvp"],["port","logic"]],["RM_dly_SO",[[56,3],[56,42]],[[56,33],[56,42]],["preprocess_mvp"],["port","logic"]],["Sign_z_DO",[[58,3],[58,42]],[[58,33],[58,42]],["preprocess_mvp"],["port","logic"]],["Inf_a_SO",[[59,3],[59,41]],[[59,33],[59,41]],["preprocess_mvp"],["port","logic"]],["Inf_b_SO",[[60,3],[60,41]],[[60,33],[60,41]],["preprocess_mvp"],["port","logic"]],["Zero_a_SO",[[61,3],[61,42]],[[61,33],[61,42]],["preprocess_mvp"],["port","logic"]],["Zero_b_SO",[[62,3],[62,42]],[[62,33],[62,42]],["preprocess_mvp"],["port","logic"]],["NaN_a_SO",[[63,3],[63,41]],[[63,33],[63,41]],["preprocess_mvp"],["port","logic"]],["NaN_b_SO",[[64,3],[64,41]],[[64,33],[64,41]],["preprocess_mvp"],["port","logic"]],["SNaN_SO",[[65,3],[65,40]],[[65,33],[65,40]],["preprocess_mvp"],["port","logic"]],["Special_case_SBO",[[66,3],[66,49]],[[66,33],[66,49]],["preprocess_mvp"],["port","logic"]],["Special_case_dly_SBO",[[67,3],[67,53]],[[67,33],[67,53]],["preprocess_mvp"],["port","logic"]],["Hb_a_D",[[71,3],[71,39]],[[71,33],[71,39]],["preprocess_mvp"],["variable","logic"]],["Hb_b_D",[[72,3],[72,39]],[[72,33],[72,39]],["preprocess_mvp"],["variable","logic"]],["Exp_a_D",[[74,3],[74,40]],[[74,33],[74,40]],["preprocess_mvp"],["variable","logic"]],["Exp_b_D",[[75,3],[75,40]],[[75,33],[75,40]],["preprocess_mvp"],["variable","logic"]],["Mant_a_NonH_D",[[76,3],[76,46]],[[76,33],[76,46]],["preprocess_mvp"],["variable","logic"]],["Mant_b_NonH_D",[[77,3],[77,46]],[[77,33],[77,46]],["preprocess_mvp"],["variable","logic"]],["Mant_a_D",[[78,3],[78,41]],[[78,33],[78,41]],["preprocess_mvp"],["variable","logic"]],["Mant_b_D",[[79,3],[79,41]],[[79,33],[79,41]],["preprocess_mvp"],["variable","logic"]],["Sign_a_D",[[84,3],[84,38]],[[84,30],[84,38]],["preprocess_mvp"],["variable","logic"]],["Sign_b_D",[[84,3],[84,47]],[[84,39],[84,47]],["preprocess_mvp"],["variable","Sign_a_D"]],["Start_S",[[85,3],[85,37]],[[85,30],[85,37]],["preprocess_mvp"],["variable","logic"]],["Mant_a_prenorm_zero_S",[[144,3],[144,44]],[[144,23],[144,44]],["preprocess_mvp"],["variable","logic"]],["Mant_b_prenorm_zero_S",[[145,3],[145,44]],[[145,23],[145,44]],["preprocess_mvp"],["variable","logic"]],["Exp_a_prenorm_zero_S",[[147,3],[147,43]],[[147,23],[147,43]],["preprocess_mvp"],["variable","logic"]],["Exp_b_prenorm_zero_S",[[148,3],[148,43]],[[148,23],[148,43]],["preprocess_mvp"],["variable","logic"]],["Exp_a_prenorm_Inf_NaN_S",[[152,3],[152,46]],[[152,23],[152,46]],["preprocess_mvp"],["variable","logic"]],["Exp_b_prenorm_Inf_NaN_S",[[153,3],[153,46]],[[153,23],[153,46]],["preprocess_mvp"],["variable","logic"]],["Mant_a_prenorm_QNaN_S",[[155,3],[155,44]],[[155,23],[155,44]],["preprocess_mvp"],["variable","logic"]],["Mant_a_prenorm_SNaN_S",[[156,3],[156,44]],[[156,23],[156,44]],["preprocess_mvp"],["variable","logic"]],["Mant_b_prenorm_QNaN_S",[[157,3],[157,44]],[[157,23],[157,44]],["preprocess_mvp"],["variable","logic"]],["Mant_b_prenorm_SNaN_S",[[158,3],[158,44]],[[158,23],[158,44]],["preprocess_mvp"],["variable","logic"]],["Zero_a_SN",[[202,3],[202,32]],[[202,23],[202,32]],["preprocess_mvp"],["variable","logic"]],["Zero_a_SP",[[202,3],[202,42]],[[202,33],[202,42]],["preprocess_mvp"],["variable","Zero_a_SN"]],["Zero_b_SN",[[203,3],[203,32]],[[203,23],[203,32]],["preprocess_mvp"],["variable","logic"]],["Zero_b_SP",[[203,3],[203,42]],[[203,33],[203,42]],["preprocess_mvp"],["variable","Zero_b_SN"]],["Inf_a_SN",[[204,3],[204,31]],[[204,23],[204,31]],["preprocess_mvp"],["variable","logic"]],["Inf_a_SP",[[204,3],[204,40]],[[204,32],[204,40]],["preprocess_mvp"],["variable","Inf_a_SN"]],["Inf_b_SN",[[205,3],[205,31]],[[205,23],[205,31]],["preprocess_mvp"],["variable","logic"]],["Inf_b_SP",[[205,3],[205,40]],[[205,32],[205,40]],["preprocess_mvp"],["variable","Inf_b_SN"]],["NaN_a_SN",[[206,3],[206,31]],[[206,23],[206,31]],["preprocess_mvp"],["variable","logic"]],["NaN_a_SP",[[206,3],[206,40]],[[206,32],[206,40]],["preprocess_mvp"],["variable","NaN_a_SN"]],["NaN_b_SN",[[207,3],[207,31]],[[207,23],[207,31]],["preprocess_mvp"],["variable","logic"]],["NaN_b_SP",[[207,3],[207,40]],[[207,32],[207,40]],["preprocess_mvp"],["variable","NaN_b_SN"]],["SNaN_SN",[[208,3],[208,30]],[[208,23],[208,30]],["preprocess_mvp"],["variable","logic"]],["SNaN_SP",[[208,3],[208,38]],[[208,31],[208,38]],["preprocess_mvp"],["variable","SNaN_SN"]],["Sign_z_DN",[[273,3],[273,36]],[[273,27],[273,36]],["preprocess_mvp"],["variable","logic"]],["Sign_z_DP",[[274,3],[274,36]],[[274,27],[274,36]],["preprocess_mvp"],["variable","logic"]],["RM_DN",[[298,3],[298,42]],[[298,37],[298,42]],["preprocess_mvp"],["variable","logic"]],["RM_DP",[[299,3],[299,42]],[[299,37],[299,42]],["preprocess_mvp"],["variable","logic"]],["Mant_leadingOne_a",[[322,3],[322,49]],[[322,32],[322,49]],["preprocess_mvp"],["variable","logic"]],["Mant_leadingOne_b",[[322,3],[322,68]],[[322,51],[322,68]],["preprocess_mvp"],["variable","Mant_leadingOne_a"]],["Mant_zero_S_a",[[323,3],[323,45]],[[323,32],[323,45]],["preprocess_mvp"],["variable","logic"]],["Mant_zero_S_b",[[323,3],[323,59]],[[323,46],[323,59]],["preprocess_mvp"],["variable","Mant_zero_S_a"]],["LOD_Ua",[[325,2],[332,3]],[[328,4],[328,10]],["preprocess_mvp"],["instance","lzc"]],["Mant_a_norm_DN",[[334,3],[334,50]],[[334,36],[334,50]],["preprocess_mvp"],["variable","logic"]],["Mant_a_norm_DP",[[334,3],[334,65]],[[334,51],[334,65]],["preprocess_mvp"],["variable","Mant_a_norm_DN"]],["Exp_a_norm_DN",[[350,3],[350,48]],[[350,35],[350,48]],["preprocess_mvp"],["variable","logic"]],["Exp_a_norm_DP",[[350,3],[350,62]],[[350,49],[350,62]],["preprocess_mvp"],["variable","Exp_a_norm_DN"]],["LOD_Ub",[[365,2],[372,3]],[[368,4],[368,10]],["preprocess_mvp"],["instance","lzc"]],["Mant_b_norm_DN",[[375,3],[375,50]],[[375,36],[375,50]],["preprocess_mvp"],["variable","logic"]],["Mant_b_norm_DP",[[375,3],[375,65]],[[375,51],[375,65]],["preprocess_mvp"],["variable","Mant_b_norm_DN"]],["Exp_b_norm_DN",[[391,3],[391,48]],[[391,35],[391,48]],["preprocess_mvp"],["variable","logic"]],["Exp_b_norm_DP",[[391,3],[391,62]],[[391,49],[391,62]],["preprocess_mvp"],["variable","Exp_b_norm_DN"]]]]]],null,[["defs_div_sqrt_mvp",["*"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/lfsr_sr.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-1306d604c3b09069/hdl/control_mvp.sv",[[[[[["control_mvp",[[42,0],[80,3]],[[42,7],[42,18]],[],["module"]],[3412,9]],[[["Clk_CI",[[45,3],[45,60]],[[45,54],[45,60]],["control_mvp"],["port","logic"]],["Rst_RBI",[[46,3],[46,61]],[[46,54],[46,61]],["control_mvp"],["port","logic"]],["Div_start_SI",[[47,3],[47,66]],[[47,54],[47,66]],["control_mvp"],["port","logic"]],["Sqrt_start_SI",[[48,3],[48,67]],[[48,54],[48,67]],["control_mvp"],["port","logic"]],["Start_SI",[[49,3],[49,62]],[[49,54],[49,62]],["control_mvp"],["port","logic"]],["Kill_SI",[[50,3],[50,61]],[[50,54],[50,61]],["control_mvp"],["port","logic"]],["Special_case_SBI",[[51,3],[51,70]],[[51,54],[51,70]],["control_mvp"],["port","logic"]],["Special_case_dly_SBI",[[52,3],[52,74]],[[52,54],[52,74]],["control_mvp"],["port","logic"]],["Precision_ctl_SI",[[53,3],[53,70]],[[53,54],[53,70]],["control_mvp"],["port","logic"]],["Format_sel_SI",[[54,3],[54,67]],[[54,54],[54,67]],["control_mvp"],["port","logic"]],["Numerator_DI",[[55,3],[55,66]],[[55,54],[55,66]],["control_mvp"],["port","logic"]],["Exp_num_DI",[[56,3],[56,64]],[[56,54],[56,64]],["control_mvp"],["port","logic"]],["Denominator_DI",[[57,3],[57,68]],[[57,54],[57,68]],["control_mvp"],["port","logic"]],["Exp_den_DI",[[58,3],[58,64]],[[58,54],[58,64]],["control_mvp"],["port","logic"]],["Div_start_dly_SO",[[61,3],[61,70]],[[61,54],[61,70]],["control_mvp"],["port","logic"]],["Sqrt_start_dly_SO",[[62,3],[62,71]],[[62,54],[62,71]],["control_mvp"],["port","logic"]],["Div_enable_SO",[[63,3],[63,67]],[[63,54],[63,67]],["control_mvp"],["port","logic"]],["Sqrt_enable_SO",[[64,3],[64,68]],[[64,54],[64,68]],["control_mvp"],["port","logic"]],["Full_precision_SO",[[68,3],[68,71]],[[68,54],[68,71]],["control_mvp"],["port","logic"]],["FP32_SO",[[69,3],[69,61]],[[69,54],[69,61]],["control_mvp"],["port","logic"]],["FP64_SO",[[70,3],[70,61]],[[70,54],[70,61]],["control_mvp"],["port","logic"]],["FP16_SO",[[71,3],[71,61]],[[71,54],[71,61]],["control_mvp"],["port","logic"]],["FP16ALT_SO",[[72,3],[72,64]],[[72,54],[72,64]],["control_mvp"],["port","logic"]],["Ready_SO",[[74,3],[74,62]],[[74,54],[74,62]],["control_mvp"],["port","logic"]],["Done_SO",[[75,3],[75,61]],[[75,54],[75,61]],["control_mvp"],["port","logic"]],["Mant_result_prenorm_DO",[[77,3],[77,76]],[[77,54],[77,76]],["control_mvp"],["port","logic"]],["Exp_result_prenorm_DO",[[79,3],[79,75]],[[79,54],[79,75]],["control_mvp"],["port","logic"]],["Partial_remainder_DN",[[82,3],[82,74]],[[82,54],[82,74]],["control_mvp"],["variable","logic"]],["Partial_remainder_DP",[[82,3],[82,95]],[[82,75],[82,95]],["control_mvp"],["variable","Partial_remainder_DN"]],["Quotient_DP",[[83,3],[83,65]],[[83,54],[83,65]],["control_mvp"],["variable","logic"]],["Numerator_se_D",[[87,3],[87,68]],[[87,54],[87,68]],["control_mvp"],["variable","logic"]],["Denominator_se_D",[[88,3],[88,70]],[[88,54],[88,70]],["control_mvp"],["variable","logic"]],["Denominator_se_DB",[[89,3],[89,71]],[[89,54],[89,71]],["control_mvp"],["variable","logic"]],["Mant_D_sqrt_Norm",[[113,3],[113,70]],[[113,54],[113,70]],["control_mvp"],["variable","logic"]],["Format_sel_S",[[120,3],[120,64]],[[120,52],[120,64]],["control_mvp"],["variable","logic"]],["Precision_ctl_S",[[149,3],[149,69]],[[149,54],[149,69]],["control_mvp"],["variable","logic"]],["State_ctl_S",[[169,5],[169,64]],[[169,53],[169,64]],["control_mvp"],["variable","logic"]],["State_Two_iteration_unit_S",[[170,5],[170,79]],[[170,53],[170,79]],["control_mvp"],["variable","logic"]],["State_Four_iteration_unit_S",[[171,5],[171,80]],[[171,53],[171,80]],["control_mvp"],["variable","logic"]],["Div_start_dly_S",[[502,3],[502,70]],[[502,55],[502,70]],["control_mvp"],["variable","logic"]],["Sqrt_start_dly_S",[[536,3],[536,72]],[[536,56],[536,72]],["control_mvp"],["variable","logic"]],["Crtl_cnt_S",[[568,3],[568,74]],[[568,64],[568,74]],["control_mvp"],["variable","logic"]],["Start_dly_S",[[569,3],[569,75]],[[569,64],[569,75]],["control_mvp"],["variable","logic"]],["Fsm_enable_S",[[573,3],[573,27]],[[573,15],[573,27]],["control_mvp"],["variable","logic"]],["Final_state_S",[[576,3],[576,77]],[[576,64],[576,77]],["control_mvp"],["variable","logic"]],["Qcnt_one_0",[[665,2],[665,53]],[[665,43],[665,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_1",[[666,2],[666,53]],[[666,43],[666,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_2",[[667,2],[667,53]],[[667,43],[667,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_3",[[668,2],[668,53]],[[668,43],[668,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_4",[[669,2],[669,53]],[[669,43],[669,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_5",[[670,2],[670,53]],[[670,43],[670,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_6",[[671,2],[671,53]],[[671,43],[671,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_7",[[672,2],[672,53]],[[672,43],[672,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_8",[[673,2],[673,53]],[[673,43],[673,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_9",[[674,2],[674,53]],[[674,43],[674,53]],["control_mvp"],["variable","logic"]],["Qcnt_one_10",[[675,2],[675,54]],[[675,43],[675,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_11",[[676,2],[676,54]],[[676,43],[676,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_12",[[677,2],[677,54]],[[677,43],[677,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_13",[[678,2],[678,54]],[[678,43],[678,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_14",[[679,2],[679,54]],[[679,43],[679,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_15",[[680,2],[680,54]],[[680,43],[680,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_16",[[681,2],[681,54]],[[681,43],[681,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_17",[[682,2],[682,54]],[[682,43],[682,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_18",[[683,2],[683,54]],[[683,43],[683,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_19",[[684,2],[684,54]],[[684,43],[684,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_20",[[685,2],[685,54]],[[685,43],[685,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_21",[[686,2],[686,54]],[[686,43],[686,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_22",[[687,2],[687,54]],[[687,43],[687,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_23",[[688,2],[688,54]],[[688,43],[688,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_24",[[689,2],[689,54]],[[689,43],[689,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_25",[[690,2],[690,54]],[[690,43],[690,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_26",[[691,2],[691,54]],[[691,43],[691,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_27",[[692,2],[692,54]],[[692,43],[692,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_28",[[693,2],[693,54]],[[693,43],[693,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_29",[[694,2],[694,54]],[[694,43],[694,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_30",[[695,2],[695,54]],[[695,43],[695,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_31",[[696,2],[696,54]],[[696,43],[696,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_32",[[697,2],[697,54]],[[697,43],[697,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_33",[[698,2],[698,54]],[[698,43],[698,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_34",[[699,2],[699,54]],[[699,43],[699,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_35",[[700,2],[700,54]],[[700,43],[700,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_36",[[701,2],[701,54]],[[701,43],[701,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_37",[[702,2],[702,54]],[[702,43],[702,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_38",[[703,2],[703,54]],[[703,43],[703,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_39",[[704,2],[704,54]],[[704,43],[704,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_40",[[705,2],[705,54]],[[705,43],[705,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_41",[[706,2],[706,54]],[[706,43],[706,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_42",[[707,2],[707,54]],[[707,43],[707,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_43",[[708,2],[708,54]],[[708,43],[708,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_44",[[709,2],[709,54]],[[709,43],[709,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_45",[[710,2],[710,54]],[[710,43],[710,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_46",[[711,2],[711,54]],[[711,43],[711,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_47",[[712,2],[712,54]],[[712,43],[712,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_48",[[713,2],[713,54]],[[713,43],[713,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_49",[[714,2],[714,54]],[[714,43],[714,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_50",[[715,2],[715,54]],[[715,43],[715,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_51",[[716,2],[716,54]],[[716,43],[716,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_52",[[717,2],[717,54]],[[717,43],[717,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_53",[[718,2],[718,54]],[[718,43],[718,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_54",[[719,2],[719,54]],[[719,43],[719,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_55",[[720,2],[720,54]],[[720,43],[720,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_56",[[721,2],[721,54]],[[721,43],[721,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_57",[[722,2],[722,54]],[[722,43],[722,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_58",[[723,2],[723,54]],[[723,43],[723,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_59",[[724,2],[724,54]],[[724,43],[724,54]],["control_mvp"],["variable","logic"]],["Qcnt_one_60",[[725,2],[725,54]],[[725,43],[725,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_0",[[736,2],[736,53]],[[736,43],[736,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_1",[[737,2],[737,53]],[[737,43],[737,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_2",[[738,2],[738,53]],[[738,43],[738,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_3",[[739,2],[739,53]],[[739,43],[739,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_4",[[740,2],[740,53]],[[740,43],[740,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_5",[[741,2],[741,53]],[[741,43],[741,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_6",[[742,2],[742,53]],[[742,43],[742,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_7",[[743,2],[743,53]],[[743,43],[743,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_8",[[744,2],[744,53]],[[744,43],[744,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_9",[[745,2],[745,53]],[[745,43],[745,53]],["control_mvp"],["variable","logic"]],["Qcnt_two_10",[[746,2],[746,54]],[[746,43],[746,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_11",[[747,2],[747,54]],[[747,43],[747,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_12",[[748,2],[748,54]],[[748,43],[748,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_13",[[749,2],[749,54]],[[749,43],[749,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_14",[[750,2],[750,54]],[[750,43],[750,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_15",[[751,2],[751,54]],[[751,43],[751,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_16",[[752,2],[752,54]],[[752,43],[752,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_17",[[753,2],[753,54]],[[753,43],[753,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_18",[[754,2],[754,54]],[[754,43],[754,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_19",[[755,2],[755,54]],[[755,43],[755,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_20",[[756,2],[756,54]],[[756,43],[756,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_21",[[757,2],[757,54]],[[757,43],[757,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_22",[[758,2],[758,54]],[[758,43],[758,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_23",[[759,2],[759,54]],[[759,43],[759,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_24",[[760,2],[760,54]],[[760,43],[760,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_25",[[761,2],[761,54]],[[761,43],[761,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_26",[[762,2],[762,54]],[[762,43],[762,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_27",[[763,2],[763,54]],[[763,43],[763,54]],["control_mvp"],["variable","logic"]],["Qcnt_two_28",[[764,2],[764,54]],[[764,43],[764,54]],["control_mvp"],["variable","logic"]],["Qcnt_three_0",[[773,2],[773,55]],[[773,43],[773,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_1",[[774,2],[774,55]],[[774,43],[774,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_2",[[775,2],[775,55]],[[775,43],[775,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_3",[[776,2],[776,55]],[[776,43],[776,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_4",[[777,2],[777,55]],[[777,43],[777,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_5",[[778,2],[778,55]],[[778,43],[778,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_6",[[779,2],[779,55]],[[779,43],[779,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_7",[[780,2],[780,55]],[[780,43],[780,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_8",[[781,2],[781,55]],[[781,43],[781,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_9",[[782,2],[782,55]],[[782,43],[782,55]],["control_mvp"],["variable","logic"]],["Qcnt_three_10",[[783,2],[783,56]],[[783,43],[783,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_11",[[784,2],[784,56]],[[784,43],[784,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_12",[[785,2],[785,56]],[[785,43],[785,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_13",[[786,2],[786,56]],[[786,43],[786,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_14",[[787,2],[787,56]],[[787,43],[787,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_15",[[788,2],[788,56]],[[788,43],[788,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_16",[[789,2],[789,56]],[[789,43],[789,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_17",[[790,2],[790,56]],[[790,43],[790,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_18",[[791,2],[791,56]],[[791,43],[791,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_19",[[792,2],[792,56]],[[792,43],[792,56]],["control_mvp"],["variable","logic"]],["Qcnt_three_20",[[793,2],[793,56]],[[793,43],[793,56]],["control_mvp"],["variable","logic"]],["Qcnt_four_0",[[802,2],[802,54]],[[802,43],[802,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_1",[[803,2],[803,54]],[[803,43],[803,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_2",[[804,2],[804,54]],[[804,43],[804,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_3",[[805,2],[805,54]],[[805,43],[805,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_4",[[806,2],[806,54]],[[806,43],[806,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_5",[[807,2],[807,54]],[[807,43],[807,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_6",[[808,2],[808,54]],[[808,43],[808,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_7",[[809,2],[809,54]],[[809,43],[809,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_8",[[810,2],[810,54]],[[810,43],[810,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_9",[[811,2],[811,54]],[[811,43],[811,54]],["control_mvp"],["variable","logic"]],["Qcnt_four_10",[[812,2],[812,55]],[[812,43],[812,55]],["control_mvp"],["variable","logic"]],["Qcnt_four_11",[[813,2],[813,55]],[[813,43],[813,55]],["control_mvp"],["variable","logic"]],["Qcnt_four_12",[[814,2],[814,55]],[[814,43],[814,55]],["control_mvp"],["variable","logic"]],["Qcnt_four_13",[[815,2],[815,55]],[[815,43],[815,55]],["control_mvp"],["variable","logic"]],["Qcnt_four_14",[[816,2],[816,55]],[[816,43],[816,55]],["control_mvp"],["variable","logic"]],["Sqrt_R0",[[824,3],[824,73]],[[824,66],[824,73]],["control_mvp"],["variable","logic"]],["Sqrt_Q0",[[824,3],[824,81]],[[824,74],[824,81]],["control_mvp"],["variable","Sqrt_R0"]],["Q_sqrt0",[[824,3],[824,89]],[[824,82],[824,89]],["control_mvp"],["variable","Sqrt_Q0"]],["Q_sqrt_com_0",[[824,3],[824,102]],[[824,90],[824,102]],["control_mvp"],["variable","Q_sqrt0"]],["Sqrt_R1",[[825,3],[825,73]],[[825,66],[825,73]],["control_mvp"],["variable","logic"]],["Sqrt_Q1",[[825,3],[825,81]],[[825,74],[825,81]],["control_mvp"],["variable","Sqrt_R1"]],["Q_sqrt1",[[825,3],[825,89]],[[825,82],[825,89]],["control_mvp"],["variable","Sqrt_Q1"]],["Q_sqrt_com_1",[[825,3],[825,102]],[[825,90],[825,102]],["control_mvp"],["variable","Q_sqrt1"]],["Sqrt_R2",[[826,3],[826,73]],[[826,66],[826,73]],["control_mvp"],["variable","logic"]],["Sqrt_Q2",[[826,3],[826,81]],[[826,74],[826,81]],["control_mvp"],["variable","Sqrt_R2"]],["Q_sqrt2",[[826,3],[826,89]],[[826,82],[826,89]],["control_mvp"],["variable","Sqrt_Q2"]],["Q_sqrt_com_2",[[826,3],[826,102]],[[826,90],[826,102]],["control_mvp"],["variable","Q_sqrt2"]],["Sqrt_R3",[[827,3],[827,73]],[[827,66],[827,73]],["control_mvp"],["variable","logic"]],["Sqrt_Q3",[[827,3],[827,81]],[[827,74],[827,81]],["control_mvp"],["variable","Sqrt_R3"]],["Q_sqrt3",[[827,3],[827,89]],[[827,82],[827,89]],["control_mvp"],["variable","Sqrt_Q3"]],["Q_sqrt_com_3",[[827,3],[827,102]],[[827,90],[827,102]],["control_mvp"],["variable","Q_sqrt3"]],["Sqrt_R4",[[827,3],[827,110]],[[827,103],[827,110]],["control_mvp"],["variable","Q_sqrt_com_3"]],["Sqrt_DI",[[830,3],[830,80]],[[830,66],[830,73]],["control_mvp"],["variable","logic"]],["Sqrt_DO",[[831,3],[831,80]],[[831,66],[831,73]],["control_mvp"],["variable","logic"]],["Sqrt_carry_DO",[[832,3],[832,79]],[[832,66],[832,79]],["control_mvp"],["variable","logic"]],["Iteration_cell_a_D",[[835,2],[835,90]],[[835,66],[835,84]],["control_mvp"],["variable","logic"]],["Iteration_cell_b_D",[[836,2],[836,90]],[[836,66],[836,84]],["control_mvp"],["variable","logic"]],["Iteration_cell_a_BMASK_D",[[837,2],[837,96]],[[837,66],[837,90]],["control_mvp"],["variable","logic"]],["Iteration_cell_b_BMASK_D",[[838,2],[838,96]],[[838,66],[838,90]],["control_mvp"],["variable","logic"]],["Iteration_cell_carry_D",[[839,2],[839,94]],[[839,66],[839,88]],["control_mvp"],["variable","logic"]],["Iteration_cell_sum_D",[[840,2],[840,92]],[[840,66],[840,86]],["control_mvp"],["variable","logic"]],["Iteration_cell_sum_AMASK_D",[[841,2],[841,98]],[[841,66],[841,92]],["control_mvp"],["variable","logic"]],["Sqrt_quotinent_S",[[844,2],[844,82]],[[844,66],[844,82]],["control_mvp"],["variable","logic"]],["Denominator_se_format_DB",[[2244,2],[2244,80]],[[2244,56],[2244,80]],["control_mvp"],["variable","logic"]],["First_iteration_cell_div_a_D",[[2251,2],[2251,80]],[[2251,52],[2251,80]],["control_mvp"],["variable","logic"]],["First_iteration_cell_div_b_D",[[2251,2],[2251,109]],[[2251,81],[2251,109]],["control_mvp"],["variable","First_iteration_cell_div_a_D"]],["Sel_b_for_first_S",[[2252,2],[2252,69]],[[2252,52],[2252,69]],["control_mvp"],["variable","logic"]],["Sec_iteration_cell_div_a_D",[[2271,2],[2271,77]],[[2271,51],[2271,77]],["control_mvp"],["variable","logic"]],["Sec_iteration_cell_div_b_D",[[2271,2],[2271,104]],[[2271,78],[2271,104]],["control_mvp"],["variable","Sec_iteration_cell_div_a_D"]],["Sel_b_for_sec_S",[[2272,2],[2272,66]],[[2272,51],[2272,66]],["control_mvp"],["variable","logic"]],["Thi_iteration_cell_div_a_D",[[2288,2],[2288,77]],[[2288,51],[2288,77]],["control_mvp"],["variable","logic"]],["Thi_iteration_cell_div_b_D",[[2288,2],[2288,104]],[[2288,78],[2288,104]],["control_mvp"],["variable","Thi_iteration_cell_div_a_D"]],["Sel_b_for_thi_S",[[2289,2],[2289,66]],[[2289,51],[2289,66]],["control_mvp"],["variable","logic"]],["Fou_iteration_cell_div_a_D",[[2305,2],[2305,77]],[[2305,51],[2305,77]],["control_mvp"],["variable","logic"]],["Fou_iteration_cell_div_b_D",[[2305,2],[2305,104]],[[2305,78],[2305,104]],["control_mvp"],["variable","Fou_iteration_cell_div_a_D"]],["Sel_b_for_fou_S",[[2306,2],[2306,66]],[[2306,51],[2306,66]],["control_mvp"],["variable","logic"]],["Mask_bits_ctl_S",[[2327,2],[2327,68]],[[2327,53],[2327,68]],["control_mvp"],["variable","logic"]],["Div_enable_SI",[[2336,2],[2336,73]],[[2336,52],[2336,65]],["control_mvp"],["variable","logic"]],["Div_start_dly_SI",[[2337,2],[2337,76]],[[2337,52],[2337,68]],["control_mvp"],["variable","logic"]],["Sqrt_enable_SI",[[2338,2],[2338,74]],[[2338,52],[2338,66]],["control_mvp"],["variable","logic"]],["i",[[2340,4],[2340,12]],[[2340,11],[2340,12]],["control_mvp"],["variable","genvar"]],["j",[[2340,4],[2340,14]],[[2340,13],[2340,14]],["control_mvp"],["variable","i"]],["iteration_div_sqrt",[[2352,10],[2363,10]],[[2352,50],[2352,68]],["control_mvp"],["instance","iteration_div_sqrt_mvp"]],["Quotient_DN",[[2419,3],[2419,38]],[[2419,27],[2419,38]],["control_mvp"],["variable","logic"]],["Exp_result_prenorm_DN",[[3355,3],[3355,52]],[[3355,31],[3355,52]],["control_mvp"],["variable","logic"]],["Exp_result_prenorm_DP",[[3355,3],[3355,74]],[[3355,53],[3355,74]],["control_mvp"],["variable","Exp_result_prenorm_DN"]],["Exp_add_a_D",[[3357,3],[3357,70]],[[3357,59],[3357,70]],["control_mvp"],["variable","logic"]],["Exp_add_b_D",[[3358,3],[3358,70]],[[3358,59],[3358,70]],["control_mvp"],["variable","logic"]],["Exp_add_c_D",[[3359,3],[3359,70]],[[3359,59],[3359,70]],["control_mvp"],["variable","logic"]],["C_BIAS_AONE",[[3361,2],[3361,69]],[[3361,58],[3361,69]],["control_mvp"],["variable","integer"]],["C_HALF_BIAS",[[3361,2],[3361,82]],[[3361,71],[3361,82]],["control_mvp"],["variable","C_BIAS_AONE"]]]]]],null,[["defs_div_sqrt_mvp",["*"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-1306d604c3b09069/hdl/defs_div_sqrt_mvp.sv",[[[[[["defs_div_sqrt_mvp",[[13,0],[13,26]],[[13,8],[13,25]],[],["package"]],[82,29]],[[["C_RM",[[16,3],[16,40]],[[16,14],[16,18]],["defs_div_sqrt_mvp"],["localparam"]],["C_RM_NEAREST",[[17,3],[17,43]],[[17,14],[17,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_RM_TRUNC",[[18,3],[18,43]],[[18,14],[18,24]],["defs_div_sqrt_mvp"],["localparam"]],["C_RM_PLUSINF",[[19,3],[19,43]],[[19,14],[19,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_RM_MINUSINF",[[20,3],[20,43]],[[20,14],[20,27]],["defs_div_sqrt_mvp"],["localparam"]],["C_PC",[[21,3],[21,40]],[[21,14],[21,18]],["defs_div_sqrt_mvp"],["localparam"]],["C_FS",[[22,3],[22,40]],[[22,14],[22,18]],["defs_div_sqrt_mvp"],["localparam"]],["C_IUNC",[[23,3],[23,40]],[[23,14],[23,20]],["defs_div_sqrt_mvp"],["localparam"]],["Iteration_unit_num_S",[[24,3],[24,44]],[[24,14],[24,34]],["defs_div_sqrt_mvp"],["localparam"]],["C_OP_FP64",[[27,3],[27,41]],[[27,14],[27,23]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_FP64",[[28,3],[28,41]],[[28,14],[28,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_FP64",[[29,3],[29,41]],[[29,14],[29,24]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_FP64",[[30,3],[30,43]],[[30,14],[30,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_AONE_FP64",[[31,3],[31,46]],[[31,14],[31,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_HALF_BIAS_FP64",[[32,3],[32,42]],[[32,14],[32,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_ZERO_FP64",[[33,3],[33,46]],[[33,14],[33,29]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_ONE_FP64",[[34,3],[34,46]],[[34,14],[34,28]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_INF_FP64",[[35,3],[35,46]],[[35,14],[35,28]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_ZERO_FP64",[[36,3],[36,44]],[[36,14],[36,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_NAN_FP64",[[37,3],[37,59]],[[37,14],[37,29]],["defs_div_sqrt_mvp"],["localparam"]],["C_PZERO_FP64",[[38,3],[38,62]],[[38,14],[38,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_MZERO_FP64",[[39,3],[39,62]],[[39,14],[39,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_QNAN_FP64",[[40,3],[40,62]],[[40,14],[40,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_OP_FP32",[[43,3],[43,41]],[[43,14],[43,23]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_FP32",[[44,3],[44,41]],[[44,14],[44,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_FP32",[[45,3],[45,40]],[[45,14],[45,24]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_FP32",[[46,3],[46,42]],[[46,14],[46,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_AONE_FP32",[[47,3],[47,44]],[[47,14],[47,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_HALF_BIAS_FP32",[[48,3],[48,41]],[[48,14],[48,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_ZERO_FP32",[[49,3],[49,44]],[[49,14],[49,29]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_INF_FP32",[[50,3],[50,44]],[[50,14],[50,28]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_ZERO_FP32",[[51,3],[51,44]],[[51,14],[51,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_PZERO_FP32",[[52,3],[52,52]],[[52,14],[52,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_MZERO_FP32",[[53,3],[53,52]],[[53,14],[53,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_QNAN_FP32",[[54,3],[54,52]],[[54,14],[54,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_OP_FP16",[[57,3],[57,41]],[[57,14],[57,23]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_FP16",[[58,3],[58,41]],[[58,14],[58,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_FP16",[[59,3],[59,40]],[[59,14],[59,24]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_FP16",[[60,3],[60,41]],[[60,14],[60,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_AONE_FP16",[[61,3],[61,44]],[[61,14],[61,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_HALF_BIAS_FP16",[[62,3],[62,40]],[[62,14],[62,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_ZERO_FP16",[[63,3],[63,44]],[[63,14],[63,29]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_INF_FP16",[[64,3],[64,44]],[[64,14],[64,28]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_ZERO_FP16",[[65,3],[65,44]],[[65,14],[65,30]],["defs_div_sqrt_mvp"],["localparam"]],["C_PZERO_FP16",[[66,3],[66,47]],[[66,14],[66,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_MZERO_FP16",[[67,3],[67,47]],[[67,14],[67,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_QNAN_FP16",[[68,3],[68,47]],[[68,14],[68,25]],["defs_div_sqrt_mvp"],["localparam"]],["C_OP_FP16ALT",[[71,3],[71,42]],[[71,14],[71,26]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_FP16ALT",[[72,3],[72,41]],[[72,14],[72,28]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_FP16ALT",[[73,3],[73,41]],[[73,14],[73,27]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_FP16ALT",[[74,3],[74,43]],[[74,14],[74,28]],["defs_div_sqrt_mvp"],["localparam"]],["C_BIAS_AONE_FP16ALT",[[75,3],[75,45]],[[75,14],[75,33]],["defs_div_sqrt_mvp"],["localparam"]],["C_HALF_BIAS_FP16ALT",[[76,3],[76,42]],[[76,14],[76,33]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_ZERO_FP16ALT",[[77,3],[77,45]],[[77,14],[77,32]],["defs_div_sqrt_mvp"],["localparam"]],["C_EXP_INF_FP16ALT",[[78,3],[78,45]],[[78,14],[78,31]],["defs_div_sqrt_mvp"],["localparam"]],["C_MANT_ZERO_FP16ALT",[[79,3],[79,44]],[[79,14],[79,33]],["defs_div_sqrt_mvp"],["localparam"]],["C_QNAN_FP16ALT",[[80,3],[80,48]],[[80,14],[80,28]],["defs_div_sqrt_mvp"],["localparam"]]]]]]],[],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-1306d604c3b09069/hdl/div_sqrt_mvp_wrapper.sv",[[[[[["div_sqrt_mvp_wrapper",[[40,0],[68,3]],[[40,7],[40,27]],[],["module"]],[231,9]],[[["PrePipeline_depth_S",[[42,3],[42,57]],[[42,15],[42,34]],["div_sqrt_mvp_wrapper"],["parameter-port","parameter"]],["PostPipeline_depth_S",[[43,3],[43,57]],[[43,15],[43,35]],["div_sqrt_mvp_wrapper"],["parameter-port","parameter"]],["Clk_CI",[[46,3],[46,48]],[[46,42],[46,48]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Rst_RBI",[[47,3],[47,49]],[[47,42],[47,49]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Div_start_SI",[[48,3],[48,54]],[[48,42],[48,54]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Sqrt_start_SI",[[49,3],[49,55]],[[49,42],[49,55]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Operand_a_DI",[[52,3],[52,54]],[[52,42],[52,54]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Operand_b_DI",[[53,3],[53,54]],[[53,42],[53,54]],["div_sqrt_mvp_wrapper"],["port","logic"]],["RM_SI",[[56,3],[56,47]],[[56,42],[56,47]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Precision_ctl_SI",[[57,3],[57,58]],[[57,42],[57,58]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Format_sel_SI",[[58,3],[58,55]],[[58,42],[58,55]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Kill_SI",[[59,3],[59,49]],[[59,42],[59,49]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Result_DO",[[62,3],[62,51]],[[62,42],[62,51]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Fflags_SO",[[65,3],[65,51]],[[65,42],[65,51]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Ready_SO",[[66,3],[66,50]],[[66,42],[66,50]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Done_SO",[[67,3],[67,49]],[[67,42],[67,49]],["div_sqrt_mvp_wrapper"],["port","logic"]],["Div_start_S_S",[[71,3],[71,54]],[[71,41],[71,54]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Sqrt_start_S_S",[[71,3],[71,69]],[[71,55],[71,69]],["div_sqrt_mvp_wrapper"],["variable","Div_start_S_S"]],["Operand_a_S_D",[[72,3],[72,54]],[[72,41],[72,54]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Operand_b_S_D",[[73,3],[73,54]],[[73,41],[73,54]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["RM_S_S",[[76,3],[76,47]],[[76,41],[76,47]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Precision_ctl_S_S",[[77,3],[77,58]],[[77,41],[77,58]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Format_sel_S_S",[[78,3],[78,55]],[[78,41],[78,55]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Kill_S_S",[[79,3],[79,49]],[[79,41],[79,49]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Result_D",[[82,2],[82,49]],[[82,41],[82,49]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Ready_S",[[83,2],[83,48]],[[83,41],[83,48]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Done_S",[[84,2],[84,47]],[[84,41],[84,47]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Fflags_S",[[85,2],[85,49]],[[85,41],[85,49]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["div_top_U0",[[141,10],[158,10]],[[141,28],[141,38]],["div_sqrt_mvp_wrapper"],["instance","div_sqrt_top_mvp"]],["Result_dly_S_D",[[165,2],[165,46]],[[165,32],[165,46]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Ready_dly_S_S",[[166,2],[166,45]],[[166,32],[166,45]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Done_dly_S_S",[[167,2],[167,44]],[[167,32],[167,44]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Fflags_dly_S_S",[[168,2],[168,46]],[[168,32],[168,46]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Result_dly_D_D",[[191,2],[191,46]],[[191,32],[191,46]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Ready_dly_D_S",[[192,2],[192,45]],[[192,32],[192,45]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Done_dly_D_S",[[193,2],[193,44]],[[193,32],[193,44]],["div_sqrt_mvp_wrapper"],["variable","logic"]],["Fflags_dly_D_S",[[194,2],[194,46]],[[194,32],[194,46]],["div_sqrt_mvp_wrapper"],["variable","logic"]]]]]],null,[["defs_div_sqrt_mvp",["*"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-1306d604c3b09069/hdl/div_sqrt_top_mvp.sv",[[[[[["div_sqrt_top_mvp",[[36,0],[61,3]],[[36,7],[36,23]],[],["module"]],[179,9]],[[["Clk_CI",[[39,3],[39,48]],[[39,42],[39,48]],["div_sqrt_top_mvp"],["port","logic"]],["Rst_RBI",[[40,3],[40,49]],[[40,42],[40,49]],["div_sqrt_top_mvp"],["port","logic"]],["Div_start_SI",[[41,3],[41,54]],[[41,42],[41,54]],["div_sqrt_top_mvp"],["port","logic"]],["Sqrt_start_SI",[[42,3],[42,55]],[[42,42],[42,55]],["div_sqrt_top_mvp"],["port","logic"]],["Operand_a_DI",[[45,3],[45,54]],[[45,42],[45,54]],["div_sqrt_top_mvp"],["port","logic"]],["Operand_b_DI",[[46,3],[46,54]],[[46,42],[46,54]],["div_sqrt_top_mvp"],["port","logic"]],["RM_SI",[[49,3],[49,47]],[[49,42],[49,47]],["div_sqrt_top_mvp"],["port","logic"]],["Precision_ctl_SI",[[50,3],[50,58]],[[50,42],[50,58]],["div_sqrt_top_mvp"],["port","logic"]],["Format_sel_SI",[[51,3],[51,55]],[[51,42],[51,55]],["div_sqrt_top_mvp"],["port","logic"]],["Kill_SI",[[52,3],[52,49]],[[52,42],[52,49]],["div_sqrt_top_mvp"],["port","logic"]],["Result_DO",[[55,3],[55,51]],[[55,42],[55,51]],["div_sqrt_top_mvp"],["port","logic"]],["Fflags_SO",[[58,3],[58,51]],[[58,42],[58,51]],["div_sqrt_top_mvp"],["port","logic"]],["Ready_SO",[[59,3],[59,50]],[[59,42],[59,50]],["div_sqrt_top_mvp"],["port","logic"]],["Done_SO",[[60,3],[60,49]],[[60,42],[60,49]],["div_sqrt_top_mvp"],["port","logic"]],["Exp_a_D",[[68,3],[68,47]],[[68,40],[68,47]],["div_sqrt_top_mvp"],["variable","logic"]],["Exp_b_D",[[69,3],[69,47]],[[69,40],[69,47]],["div_sqrt_top_mvp"],["variable","logic"]],["Mant_a_D",[[70,3],[70,48]],[[70,40],[70,48]],["div_sqrt_top_mvp"],["variable","logic"]],["Mant_b_D",[[71,3],[71,48]],[[71,40],[71,48]],["div_sqrt_top_mvp"],["variable","logic"]],["Exp_z_D",[[73,3],[73,47]],[[73,40],[73,47]],["div_sqrt_top_mvp"],["variable","logic"]],["Mant_z_D",[[74,3],[74,48]],[[74,40],[74,48]],["div_sqrt_top_mvp"],["variable","logic"]],["Sign_z_D",[[75,3],[75,48]],[[75,40],[75,48]],["div_sqrt_top_mvp"],["variable","logic"]],["Start_S",[[76,3],[76,47]],[[76,40],[76,47]],["div_sqrt_top_mvp"],["variable","logic"]],["RM_dly_S",[[77,3],[77,48]],[[77,40],[77,48]],["div_sqrt_top_mvp"],["variable","logic"]],["Div_enable_S",[[78,3],[78,52]],[[78,40],[78,52]],["div_sqrt_top_mvp"],["variable","logic"]],["Sqrt_enable_S",[[79,3],[79,53]],[[79,40],[79,53]],["div_sqrt_top_mvp"],["variable","logic"]],["Inf_a_S",[[80,3],[80,47]],[[80,40],[80,47]],["div_sqrt_top_mvp"],["variable","logic"]],["Inf_b_S",[[81,3],[81,47]],[[81,40],[81,47]],["div_sqrt_top_mvp"],["variable","logic"]],["Zero_a_S",[[82,3],[82,48]],[[82,40],[82,48]],["div_sqrt_top_mvp"],["variable","logic"]],["Zero_b_S",[[83,3],[83,48]],[[83,40],[83,48]],["div_sqrt_top_mvp"],["variable","logic"]],["NaN_a_S",[[84,3],[84,47]],[[84,40],[84,47]],["div_sqrt_top_mvp"],["variable","logic"]],["NaN_b_S",[[85,3],[85,47]],[[85,40],[85,47]],["div_sqrt_top_mvp"],["variable","logic"]],["SNaN_S",[[86,3],[86,46]],[[86,40],[86,46]],["div_sqrt_top_mvp"],["variable","logic"]],["Special_case_SB",[[87,3],[87,55]],[[87,40],[87,55]],["div_sqrt_top_mvp"],["variable","logic"]],["Special_case_dly_SB",[[87,3],[87,75]],[[87,56],[87,75]],["div_sqrt_top_mvp"],["variable","Special_case_SB"]],["Full_precision_S",[[89,3],[89,25]],[[89,9],[89,25]],["div_sqrt_top_mvp"],["variable","logic"]],["FP32_S",[[90,3],[90,15]],[[90,9],[90,15]],["div_sqrt_top_mvp"],["variable","logic"]],["FP64_S",[[91,3],[91,15]],[[91,9],[91,15]],["div_sqrt_top_mvp"],["variable","logic"]],["FP16_S",[[92,3],[92,15]],[[92,9],[92,15]],["div_sqrt_top_mvp"],["variable","logic"]],["FP16ALT_S",[[93,3],[93,18]],[[93,9],[93,18]],["div_sqrt_top_mvp"],["variable","logic"]],["preprocess_U0",[[96,1],[123,4]],[[96,17],[96,30]],["div_sqrt_top_mvp"],["instance","preprocess_mvp"]],["nrbd_nrsc_U0",[[125,1],[152,5]],[[125,17],[125,29]],["div_sqrt_top_mvp"],["instance","nrbd_nrsc_mvp"]],["fpu_norm_U0",[[155,1],[177,4]],[[155,20],[155,31]],["div_sqrt_top_mvp"],["instance","norm_div_sqrt_mvp"]]]]]],null,[["defs_div_sqrt_mvp",["*"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-1306d604c3b09069/hdl/iteration_div_sqrt_mvp.sv",[[[[[["iteration_div_sqrt_mvp",[[31,0],[47,6]],[[31,7],[31,29]],[],["module"]],[60,9]],[[["WIDTH",[[33,3],[33,23]],[[33,15],[33,20]],["iteration_div_sqrt_mvp"],["parameter-port","parameter"]],["A_DI",[[37,3],[37,36]],[[37,32],[37,36]],["iteration_div_sqrt_mvp"],["port","logic"]],["B_DI",[[38,3],[38,36]],[[38,32],[38,36]],["iteration_div_sqrt_mvp"],["port","logic"]],["Div_enable_SI",[[39,3],[39,45]],[[39,32],[39,45]],["iteration_div_sqrt_mvp"],["port","logic"]],["Div_start_dly_SI",[[40,3],[40,48]],[[40,32],[40,48]],["iteration_div_sqrt_mvp"],["port","logic"]],["Sqrt_enable_SI",[[41,3],[41,46]],[[41,32],[41,46]],["iteration_div_sqrt_mvp"],["port","logic"]],["D_DI",[[42,3],[42,36]],[[42,32],[42,36]],["iteration_div_sqrt_mvp"],["port","logic"]],["D_DO",[[44,3],[44,36]],[[44,32],[44,36]],["iteration_div_sqrt_mvp"],["port","logic"]],["Sum_DO",[[45,3],[45,38]],[[45,32],[45,38]],["iteration_div_sqrt_mvp"],["port","logic"]],["Carry_out_DO",[[46,3],[46,44]],[[46,32],[46,44]],["iteration_div_sqrt_mvp"],["port","logic"]],["D_carry_D",[[49,3],[49,41]],[[49,32],[49,41]],["iteration_div_sqrt_mvp"],["variable","logic"]],["Sqrt_cin_D",[[50,3],[50,42]],[[50,32],[50,42]],["iteration_div_sqrt_mvp"],["variable","logic"]],["Cin_D",[[51,3],[51,37]],[[51,32],[51,37]],["iteration_div_sqrt_mvp"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-1306d604c3b09069/hdl/norm_div_sqrt_mvp.sv",[[[[[["norm_div_sqrt_mvp",[[45,0],[68,5]],[[45,7],[45,24]],[],["module"]],[469,9]],[[["Mant_in_DI",[[47,3],[47,58]],[[47,48],[47,58]],["norm_div_sqrt_mvp"],["port","logic"]],["Exp_in_DI",[[48,3],[48,57]],[[48,48],[48,57]],["norm_div_sqrt_mvp"],["port","signed"]],["Sign_in_DI",[[49,3],[49,58]],[[49,48],[49,58]],["norm_div_sqrt_mvp"],["port","logic"]],["Div_enable_SI",[[50,3],[50,61]],[[50,48],[50,61]],["norm_div_sqrt_mvp"],["port","logic"]],["Sqrt_enable_SI",[[51,3],[51,62]],[[51,48],[51,62]],["norm_div_sqrt_mvp"],["port","logic"]],["Inf_a_SI",[[52,3],[52,56]],[[52,48],[52,56]],["norm_div_sqrt_mvp"],["port","logic"]],["Inf_b_SI",[[53,3],[53,56]],[[53,48],[53,56]],["norm_div_sqrt_mvp"],["port","logic"]],["Zero_a_SI",[[54,3],[54,57]],[[54,48],[54,57]],["norm_div_sqrt_mvp"],["port","logic"]],["Zero_b_SI",[[55,3],[55,57]],[[55,48],[55,57]],["norm_div_sqrt_mvp"],["port","logic"]],["NaN_a_SI",[[56,3],[56,56]],[[56,48],[56,56]],["norm_div_sqrt_mvp"],["port","logic"]],["NaN_b_SI",[[57,3],[57,56]],[[57,48],[57,56]],["norm_div_sqrt_mvp"],["port","logic"]],["SNaN_SI",[[58,3],[58,55]],[[58,48],[58,55]],["norm_div_sqrt_mvp"],["port","logic"]],["RM_SI",[[59,3],[59,53]],[[59,48],[59,53]],["norm_div_sqrt_mvp"],["port","logic"]],["Full_precision_SI",[[60,3],[60,65]],[[60,48],[60,65]],["norm_div_sqrt_mvp"],["port","logic"]],["FP32_SI",[[61,3],[61,55]],[[61,48],[61,55]],["norm_div_sqrt_mvp"],["port","logic"]],["FP64_SI",[[62,3],[62,55]],[[62,48],[62,55]],["norm_div_sqrt_mvp"],["port","logic"]],["FP16_SI",[[63,3],[63,55]],[[63,48],[63,55]],["norm_div_sqrt_mvp"],["port","logic"]],["FP16ALT_SI",[[64,3],[64,58]],[[64,48],[64,58]],["norm_div_sqrt_mvp"],["port","logic"]],["Result_DO",[[66,3],[66,57]],[[66,48],[66,57]],["norm_div_sqrt_mvp"],["port","logic"]],["Fflags_SO",[[67,3],[67,57]],[[67,48],[67,57]],["norm_div_sqrt_mvp"],["port","logic"]],["Sign_res_D",[[71,3],[71,58]],[[71,48],[71,58]],["norm_div_sqrt_mvp"],["variable","logic"]],["NV_OP_S",[[73,3],[73,55]],[[73,48],[73,55]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_OF_S",[[74,3],[74,56]],[[74,48],[74,56]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_UF_S",[[75,3],[75,56]],[[75,48],[75,56]],["norm_div_sqrt_mvp"],["variable","logic"]],["Div_Zero_S",[[76,3],[76,58]],[[76,48],[76,58]],["norm_div_sqrt_mvp"],["variable","logic"]],["In_Exact_S",[[77,3],[77,58]],[[77,48],[77,58]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_res_norm_D",[[82,3],[82,63]],[[82,48],[82,63]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_res_norm_D",[[83,3],[83,62]],[[83,48],[83,62]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_Max_RS_FP64_D",[[89,2],[89,65]],[[89,48],[89,65]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_Max_RS_FP32_D",[[90,2],[90,65]],[[90,48],[90,65]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_Max_RS_FP16_D",[[91,2],[91,65]],[[91,48],[91,65]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_Max_RS_FP16ALT_D",[[92,2],[92,68]],[[92,48],[92,68]],["norm_div_sqrt_mvp"],["variable","logic"]],["Num_RS_D",[[98,2],[98,56]],[[98,48],[98,56]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_RS_D",[[100,2],[100,57]],[[100,48],[100,57]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_forsticky_D",[[101,2],[101,64]],[[101,48],[101,64]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_subOne_D",[[104,2],[104,60]],[[104,48],[104,60]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_lower_D",[[108,3],[108,60]],[[108,48],[108,60]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_sticky_bit_D",[[109,3],[109,65]],[[109,48],[109,65]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_forround_D",[[110,3],[110,63]],[[110,48],[110,63]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_upper_D",[[364,3],[364,55]],[[364,43],[364,55]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_upperRounded_D",[[365,3],[365,62]],[[365,43],[365,62]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_roundUp_S",[[366,3],[366,57]],[[366,43],[366,57]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_rounded_S",[[367,3],[367,57]],[[367,43],[367,57]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_renorm_S",[[419,2],[419,53]],[[419,40],[419,53]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_roundUp_Vector_S",[[420,2],[420,61]],[[420,40],[420,61]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_res_round_D",[[431,2],[431,56]],[[431,40],[431,56]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_res_round_D",[[432,2],[432,55]],[[432,40],[432,55]],["norm_div_sqrt_mvp"],["variable","logic"]],["Mant_before_format_ctl_D",[[441,2],[441,64]],[[441,40],[441,64]],["norm_div_sqrt_mvp"],["variable","logic"]],["Exp_before_format_ctl_D",[[442,2],[442,63]],[[442,40],[442,63]],["norm_div_sqrt_mvp"],["variable","logic"]]]]]],null,[["defs_div_sqrt_mvp",["*"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-1306d604c3b09069/hdl/nrbd_nrsc_mvp.sv",[[[[[["nrbd_nrsc_mvp",[[35,0],[65,6]],[[35,7],[35,20]],[],["module"]],[103,9]],[[["Clk_CI",[[38,3],[38,53]],[[38,47],[38,53]],["nrbd_nrsc_mvp"],["port","logic"]],["Rst_RBI",[[39,3],[39,54]],[[39,47],[39,54]],["nrbd_nrsc_mvp"],["port","logic"]],["Div_start_SI",[[40,3],[40,59]],[[40,47],[40,59]],["nrbd_nrsc_mvp"],["port","logic"]],["Sqrt_start_SI",[[41,3],[41,60]],[[41,47],[41,60]],["nrbd_nrsc_mvp"],["port","logic"]],["Start_SI",[[42,3],[42,55]],[[42,47],[42,55]],["nrbd_nrsc_mvp"],["port","logic"]],["Kill_SI",[[43,3],[43,54]],[[43,47],[43,54]],["nrbd_nrsc_mvp"],["port","logic"]],["Special_case_SBI",[[44,3],[44,63]],[[44,47],[44,63]],["nrbd_nrsc_mvp"],["port","logic"]],["Special_case_dly_SBI",[[45,3],[45,67]],[[45,47],[45,67]],["nrbd_nrsc_mvp"],["port","logic"]],["Precision_ctl_SI",[[46,3],[46,63]],[[46,47],[46,63]],["nrbd_nrsc_mvp"],["port","logic"]],["Format_sel_SI",[[47,3],[47,60]],[[47,47],[47,60]],["nrbd_nrsc_mvp"],["port","logic"]],["Mant_a_DI",[[48,3],[48,56]],[[48,47],[48,56]],["nrbd_nrsc_mvp"],["port","logic"]],["Mant_b_DI",[[49,3],[49,56]],[[49,47],[49,56]],["nrbd_nrsc_mvp"],["port","logic"]],["Exp_a_DI",[[50,3],[50,55]],[[50,47],[50,55]],["nrbd_nrsc_mvp"],["port","logic"]],["Exp_b_DI",[[51,3],[51,55]],[[51,47],[51,55]],["nrbd_nrsc_mvp"],["port","logic"]],["Div_enable_SO",[[53,3],[53,60]],[[53,47],[53,60]],["nrbd_nrsc_mvp"],["port","logic"]],["Sqrt_enable_SO",[[54,3],[54,61]],[[54,47],[54,61]],["nrbd_nrsc_mvp"],["port","logic"]],["Full_precision_SO",[[56,3],[56,64]],[[56,47],[56,64]],["nrbd_nrsc_mvp"],["port","logic"]],["FP32_SO",[[57,3],[57,54]],[[57,47],[57,54]],["nrbd_nrsc_mvp"],["port","logic"]],["FP64_SO",[[58,3],[58,54]],[[58,47],[58,54]],["nrbd_nrsc_mvp"],["port","logic"]],["FP16_SO",[[59,3],[59,54]],[[59,47],[59,54]],["nrbd_nrsc_mvp"],["port","logic"]],["FP16ALT_SO",[[60,3],[60,57]],[[60,47],[60,57]],["nrbd_nrsc_mvp"],["port","logic"]],["Ready_SO",[[61,3],[61,55]],[[61,47],[61,55]],["nrbd_nrsc_mvp"],["port","logic"]],["Done_SO",[[62,3],[62,54]],[[62,47],[62,54]],["nrbd_nrsc_mvp"],["port","logic"]],["Mant_z_DO",[[63,3],[63,56]],[[63,47],[63,56]],["nrbd_nrsc_mvp"],["port","logic"]],["Exp_z_DO",[[64,3],[64,55]],[[64,47],[64,55]],["nrbd_nrsc_mvp"],["port","logic"]],["Div_start_dly_S",[[68,4],[68,61]],[[68,46],[68,61]],["nrbd_nrsc_mvp"],["variable","logic"]],["Sqrt_start_dly_S",[[68,4],[68,78]],[[68,62],[68,78]],["nrbd_nrsc_mvp"],["variable","Div_start_dly_S"]],["control_U0",[[71,0],[99,1]],[[71,20],[71,30]],["nrbd_nrsc_mvp"],["instance","control_mvp"]]]]]],null,[["defs_div_sqrt_mvp",["*"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-1306d604c3b09069/hdl/preprocess_mvp.sv",[[[[[["preprocess_mvp",[[36,0],[68,5]],[[36,7],[36,21]],[],["module"]],[424,9]],[[["Clk_CI",[[38,3],[38,39]],[[38,33],[38,39]],["preprocess_mvp"],["port","logic"]],["Rst_RBI",[[39,3],[39,40]],[[39,33],[39,40]],["preprocess_mvp"],["port","logic"]],["Div_start_SI",[[40,3],[40,45]],[[40,33],[40,45]],["preprocess_mvp"],["port","logic"]],["Sqrt_start_SI",[[41,3],[41,46]],[[41,33],[41,46]],["preprocess_mvp"],["port","logic"]],["Ready_SI",[[42,3],[42,41]],[[42,33],[42,41]],["preprocess_mvp"],["port","logic"]],["Operand_a_DI",[[44,3],[44,45]],[[44,33],[44,45]],["preprocess_mvp"],["port","logic"]],["Operand_b_DI",[[45,3],[45,45]],[[45,33],[45,45]],["preprocess_mvp"],["port","logic"]],["RM_SI",[[46,3],[46,38]],[[46,33],[46,38]],["preprocess_mvp"],["port","logic"]],["Format_sel_SI",[[47,3],[47,46]],[[47,33],[47,46]],["preprocess_mvp"],["port","logic"]],["Start_SO",[[50,3],[50,41]],[[50,33],[50,41]],["preprocess_mvp"],["port","logic"]],["Exp_a_DO_norm",[[51,3],[51,46]],[[51,33],[51,46]],["preprocess_mvp"],["port","logic"]],["Exp_b_DO_norm",[[52,3],[52,46]],[[52,33],[52,46]],["preprocess_mvp"],["port","logic"]],["Mant_a_DO_norm",[[53,3],[53,47]],[[53,33],[53,47]],["preprocess_mvp"],["port","logic"]],["Mant_b_DO_norm",[[54,3],[54,47]],[[54,33],[54,47]],["preprocess_mvp"],["port","logic"]],["RM_dly_SO",[[56,3],[56,42]],[[56,33],[56,42]],["preprocess_mvp"],["port","logic"]],["Sign_z_DO",[[58,3],[58,42]],[[58,33],[58,42]],["preprocess_mvp"],["port","logic"]],["Inf_a_SO",[[59,3],[59,41]],[[59,33],[59,41]],["preprocess_mvp"],["port","logic"]],["Inf_b_SO",[[60,3],[60,41]],[[60,33],[60,41]],["preprocess_mvp"],["port","logic"]],["Zero_a_SO",[[61,3],[61,42]],[[61,33],[61,42]],["preprocess_mvp"],["port","logic"]],["Zero_b_SO",[[62,3],[62,42]],[[62,33],[62,42]],["preprocess_mvp"],["port","logic"]],["NaN_a_SO",[[63,3],[63,41]],[[63,33],[63,41]],["preprocess_mvp"],["port","logic"]],["NaN_b_SO",[[64,3],[64,41]],[[64,33],[64,41]],["preprocess_mvp"],["port","logic"]],["SNaN_SO",[[65,3],[65,40]],[[65,33],[65,40]],["preprocess_mvp"],["port","logic"]],["Special_case_SBO",[[66,3],[66,49]],[[66,33],[66,49]],["preprocess_mvp"],["port","logic"]],["Special_case_dly_SBO",[[67,3],[67,53]],[[67,33],[67,53]],["preprocess_mvp"],["port","logic"]],["Hb_a_D",[[71,3],[71,39]],[[71,33],[71,39]],["preprocess_mvp"],["variable","logic"]],["Hb_b_D",[[72,3],[72,39]],[[72,33],[72,39]],["preprocess_mvp"],["variable","logic"]],["Exp_a_D",[[74,3],[74,40]],[[74,33],[74,40]],["preprocess_mvp"],["variable","logic"]],["Exp_b_D",[[75,3],[75,40]],[[75,33],[75,40]],["preprocess_mvp"],["variable","logic"]],["Mant_a_NonH_D",[[76,3],[76,46]],[[76,33],[76,46]],["preprocess_mvp"],["variable","logic"]],["Mant_b_NonH_D",[[77,3],[77,46]],[[77,33],[77,46]],["preprocess_mvp"],["variable","logic"]],["Mant_a_D",[[78,3],[78,41]],[[78,33],[78,41]],["preprocess_mvp"],["variable","logic"]],["Mant_b_D",[[79,3],[79,41]],[[79,33],[79,41]],["preprocess_mvp"],["variable","logic"]],["Sign_a_D",[[84,3],[84,38]],[[84,30],[84,38]],["preprocess_mvp"],["variable","logic"]],["Sign_b_D",[[84,3],[84,47]],[[84,39],[84,47]],["preprocess_mvp"],["variable","Sign_a_D"]],["Start_S",[[85,3],[85,37]],[[85,30],[85,37]],["preprocess_mvp"],["variable","logic"]],["Mant_a_prenorm_zero_S",[[144,3],[144,44]],[[144,23],[144,44]],["preprocess_mvp"],["variable","logic"]],["Mant_b_prenorm_zero_S",[[145,3],[145,44]],[[145,23],[145,44]],["preprocess_mvp"],["variable","logic"]],["Exp_a_prenorm_zero_S",[[147,3],[147,43]],[[147,23],[147,43]],["preprocess_mvp"],["variable","logic"]],["Exp_b_prenorm_zero_S",[[148,3],[148,43]],[[148,23],[148,43]],["preprocess_mvp"],["variable","logic"]],["Exp_a_prenorm_Inf_NaN_S",[[152,3],[152,46]],[[152,23],[152,46]],["preprocess_mvp"],["variable","logic"]],["Exp_b_prenorm_Inf_NaN_S",[[153,3],[153,46]],[[153,23],[153,46]],["preprocess_mvp"],["variable","logic"]],["Mant_a_prenorm_QNaN_S",[[155,3],[155,44]],[[155,23],[155,44]],["preprocess_mvp"],["variable","logic"]],["Mant_a_prenorm_SNaN_S",[[156,3],[156,44]],[[156,23],[156,44]],["preprocess_mvp"],["variable","logic"]],["Mant_b_prenorm_QNaN_S",[[157,3],[157,44]],[[157,23],[157,44]],["preprocess_mvp"],["variable","logic"]],["Mant_b_prenorm_SNaN_S",[[158,3],[158,44]],[[158,23],[158,44]],["preprocess_mvp"],["variable","logic"]],["Zero_a_SN",[[202,3],[202,32]],[[202,23],[202,32]],["preprocess_mvp"],["variable","logic"]],["Zero_a_SP",[[202,3],[202,42]],[[202,33],[202,42]],["preprocess_mvp"],["variable","Zero_a_SN"]],["Zero_b_SN",[[203,3],[203,32]],[[203,23],[203,32]],["preprocess_mvp"],["variable","logic"]],["Zero_b_SP",[[203,3],[203,42]],[[203,33],[203,42]],["preprocess_mvp"],["variable","Zero_b_SN"]],["Inf_a_SN",[[204,3],[204,31]],[[204,23],[204,31]],["preprocess_mvp"],["variable","logic"]],["Inf_a_SP",[[204,3],[204,40]],[[204,32],[204,40]],["preprocess_mvp"],["variable","Inf_a_SN"]],["Inf_b_SN",[[205,3],[205,31]],[[205,23],[205,31]],["preprocess_mvp"],["variable","logic"]],["Inf_b_SP",[[205,3],[205,40]],[[205,32],[205,40]],["preprocess_mvp"],["variable","Inf_b_SN"]],["NaN_a_SN",[[206,3],[206,31]],[[206,23],[206,31]],["preprocess_mvp"],["variable","logic"]],["NaN_a_SP",[[206,3],[206,40]],[[206,32],[206,40]],["preprocess_mvp"],["variable","NaN_a_SN"]],["NaN_b_SN",[[207,3],[207,31]],[[207,23],[207,31]],["preprocess_mvp"],["variable","logic"]],["NaN_b_SP",[[207,3],[207,40]],[[207,32],[207,40]],["preprocess_mvp"],["variable","NaN_b_SN"]],["SNaN_SN",[[208,3],[208,30]],[[208,23],[208,30]],["preprocess_mvp"],["variable","logic"]],["SNaN_SP",[[208,3],[208,38]],[[208,31],[208,38]],["preprocess_mvp"],["variable","SNaN_SN"]],["Sign_z_DN",[[273,3],[273,36]],[[273,27],[273,36]],["preprocess_mvp"],["variable","logic"]],["Sign_z_DP",[[274,3],[274,36]],[[274,27],[274,36]],["preprocess_mvp"],["variable","logic"]],["RM_DN",[[298,3],[298,42]],[[298,37],[298,42]],["preprocess_mvp"],["variable","logic"]],["RM_DP",[[299,3],[299,42]],[[299,37],[299,42]],["preprocess_mvp"],["variable","logic"]],["Mant_leadingOne_a",[[322,3],[322,49]],[[322,32],[322,49]],["preprocess_mvp"],["variable","logic"]],["Mant_leadingOne_b",[[322,3],[322,68]],[[322,51],[322,68]],["preprocess_mvp"],["variable","Mant_leadingOne_a"]],["Mant_zero_S_a",[[323,3],[323,45]],[[323,32],[323,45]],["preprocess_mvp"],["variable","logic"]],["Mant_zero_S_b",[[323,3],[323,59]],[[323,46],[323,59]],["preprocess_mvp"],["variable","Mant_zero_S_a"]],["LOD_Ua",[[325,2],[332,3]],[[328,4],[328,10]],["preprocess_mvp"],["instance","lzc"]],["Mant_a_norm_DN",[[334,3],[334,50]],[[334,36],[334,50]],["preprocess_mvp"],["variable","logic"]],["Mant_a_norm_DP",[[334,3],[334,65]],[[334,51],[334,65]],["preprocess_mvp"],["variable","Mant_a_norm_DN"]],["Exp_a_norm_DN",[[350,3],[350,48]],[[350,35],[350,48]],["preprocess_mvp"],["variable","logic"]],["Exp_a_norm_DP",[[350,3],[350,62]],[[350,49],[350,62]],["preprocess_mvp"],["variable","Exp_a_norm_DN"]],["LOD_Ub",[[365,2],[372,3]],[[368,4],[368,10]],["preprocess_mvp"],["instance","lzc"]],["Mant_b_norm_DN",[[375,3],[375,50]],[[375,36],[375,50]],["preprocess_mvp"],["variable","logic"]],["Mant_b_norm_DP",[[375,3],[375,65]],[[375,51],[375,65]],["preprocess_mvp"],["variable","Mant_b_norm_DN"]],["Exp_b_norm_DN",[[391,3],[391,48]],[[391,35],[391,48]],["preprocess_mvp"],["variable","logic"]],["Exp_b_norm_DP",[[391,3],[391,62]],[[391,49],[391,62]],["preprocess_mvp"],["variable","Exp_b_norm_DN"]]]]]],null,[["defs_div_sqrt_mvp",["*"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/include/register_interface/assign.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/include/register_interface/assign.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["REGISTER_INTERFACE_ASSIGN_SVH_",[[15,0],[17,0]],[[15,8],[15,38]],["source.systemverilog"],["macro"]],["REG_BUS_ASSIGN_TO_REQ",[[17,0],[26,0]],[[17,8],[17,29]],["source.systemverilog"],["macro"]],["REG_BUS_ASSIGN_FROM_REQ",[[26,0],[33,0]],[[26,8],[26,31]],["source.systemverilog"],["macro"]],["REG_BUS_ASSIGN_TO_RSP",[[33,0],[40,0]],[[33,8],[33,29]],["source.systemverilog"],["macro"]],["REG_BUS_ASSIGN_FROM_RSP",[[40,0],[45,0]],[[40,8],[40,31]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/include/register_interface/typedef.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/include/register_interface/typedef.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["REGISTER_INTERFACE_TYPEDEF_SVH_",[[15,0],[17,0]],[[15,8],[15,39]],["source.systemverilog"],["macro"]],["REG_BUS_TYPEDEF_REQ",[[17,0],[26,0]],[[17,8],[17,27]],["source.systemverilog"],["macro"]],["REG_BUS_TYPEDEF_RSP",[[26,0],[33,0]],[[26,8],[26,27]],["source.systemverilog"],["macro"]],["REG_BUS_TYPEDEF_ALL",[[33,0],[37,0]],[[33,8],[33,27]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/apb_to_reg.sv",[[[[[["apb_to_reg",[[12,0],[28,2]],[[12,7],[12,17]],[],["module"]],[66,0]],[[["Feedthrough",[[13,2],[13,34]],[[13,16],[13,27]],["apb_to_reg"],["parameter-port","bit"]],["clk_i",[[15,2],[15,29]],[[15,24],[15,29]],["apb_to_reg"],["port","logic"]],["rst_ni",[[16,2],[16,30]],[[16,24],[16,30]],["apb_to_reg"],["port","logic"]],["penable_i",[[18,2],[18,33]],[[18,24],[18,33]],["apb_to_reg"],["port","logic"]],["pwrite_i",[[19,2],[19,32]],[[19,24],[19,32]],["apb_to_reg"],["port","logic"]],["paddr_i",[[20,2],[20,31]],[[20,24],[20,31]],["apb_to_reg"],["port","logic"]],["psel_i",[[21,2],[21,30]],[[21,24],[21,30]],["apb_to_reg"],["port","logic"]],["pwdata_i",[[22,2],[22,32]],[[22,24],[22,32]],["apb_to_reg"],["port","logic"]],["prdata_o",[[23,2],[23,32]],[[23,24],[23,32]],["apb_to_reg"],["port","logic"]],["pready_o",[[24,2],[24,32]],[[24,24],[24,32]],["apb_to_reg"],["port","logic"]],["pslverr_o",[[25,2],[25,33]],[[25,24],[25,33]],["apb_to_reg"],["port","logic"]],["reg_o",[[27,2],[27,20]],[[27,15],[27,20]],["apb_to_reg"],["port","REG_BUS.out"]]]]],[[["apb_to_reg_intf",[[67,0],[73,2]],[[67,7],[67,22]],[],["module"]],[86,9]],[[["DATA_WIDTH",[[68,2],[68,40]],[[68,25],[68,35]],["apb_to_reg_intf"],["parameter-port","unsigned"]],["ADDR_WIDTH",[[69,2],[69,40]],[[69,25],[69,35]],["apb_to_reg_intf"],["parameter-port","unsigned"]],["apb_i",[[71,2],[71,20]],[[71,15],[71,20]],["apb_to_reg_intf"],["port","APB.Slave"]],["reg_o",[[72,2],[72,20]],[[72,15],[72,20]],["apb_to_reg_intf"],["port","REG_BUS.out"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/axi_lite_to_reg.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/axi_to_reg_v2.sv",[[[[[["axi_to_reg_v2",[[10,0],[40,2]],[[10,7],[10,20]],[],["module"]],[169,9]],[[["AxiAddrWidth",[[12,2],[12,45]],[[12,25],[12,37]],["axi_to_reg_v2"],["parameter-port","unsigned"]],["AxiDataWidth",[[14,2],[14,45]],[[14,25],[14,37]],["axi_to_reg_v2"],["parameter-port","unsigned"]],["AxiIdWidth",[[16,2],[16,45]],[[16,25],[16,35]],["axi_to_reg_v2"],["parameter-port","unsigned"]],["AxiUserWidth",[[18,2],[18,45]],[[18,25],[18,37]],["axi_to_reg_v2"],["parameter-port","unsigned"]],["RegDataWidth",[[20,2],[20,45]],[[20,25],[20,37]],["axi_to_reg_v2"],["parameter-port","unsigned"]],["axi_req_t",[[22,2],[22,45]],[[22,25],[22,34]],["axi_to_reg_v2"],["parameter-port","#Unknown"]],["axi_rsp_t",[[24,2],[24,45]],[[24,25],[24,34]],["axi_to_reg_v2"],["parameter-port","#Unknown"]],["reg_req_t",[[26,2],[26,45]],[[26,25],[26,34]],["axi_to_reg_v2"],["parameter-port","#Unknown"]],["reg_rsp_t",[[28,2],[28,45]],[[28,25],[28,34]],["axi_to_reg_v2"],["parameter-port","#Unknown"]],["id_t",[[30,2],[30,61]],[[30,25],[30,29]],["axi_to_reg_v2"],["parameter-port","#Unknown"]],["clk_i",[[32,2],[32,25]],[[32,20],[32,25]],["axi_to_reg_v2"],["port","logic"]],["rst_ni",[[33,2],[33,26]],[[33,20],[33,26]],["axi_to_reg_v2"],["port","logic"]],["axi_req_i",[[34,2],[34,29]],[[34,20],[34,29]],["axi_to_reg_v2"],["port","axi_req_t"]],["axi_rsp_o",[[35,2],[35,29]],[[35,20],[35,29]],["axi_to_reg_v2"],["port","axi_rsp_t"]],["reg_req_o",[[36,2],[36,29]],[[36,20],[36,29]],["axi_to_reg_v2"],["port","reg_req_t"]],["reg_rsp_i",[[37,2],[37,29]],[[37,20],[37,29]],["axi_to_reg_v2"],["port","reg_rsp_t"]],["reg_id_o",[[38,2],[38,28]],[[38,20],[38,28]],["axi_to_reg_v2"],["port","id_t"]],["busy_o",[[39,2],[39,26]],[[39,20],[39,26]],["axi_to_reg_v2"],["port","logic"]],["NumBanks",[[43,2],[43,65]],[[43,26],[43,34]],["axi_to_reg_v2"],["localparam","unsigned"]],["addr_t",[[45,2],[45,58]],[[45,18],[45,24]],["axi_to_reg_v2"],["localparam","#Unknown"]],["reg_data_t",[[46,2],[46,58]],[[46,18],[46,28]],["axi_to_reg_v2"],["localparam","#Unknown"]],["reg_strb_t",[[47,2],[47,58]],[[47,18],[47,28]],["axi_to_reg_v2"],["localparam","#Unknown"]],["mem_req",[[50,2],[50,35]],[[50,28],[50,35]],["axi_to_reg_v2"],["variable","logic"]],["mem_gnt",[[51,2],[51,35]],[[51,28],[51,35]],["axi_to_reg_v2"],["variable","logic"]],["mem_addr",[[52,2],[52,36]],[[52,28],[52,36]],["axi_to_reg_v2"],["variable","addr_t"]],["mem_wdata",[[53,2],[53,37]],[[53,28],[53,37]],["axi_to_reg_v2"],["variable","reg_data_t"]],["mem_strb",[[54,2],[54,36]],[[54,28],[54,36]],["axi_to_reg_v2"],["variable","reg_strb_t"]],["mem_we",[[55,2],[55,34]],[[55,28],[55,34]],["axi_to_reg_v2"],["variable","logic"]],["mem_id",[[56,2],[56,34]],[[56,28],[56,34]],["axi_to_reg_v2"],["variable","id_t"]],["mem_rvalid",[[57,2],[57,38]],[[57,28],[57,38]],["axi_to_reg_v2"],["variable","logic"]],["mem_rdata",[[58,2],[58,37]],[[58,28],[58,37]],["axi_to_reg_v2"],["variable","reg_data_t"]],["mem_err",[[59,2],[59,35]],[[59,28],[59,35]],["axi_to_reg_v2"],["variable","logic"]],["reg_req",[[62,2],[62,34]],[[62,27],[62,34]],["axi_to_reg_v2"],["variable","reg_req_t"]],["valid_req",[[62,2],[62,45]],[[62,36],[62,45]],["axi_to_reg_v2"],["variable","reg_req"]],["zero_w_req",[[62,2],[62,57]],[[62,47],[62,57]],["axi_to_reg_v2"],["variable","valid_req"]],["reg_rsp",[[63,2],[63,34]],[[63,27],[63,34]],["axi_to_reg_v2"],["variable","reg_rsp_t"]],["valid_rsp",[[63,2],[63,45]],[[63,36],[63,45]],["axi_to_reg_v2"],["variable","reg_rsp"]],["zero_w_rsp",[[63,2],[63,57]],[[63,47],[63,57]],["axi_to_reg_v2"],["variable","valid_rsp"]],["i_axi_to_detailed_mem",[[66,2],[101,3]],[[77,4],[77,25]],["axi_to_reg_v2"],["instance","axi_to_detailed_mem"]],["i_periph_to_reg",[[105,4],[127,5]],[[111,6],[111,21]],["axi_to_reg_v2"],["instance","periph_to_reg"]],["i_reg_demux",[[130,4],[142,5]],[[134,6],[134,17]],["axi_to_reg_v2"],["instance","reg_demux"]],["i_reg_mux",[[151,2],[164,3]],[[157,4],[157,13]],["axi_to_reg_v2"],["instance","reg_mux"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/include/axi/typedef.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/deprecated/axi_to_reg.sv",[[[[[["axi_to_reg",[[16,0],[50,2]],[[16,7],[16,17]],[],["module"]],[116,0]],[[["ADDR_WIDTH",[[18,2],[18,31]],[[18,16],[18,26]],["axi_to_reg"],["parameter-port","int"]],["DATA_WIDTH",[[20,2],[20,31]],[[20,16],[20,26]],["axi_to_reg"],["parameter-port","int"]],["ID_WIDTH",[[22,2],[22,29]],[[22,16],[22,24]],["axi_to_reg"],["parameter-port","int"]],["USER_WIDTH",[[24,2],[24,31]],[[24,16],[24,26]],["axi_to_reg"],["parameter-port","int"]],["AXI_MAX_WRITE_TXNS",[[26,2],[26,51]],[[26,25],[26,43]],["axi_to_reg"],["parameter-port","unsigned"]],["AXI_MAX_READ_TXNS",[[28,2],[28,51]],[[28,25],[28,42]],["axi_to_reg"],["parameter-port","unsigned"]],["FULL_BW",[[30,2],[30,27]],[[30,16],[30,23]],["axi_to_reg"],["parameter-port","bit"]],["DECOUPLE_W",[[33,2],[33,30]],[[33,16],[33,26]],["axi_to_reg"],["parameter-port","bit"]],["axi_req_t",[[35,2],[35,34]],[[35,17],[35,26]],["axi_to_reg"],["parameter-port","#Unknown"]],["axi_rsp_t",[[37,2],[37,34]],[[37,17],[37,26]],["axi_to_reg"],["parameter-port","#Unknown"]],["reg_req_t",[[39,2],[39,34]],[[39,17],[39,26]],["axi_to_reg"],["parameter-port","#Unknown"]],["reg_rsp_t",[[41,2],[41,34]],[[41,17],[41,26]],["axi_to_reg"],["parameter-port","#Unknown"]],["clk_i",[[43,2],[43,21]],[[43,16],[43,21]],["axi_to_reg"],["port","logic"]],["rst_ni",[[44,2],[44,22]],[[44,16],[44,22]],["axi_to_reg"],["port","logic"]],["testmode_i",[[45,2],[45,26]],[[45,16],[45,26]],["axi_to_reg"],["port","logic"]],["axi_req_i",[[46,2],[46,29]],[[46,20],[46,29]],["axi_to_reg"],["port","axi_req_t"]],["axi_rsp_o",[[47,2],[47,29]],[[47,20],[47,29]],["axi_to_reg"],["port","axi_rsp_t"]],["reg_req_o",[[48,2],[48,29]],[[48,20],[48,29]],["axi_to_reg"],["port","reg_req_t"]],["reg_rsp_i",[[49,2],[49,29]],[[49,20],[49,29]],["axi_to_reg"],["port","reg_rsp_t"]],["addr_t",[[52,2],[52,40]],[[52,33],[52,39]],["axi_to_reg"],["typedef","logic"]],["data_t",[[53,2],[53,40]],[[53,33],[53,39]],["axi_to_reg"],["typedef","logic"]],["strb_t",[[54,2],[54,42]],[[54,35],[54,41]],["axi_to_reg"],["typedef","logic"]],["aw_chan_t",[[56,2],[56,48]],[[56,2],[56,48]],["axi_to_reg"],["typedef","#AnonymousStructUnion61"]],["w_chan_t",[[57,2],[57,54]],[[57,2],[57,54]],["axi_to_reg"],["typedef","#AnonymousStructUnion62"]],["b_chan_t",[[58,2],[58,38]],[[58,2],[58,38]],["axi_to_reg"],["typedef","#AnonymousStructUnion63"]],["ar_chan_t",[[59,2],[59,48]],[[59,2],[59,48]],["axi_to_reg"],["typedef","#AnonymousStructUnion64"]],["r_chan_t",[[60,2],[60,46]],[[60,2],[60,46]],["axi_to_reg"],["typedef","#AnonymousStructUnion65"]],["axi_lite_req_t",[[61,2],[61,73]],[[61,2],[61,73]],["axi_to_reg"],["typedef","#AnonymousStructUnion66"]],["axi_lite_resp_t",[[62,2],[62,63]],[[62,2],[62,63]],["axi_to_reg"],["typedef","#AnonymousStructUnion67"]],["axi_lite_req",[[64,2],[64,29]],[[64,17],[64,29]],["axi_to_reg"],["variable","axi_lite_req_t"]],["axi_lite_resp",[[65,2],[65,31]],[[65,18],[65,31]],["axi_to_reg"],["variable","axi_lite_resp_t"]],["i_axi_to_axi_lite",[[68,2],[91,3]],[[83,4],[83,21]],["axi_to_reg"],["instance","axi_to_axi_lite"]],["i_axi_lite_to_reg",[[93,2],[112,3]],[[105,4],[105,21]],["axi_to_reg"],["instance","axi_lite_to_reg"]]],[],[[[["#AnonymousStructUnion61",[[56,2],[56,48]],[[56,2],[56,48]],["axi_to_reg"],["struct"]],[56,47]],[[["addr",[[56,2],[56,48]],[[56,2],[56,48]],["axi_to_reg","#AnonymousStructUnion61"],["struct_union_member"]],["prot",[[56,2],[56,48]],[[56,2],[56,48]],["axi_to_reg","#AnonymousStructUnion61"],["struct_union_member"]]]]],[[["#AnonymousStructUnion62",[[57,2],[57,54]],[[57,2],[57,54]],["axi_to_reg"],["struct"]],[57,53]],[[["data",[[57,2],[57,54]],[[57,2],[57,54]],["axi_to_reg","#AnonymousStructUnion62"],["struct_union_member"]],["strb",[[57,2],[57,54]],[[57,2],[57,54]],["axi_to_reg","#AnonymousStructUnion62"],["struct_union_member"]]]]],[[["#AnonymousStructUnion63",[[58,2],[58,38]],[[58,2],[58,38]],["axi_to_reg"],["struct"]],[58,37]],[[["resp",[[58,2],[58,38]],[[58,2],[58,38]],["axi_to_reg","#AnonymousStructUnion63"],["struct_union_member"]]]]],[[["#AnonymousStructUnion64",[[59,2],[59,48]],[[59,2],[59,48]],["axi_to_reg"],["struct"]],[59,47]],[[["addr",[[59,2],[59,48]],[[59,2],[59,48]],["axi_to_reg","#AnonymousStructUnion64"],["struct_union_member"]],["prot",[[59,2],[59,48]],[[59,2],[59,48]],["axi_to_reg","#AnonymousStructUnion64"],["struct_union_member"]]]]],[[["#AnonymousStructUnion65",[[60,2],[60,46]],[[60,2],[60,46]],["axi_to_reg"],["struct"]],[60,45]],[[["data",[[60,2],[60,46]],[[60,2],[60,46]],["axi_to_reg","#AnonymousStructUnion65"],["struct_union_member"]],["resp",[[60,2],[60,46]],[[60,2],[60,46]],["axi_to_reg","#AnonymousStructUnion65"],["struct_union_member"]]]]],[[["#AnonymousStructUnion66",[[61,2],[61,73]],[[61,2],[61,73]],["axi_to_reg"],["struct"]],[61,72]],[[["aw",[[61,2],[61,73]],[[61,2],[61,73]],["axi_to_reg","#AnonymousStructUnion66"],["struct_union_member"]],["aw_valid",[[61,2],[61,73]],[[61,2],[61,73]],["axi_to_reg","#AnonymousStructUnion66"],["struct_union_member"]],["w",[[61,2],[61,73]],[[61,2],[61,73]],["axi_to_reg","#AnonymousStructUnion66"],["struct_union_member"]],["w_valid",[[61,2],[61,73]],[[61,2],[61,73]],["axi_to_reg","#AnonymousStructUnion66"],["struct_union_member"]],["b_ready",[[61,2],[61,73]],[[61,2],[61,73]],["axi_to_reg","#AnonymousStructUnion66"],["struct_union_member"]],["ar",[[61,2],[61,73]],[[61,2],[61,73]],["axi_to_reg","#AnonymousStructUnion66"],["struct_union_member"]],["ar_valid",[[61,2],[61,73]],[[61,2],[61,73]],["axi_to_reg","#AnonymousStructUnion66"],["struct_union_member"]],["r_ready",[[61,2],[61,73]],[[61,2],[61,73]],["axi_to_reg","#AnonymousStructUnion66"],["struct_union_member"]]]]],[[["#AnonymousStructUnion67",[[62,2],[62,63]],[[62,2],[62,63]],["axi_to_reg"],["struct"]],[62,62]],[[["aw_ready",[[62,2],[62,63]],[[62,2],[62,63]],["axi_to_reg","#AnonymousStructUnion67"],["struct_union_member"]],["w_ready",[[62,2],[62,63]],[[62,2],[62,63]],["axi_to_reg","#AnonymousStructUnion67"],["struct_union_member"]],["b",[[62,2],[62,63]],[[62,2],[62,63]],["axi_to_reg","#AnonymousStructUnion67"],["struct_union_member"]],["b_valid",[[62,2],[62,63]],[[62,2],[62,63]],["axi_to_reg","#AnonymousStructUnion67"],["struct_union_member"]],["ar_ready",[[62,2],[62,63]],[[62,2],[62,63]],["axi_to_reg","#AnonymousStructUnion67"],["struct_union_member"]],["r",[[62,2],[62,63]],[[62,2],[62,63]],["axi_to_reg","#AnonymousStructUnion67"],["struct_union_member"]],["r_valid",[[62,2],[62,63]],[[62,2],[62,63]],["axi_to_reg","#AnonymousStructUnion67"],["struct_union_member"]]]]]]]],[[["axi_to_reg_intf",[[117,0],[141,2]],[[117,7],[117,22]],[],["module"]],[183,9]],[[["ADDR_WIDTH",[[119,2],[119,31]],[[119,16],[119,26]],["axi_to_reg_intf"],["parameter-port","int"]],["DATA_WIDTH",[[121,2],[121,31]],[[121,16],[121,26]],["axi_to_reg_intf"],["parameter-port","int"]],["ID_WIDTH",[[123,2],[123,29]],[[123,16],[123,24]],["axi_to_reg_intf"],["parameter-port","int"]],["USER_WIDTH",[[125,2],[125,31]],[[125,16],[125,26]],["axi_to_reg_intf"],["parameter-port","int"]],["AXI_MAX_WRITE_TXNS",[[127,2],[127,51]],[[127,25],[127,43]],["axi_to_reg_intf"],["parameter-port","unsigned"]],["AXI_MAX_READ_TXNS",[[129,2],[129,51]],[[129,25],[129,42]],["axi_to_reg_intf"],["parameter-port","unsigned"]],["FULL_BW",[[131,2],[131,27]],[[131,16],[131,23]],["axi_to_reg_intf"],["parameter-port","bit"]],["DECOUPLE_W",[[134,2],[134,30]],[[134,16],[134,26]],["axi_to_reg_intf"],["parameter-port","bit"]],["clk_i",[[136,2],[136,21]],[[136,16],[136,21]],["axi_to_reg_intf"],["port","logic"]],["rst_ni",[[137,2],[137,22]],[[137,16],[137,22]],["axi_to_reg_intf"],["port","logic"]],["testmode_i",[[138,2],[138,26]],[[138,16],[138,26]],["axi_to_reg_intf"],["port","logic"]],["in",[[139,2],[139,18]],[[139,16],[139,18]],["axi_to_reg_intf"],["port","AXI_BUS.Slave"]],["reg_o",[[140,2],[140,21]],[[140,16],[140,21]],["axi_to_reg_intf"],["port","REG_BUS.out"]],["axi_lite",[[143,2],[146,15]],[[146,4],[146,12]],["axi_to_reg_intf"],["instance","AXI_LITE"]],["i_axi_to_axi_lite",[[149,2],[166,3]],[[160,4],[160,21]],["axi_to_reg_intf"],["instance","axi_to_axi_lite_intf"]],["i_axi_lite_to_reg",[[168,2],[181,3]],[[176,4],[176,21]],["axi_to_reg_intf"],["instance","axi_lite_to_reg_intf"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/include/axi/typedef.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/periph_to_reg.sv",[[[[[["periph_to_reg",[[12,0],[37,2]],[[12,7],[12,20]],[],["module"]],[104,9]],[[["AW",[[13,2],[13,35]],[[13,25],[13,27]],["periph_to_reg"],["parameter-port","unsigned"]],["DW",[[14,2],[14,35]],[[14,25],[14,27]],["periph_to_reg"],["parameter-port","unsigned"]],["BW",[[15,2],[15,34]],[[15,25],[15,27]],["periph_to_reg"],["parameter-port","unsigned"]],["IW",[[16,2],[16,34]],[[16,25],[16,27]],["periph_to_reg"],["parameter-port","unsigned"]],["req_t",[[17,2],[17,38]],[[17,25],[17,30]],["periph_to_reg"],["parameter-port","#Unknown"]],["rsp_t",[[18,2],[18,38]],[[18,25],[18,30]],["periph_to_reg"],["parameter-port","#Unknown"]],["clk_i",[[20,2],[20,32]],[[20,27],[20,32]],["periph_to_reg"],["port","logic"]],["rst_ni",[[21,2],[21,33]],[[21,27],[21,33]],["periph_to_reg"],["port","logic"]],["req_i",[[23,2],[23,32]],[[23,27],[23,32]],["periph_to_reg"],["port","logic"]],["add_i",[[24,2],[24,32]],[[24,27],[24,32]],["periph_to_reg"],["port","logic"]],["wen_i",[[25,2],[25,32]],[[25,27],[25,32]],["periph_to_reg"],["port","logic"]],["wdata_i",[[26,2],[26,34]],[[26,27],[26,34]],["periph_to_reg"],["port","logic"]],["be_i",[[27,2],[27,31]],[[27,27],[27,31]],["periph_to_reg"],["port","logic"]],["id_i",[[28,2],[28,31]],[[28,27],[28,31]],["periph_to_reg"],["port","logic"]],["gnt_o",[[29,2],[29,32]],[[29,27],[29,32]],["periph_to_reg"],["port","logic"]],["r_rdata_o",[[30,2],[30,36]],[[30,27],[30,36]],["periph_to_reg"],["port","logic"]],["r_opc_o",[[31,2],[31,34]],[[31,27],[31,34]],["periph_to_reg"],["port","logic"]],["r_id_o",[[32,2],[32,33]],[[32,27],[32,33]],["periph_to_reg"],["port","logic"]],["r_valid_o",[[33,2],[33,36]],[[33,27],[33,36]],["periph_to_reg"],["port","logic"]],["reg_req_o",[[35,2],[35,36]],[[35,27],[35,36]],["periph_to_reg"],["port","req_t"]],["reg_rsp_i",[[36,2],[36,36]],[[36,27],[36,36]],["periph_to_reg"],["port","rsp_t"]],["r_id_d",[[39,2],[39,23]],[[39,17],[39,23]],["periph_to_reg"],["variable","logic"]],["r_id_q",[[39,2],[39,31]],[[39,25],[39,31]],["periph_to_reg"],["variable","r_id_d"]],["r_opc_d",[[40,2],[40,24]],[[40,17],[40,24]],["periph_to_reg"],["variable","logic"]],["r_opc_q",[[40,2],[40,33]],[[40,26],[40,33]],["periph_to_reg"],["variable","r_opc_d"]],["r_valid_d",[[41,2],[41,26]],[[41,17],[41,26]],["periph_to_reg"],["variable","logic"]],["r_valid_q",[[41,2],[41,37]],[[41,28],[41,37]],["periph_to_reg"],["variable","r_valid_d"]],["r_rdata_d",[[42,2],[42,26]],[[42,17],[42,26]],["periph_to_reg"],["variable","logic"]],["r_rdata_q",[[42,2],[42,37]],[[42,28],[42,37]],["periph_to_reg"],["variable","r_rdata_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/reg_cdc.sv",[[[[[["reg_cdc_src",[[13,0],[30,5]],[[13,7],[13,18]],[],["module"]],[139,0]],[[["CDC_KIND",[[14,4],[14,37]],[[14,14],[14,22]],["reg_cdc_src"],["parameter-port","parameter"]],["req_t",[[15,4],[15,37]],[[15,20],[15,25]],["reg_cdc_src"],["parameter-port","#Unknown"]],["rsp_t",[[16,4],[16,37]],[[16,20],[16,25]],["reg_cdc_src"],["parameter-port","#Unknown"]],["src_clk_i",[[18,4],[18,26]],[[18,17],[18,26]],["reg_cdc_src"],["port","logic"]],["src_rst_ni",[[19,4],[19,27]],[[19,17],[19,27]],["reg_cdc_src"],["port","logic"]],["src_req_i",[[20,4],[20,26]],[[20,17],[20,26]],["reg_cdc_src"],["port","req_t"]],["src_rsp_o",[[21,4],[21,26]],[[21,17],[21,26]],["reg_cdc_src"],["port","rsp_t"]],["async_req_o",[[23,4],[23,28]],[[23,17],[23,28]],["reg_cdc_src"],["port","logic"]],["async_ack_i",[[24,4],[24,28]],[[24,17],[24,28]],["reg_cdc_src"],["port","logic"]],["async_data_o",[[25,4],[25,29]],[[25,17],[25,29]],["reg_cdc_src"],["port","req_t"]],["async_req_i",[[27,4],[27,28]],[[27,17],[27,28]],["reg_cdc_src"],["port","logic"]],["async_ack_o",[[28,4],[28,28]],[[28,17],[28,28]],["reg_cdc_src"],["port","logic"]],["async_data_i",[[29,4],[29,29]],[[29,17],[29,29]],["reg_cdc_src"],["port","rsp_t"]],["Idle",[[32,25],[32,29]],[[32,25],[32,29]],["reg_cdc_src"],["enum_member","#AnonymousEnum44"]],["Busy",[[32,31],[32,35]],[[32,31],[32,35]],["reg_cdc_src"],["enum_member","#AnonymousEnum44"]],["state_e",[[32,4],[32,46]],[[32,38],[32,45]],["reg_cdc_src"],["typedef","#AnonymousEnum44"]],["src_state_d",[[33,4],[33,23]],[[33,12],[33,23]],["reg_cdc_src"],["variable","state_e"]],["src_state_q",[[33,4],[33,36]],[[33,25],[33,36]],["reg_cdc_src"],["variable","src_state_d"]],["src_req_valid",[[34,4],[34,23]],[[34,10],[34,23]],["reg_cdc_src"],["variable","logic"]],["src_req_ready",[[34,4],[34,38]],[[34,25],[34,38]],["reg_cdc_src"],["variable","src_req_valid"]],["src_rsp_valid",[[34,4],[34,53]],[[34,40],[34,53]],["reg_cdc_src"],["variable","src_req_ready"]],["src_rsp_ready",[[34,4],[34,68]],[[34,55],[34,68]],["reg_cdc_src"],["variable","src_rsp_valid"]],["src_ready_o",[[36,4],[36,21]],[[36,10],[36,21]],["reg_cdc_src"],["variable","logic"]],["src_req",[[38,4],[38,17]],[[38,10],[38,17]],["reg_cdc_src"],["variable","req_t"]],["src_rsp",[[39,4],[39,17]],[[39,10],[39,17]],["reg_cdc_src"],["variable","rsp_t"]],["i_cdc_req_src",[[51,7],[60,8]],[[51,35],[51,48]],["reg_cdc_src"],["instance","cdc_4phase_src"]],["i_cdc_rsp_dst",[[62,7],[71,8]],[[62,35],[62,48]],["reg_cdc_src"],["instance","cdc_4phase_dst"]],["i_cdc_req_src",[[75,7],[84,8]],[[75,35],[75,48]],["reg_cdc_src"],["instance","cdc_2phase_src"]],["i_cdc_rsp_dst",[[86,7],[95,8]],[[86,35],[86,48]],["reg_cdc_src"],["instance","cdc_2phase_dst"]]]]],[[["reg_cdc_dst",[[140,0],[157,5]],[[140,7],[140,18]],[],["module"]],[272,0]],[[["CDC_KIND",[[141,2],[141,35]],[[141,12],[141,20]],["reg_cdc_dst"],["parameter-port","parameter"]],["req_t",[[142,2],[142,30]],[[142,17],[142,22]],["reg_cdc_dst"],["parameter-port","#Unknown"]],["rsp_t",[[143,2],[143,30]],[[143,17],[143,22]],["reg_cdc_dst"],["parameter-port","#Unknown"]],["dst_clk_i",[[145,4],[145,26]],[[145,17],[145,26]],["reg_cdc_dst"],["port","logic"]],["dst_rst_ni",[[146,4],[146,27]],[[146,17],[146,27]],["reg_cdc_dst"],["port","logic"]],["dst_req_o",[[147,4],[147,26]],[[147,17],[147,26]],["reg_cdc_dst"],["port","req_t"]],["dst_rsp_i",[[148,4],[148,26]],[[148,17],[148,26]],["reg_cdc_dst"],["port","rsp_t"]],["async_req_i",[[150,4],[150,28]],[[150,17],[150,28]],["reg_cdc_dst"],["port","logic"]],["async_ack_o",[[151,4],[151,28]],[[151,17],[151,28]],["reg_cdc_dst"],["port","logic"]],["async_data_i",[[152,4],[152,29]],[[152,17],[152,29]],["reg_cdc_dst"],["port","req_t"]],["async_req_o",[[154,4],[154,28]],[[154,17],[154,28]],["reg_cdc_dst"],["port","logic"]],["async_ack_i",[[155,4],[155,28]],[[155,17],[155,28]],["reg_cdc_dst"],["port","logic"]],["async_data_o",[[156,4],[156,29]],[[156,17],[156,29]],["reg_cdc_dst"],["port","rsp_t"]],["Idle",[[159,25],[159,29]],[[159,25],[159,29]],["reg_cdc_dst"],["enum_member","#AnonymousEnum45"]],["Busy",[[159,31],[159,35]],[[159,31],[159,35]],["reg_cdc_dst"],["enum_member","#AnonymousEnum45"]],["state_e",[[159,4],[159,46]],[[159,38],[159,45]],["reg_cdc_dst"],["typedef","#AnonymousEnum45"]],["dst_state_d",[[160,4],[160,23]],[[160,12],[160,23]],["reg_cdc_dst"],["variable","state_e"]],["dst_state_q",[[160,4],[160,36]],[[160,25],[160,36]],["reg_cdc_dst"],["variable","dst_state_d"]],["dst_rsp_d",[[161,4],[161,19]],[[161,10],[161,19]],["reg_cdc_dst"],["variable","rsp_t"]],["dst_rsp_q",[[161,4],[161,30]],[[161,21],[161,30]],["reg_cdc_dst"],["variable","dst_rsp_d"]],["dst_req_valid",[[162,4],[162,23]],[[162,10],[162,23]],["reg_cdc_dst"],["variable","logic"]],["dst_req_ready",[[162,4],[162,38]],[[162,25],[162,38]],["reg_cdc_dst"],["variable","dst_req_valid"]],["dst_rsp_valid",[[162,4],[162,53]],[[162,40],[162,53]],["reg_cdc_dst"],["variable","dst_req_ready"]],["dst_rsp_ready",[[162,4],[162,68]],[[162,55],[162,68]],["reg_cdc_dst"],["variable","dst_rsp_valid"]],["dst_valid_o",[[164,4],[164,21]],[[164,10],[164,21]],["reg_cdc_dst"],["variable","logic"]],["dst_req",[[166,4],[166,17]],[[166,10],[166,17]],["reg_cdc_dst"],["variable","req_t"]],["dst_rsp",[[167,4],[167,17]],[[167,10],[167,17]],["reg_cdc_dst"],["variable","rsp_t"]],["i_cdc_req_dst",[[179,7],[188,8]],[[179,35],[179,48]],["reg_cdc_dst"],["instance","cdc_4phase_dst"]],["i_cdc_rsp_src",[[190,7],[199,8]],[[190,35],[190,48]],["reg_cdc_dst"],["instance","cdc_4phase_src"]],["i_cdc_req_dst",[[203,7],[212,8]],[[203,35],[203,48]],["reg_cdc_dst"],["instance","cdc_2phase_dst"]],["i_cdc_rsp_src",[[214,7],[223,8]],[[214,35],[214,48]],["reg_cdc_dst"],["instance","cdc_2phase_src"]]]]],[[["reg_cdc",[[273,0],[287,2]],[[273,7],[273,14]],[],["module"]],[331,9]],[[["CDC_KIND",[[274,4],[274,37]],[[274,14],[274,22]],["reg_cdc"],["parameter-port","parameter"]],["req_t",[[275,4],[275,37]],[[275,20],[275,25]],["reg_cdc"],["parameter-port","#Unknown"]],["rsp_t",[[276,4],[276,37]],[[276,20],[276,25]],["reg_cdc"],["parameter-port","#Unknown"]],["src_clk_i",[[278,4],[278,26]],[[278,17],[278,26]],["reg_cdc"],["port","logic"]],["src_rst_ni",[[279,4],[279,27]],[[279,17],[279,27]],["reg_cdc"],["port","logic"]],["src_req_i",[[280,4],[280,26]],[[280,17],[280,26]],["reg_cdc"],["port","req_t"]],["src_rsp_o",[[281,4],[281,26]],[[281,17],[281,26]],["reg_cdc"],["port","rsp_t"]],["dst_clk_i",[[283,4],[283,26]],[[283,17],[283,26]],["reg_cdc"],["port","logic"]],["dst_rst_ni",[[284,4],[284,27]],[[284,17],[284,27]],["reg_cdc"],["port","logic"]],["dst_req_o",[[285,4],[285,26]],[[285,17],[285,26]],["reg_cdc"],["port","req_t"]],["dst_rsp_i",[[286,4],[286,26]],[[286,17],[286,26]],["reg_cdc"],["port","rsp_t"]],["s_src_req",[[289,3],[289,20]],[[289,11],[289,20]],["reg_cdc"],["variable","logic"]],["s_src_ack",[[289,3],[289,31]],[[289,22],[289,31]],["reg_cdc"],["variable","s_src_req"]],["s_dst_req",[[289,3],[289,42]],[[289,33],[289,42]],["reg_cdc"],["variable","s_src_ack"]],["s_dst_ack",[[289,3],[289,53]],[[289,44],[289,53]],["reg_cdc"],["variable","s_dst_req"]],["s_src_data",[[290,3],[290,21]],[[290,11],[290,21]],["reg_cdc"],["variable","req_t"]],["s_dst_data",[[291,3],[291,21]],[[291,11],[291,21]],["reg_cdc"],["variable","rsp_t"]],["i_reg_cdc_src",[[293,3],[310,4]],[[297,5],[297,18]],["reg_cdc"],["instance","reg_cdc_src"]],["i_reg_cdc_dst",[[312,3],[329,4]],[[316,5],[316,18]],["reg_cdc"],["instance","reg_cdc_dst"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/reg_cut.sv",[[[[[["reg_cut",[[15,0],[27,2]],[[15,7],[15,14]],[],["module"]],[72,9]],[[["req_t",[[16,4],[16,32]],[[16,19],[16,24]],["reg_cut"],["parameter-port","#Unknown"]],["rsp_t",[[17,4],[17,32]],[[17,19],[17,24]],["reg_cut"],["parameter-port","#Unknown"]],["clk_i",[[19,4],[19,22]],[[19,17],[19,22]],["reg_cut"],["port","logic"]],["rst_ni",[[20,4],[20,23]],[[20,17],[20,23]],["reg_cut"],["port","logic"]],["src_req_i",[[22,4],[22,26]],[[22,17],[22,26]],["reg_cut"],["port","req_t"]],["src_rsp_o",[[23,4],[23,26]],[[23,17],[23,26]],["reg_cut"],["port","rsp_t"]],["dst_req_o",[[25,4],[25,26]],[[25,17],[25,26]],["reg_cut"],["port","req_t"]],["dst_rsp_i",[[26,4],[26,26]],[[26,17],[26,26]],["reg_cut"],["port","rsp_t"]],["WaitValid",[[30,5],[30,22]],[[30,5],[30,14]],["reg_cut"],["enum_member","#AnonymousEnum46"]],["WaitReady",[[31,5],[31,22]],[[31,5],[31,14]],["reg_cut"],["enum_member","#AnonymousEnum46"]],["GiveReady",[[32,5],[32,22]],[[32,5],[32,14]],["reg_cut"],["enum_member","#AnonymousEnum46"]],["state_t",[[29,3],[33,13]],[[33,5],[33,12]],["reg_cut"],["typedef","#AnonymousEnum46"]],["state_d",[[34,3],[34,18]],[[34,11],[34,18]],["reg_cut"],["variable","state_t"]],["state_q",[[34,3],[34,27]],[[34,20],[34,27]],["reg_cut"],["variable","state_d"]],["req_q",[[36,3],[36,14]],[[36,9],[36,14]],["reg_cut"],["variable","req_t"]],["rsp_q",[[37,3],[37,14]],[[37,9],[37,14]],["reg_cut"],["variable","rsp_t"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/include/register_interface/assign.svh","/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/reg_demux.sv",[[[[[["reg_demux",[[12,0],[27,2]],[[12,7],[12,16]],[],["module"]],[36,9]],[[["NoPorts",[[13,2],[13,40]],[[13,25],[13,32]],["reg_demux"],["parameter-port","unsigned"]],["req_t",[[14,2],[14,30]],[[14,17],[14,22]],["reg_demux"],["parameter-port","#Unknown"]],["rsp_t",[[15,2],[15,30]],[[15,17],[15,22]],["reg_demux"],["parameter-port","#Unknown"]],["SelectWidth",[[17,2],[17,85]],[[17,25],[17,36]],["reg_demux"],["parameter-port","#Unknown"]],["select_t",[[18,2],[18,65]],[[18,25],[18,33]],["reg_demux"],["parameter-port","#Unknown"]],["clk_i",[[20,2],[20,34]],[[20,29],[20,34]],["reg_demux"],["port","logic"]],["rst_ni",[[21,2],[21,35]],[[21,29],[21,35]],["reg_demux"],["port","logic"]],["in_select_i",[[22,2],[22,40]],[[22,29],[22,40]],["reg_demux"],["port","select_t"]],["in_req_i",[[23,2],[23,37]],[[23,29],[23,37]],["reg_demux"],["port","req_t"]],["in_rsp_o",[[24,2],[24,37]],[[24,29],[24,37]],["reg_demux"],["port","rsp_t"]],["out_req_o",[[25,2],[25,38]],[[25,29],[25,38]],["reg_demux"],["port","req_t"]],["out_rsp_i",[[26,2],[26,38]],[[26,29],[26,38]],["reg_demux"],["port","rsp_t"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/reg_err_slv.sv",[[[[[["reg_err_slv",[[9,0],[17,2]],[[9,7],[9,18]],[],["module"]],[24,9]],[[["DW",[[10,2],[10,41]],[[10,28],[10,30]],["reg_err_slv"],["parameter-port","unsigned"]],["ERR_VAL",[[11,2],[11,42]],[[11,28],[11,35]],["reg_err_slv"],["parameter-port","logic"]],["req_t",[[12,2],[12,45]],[[12,28],[12,33]],["reg_err_slv"],["parameter-port","#Unknown"]],["rsp_t",[[13,2],[13,45]],[[13,28],[13,33]],["reg_err_slv"],["parameter-port","#Unknown"]],["req_i",[[15,2],[15,34]],[[15,29],[15,34]],["reg_err_slv"],["port","req_t"]],["rsp_o",[[16,2],[16,34]],[[16,29],[16,34]],["reg_err_slv"],["port","rsp_t"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/reg_filter_empty_writes.sv",[[[[[["reg_filter_empty_writes",[[16,0],[26,2]],[[16,7],[16,30]],[],["module"]],[39,9]],[[["req_t",[[17,2],[17,30]],[[17,17],[17,22]],["reg_filter_empty_writes"],["parameter-port","#Unknown"]],["rsp_t",[[18,2],[18,30]],[[18,17],[18,22]],["reg_filter_empty_writes"],["parameter-port","#Unknown"]],["clk_i",[[20,2],[20,20]],[[20,15],[20,20]],["reg_filter_empty_writes"],["port","logic"]],["rst_ni",[[21,2],[21,21]],[[21,15],[21,21]],["reg_filter_empty_writes"],["port","logic"]],["in_req_i",[[22,2],[22,23]],[[22,15],[22,23]],["reg_filter_empty_writes"],["port","req_t"]],["in_rsp_o",[[23,2],[23,23]],[[23,15],[23,23]],["reg_filter_empty_writes"],["port","rsp_t"]],["out_req_o",[[24,2],[24,24]],[[24,15],[24,24]],["reg_filter_empty_writes"],["port","req_t"]],["out_rsp_i",[[25,2],[25,24]],[[25,15],[25,24]],["reg_filter_empty_writes"],["port","rsp_t"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/reg_intf.sv",[[[[[["REG_BUS",[[21,0],[28,2]],[[21,10],[21,17]],[],["interface"]],[42,12]],[[["ADDR_WIDTH",[[23,2],[23,31]],[[23,16],[23,26]],["REG_BUS"],["parameter-port","int"]],["DATA_WIDTH",[[25,2],[25,31]],[[25,16],[25,26]],["REG_BUS"],["parameter-port","int"]],["clk_i",[[27,2],[27,19]],[[27,14],[27,19]],["REG_BUS"],["port","logic"]],["addr",[[30,2],[30,31]],[[30,27],[30,31]],["REG_BUS"],["variable","logic"]],["write",[[31,2],[31,32]],[[31,27],[31,32]],["REG_BUS"],["variable","logic"]],["rdata",[[32,2],[32,32]],[[32,27],[32,32]],["REG_BUS"],["variable","logic"]],["wdata",[[33,2],[33,32]],[[33,27],[33,32]],["REG_BUS"],["variable","logic"]],["wstrb",[[34,2],[34,32]],[[34,27],[34,32]],["REG_BUS"],["variable","logic"]],["error",[[35,2],[35,32]],[[35,27],[35,32]],["REG_BUS"],["variable","logic"]],["valid",[[36,2],[36,32]],[[36,27],[36,32]],["REG_BUS"],["variable","logic"]],["ready",[[37,2],[37,32]],[[37,27],[37,32]],["REG_BUS"],["variable","logic"]]],[],[[[["in",[[39,10],[39,83]],[[39,10],[39,12]],["REG_BUS"],["modport"]],[39,82]],[[["addr",[[39,15],[39,26]],[[39,22],[39,26]],["REG_BUS","in"],["port","input"]],["write",[[39,28],[39,33]],[[39,28],[39,33]],["REG_BUS","in"],["port","addr"]],["wdata",[[39,35],[39,40]],[[39,35],[39,40]],["REG_BUS","in"],["port","write"]],["wstrb",[[39,42],[39,47]],[[39,42],[39,47]],["REG_BUS","in"],["port","wdata"]],["valid",[[39,49],[39,54]],[[39,49],[39,54]],["REG_BUS","in"],["port","wstrb"]],["rdata",[[39,56],[39,68]],[[39,63],[39,68]],["REG_BUS","in"],["port","output"]],["error",[[39,70],[39,75]],[[39,70],[39,75]],["REG_BUS","in"],["port","rdata"]],["ready",[[39,77],[39,82]],[[39,77],[39,82]],["REG_BUS","in"],["port","error"]]]]],[[["out",[[40,10],[40,83]],[[40,10],[40,13]],["REG_BUS"],["modport"]],[40,82]],[[["addr",[[40,15],[40,26]],[[40,22],[40,26]],["REG_BUS","out"],["port","output"]],["write",[[40,28],[40,33]],[[40,28],[40,33]],["REG_BUS","out"],["port","addr"]],["wdata",[[40,35],[40,40]],[[40,35],[40,40]],["REG_BUS","out"],["port","write"]],["wstrb",[[40,42],[40,47]],[[40,42],[40,47]],["REG_BUS","out"],["port","wdata"]],["valid",[[40,49],[40,54]],[[40,49],[40,54]],["REG_BUS","out"],["port","wstrb"]],["rdata",[[40,56],[40,68]],[[40,63],[40,68]],["REG_BUS","out"],["port","input"]],["error",[[40,70],[40,75]],[[40,70],[40,75]],["REG_BUS","out"],["port","rdata"]],["ready",[[40,77],[40,82]],[[40,77],[40,82]],["REG_BUS","out"],["port","error"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/reg_mux.sv",[[[[[["reg_mux",[[15,0],[28,2]],[[15,7],[15,14]],[],["module"]],[69,9]],[[["NoPorts",[[16,2],[16,40]],[[16,25],[16,32]],["reg_mux"],["parameter-port","unsigned"]],["AW",[[17,2],[17,31]],[[17,25],[17,27]],["reg_mux"],["parameter-port","unsigned"]],["DW",[[18,2],[18,31]],[[18,25],[18,27]],["reg_mux"],["parameter-port","unsigned"]],["req_t",[[19,2],[19,30]],[[19,17],[19,22]],["reg_mux"],["parameter-port","#Unknown"]],["rsp_t",[[20,2],[20,30]],[[20,17],[20,22]],["reg_mux"],["parameter-port","#Unknown"]],["clk_i",[[22,2],[22,34]],[[22,29],[22,34]],["reg_mux"],["port","logic"]],["rst_ni",[[23,2],[23,35]],[[23,29],[23,35]],["reg_mux"],["port","logic"]],["in_req_i",[[24,2],[24,37]],[[24,29],[24,37]],["reg_mux"],["port","req_t"]],["in_rsp_o",[[25,2],[25,37]],[[25,29],[25,37]],["reg_mux"],["port","rsp_t"]],["out_req_o",[[26,2],[26,38]],[[26,29],[26,38]],["reg_mux"],["port","req_t"]],["out_rsp_i",[[27,2],[27,38]],[[27,29],[27,38]],["reg_mux"],["port","rsp_t"]],["in_valid",[[30,2],[30,30]],[[30,22],[30,30]],["reg_mux"],["variable","logic"]],["in_ready",[[30,2],[30,40]],[[30,32],[30,40]],["reg_mux"],["variable","in_valid"]],["req_payload_t",[[31,2],[31,87]],[[31,2],[31,87]],["reg_mux"],["typedef","#AnonymousStructUnion68"]],["in_payload",[[33,2],[33,40]],[[33,30],[33,40]],["reg_mux"],["variable","req_payload_t"]],["out_payload",[[34,2],[34,27]],[[34,16],[34,27]],["reg_mux"],["variable","req_payload_t"]],["i_stream_arbiter",[[50,2],[62,3]],[[53,4],[53,20]],["reg_mux"],["instance","stream_arbiter"]]],[],[[[["#AnonymousStructUnion68",[[31,2],[31,87]],[[31,2],[31,87]],["reg_mux"],["struct"]],[31,86]],[[["addr",[[31,2],[31,87]],[[31,2],[31,87]],["reg_mux","#AnonymousStructUnion68"],["struct_union_member"]],["write",[[31,2],[31,87]],[[31,2],[31,87]],["reg_mux","#AnonymousStructUnion68"],["struct_union_member"]],["wdata",[[31,2],[31,87]],[[31,2],[31,87]],["reg_mux","#AnonymousStructUnion68"],["struct_union_member"]],["wstrb",[[31,2],[31,87]],[[31,2],[31,87]],["reg_mux","#AnonymousStructUnion68"],["struct_union_member"]],["valid",[[31,2],[31,87]],[[31,2],[31,87]],["reg_mux","#AnonymousStructUnion68"],["struct_union_member"]]]]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/include/register_interface/typedef.svh"]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/reg_test.sv",[[[[[["reg_test",[[13,0],[13,17]],[[13,8],[13,16]],[],["package"]],[102,10]],[]]]],[],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/reg_to_apb.sv",[[[[[["reg_to_apb",[[6,0],[27,2]],[[6,7],[6,17]],[],["module"]],[73,9]],[[["reg_req_t",[[8,2],[8,34]],[[8,17],[8,26]],["reg_to_apb"],["parameter-port","#Unknown"]],["reg_rsp_t",[[10,2],[10,34]],[[10,17],[10,26]],["reg_to_apb"],["parameter-port","#Unknown"]],["apb_req_t",[[12,2],[12,34]],[[12,17],[12,26]],["reg_to_apb"],["parameter-port","#Unknown"]],["apb_rsp_t",[[14,2],[14,34]],[[14,17],[14,26]],["reg_to_apb"],["parameter-port","#Unknown"]],["clk_i",[[17,2],[17,24]],[[17,19],[17,24]],["reg_to_apb"],["port","logic"]],["rst_ni",[[18,2],[18,25]],[[18,19],[18,25]],["reg_to_apb"],["port","logic"]],["reg_req_i",[[21,2],[21,28]],[[21,19],[21,28]],["reg_to_apb"],["port","reg_req_t"]],["reg_rsp_o",[[22,2],[22,28]],[[22,19],[22,28]],["reg_to_apb"],["port","reg_rsp_t"]],["apb_req_o",[[25,2],[25,28]],[[25,19],[25,28]],["reg_to_apb"],["port","apb_req_t"]],["apb_rsp_i",[[26,2],[26,28]],[[26,19],[26,28]],["reg_to_apb"],["port","apb_rsp_t"]],["SETUP",[[30,22],[30,27]],[[30,22],[30,27]],["reg_to_apb"],["enum_member","#AnonymousEnum47"]],["ACCESS",[[30,29],[30,35]],[[30,29],[30,35]],["reg_to_apb"],["enum_member","#AnonymousEnum47"]],["state_e",[[30,2],[30,45]],[[30,37],[30,44]],["reg_to_apb"],["typedef","#AnonymousEnum47"]],["state_d",[[31,2],[31,17]],[[31,10],[31,17]],["reg_to_apb"],["variable","state_e"]],["state_q",[[31,2],[31,26]],[[31,19],[31,26]],["reg_to_apb"],["variable","state_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/reg_to_mem.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/reg_to_tlul.sv",[[[[[["reg_to_tlul",[[8,0],[27,2]],[[8,7],[8,18]],[],["module"]],[46,9]],[[["req_t",[[9,2],[9,30]],[[9,17],[9,22]],["reg_to_tlul"],["parameter-port","#Unknown"]],["rsp_t",[[10,2],[10,30]],[[10,17],[10,22]],["reg_to_tlul"],["parameter-port","#Unknown"]],["tl_h2d_t",[[11,2],[11,33]],[[11,17],[11,25]],["reg_to_tlul"],["parameter-port","#Unknown"]],["tl_d2h_t",[[12,2],[12,33]],[[12,17],[12,25]],["reg_to_tlul"],["parameter-port","#Unknown"]],["tl_a_user_t",[[14,2],[14,37]],[[14,17],[14,28]],["reg_to_tlul"],["parameter-port","#Unknown"]],["tl_a_op_e",[[15,2],[15,35]],[[15,17],[15,26]],["reg_to_tlul"],["parameter-port","#Unknown"]],["TL_A_USER_DEFAULT",[[16,2],[16,46]],[[16,24],[16,41]],["reg_to_tlul"],["parameter-port","#Unknown"]],["PutFullData",[[17,2],[17,38]],[[17,22],[17,33]],["reg_to_tlul"],["parameter-port","#Unknown"]],["Get",[[18,2],[18,30]],[[18,22],[18,25]],["reg_to_tlul"],["parameter-port","#Unknown"]],["tl_o",[[21,4],[21,24]],[[21,20],[21,24]],["reg_to_tlul"],["port","tl_h2d_t"]],["tl_i",[[22,4],[22,24]],[[22,20],[22,24]],["reg_to_tlul"],["port","tl_d2h_t"]],["reg_req_i",[[25,4],[25,26]],[[25,17],[25,26]],["reg_to_tlul"],["port","req_t"]],["reg_rsp_o",[[26,4],[26,26]],[[26,17],[26,26]],["reg_to_tlul"],["port","rsp_t"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/reg_uniform.sv",[[[[[["reg_uniform",[[13,0],[32,2]],[[13,7],[13,18]],[],["module"]],[93,9]],[[["ADDR_WIDTH",[[15,2],[15,31]],[[15,16],[15,26]],["reg_uniform"],["parameter-port","int"]],["DATA_WIDTH",[[17,2],[17,31]],[[17,16],[17,26]],["reg_uniform"],["parameter-port","int"]],["NUM_REG",[[19,2],[19,28]],[[19,16],[19,23]],["reg_uniform"],["parameter-port","int"]],["REG_WIDTH",[[21,2],[21,30]],[[21,16],[21,25]],["reg_uniform"],["parameter-port","int"]],["REG_WRITABLE",[[23,2],[23,49]],[[23,32],[23,44]],["reg_uniform"],["parameter-port","logic"]],["clk_i",[[25,2],[25,49]],[[25,44],[25,49]],["reg_uniform"],["port","logic"]],["rst_ni",[[26,2],[26,50]],[[26,44],[26,50]],["reg_uniform"],["port","logic"]],["init_val_i",[[27,2],[27,54]],[[27,44],[27,54]],["reg_uniform"],["port","logic"]],["rd_val_i",[[28,2],[28,52]],[[28,44],[28,52]],["reg_uniform"],["port","logic"]],["wr_val_o",[[29,2],[29,52]],[[29,44],[29,52]],["reg_uniform"],["port","logic"]],["wr_evt_o",[[30,2],[30,52]],[[30,44],[30,52]],["reg_uniform"],["port","logic"]],["reg_i",[[31,2],[31,20]],[[31,15],[31,20]],["reg_uniform"],["port","REG_BUS.in"]],["reg_q",[[35,2],[35,42]],[[35,37],[35,42]],["reg_uniform"],["variable","logic"]],["reg_wr",[[36,2],[36,45]],[[36,39],[36,45]],["reg_uniform"],["variable","logic"]],["AddrShift",[[64,2],[64,50]],[[64,17],[64,26]],["reg_uniform"],["localparam","int"]],["bus_word_addr",[[65,2],[65,48]],[[65,35],[65,48]],["reg_uniform"],["variable","logic"]],["NumBusWords",[[69,2],[69,83]],[[69,17],[69,28]],["reg_uniform"],["localparam","int"]],["reg_busmapped",[[70,2],[70,55]],[[70,42],[70,55]],["reg_uniform"],["variable","logic"]],["reg_wr_busmapped",[[71,2],[71,60]],[[71,44],[71,60]],["reg_uniform"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/vendor/lowrisc_opentitan/src/prim_subreg_arb.sv",[[[[[["prim_subreg_arb",[[6,0],[25,2]],[[6,7],[6,22]],[],["module"]],[78,9]],[[["DW",[[7,2],[7,29]],[[7,16],[7,18]],["prim_subreg_arb"],["parameter-port","int"]],["SWACCESS",[[8,2],[8,31]],[[8,16],[8,24]],["prim_subreg_arb"],["parameter-port","parameter"]],["we",[[12,2],[12,19]],[[12,17],[12,19]],["prim_subreg_arb"],["port","input"]],["wd",[[13,2],[13,19]],[[13,17],[13,19]],["prim_subreg_arb"],["port","input"]],["de",[[16,2],[16,19]],[[16,17],[16,19]],["prim_subreg_arb"],["port","input"]],["d",[[17,2],[17,18]],[[17,17],[17,18]],["prim_subreg_arb"],["port","input"]],["q",[[20,2],[20,18]],[[20,17],[20,18]],["prim_subreg_arb"],["port","input"]],["wr_en",[[23,2],[23,29]],[[23,24],[23,29]],["prim_subreg_arb"],["port","logic"]],["wr_data",[[24,2],[24,31]],[[24,24],[24,31]],["prim_subreg_arb"],["port","logic"]],["unused_q",[[72,4],[72,27]],[[72,19],[72,27]],["prim_subreg_arb"],["variable","logic"]],["unused_we",[[70,4],[70,28]],[[70,19],[70,28]],["prim_subreg_arb"],["variable","logic"]],["unused_wd",[[71,4],[71,28]],[[71,19],[71,28]],["prim_subreg_arb"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/vendor/lowrisc_opentitan/src/prim_subreg_ext.sv",[[[[[["prim_subreg_ext",[[6,0],[20,2]],[[6,7],[6,22]],[],["module"]],[27,9]],[[["DW",[[7,2],[7,32]],[[7,25],[7,27]],["prim_subreg_ext"],["parameter-port","unsigned"]],["re",[[9,2],[9,19]],[[9,17],[9,19]],["prim_subreg_ext"],["port","input"]],["we",[[10,2],[10,19]],[[10,17],[10,19]],["prim_subreg_ext"],["port","input"]],["wd",[[11,2],[11,19]],[[11,17],[11,19]],["prim_subreg_ext"],["port","input"]],["d",[[13,2],[13,18]],[[13,17],[13,18]],["prim_subreg_ext"],["port","input"]],["qe",[[16,2],[16,26]],[[16,24],[16,26]],["prim_subreg_ext"],["port","logic"]],["qre",[[17,2],[17,27]],[[17,24],[17,27]],["prim_subreg_ext"],["port","logic"]],["q",[[18,2],[18,25]],[[18,24],[18,25]],["prim_subreg_ext"],["port","logic"]],["qs",[[19,2],[19,26]],[[19,24],[19,26]],["prim_subreg_ext"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv",[[[[[["prim_subreg_shadow",[[6,0],[33,2]],[[6,7],[6,25]],[],["module"]],[156,9]],[[["DW",[[7,2],[7,40]],[[7,27],[7,29]],["prim_subreg_shadow"],["parameter-port","int"]],["SWACCESS",[[8,2],[8,42]],[[8,27],[8,35]],["prim_subreg_shadow"],["parameter-port","parameter"]],["RESVAL",[[9,2],[9,40]],[[9,27],[9,33]],["prim_subreg_shadow"],["parameter-port","logic"]],["clk_i",[[11,2],[11,13]],[[11,8],[11,13]],["prim_subreg_shadow"],["port","input"]],["rst_ni",[[12,2],[12,14]],[[12,8],[12,14]],["prim_subreg_shadow"],["port","input"]],["re",[[16,2],[16,19]],[[16,17],[16,19]],["prim_subreg_shadow"],["port","input"]],["we",[[18,2],[18,19]],[[18,17],[18,19]],["prim_subreg_shadow"],["port","input"]],["wd",[[19,2],[19,19]],[[19,17],[19,19]],["prim_subreg_shadow"],["port","input"]],["de",[[22,2],[22,19]],[[22,17],[22,19]],["prim_subreg_shadow"],["port","input"]],["d",[[23,2],[23,18]],[[23,17],[23,18]],["prim_subreg_shadow"],["port","input"]],["qe",[[26,2],[26,26]],[[26,24],[26,26]],["prim_subreg_shadow"],["port","logic"]],["q",[[27,2],[27,25]],[[27,24],[27,25]],["prim_subreg_shadow"],["port","logic"]],["qs",[[28,2],[28,26]],[[28,24],[28,26]],["prim_subreg_shadow"],["port","logic"]],["err_update",[[31,2],[31,25]],[[31,15],[31,25]],["prim_subreg_shadow"],["port","logic"]],["err_storage",[[32,2],[32,26]],[[32,15],[32,26]],["prim_subreg_shadow"],["port","logic"]],["phase_clear",[[36,2],[36,28]],[[36,17],[36,28]],["prim_subreg_shadow"],["variable","logic"]],["phase_q",[[37,2],[37,24]],[[37,17],[37,24]],["prim_subreg_shadow"],["variable","logic"]],["staged_we",[[38,2],[38,26]],[[38,17],[38,26]],["prim_subreg_shadow"],["variable","logic"]],["shadow_we",[[38,2],[38,37]],[[38,28],[38,37]],["prim_subreg_shadow"],["variable","staged_we"]],["committed_we",[[38,2],[38,51]],[[38,39],[38,51]],["prim_subreg_shadow"],["variable","shadow_we"]],["staged_de",[[39,2],[39,26]],[[39,17],[39,26]],["prim_subreg_shadow"],["variable","logic"]],["shadow_de",[[39,2],[39,37]],[[39,28],[39,37]],["prim_subreg_shadow"],["variable","staged_de"]],["committed_de",[[39,2],[39,51]],[[39,39],[39,51]],["prim_subreg_shadow"],["variable","shadow_de"]],["staged_qe",[[42,2],[42,26]],[[42,17],[42,26]],["prim_subreg_shadow"],["variable","logic"]],["shadow_qe",[[42,2],[42,37]],[[42,28],[42,37]],["prim_subreg_shadow"],["variable","staged_qe"]],["committed_qe",[[42,2],[42,51]],[[42,39],[42,51]],["prim_subreg_shadow"],["variable","shadow_qe"]],["staged_q",[[43,2],[43,25]],[[43,17],[43,25]],["prim_subreg_shadow"],["variable","logic"]],["shadow_q",[[43,2],[43,36]],[[43,28],[43,36]],["prim_subreg_shadow"],["variable","staged_q"]],["committed_q",[[43,2],[43,50]],[[43,39],[43,50]],["prim_subreg_shadow"],["variable","shadow_q"]],["committed_qs",[[44,2],[44,29]],[[44,17],[44,29]],["prim_subreg_shadow"],["variable","logic"]],["wr_en",[[48,2],[48,22]],[[48,17],[48,22]],["prim_subreg_shadow"],["variable","logic"]],["wr_data",[[49,2],[49,24]],[[49,17],[49,24]],["prim_subreg_shadow"],["variable","logic"]],["wr_en_data_arb",[[51,2],[62,3]],[[54,4],[54,18]],["prim_subreg_shadow"],["instance","prim_subreg_arb"]],["staged_reg",[[87,2],[101,3]],[[91,4],[91,14]],["prim_subreg_shadow"],["instance","prim_subreg"]],["shadow_reg",[[110,2],[124,3]],[[114,4],[114,14]],["prim_subreg_shadow"],["instance","prim_subreg"]],["committed_reg",[[131,2],[145,3]],[[135,4],[135,17]],["prim_subreg_shadow"],["instance","prim_subreg"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/vendor/lowrisc_opentitan/src/prim_subreg.sv",[[[[[["prim_subreg",[[6,0],[27,2]],[[6,7],[6,18]],[],["module"]],[63,9]],[[["DW",[[7,2],[7,40]],[[7,27],[7,29]],["prim_subreg"],["parameter-port","int"]],["SWACCESS",[[8,2],[8,42]],[[8,27],[8,35]],["prim_subreg"],["parameter-port","parameter"]],["RESVAL",[[9,2],[9,40]],[[9,27],[9,33]],["prim_subreg"],["parameter-port","logic"]],["clk_i",[[11,2],[11,13]],[[11,8],[11,13]],["prim_subreg"],["port","input"]],["rst_ni",[[12,2],[12,14]],[[12,8],[12,14]],["prim_subreg"],["port","input"]],["we",[[16,2],[16,19]],[[16,17],[16,19]],["prim_subreg"],["port","input"]],["wd",[[17,2],[17,19]],[[17,17],[17,19]],["prim_subreg"],["port","input"]],["de",[[20,2],[20,19]],[[20,17],[20,19]],["prim_subreg"],["port","input"]],["d",[[21,2],[21,18]],[[21,17],[21,18]],["prim_subreg"],["port","input"]],["qe",[[24,2],[24,26]],[[24,24],[24,26]],["prim_subreg"],["port","logic"]],["q",[[25,2],[25,25]],[[25,24],[25,25]],["prim_subreg"],["port","logic"]],["qs",[[26,2],[26,26]],[[26,24],[26,26]],["prim_subreg"],["port","logic"]],["wr_en",[[29,2],[29,22]],[[29,17],[29,22]],["prim_subreg"],["variable","logic"]],["wr_data",[[30,2],[30,24]],[[30,17],[30,24]],["prim_subreg"],["variable","logic"]],["wr_en_data_arb",[[32,2],[43,3]],[[35,4],[35,18]],["prim_subreg"],["instance","prim_subreg_arb"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/debug_rom/debug_rom_one_scratch.sv",[[[[[["debug_rom_one_scratch",[[16,0],[22,2]],[[16,7],[16,28]],[],["module"]],[65,9]],[[["clk_i",[[17,2],[17,28]],[[17,23],[17,28]],["debug_rom_one_scratch"],["port","logic"]],["rst_ni",[[18,2],[18,29]],[[18,23],[18,29]],["debug_rom_one_scratch"],["port","logic"]],["req_i",[[19,2],[19,28]],[[19,23],[19,28]],["debug_rom_one_scratch"],["port","logic"]],["addr_i",[[20,2],[20,29]],[[20,23],[20,29]],["debug_rom_one_scratch"],["port","logic"]],["rdata_o",[[21,2],[21,30]],[[21,23],[21,30]],["debug_rom_one_scratch"],["port","logic"]],["RomSize",[[24,2],[24,39]],[[24,26],[24,33]],["debug_rom_one_scratch"],["localparam","unsigned"]],["mem",[[26,2],[26,31]],[[26,28],[26,31]],["debug_rom_one_scratch"],["variable","logic"]],["addr_d",[[44,2],[44,36]],[[44,30],[44,36]],["debug_rom_one_scratch"],["variable","logic"]],["addr_q",[[44,2],[44,44]],[[44,38],[44,44]],["debug_rom_one_scratch"],["variable","addr_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/debug_rom/debug_rom.sv",[[[[[["debug_rom",[[16,0],[22,2]],[[16,7],[16,16]],[],["module"]],[71,9]],[[["clk_i",[[17,2],[17,28]],[[17,23],[17,28]],["debug_rom"],["port","logic"]],["rst_ni",[[18,2],[18,29]],[[18,23],[18,29]],["debug_rom"],["port","logic"]],["req_i",[[19,2],[19,28]],[[19,23],[19,28]],["debug_rom"],["port","logic"]],["addr_i",[[20,2],[20,29]],[[20,23],[20,29]],["debug_rom"],["port","logic"]],["rdata_o",[[21,2],[21,30]],[[21,23],[21,30]],["debug_rom"],["port","logic"]],["RomSize",[[24,2],[24,39]],[[24,26],[24,33]],["debug_rom"],["localparam","unsigned"]],["mem",[[26,2],[26,31]],[[26,28],[26,31]],["debug_rom"],["variable","logic"]],["addr_d",[[50,2],[50,36]],[[50,30],[50,36]],["debug_rom"],["variable","logic"]],["addr_q",[[50,2],[50,44]],[[50,38],[50,44]],["debug_rom"],["variable","addr_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dm_csrs.sv",[[[[[["dm_csrs",[[17,0],[80,2]],[[17,7],[17,14]],[],["module"]],[662,18]],[[["NrHarts",[[18,2],[18,52]],[[18,32],[18,39]],["dm_csrs"],["parameter-port","unsigned"]],["BusWidth",[[19,2],[19,53]],[[19,32],[19,40]],["dm_csrs"],["parameter-port","unsigned"]],["SelectableHarts",[[20,2],[20,66]],[[20,32],[20,47]],["dm_csrs"],["parameter-port","logic"]],["clk_i",[[22,2],[22,49]],[[22,44],[22,49]],["dm_csrs"],["port","logic"]],["rst_ni",[[23,2],[23,50]],[[23,44],[23,50]],["dm_csrs"],["port","logic"]],["testmode_i",[[24,2],[24,54]],[[24,44],[24,54]],["dm_csrs"],["port","logic"]],["dmi_rst_ni",[[25,2],[25,54]],[[25,44],[25,54]],["dm_csrs"],["port","logic"]],["dmi_req_valid_i",[[27,2],[27,59]],[[27,44],[27,59]],["dm_csrs"],["port","logic"]],["dmi_req_ready_o",[[28,2],[28,59]],[[28,44],[28,59]],["dm_csrs"],["port","logic"]],["dmi_req_i",[[29,2],[29,53]],[[29,44],[29,53]],["dm_csrs"],["port","dm::dmi_req_t"]],["dmi_resp_valid_o",[[31,2],[31,60]],[[31,44],[31,60]],["dm_csrs"],["port","logic"]],["dmi_resp_ready_i",[[32,2],[32,60]],[[32,44],[32,60]],["dm_csrs"],["port","logic"]],["dmi_resp_o",[[33,2],[33,54]],[[33,44],[33,54]],["dm_csrs"],["port","dm::dmi_resp_t"]],["ndmreset_o",[[35,2],[35,54]],[[35,44],[35,54]],["dm_csrs"],["port","logic"]],["dmactive_o",[[36,2],[36,54]],[[36,44],[36,54]],["dm_csrs"],["port","logic"]],["hartinfo_i",[[39,2],[39,54]],[[39,44],[39,54]],["dm_csrs"],["port","dm::hartinfo_t"]],["halted_i",[[40,2],[40,52]],[[40,44],[40,52]],["dm_csrs"],["port","logic"]],["unavailable_i",[[41,2],[41,57]],[[41,44],[41,57]],["dm_csrs"],["port","logic"]],["resumeack_i",[[42,2],[42,55]],[[42,44],[42,55]],["dm_csrs"],["port","logic"]],["hartsel_o",[[44,2],[44,53]],[[44,44],[44,53]],["dm_csrs"],["port","logic"]],["haltreq_o",[[45,2],[45,53]],[[45,44],[45,53]],["dm_csrs"],["port","logic"]],["resumereq_o",[[46,2],[46,55]],[[46,44],[46,55]],["dm_csrs"],["port","logic"]],["clear_resumeack_o",[[47,2],[47,61]],[[47,44],[47,61]],["dm_csrs"],["port","logic"]],["cmd_valid_o",[[49,2],[49,55]],[[49,44],[49,55]],["dm_csrs"],["port","logic"]],["cmd_o",[[50,2],[50,49]],[[50,44],[50,49]],["dm_csrs"],["port","dm::command_t"]],["cmderror_valid_i",[[51,2],[51,60]],[[51,44],[51,60]],["dm_csrs"],["port","logic"]],["cmderror_i",[[52,2],[52,54]],[[52,44],[52,54]],["dm_csrs"],["port","dm::cmderr_e"]],["cmdbusy_i",[[53,2],[53,53]],[[53,44],[53,53]],["dm_csrs"],["port","logic"]],["progbuf_o",[[55,2],[55,53]],[[55,44],[55,53]],["dm_csrs"],["port","logic"]],["data_o",[[56,2],[56,50]],[[56,44],[56,50]],["dm_csrs"],["port","logic"]],["data_i",[[58,2],[58,50]],[[58,44],[58,50]],["dm_csrs"],["port","logic"]],["data_valid_i",[[59,2],[59,56]],[[59,44],[59,56]],["dm_csrs"],["port","logic"]],["sbaddress_o",[[61,2],[61,55]],[[61,44],[61,55]],["dm_csrs"],["port","logic"]],["sbaddress_i",[[62,2],[62,55]],[[62,44],[62,55]],["dm_csrs"],["port","logic"]],["sbaddress_write_valid_o",[[63,2],[63,67]],[[63,44],[63,67]],["dm_csrs"],["port","logic"]],["sbreadonaddr_o",[[65,2],[65,58]],[[65,44],[65,58]],["dm_csrs"],["port","logic"]],["sbautoincrement_o",[[66,2],[66,61]],[[66,44],[66,61]],["dm_csrs"],["port","logic"]],["sbaccess_o",[[67,2],[67,54]],[[67,44],[67,54]],["dm_csrs"],["port","logic"]],["sbreadondata_o",[[69,2],[69,58]],[[69,44],[69,58]],["dm_csrs"],["port","logic"]],["sbdata_o",[[70,2],[70,52]],[[70,44],[70,52]],["dm_csrs"],["port","logic"]],["sbdata_read_valid_o",[[71,2],[71,63]],[[71,44],[71,63]],["dm_csrs"],["port","logic"]],["sbdata_write_valid_o",[[72,2],[72,64]],[[72,44],[72,64]],["dm_csrs"],["port","logic"]],["sbdata_i",[[74,2],[74,52]],[[74,44],[74,52]],["dm_csrs"],["port","logic"]],["sbdata_valid_i",[[75,2],[75,58]],[[75,44],[75,58]],["dm_csrs"],["port","logic"]],["sbbusy_i",[[77,2],[77,52]],[[77,44],[77,52]],["dm_csrs"],["port","logic"]],["sberror_valid_i",[[78,2],[78,59]],[[78,44],[78,59]],["dm_csrs"],["port","logic"]],["sberror_i",[[79,2],[79,53]],[[79,44],[79,53]],["dm_csrs"],["port","logic"]],["HartSelLen",[[82,2],[82,76]],[[82,26],[82,36]],["dm_csrs"],["localparam","unsigned"]],["NrHartsAligned",[[83,2],[83,57]],[[83,26],[83,40]],["dm_csrs"],["localparam","unsigned"]],["dtm_op",[[85,2],[85,21]],[[85,15],[85,21]],["dm_csrs"],["variable","dm::dtm_op_e"]],["resp_queue_full",[[88,2],[88,30]],[[88,15],[88,30]],["dm_csrs"],["variable","logic"]],["resp_queue_empty",[[89,2],[89,31]],[[89,15],[89,31]],["dm_csrs"],["variable","logic"]],["resp_queue_push",[[90,2],[90,30]],[[90,15],[90,30]],["dm_csrs"],["variable","logic"]],["resp_queue_pop",[[91,2],[91,29]],[[91,15],[91,29]],["dm_csrs"],["variable","logic"]],["DataEnd",[[93,2],[93,92]],[[93,26],[93,33]],["dm_csrs"],["localparam","dm::dm_csr_e"]],["ProgBufEnd",[[94,2],[94,100]],[[94,26],[94,36]],["dm_csrs"],["localparam","dm::dm_csr_e"]],["haltsum0",[[96,2],[96,23]],[[96,15],[96,23]],["dm_csrs"],["variable","logic"]],["haltsum1",[[96,2],[96,33]],[[96,25],[96,33]],["dm_csrs"],["variable","haltsum0"]],["haltsum2",[[96,2],[96,43]],[[96,35],[96,43]],["dm_csrs"],["variable","haltsum1"]],["haltsum3",[[96,2],[96,53]],[[96,45],[96,53]],["dm_csrs"],["variable","haltsum2"]],["halted",[[97,2],[97,52]],[[97,46],[97,52]],["dm_csrs"],["variable","logic"]],["halted_reshaped0",[[98,2],[98,51]],[[98,35],[98,51]],["dm_csrs"],["variable","logic"]],["halted_reshaped1",[[99,2],[99,52]],[[99,36],[99,52]],["dm_csrs"],["variable","logic"]],["halted_reshaped2",[[100,2],[100,52]],[[100,36],[100,52]],["dm_csrs"],["variable","logic"]],["halted_flat1",[[101,2],[101,51]],[[101,39],[101,51]],["dm_csrs"],["variable","logic"]],["halted_flat2",[[102,2],[102,51]],[[102,39],[102,51]],["dm_csrs"],["variable","logic"]],["halted_flat3",[[103,2],[103,27]],[[103,15],[103,27]],["dm_csrs"],["variable","logic"]],["hartsel_idx0",[[106,2],[106,27]],[[106,15],[106,27]],["dm_csrs"],["variable","logic"]],["hartsel_idx1",[[119,2],[119,26]],[[119,14],[119,26]],["dm_csrs"],["variable","logic"]],["hartsel_idx2",[[136,2],[136,26]],[[136,14],[136,26]],["dm_csrs"],["variable","logic"]],["dmstatus",[[162,2],[162,30]],[[162,22],[162,30]],["dm_csrs"],["variable","dm::dmstatus_t"]],["dmcontrol_d",[[163,2],[163,33]],[[163,22],[163,33]],["dm_csrs"],["variable","dm::dmcontrol_t"]],["dmcontrol_q",[[163,2],[163,46]],[[163,35],[163,46]],["dm_csrs"],["variable","dmcontrol_d"]],["abstractcs",[[164,2],[164,32]],[[164,22],[164,32]],["dm_csrs"],["variable","dm::abstractcs_t"]],["cmderr_d",[[165,2],[165,30]],[[165,22],[165,30]],["dm_csrs"],["variable","dm::cmderr_e"]],["cmderr_q",[[165,2],[165,40]],[[165,32],[165,40]],["dm_csrs"],["variable","cmderr_d"]],["command_d",[[166,2],[166,31]],[[166,22],[166,31]],["dm_csrs"],["variable","dm::command_t"]],["command_q",[[166,2],[166,42]],[[166,33],[166,42]],["dm_csrs"],["variable","command_d"]],["cmd_valid_d",[[167,2],[167,33]],[[167,22],[167,33]],["dm_csrs"],["variable","logic"]],["cmd_valid_q",[[167,2],[167,46]],[[167,35],[167,46]],["dm_csrs"],["variable","cmd_valid_d"]],["abstractauto_d",[[168,2],[168,36]],[[168,22],[168,36]],["dm_csrs"],["variable","dm::abstractauto_t"]],["abstractauto_q",[[168,2],[168,52]],[[168,38],[168,52]],["dm_csrs"],["variable","abstractauto_d"]],["sbcs_d",[[169,2],[169,28]],[[169,22],[169,28]],["dm_csrs"],["variable","dm::sbcs_t"]],["sbcs_q",[[169,2],[169,36]],[[169,30],[169,36]],["dm_csrs"],["variable","sbcs_d"]],["sbaddr_d",[[170,2],[170,30]],[[170,22],[170,30]],["dm_csrs"],["variable","logic"]],["sbaddr_q",[[170,2],[170,40]],[[170,32],[170,40]],["dm_csrs"],["variable","sbaddr_d"]],["sbdata_d",[[171,2],[171,30]],[[171,22],[171,30]],["dm_csrs"],["variable","logic"]],["sbdata_q",[[171,2],[171,40]],[[171,32],[171,40]],["dm_csrs"],["variable","sbdata_d"]],["havereset_d",[[173,2],[173,33]],[[173,22],[173,33]],["dm_csrs"],["variable","logic"]],["havereset_q",[[173,2],[173,46]],[[173,35],[173,46]],["dm_csrs"],["variable","havereset_d"]],["progbuf_d",[[175,2],[175,45]],[[175,36],[175,45]],["dm_csrs"],["variable","logic"]],["progbuf_q",[[175,2],[175,56]],[[175,47],[175,56]],["dm_csrs"],["variable","progbuf_d"]],["data_d",[[176,2],[176,40]],[[176,34],[176,40]],["dm_csrs"],["variable","logic"]],["data_q",[[176,2],[176,48]],[[176,42],[176,48]],["dm_csrs"],["variable","data_d"]],["selected_hart",[[178,2],[178,38]],[[178,25],[178,38]],["dm_csrs"],["variable","logic"]],["resp_queue_inp",[[180,2],[180,31]],[[180,17],[180,31]],["dm_csrs"],["variable","dm::dmi_resp_t"]],["havereset_d_aligned",[[196,2],[196,48]],[[196,29],[196,48]],["dm_csrs"],["variable","logic"]],["havereset_q_aligned",[[196,2],[196,69]],[[196,50],[196,69]],["dm_csrs"],["variable","havereset_d_aligned"]],["resumeack_aligned",[[196,2],[197,46]],[[197,29],[197,46]],["dm_csrs"],["variable","havereset_q_aligned"]],["unavailable_aligned",[[196,2],[197,67]],[[197,48],[197,67]],["dm_csrs"],["variable","resumeack_aligned"]],["halted_aligned",[[196,2],[198,43]],[[198,29],[198,43]],["dm_csrs"],["variable","unavailable_aligned"]],["hartinfo_aligned",[[206,2],[206,54]],[[206,38],[206,54]],["dm_csrs"],["variable","dm::hartinfo_t"]],["dm_csr_addr",[[213,2],[213,26]],[[213,15],[213,26]],["dm_csrs"],["variable","dm::dm_csr_e"]],["sbcs",[[214,2],[214,17]],[[214,13],[214,17]],["dm_csrs"],["variable","dm::sbcs_t"]],["a_abstractcs",[[215,2],[215,31]],[[215,19],[215,31]],["dm_csrs"],["variable","dm::abstractcs_t"]],["autoexecdata_idx",[[216,2],[216,30]],[[216,14],[216,30]],["dm_csrs"],["variable","logic"]],["i_fifo",[[586,2],[603,3]],[[589,4],[589,10]],["dm_csrs"],["instance","fifo_v2"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dm_mem.sv",[[[[[["dm_mem",[[18,0],[59,2]],[[18,7],[18,13]],[],["module"]],[545,17]],[[["NrHarts",[[19,2],[19,53]],[[19,32],[19,39]],["dm_mem"],["parameter-port","unsigned"]],["BusWidth",[[20,2],[20,53]],[[20,32],[20,40]],["dm_mem"],["parameter-port","unsigned"]],["SelectableHarts",[[21,2],[21,66]],[[21,32],[21,47]],["dm_mem"],["parameter-port","logic"]],["DmBaseAddress",[[22,2],[22,53]],[[22,32],[22,45]],["dm_mem"],["parameter-port","unsigned"]],["clk_i",[[24,2],[24,48]],[[24,43],[24,48]],["dm_mem"],["port","logic"]],["rst_ni",[[25,2],[25,49]],[[25,43],[25,49]],["dm_mem"],["port","logic"]],["debug_req_o",[[27,2],[27,54]],[[27,43],[27,54]],["dm_mem"],["port","logic"]],["ndmreset_i",[[28,2],[28,53]],[[28,43],[28,53]],["dm_mem"],["port","logic"]],["hartsel_i",[[29,2],[29,52]],[[29,43],[29,52]],["dm_mem"],["port","logic"]],["haltreq_i",[[31,2],[31,52]],[[31,43],[31,52]],["dm_mem"],["port","logic"]],["resumereq_i",[[32,2],[32,54]],[[32,43],[32,54]],["dm_mem"],["port","logic"]],["clear_resumeack_i",[[33,2],[33,60]],[[33,43],[33,60]],["dm_mem"],["port","logic"]],["halted_o",[[36,2],[36,51]],[[36,43],[36,51]],["dm_mem"],["port","logic"]],["resuming_o",[[37,2],[37,53]],[[37,43],[37,53]],["dm_mem"],["port","logic"]],["progbuf_i",[[39,2],[39,52]],[[39,43],[39,52]],["dm_mem"],["port","logic"]],["data_i",[[41,2],[41,49]],[[41,43],[41,49]],["dm_mem"],["port","logic"]],["data_o",[[42,2],[42,49]],[[42,43],[42,49]],["dm_mem"],["port","logic"]],["data_valid_o",[[43,2],[43,55]],[[43,43],[43,55]],["dm_mem"],["port","logic"]],["cmd_valid_i",[[45,2],[45,54]],[[45,43],[45,54]],["dm_mem"],["port","logic"]],["cmd_i",[[46,2],[46,48]],[[46,43],[46,48]],["dm_mem"],["port","dm::command_t"]],["cmderror_valid_o",[[47,2],[47,59]],[[47,43],[47,59]],["dm_mem"],["port","logic"]],["cmderror_o",[[48,2],[48,53]],[[48,43],[48,53]],["dm_mem"],["port","dm::cmderr_e"]],["cmdbusy_o",[[49,2],[49,52]],[[49,43],[49,52]],["dm_mem"],["port","logic"]],["req_i",[[53,2],[53,48]],[[53,43],[53,48]],["dm_mem"],["port","logic"]],["we_i",[[54,2],[54,47]],[[54,43],[54,47]],["dm_mem"],["port","logic"]],["addr_i",[[55,2],[55,49]],[[55,43],[55,49]],["dm_mem"],["port","logic"]],["wdata_i",[[56,2],[56,50]],[[56,43],[56,50]],["dm_mem"],["port","logic"]],["be_i",[[57,2],[57,47]],[[57,43],[57,47]],["dm_mem"],["port","logic"]],["rdata_o",[[58,2],[58,50]],[[58,43],[58,50]],["dm_mem"],["port","logic"]],["DbgAddressBits",[[60,2],[60,46]],[[60,26],[60,40]],["dm_mem"],["localparam","unsigned"]],["HartSelLen",[[61,2],[61,80]],[[61,26],[61,36]],["dm_mem"],["localparam","unsigned"]],["NrHartsAligned",[[62,2],[62,57]],[[62,26],[62,40]],["dm_mem"],["localparam","unsigned"]],["MaxAar",[[63,2],[63,68]],[[63,26],[63,32]],["dm_mem"],["localparam","unsigned"]],["HasSndScratch",[[64,2],[64,64]],[[64,26],[64,39]],["dm_mem"],["localparam","bit"]],["LoadBaseAddr",[[66,2],[66,79]],[[66,26],[66,38]],["dm_mem"],["localparam","logic"]],["DataBaseAddr",[[68,2],[68,77]],[[68,40],[68,52]],["dm_mem"],["localparam","logic"]],["DataEndAddr",[[69,2],[69,99]],[[69,40],[69,51]],["dm_mem"],["localparam","logic"]],["ProgBufBaseAddr",[[70,2],[70,97]],[[70,40],[70,55]],["dm_mem"],["localparam","logic"]],["ProgBufEndAddr",[[71,2],[71,81]],[[71,40],[71,54]],["dm_mem"],["localparam","logic"]],["AbstractCmdBaseAddr",[[72,2],[72,87]],[[72,40],[72,59]],["dm_mem"],["localparam","logic"]],["AbstractCmdEndAddr",[[73,2],[73,84]],[[73,40],[73,58]],["dm_mem"],["localparam","logic"]],["WhereToAddr",[[75,2],[75,62]],[[75,40],[75,51]],["dm_mem"],["localparam","logic"]],["FlagsBaseAddr",[[76,2],[76,62]],[[76,40],[76,53]],["dm_mem"],["localparam","logic"]],["FlagsEndAddr",[[77,2],[77,62]],[[77,40],[77,52]],["dm_mem"],["localparam","logic"]],["HaltedAddr",[[79,2],[79,62]],[[79,40],[79,50]],["dm_mem"],["localparam","logic"]],["GoingAddr",[[80,2],[80,62]],[[80,40],[80,49]],["dm_mem"],["localparam","logic"]],["ResumingAddr",[[81,2],[81,62]],[[81,40],[81,52]],["dm_mem"],["localparam","logic"]],["ExceptionAddr",[[82,2],[82,62]],[[82,40],[82,53]],["dm_mem"],["localparam","logic"]],["progbuf",[[84,2],[84,47]],[[84,40],[84,47]],["dm_mem"],["variable","logic"]],["abstract_cmd",[[85,2],[85,34]],[[85,22],[85,34]],["dm_mem"],["variable","logic"]],["halted_d",[[86,2],[86,30]],[[86,22],[86,30]],["dm_mem"],["variable","logic"]],["halted_q",[[86,2],[86,40]],[[86,32],[86,40]],["dm_mem"],["variable","halted_d"]],["resuming_d",[[87,2],[87,32]],[[87,22],[87,32]],["dm_mem"],["variable","logic"]],["resuming_q",[[87,2],[87,44]],[[87,34],[87,44]],["dm_mem"],["variable","resuming_d"]],["resume",[[88,2],[88,28]],[[88,22],[88,28]],["dm_mem"],["variable","logic"]],["go",[[88,2],[88,32]],[[88,30],[88,32]],["dm_mem"],["variable","resume"]],["going",[[88,2],[88,39]],[[88,34],[88,39]],["dm_mem"],["variable","go"]],["exception",[[90,2],[90,17]],[[90,8],[90,17]],["dm_mem"],["variable","logic"]],["unsupported_command",[[91,2],[91,27]],[[91,8],[91,27]],["dm_mem"],["variable","logic"]],["rom_rdata",[[93,2],[93,24]],[[93,15],[93,24]],["dm_mem"],["variable","logic"]],["rdata_d",[[94,2],[94,22]],[[94,15],[94,22]],["dm_mem"],["variable","logic"]],["rdata_q",[[94,2],[94,31]],[[94,24],[94,31]],["dm_mem"],["variable","rdata_d"]],["word_enable32_q",[[95,2],[95,30]],[[95,15],[95,30]],["dm_mem"],["variable","logic"]],["hartsel",[[99,2],[99,32]],[[99,25],[99,32]],["dm_mem"],["variable","logic"]],["wdata_hartsel",[[99,2],[99,47]],[[99,34],[99,47]],["dm_mem"],["variable","hartsel"]],["resumereq_aligned",[[104,2],[104,46]],[[104,29],[104,46]],["dm_mem"],["variable","logic"]],["haltreq_aligned",[[104,2],[104,63]],[[104,48],[104,63]],["dm_mem"],["variable","resumereq_aligned"]],["halted_d_aligned",[[104,2],[105,45]],[[105,29],[105,45]],["dm_mem"],["variable","haltreq_aligned"]],["halted_q_aligned",[[104,2],[105,63]],[[105,47],[105,63]],["dm_mem"],["variable","halted_d_aligned"]],["halted_aligned",[[104,2],[106,43]],[[106,29],[106,43]],["dm_mem"],["variable","halted_q_aligned"]],["resumereq_wdata_aligned",[[104,2],[106,68]],[[106,45],[106,68]],["dm_mem"],["variable","halted_aligned"]],["resuming_d_aligned",[[104,2],[107,47]],[[107,29],[107,47]],["dm_mem"],["variable","resumereq_wdata_aligned"]],["resuming_q_aligned",[[104,2],[107,67]],[[107,49],[107,67]],["dm_mem"],["variable","resuming_d_aligned"]],["fwd_rom_d",[[120,2],[120,17]],[[120,8],[120,17]],["dm_mem"],["variable","logic"]],["fwd_rom_q",[[120,2],[120,28]],[[120,19],[120,28]],["dm_mem"],["variable","fwd_rom_d"]],["ac_ar",[[121,2],[121,23]],[[121,18],[121,23]],["dm_mem"],["variable","dm::ac_ar_cmd_t"]],["Idle",[[132,29],[132,33]],[[132,29],[132,33]],["dm_mem"],["enum_member","#AnonymousEnum48"]],["Go",[[132,35],[132,37]],[[132,35],[132,37]],["dm_mem"],["enum_member","#AnonymousEnum48"]],["Resume",[[132,39],[132,45]],[[132,39],[132,45]],["dm_mem"],["enum_member","#AnonymousEnum48"]],["CmdExecuting",[[132,47],[132,59]],[[132,47],[132,59]],["dm_mem"],["enum_member","#AnonymousEnum48"]],["state_e",[[132,2],[132,70]],[[132,62],[132,69]],["dm_mem"],["typedef","#AnonymousEnum48"]],["state_d",[[133,2],[133,17]],[[133,10],[133,17]],["dm_mem"],["variable","state_e"]],["state_q",[[133,2],[133,26]],[[133,19],[133,26]],["dm_mem"],["variable","state_d"]],["word_mux",[[214,2],[214,23]],[[214,15],[214,23]],["dm_mem"],["variable","logic"]],["data_bits",[[224,2],[224,43]],[[224,34],[224,43]],["dm_mem"],["variable","logic"]],["rdata",[[225,2],[225,24]],[[225,19],[225,24]],["dm_mem"],["variable","logic"]],["rom_addr",[[487,2],[487,23]],[[487,15],[487,23]],["dm_mem"],["variable","logic"]],["i_debug_rom",[[497,4],[503,5]],[[497,14],[497,25]],["dm_mem"],["instance","debug_rom"]],["i_debug_rom",[[508,4],[514,5]],[[508,26],[508,37]],["dm_mem"],["instance","debug_rom_one_scratch"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dm_obi_top.sv",[[[[[["dm_obi_top",[[62,0],[117,2]],[[62,7],[62,17]],[],["module"]],[190,21]],[[["IdWidth",[[63,2],[63,52]],[[63,32],[63,39]],["dm_obi_top"],["parameter-port","unsigned"]],["NrHarts",[[64,2],[64,52]],[[64,32],[64,39]],["dm_obi_top"],["parameter-port","unsigned"]],["BusWidth",[[65,2],[65,53]],[[65,32],[65,40]],["dm_obi_top"],["parameter-port","unsigned"]],["DmBaseAddress",[[66,2],[66,57]],[[66,32],[66,45]],["dm_obi_top"],["parameter-port","unsigned"]],["SelectableHarts",[[69,2],[69,66]],[[69,32],[69,47]],["dm_obi_top"],["parameter-port","logic"]],["clk_i",[[71,2],[71,37]],[[71,32],[71,37]],["dm_obi_top"],["port","logic"]],["rst_ni",[[73,2],[73,38]],[[73,32],[73,38]],["dm_obi_top"],["port","logic"]],["testmode_i",[[74,2],[74,42]],[[74,32],[74,42]],["dm_obi_top"],["port","logic"]],["ndmreset_o",[[75,2],[75,42]],[[75,32],[75,42]],["dm_obi_top"],["port","logic"]],["dmactive_o",[[76,2],[76,42]],[[76,32],[76,42]],["dm_obi_top"],["port","logic"]],["debug_req_o",[[77,2],[77,43]],[[77,32],[77,43]],["dm_obi_top"],["port","logic"]],["unavailable_i",[[79,2],[79,45]],[[79,32],[79,45]],["dm_obi_top"],["port","logic"]],["hartinfo_i",[[80,2],[80,49]],[[80,39],[80,49]],["dm_obi_top"],["port","dm::hartinfo_t"]],["slave_req_i",[[82,2],[82,43]],[[82,32],[82,43]],["dm_obi_top"],["port","logic"]],["slave_gnt_o",[[84,2],[84,43]],[[84,32],[84,43]],["dm_obi_top"],["port","logic"]],["slave_we_i",[[85,2],[85,42]],[[85,32],[85,42]],["dm_obi_top"],["port","logic"]],["slave_addr_i",[[86,2],[86,44]],[[86,32],[86,44]],["dm_obi_top"],["port","logic"]],["slave_be_i",[[87,2],[87,42]],[[87,32],[87,42]],["dm_obi_top"],["port","logic"]],["slave_wdata_i",[[88,2],[88,45]],[[88,32],[88,45]],["dm_obi_top"],["port","logic"]],["slave_aid_i",[[90,2],[90,43]],[[90,32],[90,43]],["dm_obi_top"],["port","logic"]],["slave_rvalid_o",[[92,2],[92,46]],[[92,32],[92,46]],["dm_obi_top"],["port","logic"]],["slave_rdata_o",[[93,2],[93,45]],[[93,32],[93,45]],["dm_obi_top"],["port","logic"]],["slave_rid_o",[[95,2],[95,43]],[[95,32],[95,43]],["dm_obi_top"],["port","logic"]],["master_req_o",[[97,2],[97,44]],[[97,32],[97,44]],["dm_obi_top"],["port","logic"]],["master_addr_o",[[98,2],[98,45]],[[98,32],[98,45]],["dm_obi_top"],["port","logic"]],["master_we_o",[[99,2],[99,43]],[[99,32],[99,43]],["dm_obi_top"],["port","logic"]],["master_wdata_o",[[100,2],[100,46]],[[100,32],[100,46]],["dm_obi_top"],["port","logic"]],["master_be_o",[[101,2],[101,43]],[[101,32],[101,43]],["dm_obi_top"],["port","logic"]],["master_gnt_i",[[102,2],[102,44]],[[102,32],[102,44]],["dm_obi_top"],["port","logic"]],["master_rvalid_i",[[103,2],[103,47]],[[103,32],[103,47]],["dm_obi_top"],["port","logic"]],["master_err_i",[[104,2],[104,44]],[[104,32],[104,44]],["dm_obi_top"],["port","logic"]],["master_other_err_i",[[105,2],[105,50]],[[105,32],[105,50]],["dm_obi_top"],["port","logic"]],["master_rdata_i",[[106,2],[106,46]],[[106,32],[106,46]],["dm_obi_top"],["port","logic"]],["dmi_rst_ni",[[109,2],[109,42]],[[109,32],[109,42]],["dm_obi_top"],["port","logic"]],["dmi_req_valid_i",[[110,2],[110,47]],[[110,32],[110,47]],["dm_obi_top"],["port","logic"]],["dmi_req_ready_o",[[111,2],[111,47]],[[111,32],[111,47]],["dm_obi_top"],["port","logic"]],["dmi_req_i",[[112,2],[112,41]],[[112,32],[112,41]],["dm_obi_top"],["port","dm::dmi_req_t"]],["dmi_resp_valid_o",[[114,2],[114,48]],[[114,32],[114,48]],["dm_obi_top"],["port","logic"]],["dmi_resp_ready_i",[[115,2],[115,48]],[[115,32],[115,48]],["dm_obi_top"],["port","logic"]],["dmi_resp_o",[[116,2],[116,42]],[[116,32],[116,42]],["dm_obi_top"],["port","dm::dmi_resp_t"]],["slave_rvalid_q",[[120,2],[120,36]],[[120,22],[120,36]],["dm_obi_top"],["variable","logic"]],["slave_rid_q",[[121,2],[121,33]],[[121,22],[121,33]],["dm_obi_top"],["variable","logic"]],["i_dm_top",[[124,2],[165,3]],[[129,4],[129,12]],["dm_obi_top"],["instance","dm_top"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dm_pkg.sv",[[[[[["dm",[[18,0],[18,11]],[[18,8],[18,10]],[],["package"]],[450,14]],[[["DbgVersion013",[[19,2],[19,46]],[[19,25],[19,38]],["dm"],["localparam","logic"]],["ProgBufSize",[[21,2],[21,46]],[[21,25],[21,36]],["dm"],["localparam","logic"]],["DataCount",[[24,2],[24,46]],[[24,25],[24,34]],["dm"],["localparam","logic"]],["HaltAddress",[[27,2],[27,48]],[[27,26],[27,37]],["dm"],["localparam","logic"]],["ResumeAddress",[[28,2],[28,58]],[[28,26],[28,39]],["dm"],["localparam","logic"]],["ExceptionAddress",[[29,2],[29,62]],[[29,26],[29,42]],["dm"],["localparam","logic"]],["DataAddr",[[33,2],[33,45]],[[33,26],[33,34]],["dm"],["localparam","logic"]],["Data0",[[37,4],[37,24]],[[37,4],[37,9]],["dm"],["enum_member","#AnonymousEnum49"]],["Data1",[[38,4],[38,24]],[[38,4],[38,9]],["dm"],["enum_member","#AnonymousEnum49"]],["Data2",[[39,4],[39,24]],[[39,4],[39,9]],["dm"],["enum_member","#AnonymousEnum49"]],["Data3",[[40,4],[40,24]],[[40,4],[40,9]],["dm"],["enum_member","#AnonymousEnum49"]],["Data4",[[41,4],[41,24]],[[41,4],[41,9]],["dm"],["enum_member","#AnonymousEnum49"]],["Data5",[[42,4],[42,24]],[[42,4],[42,9]],["dm"],["enum_member","#AnonymousEnum49"]],["Data6",[[43,4],[43,24]],[[43,4],[43,9]],["dm"],["enum_member","#AnonymousEnum49"]],["Data7",[[44,4],[44,24]],[[44,4],[44,9]],["dm"],["enum_member","#AnonymousEnum49"]],["Data8",[[45,4],[45,24]],[[45,4],[45,9]],["dm"],["enum_member","#AnonymousEnum49"]],["Data9",[[46,4],[46,24]],[[46,4],[46,9]],["dm"],["enum_member","#AnonymousEnum49"]],["Data10",[[47,4],[47,24]],[[47,4],[47,10]],["dm"],["enum_member","#AnonymousEnum49"]],["Data11",[[48,4],[48,24]],[[48,4],[48,10]],["dm"],["enum_member","#AnonymousEnum49"]],["DMControl",[[49,4],[49,24]],[[49,4],[49,13]],["dm"],["enum_member","#AnonymousEnum49"]],["DMStatus",[[50,4],[50,24]],[[50,4],[50,12]],["dm"],["enum_member","#AnonymousEnum49"]],["Hartinfo",[[51,4],[51,24]],[[51,4],[51,12]],["dm"],["enum_member","#AnonymousEnum49"]],["HaltSum1",[[52,4],[52,24]],[[52,4],[52,12]],["dm"],["enum_member","#AnonymousEnum49"]],["HAWindowSel",[[53,4],[53,24]],[[53,4],[53,15]],["dm"],["enum_member","#AnonymousEnum49"]],["HAWindow",[[54,4],[54,24]],[[54,4],[54,12]],["dm"],["enum_member","#AnonymousEnum49"]],["AbstractCS",[[55,4],[55,24]],[[55,4],[55,14]],["dm"],["enum_member","#AnonymousEnum49"]],["Command",[[56,4],[56,24]],[[56,4],[56,11]],["dm"],["enum_member","#AnonymousEnum49"]],["AbstractAuto",[[57,4],[57,24]],[[57,4],[57,16]],["dm"],["enum_member","#AnonymousEnum49"]],["DevTreeAddr0",[[58,4],[58,24]],[[58,4],[58,16]],["dm"],["enum_member","#AnonymousEnum49"]],["DevTreeAddr1",[[59,4],[59,24]],[[59,4],[59,16]],["dm"],["enum_member","#AnonymousEnum49"]],["DevTreeAddr2",[[60,4],[60,24]],[[60,4],[60,16]],["dm"],["enum_member","#AnonymousEnum49"]],["DevTreeAddr3",[[61,4],[61,24]],[[61,4],[61,16]],["dm"],["enum_member","#AnonymousEnum49"]],["NextDM",[[62,4],[62,24]],[[62,4],[62,10]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf0",[[63,4],[63,24]],[[63,4],[63,12]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf1",[[64,4],[64,24]],[[64,4],[64,12]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf2",[[65,4],[65,24]],[[65,4],[65,12]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf3",[[66,4],[66,24]],[[66,4],[66,12]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf4",[[67,4],[67,24]],[[67,4],[67,12]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf5",[[68,4],[68,24]],[[68,4],[68,12]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf6",[[69,4],[69,24]],[[69,4],[69,12]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf7",[[70,4],[70,24]],[[70,4],[70,12]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf8",[[71,4],[71,24]],[[71,4],[71,12]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf9",[[72,4],[72,24]],[[72,4],[72,12]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf10",[[73,4],[73,24]],[[73,4],[73,13]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf11",[[74,4],[74,24]],[[74,4],[74,13]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf12",[[75,4],[75,24]],[[75,4],[75,13]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf13",[[76,4],[76,24]],[[76,4],[76,13]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf14",[[77,4],[77,24]],[[77,4],[77,13]],["dm"],["enum_member","#AnonymousEnum49"]],["ProgBuf15",[[78,4],[78,24]],[[78,4],[78,13]],["dm"],["enum_member","#AnonymousEnum49"]],["AuthData",[[79,4],[79,24]],[[79,4],[79,12]],["dm"],["enum_member","#AnonymousEnum49"]],["HaltSum2",[[80,4],[80,24]],[[80,4],[80,12]],["dm"],["enum_member","#AnonymousEnum49"]],["HaltSum3",[[81,4],[81,24]],[[81,4],[81,12]],["dm"],["enum_member","#AnonymousEnum49"]],["SBAddress3",[[82,4],[82,24]],[[82,4],[82,14]],["dm"],["enum_member","#AnonymousEnum49"]],["SBCS",[[83,4],[83,24]],[[83,4],[83,8]],["dm"],["enum_member","#AnonymousEnum49"]],["SBAddress0",[[84,4],[84,24]],[[84,4],[84,14]],["dm"],["enum_member","#AnonymousEnum49"]],["SBAddress1",[[85,4],[85,24]],[[85,4],[85,14]],["dm"],["enum_member","#AnonymousEnum49"]],["SBAddress2",[[86,4],[86,24]],[[86,4],[86,14]],["dm"],["enum_member","#AnonymousEnum49"]],["SBData0",[[87,4],[87,24]],[[87,4],[87,11]],["dm"],["enum_member","#AnonymousEnum49"]],["SBData1",[[88,4],[88,24]],[[88,4],[88,11]],["dm"],["enum_member","#AnonymousEnum49"]],["SBData2",[[89,4],[89,24]],[[89,4],[89,11]],["dm"],["enum_member","#AnonymousEnum49"]],["SBData3",[[90,4],[90,24]],[[90,4],[90,11]],["dm"],["enum_member","#AnonymousEnum49"]],["HaltSum0",[[91,4],[91,24]],[[91,4],[91,12]],["dm"],["enum_member","#AnonymousEnum49"]],["dm_csr_e",[[36,2],[92,13]],[[92,4],[92,12]],["dm"],["typedef","#AnonymousEnum49"]],["CauseBreakpoint",[[95,2],[95,48]],[[95,25],[95,40]],["dm"],["localparam","logic"]],["CauseTrigger",[[96,2],[96,48]],[[96,25],[96,37]],["dm"],["localparam","logic"]],["CauseRequest",[[97,2],[97,48]],[[97,25],[97,37]],["dm"],["localparam","logic"]],["CauseSingleStep",[[98,2],[98,48]],[[98,25],[98,40]],["dm"],["localparam","logic"]],["dmstatus_t",[[100,2],[121,15]],[[121,4],[121,14]],["dm"],["typedef","#AnonymousStructUnion69"]],["dmcontrol_t",[[123,2],[137,16]],[[137,4],[137,15]],["dm"],["typedef","#AnonymousStructUnion70"]],["hartinfo_t",[[139,2],[146,15]],[[146,4],[146,14]],["dm"],["typedef","#AnonymousStructUnion71"]],["CmdErrNone",[[149,4],[149,14]],[[149,4],[149,14]],["dm"],["enum_member","#AnonymousEnum50"]],["CmdErrBusy",[[149,16],[149,26]],[[149,16],[149,26]],["dm"],["enum_member","#AnonymousEnum50"]],["CmdErrNotSupported",[[149,28],[149,46]],[[149,28],[149,46]],["dm"],["enum_member","#AnonymousEnum50"]],["CmdErrorException",[[150,4],[150,21]],[[150,4],[150,21]],["dm"],["enum_member","#AnonymousEnum50"]],["CmdErrorHaltResume",[[150,23],[150,41]],[[150,23],[150,41]],["dm"],["enum_member","#AnonymousEnum50"]],["CmdErrorBus",[[151,4],[151,15]],[[151,4],[151,15]],["dm"],["enum_member","#AnonymousEnum50"]],["CmdErrorOther",[[151,17],[151,34]],[[151,17],[151,30]],["dm"],["enum_member","#AnonymousEnum50"]],["cmderr_e",[[148,2],[152,13]],[[152,4],[152,12]],["dm"],["typedef","#AnonymousEnum50"]],["abstractcs_t",[[154,2],[163,17]],[[163,4],[163,16]],["dm"],["typedef","#AnonymousStructUnion72"]],["AccessRegister",[[166,4],[166,25]],[[166,4],[166,18]],["dm"],["enum_member","#AnonymousEnum51"]],["QuickAccess",[[167,4],[167,25]],[[167,4],[167,15]],["dm"],["enum_member","#AnonymousEnum51"]],["AccessMemory",[[168,4],[168,25]],[[168,4],[168,16]],["dm"],["enum_member","#AnonymousEnum51"]],["cmd_e",[[165,2],[169,10]],[[169,4],[169,9]],["dm"],["typedef","#AnonymousEnum51"]],["command_t",[[171,2],[174,14]],[[174,4],[174,13]],["dm"],["typedef","#AnonymousStructUnion73"]],["abstractauto_t",[[176,2],[180,19]],[[180,4],[180,18]],["dm"],["typedef","#AnonymousStructUnion74"]],["ac_ar_cmd_t",[[182,2],[190,16]],[[190,4],[190,15]],["dm"],["typedef","#AnonymousStructUnion75"]],["DTM_NOP",[[194,4],[194,20]],[[194,4],[194,11]],["dm"],["enum_member","#AnonymousEnum52"]],["DTM_READ",[[195,4],[195,20]],[[195,4],[195,12]],["dm"],["enum_member","#AnonymousEnum52"]],["DTM_WRITE",[[196,4],[196,20]],[[196,4],[196,13]],["dm"],["enum_member","#AnonymousEnum52"]],["dtm_op_e",[[193,2],[197,13]],[[197,4],[197,12]],["dm"],["typedef","#AnonymousEnum52"]],["DTM_SUCCESS",[[200,4],[200,22]],[[200,4],[200,15]],["dm"],["enum_member","#AnonymousEnum53"]],["DTM_ERR",[[201,4],[201,22]],[[201,4],[201,11]],["dm"],["enum_member","#AnonymousEnum53"]],["DTM_BUSY",[[202,4],[202,22]],[[202,4],[202,12]],["dm"],["enum_member","#AnonymousEnum53"]],["dtm_op_status_e",[[199,2],[203,20]],[[203,4],[203,19]],["dm"],["typedef","#AnonymousEnum53"]],["sbcs_t",[[205,2],[221,11]],[[221,4],[221,10]],["dm"],["typedef","#AnonymousStructUnion76"]],["dmi_req_t",[[223,2],[227,14]],[[227,4],[227,13]],["dm"],["typedef","#AnonymousStructUnion77"]],["dmi_resp_t",[[229,2],[232,15]],[[232,4],[232,14]],["dm"],["typedef","#AnonymousStructUnion78"]],["dtmcs_t",[[234,2],[243,12]],[[243,4],[243,11]],["dm"],["typedef","#AnonymousStructUnion79"]],["PRIV_LVL_M",[[247,4],[247,22]],[[247,4],[247,14]],["dm"],["enum_member","#AnonymousEnum54"]],["PRIV_LVL_S",[[248,4],[248,22]],[[248,4],[248,14]],["dm"],["enum_member","#AnonymousEnum54"]],["PRIV_LVL_U",[[249,4],[249,22]],[[249,4],[249,14]],["dm"],["enum_member","#AnonymousEnum54"]],["priv_lvl_t",[[246,2],[250,15]],[[250,4],[250,14]],["dm"],["typedef","#AnonymousEnum54"]],["dcsr_t",[[253,2],[269,11]],[[269,4],[269,10]],["dm"],["typedef","#AnonymousStructUnion80"]],["CSR_FFLAGS",[[274,4],[274,32]],[[274,4],[274,14]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_FRM",[[275,4],[275,32]],[[275,4],[275,11]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_FCSR",[[276,4],[276,32]],[[276,4],[276,12]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_FTRAN",[[277,4],[277,32]],[[277,4],[277,13]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_SSTATUS",[[279,4],[279,32]],[[279,4],[279,15]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_SIE",[[280,4],[280,32]],[[280,4],[280,11]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_STVEC",[[281,4],[281,32]],[[281,4],[281,13]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_SCOUNTEREN",[[282,4],[282,32]],[[282,4],[282,18]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_SSCRATCH",[[283,4],[283,32]],[[283,4],[283,16]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_SEPC",[[284,4],[284,32]],[[284,4],[284,12]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_SCAUSE",[[285,4],[285,32]],[[285,4],[285,14]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_STVAL",[[286,4],[286,32]],[[286,4],[286,13]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_SIP",[[287,4],[287,32]],[[287,4],[287,11]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_SATP",[[288,4],[288,32]],[[288,4],[288,12]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MSTATUS",[[290,4],[290,32]],[[290,4],[290,15]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MISA",[[291,4],[291,32]],[[291,4],[291,12]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MEDELEG",[[292,4],[292,32]],[[292,4],[292,15]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MIDELEG",[[293,4],[293,32]],[[293,4],[293,15]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MIE",[[294,4],[294,32]],[[294,4],[294,11]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MTVEC",[[295,4],[295,32]],[[295,4],[295,13]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MCOUNTEREN",[[296,4],[296,32]],[[296,4],[296,18]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MSCRATCH",[[297,4],[297,32]],[[297,4],[297,16]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MEPC",[[298,4],[298,32]],[[298,4],[298,12]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MCAUSE",[[299,4],[299,32]],[[299,4],[299,14]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MTVAL",[[300,4],[300,32]],[[300,4],[300,13]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MIP",[[301,4],[301,32]],[[301,4],[301,11]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_PMPCFG0",[[302,4],[302,32]],[[302,4],[302,15]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_PMPADDR0",[[303,4],[303,32]],[[303,4],[303,16]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MVENDORID",[[304,4],[304,32]],[[304,4],[304,17]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MARCHID",[[305,4],[305,32]],[[305,4],[305,15]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MIMPID",[[306,4],[306,32]],[[306,4],[306,14]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MHARTID",[[307,4],[307,32]],[[307,4],[307,15]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MCYCLE",[[308,4],[308,32]],[[308,4],[308,14]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_MINSTRET",[[309,4],[309,32]],[[309,4],[309,16]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_DCACHE",[[310,4],[310,32]],[[310,4],[310,14]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_ICACHE",[[311,4],[311,32]],[[311,4],[311,14]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_TSELECT",[[313,4],[313,32]],[[313,4],[313,15]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_TDATA1",[[314,4],[314,32]],[[314,4],[314,14]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_TDATA2",[[315,4],[315,32]],[[315,4],[315,14]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_TDATA3",[[316,4],[316,32]],[[316,4],[316,14]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_TINFO",[[317,4],[317,32]],[[317,4],[317,13]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_DCSR",[[320,4],[320,32]],[[320,4],[320,12]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_DPC",[[321,4],[321,32]],[[321,4],[321,11]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_DSCRATCH0",[[322,4],[322,32]],[[322,4],[322,17]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_DSCRATCH1",[[323,4],[323,32]],[[323,4],[323,17]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_CYCLE",[[326,4],[326,32]],[[326,4],[326,13]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_TIME",[[327,4],[327,32]],[[327,4],[327,12]],["dm"],["enum_member","#AnonymousEnum55"]],["CSR_INSTRET",[[328,4],[328,32]],[[328,4],[328,15]],["dm"],["enum_member","#AnonymousEnum55"]],["csr_reg_t",[[272,2],[329,14]],[[329,4],[329,13]],["dm"],["typedef","#AnonymousEnum55"]],["Idle",[[333,4],[333,8]],[[333,4],[333,8]],["dm"],["enum_member","#AnonymousEnum56"]],["Read",[[334,4],[334,8]],[[334,4],[334,8]],["dm"],["enum_member","#AnonymousEnum56"]],["Write",[[335,4],[335,9]],[[335,4],[335,9]],["dm"],["enum_member","#AnonymousEnum56"]],["WaitRead",[[336,4],[336,12]],[[336,4],[336,12]],["dm"],["enum_member","#AnonymousEnum56"]],["WaitWrite",[[337,4],[337,13]],[[337,4],[337,13]],["dm"],["enum_member","#AnonymousEnum56"]],["sba_state_e",[[332,2],[338,16]],[[338,4],[338,15]],["dm"],["typedef","#AnonymousEnum56"]]],[],[[[["#AnonymousStructUnion69",[[100,10],[121,3]],[[100,10],[100,16]],["dm"],["struct"]],[121,2]],[[["zero1",[[101,4],[101,23]],[[101,18],[101,23]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["impebreak",[[102,4],[102,27]],[[102,18],[102,27]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["zero0",[[103,4],[103,23]],[[103,18],[103,23]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["allhavereset",[[104,4],[104,30]],[[104,18],[104,30]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["anyhavereset",[[105,4],[105,30]],[[105,18],[105,30]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["allresumeack",[[106,4],[106,30]],[[106,18],[106,30]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["anyresumeack",[[107,4],[107,30]],[[107,18],[107,30]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["allnonexistent",[[108,4],[108,32]],[[108,18],[108,32]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["anynonexistent",[[109,4],[109,32]],[[109,18],[109,32]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["allunavail",[[110,4],[110,28]],[[110,18],[110,28]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["anyunavail",[[111,4],[111,28]],[[111,18],[111,28]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["allrunning",[[112,4],[112,28]],[[112,18],[112,28]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["anyrunning",[[113,4],[113,28]],[[113,18],[113,28]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["allhalted",[[114,4],[114,27]],[[114,18],[114,27]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["anyhalted",[[115,4],[115,27]],[[115,18],[115,27]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["authenticated",[[116,4],[116,31]],[[116,18],[116,31]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["authbusy",[[117,4],[117,26]],[[117,18],[117,26]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["hasresethaltreq",[[118,4],[118,33]],[[118,18],[118,33]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["devtreevalid",[[119,4],[119,30]],[[119,18],[119,30]],["dm","#AnonymousStructUnion69"],["struct_union_member"]],["version",[[120,4],[120,25]],[[120,18],[120,25]],["dm","#AnonymousStructUnion69"],["struct_union_member"]]]]],[[["#AnonymousStructUnion70",[[123,10],[137,3]],[[123,10],[123,16]],["dm"],["struct"]],[137,2]],[[["haltreq",[[124,4],[124,25]],[[124,18],[124,25]],["dm","#AnonymousStructUnion70"],["struct_union_member"]],["resumereq",[[125,4],[125,27]],[[125,18],[125,27]],["dm","#AnonymousStructUnion70"],["struct_union_member"]],["hartreset",[[126,4],[126,27]],[[126,18],[126,27]],["dm","#AnonymousStructUnion70"],["struct_union_member"]],["ackhavereset",[[127,4],[127,30]],[[127,18],[127,30]],["dm","#AnonymousStructUnion70"],["struct_union_member"]],["zero1",[[128,4],[128,23]],[[128,18],[128,23]],["dm","#AnonymousStructUnion70"],["struct_union_member"]],["hasel",[[129,4],[129,23]],[[129,18],[129,23]],["dm","#AnonymousStructUnion70"],["struct_union_member"]],["hartsello",[[130,4],[130,27]],[[130,18],[130,27]],["dm","#AnonymousStructUnion70"],["struct_union_member"]],["hartselhi",[[131,4],[131,27]],[[131,18],[131,27]],["dm","#AnonymousStructUnion70"],["struct_union_member"]],["zero0",[[132,4],[132,23]],[[132,18],[132,23]],["dm","#AnonymousStructUnion70"],["struct_union_member"]],["setresethaltreq",[[133,4],[133,33]],[[133,18],[133,33]],["dm","#AnonymousStructUnion70"],["struct_union_member"]],["clrresethaltreq",[[134,4],[134,33]],[[134,18],[134,33]],["dm","#AnonymousStructUnion70"],["struct_union_member"]],["ndmreset",[[135,4],[135,26]],[[135,18],[135,26]],["dm","#AnonymousStructUnion70"],["struct_union_member"]],["dmactive",[[136,4],[136,26]],[[136,18],[136,26]],["dm","#AnonymousStructUnion70"],["struct_union_member"]]]]],[[["#AnonymousStructUnion71",[[139,10],[146,3]],[[139,10],[139,16]],["dm"],["struct"]],[146,2]],[[["zero1",[[140,4],[140,23]],[[140,18],[140,23]],["dm","#AnonymousStructUnion71"],["struct_union_member"]],["nscratch",[[141,4],[141,26]],[[141,18],[141,26]],["dm","#AnonymousStructUnion71"],["struct_union_member"]],["zero0",[[142,4],[142,23]],[[142,18],[142,23]],["dm","#AnonymousStructUnion71"],["struct_union_member"]],["dataaccess",[[143,4],[143,28]],[[143,18],[143,28]],["dm","#AnonymousStructUnion71"],["struct_union_member"]],["datasize",[[144,4],[144,26]],[[144,18],[144,26]],["dm","#AnonymousStructUnion71"],["struct_union_member"]],["dataaddr",[[145,4],[145,26]],[[145,18],[145,26]],["dm","#AnonymousStructUnion71"],["struct_union_member"]]]]],[[["#AnonymousStructUnion72",[[154,10],[163,3]],[[154,10],[154,16]],["dm"],["struct"]],[163,2]],[[["zero3",[[155,4],[155,23]],[[155,18],[155,23]],["dm","#AnonymousStructUnion72"],["struct_union_member"]],["progbufsize",[[156,4],[156,29]],[[156,18],[156,29]],["dm","#AnonymousStructUnion72"],["struct_union_member"]],["zero2",[[157,4],[157,23]],[[157,18],[157,23]],["dm","#AnonymousStructUnion72"],["struct_union_member"]],["busy",[[158,4],[158,22]],[[158,18],[158,22]],["dm","#AnonymousStructUnion72"],["struct_union_member"]],["zero1",[[159,4],[159,23]],[[159,18],[159,23]],["dm","#AnonymousStructUnion72"],["struct_union_member"]],["cmderr",[[160,4],[160,24]],[[160,18],[160,24]],["dm","#AnonymousStructUnion72"],["struct_union_member"]],["zero0",[[161,4],[161,23]],[[161,18],[161,23]],["dm","#AnonymousStructUnion72"],["struct_union_member"]],["datacount",[[162,4],[162,27]],[[162,18],[162,27]],["dm","#AnonymousStructUnion72"],["struct_union_member"]]]]],[[["#AnonymousStructUnion73",[[171,10],[174,3]],[[171,10],[171,16]],["dm"],["struct"]],[174,2]],[[["cmdtype",[[172,4],[172,24]],[[172,17],[172,24]],["dm","#AnonymousStructUnion73"],["struct_union_member"]],["control",[[173,4],[173,24]],[[173,17],[173,24]],["dm","#AnonymousStructUnion73"],["struct_union_member"]]]]],[[["#AnonymousStructUnion74",[[176,10],[180,3]],[[176,10],[176,16]],["dm"],["struct"]],[180,2]],[[["autoexecprogbuf",[[177,4],[177,33]],[[177,18],[177,33]],["dm","#AnonymousStructUnion74"],["struct_union_member"]],["zero0",[[178,4],[178,23]],[[178,18],[178,23]],["dm","#AnonymousStructUnion74"],["struct_union_member"]],["autoexecdata",[[179,4],[179,30]],[[179,18],[179,30]],["dm","#AnonymousStructUnion74"],["struct_union_member"]]]]],[[["#AnonymousStructUnion75",[[182,10],[190,3]],[[182,10],[182,16]],["dm"],["struct"]],[190,2]],[[["zero1",[[183,4],[183,23]],[[183,18],[183,23]],["dm","#AnonymousStructUnion75"],["struct_union_member"]],["aarsize",[[184,4],[184,25]],[[184,18],[184,25]],["dm","#AnonymousStructUnion75"],["struct_union_member"]],["aarpostincrement",[[185,4],[185,34]],[[185,18],[185,34]],["dm","#AnonymousStructUnion75"],["struct_union_member"]],["postexec",[[186,4],[186,26]],[[186,18],[186,26]],["dm","#AnonymousStructUnion75"],["struct_union_member"]],["transfer",[[187,4],[187,26]],[[187,18],[187,26]],["dm","#AnonymousStructUnion75"],["struct_union_member"]],["write",[[188,4],[188,23]],[[188,18],[188,23]],["dm","#AnonymousStructUnion75"],["struct_union_member"]],["regno",[[189,4],[189,23]],[[189,18],[189,23]],["dm","#AnonymousStructUnion75"],["struct_union_member"]]]]],[[["#AnonymousStructUnion76",[[205,10],[221,3]],[[205,10],[205,16]],["dm"],["struct"]],[221,2]],[[["sbversion",[[206,4],[206,27]],[[206,18],[206,27]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["zero0",[[207,4],[207,23]],[[207,18],[207,23]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["sbbusyerror",[[208,4],[208,29]],[[208,18],[208,29]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["sbbusy",[[209,4],[209,24]],[[209,18],[209,24]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["sbreadonaddr",[[210,4],[210,30]],[[210,18],[210,30]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["sbaccess",[[211,4],[211,26]],[[211,18],[211,26]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["sbautoincrement",[[212,4],[212,33]],[[212,18],[212,33]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["sbreadondata",[[213,4],[213,30]],[[213,18],[213,30]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["sberror",[[214,4],[214,25]],[[214,18],[214,25]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["sbasize",[[215,4],[215,25]],[[215,18],[215,25]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["sbaccess128",[[216,4],[216,29]],[[216,18],[216,29]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["sbaccess64",[[217,4],[217,28]],[[217,18],[217,28]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["sbaccess32",[[218,4],[218,28]],[[218,18],[218,28]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["sbaccess16",[[219,4],[219,28]],[[219,18],[219,28]],["dm","#AnonymousStructUnion76"],["struct_union_member"]],["sbaccess8",[[220,4],[220,27]],[[220,18],[220,27]],["dm","#AnonymousStructUnion76"],["struct_union_member"]]]]],[[["#AnonymousStructUnion77",[[223,10],[227,3]],[[223,10],[223,16]],["dm"],["struct"]],[227,2]],[[["addr",[[224,4],[224,21]],[[224,17],[224,21]],["dm","#AnonymousStructUnion77"],["struct_union_member"]],["op",[[225,4],[225,19]],[[225,17],[225,19]],["dm","#AnonymousStructUnion77"],["struct_union_member"]],["data",[[226,4],[226,21]],[[226,17],[226,21]],["dm","#AnonymousStructUnion77"],["struct_union_member"]]]]],[[["#AnonymousStructUnion78",[[229,10],[232,3]],[[229,10],[229,16]],["dm"],["struct"]],[232,2]],[[["data",[[230,4],[230,21]],[[230,17],[230,21]],["dm","#AnonymousStructUnion78"],["struct_union_member"]],["resp",[[231,4],[231,21]],[[231,17],[231,21]],["dm","#AnonymousStructUnion78"],["struct_union_member"]]]]],[[["#AnonymousStructUnion79",[[234,10],[243,3]],[[234,10],[234,16]],["dm"],["struct"]],[243,2]],[[["zero1",[[235,4],[235,23]],[[235,18],[235,23]],["dm","#AnonymousStructUnion79"],["struct_union_member"]],["dmihardreset",[[236,4],[236,30]],[[236,18],[236,30]],["dm","#AnonymousStructUnion79"],["struct_union_member"]],["dmireset",[[237,4],[237,26]],[[237,18],[237,26]],["dm","#AnonymousStructUnion79"],["struct_union_member"]],["zero0",[[238,4],[238,23]],[[238,18],[238,23]],["dm","#AnonymousStructUnion79"],["struct_union_member"]],["idle",[[239,4],[239,22]],[[239,18],[239,22]],["dm","#AnonymousStructUnion79"],["struct_union_member"]],["dmistat",[[240,4],[240,25]],[[240,18],[240,25]],["dm","#AnonymousStructUnion79"],["struct_union_member"]],["abits",[[241,4],[241,23]],[[241,18],[241,23]],["dm","#AnonymousStructUnion79"],["struct_union_member"]],["version",[[242,4],[242,25]],[[242,18],[242,25]],["dm","#AnonymousStructUnion79"],["struct_union_member"]]]]],[[["#AnonymousStructUnion80",[[253,10],[269,3]],[[253,10],[253,16]],["dm"],["struct"]],[269,2]],[[["xdebugver",[[254,4],[254,31]],[[254,22],[254,31]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["zero2",[[255,4],[255,27]],[[255,22],[255,27]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["ebreakm",[[256,4],[256,29]],[[256,22],[256,29]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["zero1",[[257,4],[257,27]],[[257,22],[257,27]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["ebreaks",[[258,4],[258,29]],[[258,22],[258,29]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["ebreaku",[[259,4],[259,29]],[[259,22],[259,29]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["stepie",[[260,4],[260,28]],[[260,22],[260,28]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["stopcount",[[261,4],[261,31]],[[261,22],[261,31]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["stoptime",[[262,4],[262,30]],[[262,22],[262,30]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["cause",[[263,4],[263,27]],[[263,22],[263,27]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["zero0",[[264,4],[264,27]],[[264,22],[264,27]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["mprven",[[265,4],[265,28]],[[265,22],[265,28]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["nmip",[[266,4],[266,26]],[[266,22],[266,26]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["step",[[267,4],[267,26]],[[267,22],[267,26]],["dm","#AnonymousStructUnion80"],["struct_union_member"]],["prv",[[268,4],[268,25]],[[268,22],[268,25]],["dm","#AnonymousStructUnion80"],["struct_union_member"]]]]],[[["jal",[[341,2],[342,56]],[[341,34],[341,37]],["dm"],["function"]],[345,12]],[[["rd",[[341,39],[341,54]],[[341,52],[341,54]],["dm","jal"],["port","logic"]],["imm",[[342,39],[342,55]],[[342,52],[342,55]],["dm","jal"],["port","logic"]]]]],[[["jalr",[[347,2],[349,60]],[[347,34],[347,38]],["dm"],["function"]],[352,12]],[[["rd",[[347,40],[347,55]],[[347,53],[347,55]],["dm","jalr"],["port","logic"]],["rs1",[[348,40],[348,56]],[[348,53],[348,56]],["dm","jalr"],["port","logic"]],["offset",[[349,40],[349,59]],[[349,53],[349,59]],["dm","jalr"],["port","logic"]]]]],[[["andi",[[354,2],[356,57]],[[354,34],[354,38]],["dm"],["function"]],[359,12]],[[["rd",[[354,40],[354,55]],[[354,53],[354,55]],["dm","andi"],["port","logic"]],["rs1",[[355,40],[355,56]],[[355,53],[355,56]],["dm","andi"],["port","logic"]],["imm",[[356,40],[356,56]],[[356,53],[356,56]],["dm","andi"],["port","logic"]]]]],[[["slli",[[361,2],[363,58]],[[361,34],[361,38]],["dm"],["function"]],[366,12]],[[["rd",[[361,40],[361,54]],[[361,52],[361,54]],["dm","slli"],["port","logic"]],["rs1",[[362,40],[362,55]],[[362,52],[362,55]],["dm","slli"],["port","logic"]],["shamt",[[363,40],[363,57]],[[363,52],[363,57]],["dm","slli"],["port","logic"]]]]],[[["srli",[[368,2],[370,58]],[[368,34],[368,38]],["dm"],["function"]],[373,12]],[[["rd",[[368,40],[368,54]],[[368,52],[368,54]],["dm","srli"],["port","logic"]],["rs1",[[369,40],[369,55]],[[369,52],[369,55]],["dm","srli"],["port","logic"]],["shamt",[[370,40],[370,57]],[[370,52],[370,57]],["dm","srli"],["port","logic"]]]]],[[["load",[[375,2],[378,60]],[[375,34],[375,38]],["dm"],["function"]],[381,12]],[[["size",[[375,40],[375,57]],[[375,53],[375,57]],["dm","load"],["port","logic"]],["dest",[[376,40],[376,57]],[[376,53],[376,57]],["dm","load"],["port","logic"]],["base",[[377,40],[377,57]],[[377,53],[377,57]],["dm","load"],["port","logic"]],["offset",[[378,40],[378,59]],[[378,53],[378,59]],["dm","load"],["port","logic"]]]]],[[["auipc",[[383,2],[384,58]],[[383,34],[383,39]],["dm"],["function"]],[387,12]],[[["rd",[[383,41],[383,56]],[[383,54],[383,56]],["dm","auipc"],["port","logic"]],["imm",[[384,41],[384,57]],[[384,54],[384,57]],["dm","auipc"],["port","logic"]]]]],[[["store",[[389,2],[392,61]],[[389,34],[389,39]],["dm"],["function"]],[395,12]],[[["size",[[389,41],[389,58]],[[389,54],[389,58]],["dm","store"],["port","logic"]],["src",[[390,41],[390,57]],[[390,54],[390,57]],["dm","store"],["port","logic"]],["base",[[391,41],[391,58]],[[391,54],[391,58]],["dm","store"],["port","logic"]],["offset",[[392,41],[392,60]],[[392,54],[392,60]],["dm","store"],["port","logic"]]]]],[[["float_load",[[397,2],[400,66]],[[397,34],[397,44]],["dm"],["function"]],[403,12]],[[["size",[[397,46],[397,63]],[[397,59],[397,63]],["dm","float_load"],["port","logic"]],["dest",[[398,46],[398,63]],[[398,59],[398,63]],["dm","float_load"],["port","logic"]],["base",[[399,46],[399,63]],[[399,59],[399,63]],["dm","float_load"],["port","logic"]],["offset",[[400,46],[400,65]],[[400,59],[400,65]],["dm","float_load"],["port","logic"]]]]],[[["float_store",[[405,2],[408,67]],[[405,34],[405,45]],["dm"],["function"]],[411,12]],[[["size",[[405,47],[405,64]],[[405,60],[405,64]],["dm","float_store"],["port","logic"]],["src",[[406,47],[406,63]],[[406,60],[406,63]],["dm","float_store"],["port","logic"]],["base",[[407,47],[407,64]],[[407,60],[407,64]],["dm","float_store"],["port","logic"]],["offset",[[408,47],[408,66]],[[408,60],[408,66]],["dm","float_store"],["port","logic"]]]]],[[["csrw",[[413,2],[414,56]],[[413,34],[413,38]],["dm"],["function"]],[417,12]],[[["csr",[[413,40],[413,55]],[[413,52],[413,55]],["dm","csrw"],["port","csr_reg_t"]],["rs1",[[414,40],[414,55]],[[414,52],[414,55]],["dm","csrw"],["port","logic"]]]]],[[["csrr",[[419,2],[420,57]],[[419,34],[419,38]],["dm"],["function"]],[423,12]],[[["csr",[[419,40],[419,55]],[[419,52],[419,55]],["dm","csrr"],["port","csr_reg_t"]],["dest",[[420,40],[420,56]],[[420,52],[420,56]],["dm","csrr"],["port","logic"]]]]],[[["branch",[[425,2],[428,61]],[[425,34],[425,40]],["dm"],["function"]],[432,12]],[[["src2",[[425,41],[425,58]],[[425,54],[425,58]],["dm","branch"],["port","logic"]],["src1",[[426,41],[426,58]],[[426,54],[426,58]],["dm","branch"],["port","logic"]],["funct3",[[427,41],[427,60]],[[427,54],[427,60]],["dm","branch"],["port","logic"]],["offset",[[428,41],[428,60]],[[428,54],[428,60]],["dm","branch"],["port","logic"]]]]],[[["ebreak",[[434,2],[434,43]],[[434,34],[434,40]],["dm"],["function"]],[436,12]],[]],[[["wfi",[[438,2],[438,40]],[[438,34],[438,37]],["dm"],["function"]],[440,12]],[]],[[["nop",[[442,2],[442,40]],[[442,34],[442,37]],["dm"],["function"]],[444,12]],[]],[[["illegal",[[446,2],[446,44]],[[446,34],[446,41]],["dm"],["function"]],[448,12]],[]]]]]]],[],1]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dm_sba.sv",[[[[[["dm_sba",[[17,0],[55,2]],[[17,7],[17,13]],[],["module"]],[210,17]],[[["BusWidth",[[18,2],[18,38]],[[18,25],[18,33]],["dm_sba"],["parameter-port","unsigned"]],["ReadByteEnable",[[19,2],[19,43]],[[19,25],[19,39]],["dm_sba"],["parameter-port","bit"]],["clk_i",[[21,2],[21,38]],[[21,33],[21,38]],["dm_sba"],["port","logic"]],["rst_ni",[[22,2],[22,39]],[[22,33],[22,39]],["dm_sba"],["port","logic"]],["dmactive_i",[[23,2],[23,43]],[[23,33],[23,43]],["dm_sba"],["port","logic"]],["master_req_o",[[25,2],[25,45]],[[25,33],[25,45]],["dm_sba"],["port","logic"]],["master_add_o",[[26,2],[26,45]],[[26,33],[26,45]],["dm_sba"],["port","logic"]],["master_we_o",[[27,2],[27,44]],[[27,33],[27,44]],["dm_sba"],["port","logic"]],["master_wdata_o",[[28,2],[28,47]],[[28,33],[28,47]],["dm_sba"],["port","logic"]],["master_be_o",[[29,2],[29,44]],[[29,33],[29,44]],["dm_sba"],["port","logic"]],["master_gnt_i",[[30,2],[30,45]],[[30,33],[30,45]],["dm_sba"],["port","logic"]],["master_r_valid_i",[[31,2],[31,49]],[[31,33],[31,49]],["dm_sba"],["port","logic"]],["master_r_err_i",[[32,2],[32,47]],[[32,33],[32,47]],["dm_sba"],["port","logic"]],["master_r_other_err_i",[[33,2],[33,53]],[[33,33],[33,53]],["dm_sba"],["port","logic"]],["master_r_rdata_i",[[34,2],[34,49]],[[34,33],[34,49]],["dm_sba"],["port","logic"]],["sbaddress_i",[[36,2],[36,44]],[[36,33],[36,44]],["dm_sba"],["port","logic"]],["sbaddress_write_valid_i",[[37,2],[37,56]],[[37,33],[37,56]],["dm_sba"],["port","logic"]],["sbreadonaddr_i",[[39,2],[39,47]],[[39,33],[39,47]],["dm_sba"],["port","logic"]],["sbaddress_o",[[40,2],[40,44]],[[40,33],[40,44]],["dm_sba"],["port","logic"]],["sbautoincrement_i",[[41,2],[41,50]],[[41,33],[41,50]],["dm_sba"],["port","logic"]],["sbaccess_i",[[42,2],[42,43]],[[42,33],[42,43]],["dm_sba"],["port","logic"]],["sbreadondata_i",[[44,2],[44,47]],[[44,33],[44,47]],["dm_sba"],["port","logic"]],["sbdata_i",[[45,2],[45,41]],[[45,33],[45,41]],["dm_sba"],["port","logic"]],["sbdata_read_valid_i",[[46,2],[46,52]],[[46,33],[46,52]],["dm_sba"],["port","logic"]],["sbdata_write_valid_i",[[47,2],[47,53]],[[47,33],[47,53]],["dm_sba"],["port","logic"]],["sbdata_o",[[49,2],[49,41]],[[49,33],[49,41]],["dm_sba"],["port","logic"]],["sbdata_valid_o",[[50,2],[50,47]],[[50,33],[50,47]],["dm_sba"],["port","logic"]],["sbbusy_o",[[52,2],[52,41]],[[52,33],[52,41]],["dm_sba"],["port","logic"]],["sberror_valid_o",[[53,2],[53,48]],[[53,33],[53,48]],["dm_sba"],["port","logic"]],["sberror_o",[[54,2],[54,42]],[[54,33],[54,42]],["dm_sba"],["port","logic"]],["BeIdxWidth",[[57,2],[57,49]],[[57,17],[57,27]],["dm_sba"],["localparam","int"]],["state_d",[[58,2],[58,25]],[[58,18],[58,25]],["dm_sba"],["variable","dm::sba_state_e"]],["state_q",[[58,2],[58,34]],[[58,27],[58,34]],["dm_sba"],["variable","state_d"]],["address",[[60,2],[60,40]],[[60,33],[60,40]],["dm_sba"],["variable","logic"]],["req",[[61,2],[61,36]],[[61,33],[61,36]],["dm_sba"],["variable","logic"]],["gnt",[[62,2],[62,36]],[[62,33],[62,36]],["dm_sba"],["variable","logic"]],["we",[[63,2],[63,35]],[[63,33],[63,35]],["dm_sba"],["variable","logic"]],["be",[[64,2],[64,35]],[[64,33],[64,35]],["dm_sba"],["variable","logic"]],["be_mask",[[65,2],[65,40]],[[65,33],[65,40]],["dm_sba"],["variable","logic"]],["be_idx",[[66,2],[66,31]],[[66,25],[66,31]],["dm_sba"],["variable","logic"]],["sbaccess_mask",[[90,2],[90,36]],[[90,23],[90,36]],["dm_sba"],["variable","logic"]],["addr_incr_en",[[93,2],[93,20]],[[93,8],[93,20]],["dm_sba"],["variable","logic"]],["addr_incr",[[94,2],[94,32]],[[94,23],[94,32]],["dm_sba"],["variable","logic"]],["be_idx_masked",[[199,2],[199,38]],[[199,25],[199,38]],["dm_sba"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dm_top.sv",[[[[[["dm_top",[[19,0],[69,2]],[[19,7],[19,13]],[],["module"]],[229,17]],[[["NrHarts",[[20,2],[20,52]],[[20,32],[20,39]],["dm_top"],["parameter-port","unsigned"]],["BusWidth",[[21,2],[21,53]],[[21,32],[21,40]],["dm_top"],["parameter-port","unsigned"]],["DmBaseAddress",[[22,2],[22,57]],[[22,32],[22,45]],["dm_top"],["parameter-port","unsigned"]],["SelectableHarts",[[25,2],[25,66]],[[25,32],[25,47]],["dm_top"],["parameter-port","logic"]],["ReadByteEnable",[[27,2],[27,52]],[[27,32],[27,46]],["dm_top"],["parameter-port","bit"]],["clk_i",[[29,2],[29,37]],[[29,32],[29,37]],["dm_top"],["port","logic"]],["rst_ni",[[31,2],[31,38]],[[31,32],[31,38]],["dm_top"],["port","logic"]],["testmode_i",[[32,2],[32,42]],[[32,32],[32,42]],["dm_top"],["port","logic"]],["ndmreset_o",[[33,2],[33,42]],[[33,32],[33,42]],["dm_top"],["port","logic"]],["dmactive_o",[[34,2],[34,42]],[[34,32],[34,42]],["dm_top"],["port","logic"]],["debug_req_o",[[35,2],[35,43]],[[35,32],[35,43]],["dm_top"],["port","logic"]],["unavailable_i",[[37,2],[37,45]],[[37,32],[37,45]],["dm_top"],["port","logic"]],["hartinfo_i",[[38,2],[38,48]],[[38,38],[38,48]],["dm_top"],["port","dm::hartinfo_t"]],["slave_req_i",[[40,2],[40,43]],[[40,32],[40,43]],["dm_top"],["port","logic"]],["slave_we_i",[[41,2],[41,42]],[[41,32],[41,42]],["dm_top"],["port","logic"]],["slave_addr_i",[[42,2],[42,44]],[[42,32],[42,44]],["dm_top"],["port","logic"]],["slave_be_i",[[43,2],[43,42]],[[43,32],[43,42]],["dm_top"],["port","logic"]],["slave_wdata_i",[[44,2],[44,45]],[[44,32],[44,45]],["dm_top"],["port","logic"]],["slave_rdata_o",[[45,2],[45,45]],[[45,32],[45,45]],["dm_top"],["port","logic"]],["master_req_o",[[47,2],[47,44]],[[47,32],[47,44]],["dm_top"],["port","logic"]],["master_add_o",[[48,2],[48,44]],[[48,32],[48,44]],["dm_top"],["port","logic"]],["master_we_o",[[49,2],[49,43]],[[49,32],[49,43]],["dm_top"],["port","logic"]],["master_wdata_o",[[50,2],[50,46]],[[50,32],[50,46]],["dm_top"],["port","logic"]],["master_be_o",[[51,2],[51,43]],[[51,32],[51,43]],["dm_top"],["port","logic"]],["master_gnt_i",[[52,2],[52,44]],[[52,32],[52,44]],["dm_top"],["port","logic"]],["master_r_valid_i",[[53,2],[53,48]],[[53,32],[53,48]],["dm_top"],["port","logic"]],["master_r_err_i",[[54,2],[54,46]],[[54,32],[54,46]],["dm_top"],["port","logic"]],["master_r_other_err_i",[[55,2],[55,52]],[[55,32],[55,52]],["dm_top"],["port","logic"]],["master_r_rdata_i",[[56,2],[56,48]],[[56,32],[56,48]],["dm_top"],["port","logic"]],["dmi_rst_ni",[[59,2],[59,42]],[[59,32],[59,42]],["dm_top"],["port","logic"]],["dmi_req_valid_i",[[62,2],[62,47]],[[62,32],[62,47]],["dm_top"],["port","logic"]],["dmi_req_ready_o",[[63,2],[63,47]],[[63,32],[63,47]],["dm_top"],["port","logic"]],["dmi_req_i",[[64,2],[64,41]],[[64,32],[64,41]],["dm_top"],["port","dm::dmi_req_t"]],["dmi_resp_valid_o",[[66,2],[66,48]],[[66,32],[66,48]],["dm_top"],["port","logic"]],["dmi_resp_ready_i",[[67,2],[67,48]],[[67,32],[67,48]],["dm_top"],["port","logic"]],["dmi_resp_o",[[68,2],[68,42]],[[68,32],[68,42]],["dm_top"],["port","dm::dmi_resp_t"]],["halted",[[72,2],[72,42]],[[72,36],[72,42]],["dm_top"],["variable","logic"]],["resumeack",[[74,2],[74,45]],[[74,36],[74,45]],["dm_top"],["variable","logic"]],["haltreq",[[75,2],[75,43]],[[75,36],[75,43]],["dm_top"],["variable","logic"]],["resumereq",[[76,2],[76,45]],[[76,36],[76,45]],["dm_top"],["variable","logic"]],["clear_resumeack",[[77,2],[77,51]],[[77,36],[77,51]],["dm_top"],["variable","logic"]],["cmd_valid",[[78,2],[78,45]],[[78,36],[78,45]],["dm_top"],["variable","logic"]],["cmd",[[79,2],[79,39]],[[79,36],[79,39]],["dm_top"],["variable","dm::command_t"]],["cmderror_valid",[[81,2],[81,50]],[[81,36],[81,50]],["dm_top"],["variable","logic"]],["cmderror",[[82,2],[82,44]],[[82,36],[82,44]],["dm_top"],["variable","dm::cmderr_e"]],["cmdbusy",[[83,2],[83,43]],[[83,36],[83,43]],["dm_top"],["variable","logic"]],["progbuf",[[84,2],[84,43]],[[84,36],[84,43]],["dm_top"],["variable","logic"]],["data_csrs_mem",[[85,2],[85,49]],[[85,36],[85,49]],["dm_top"],["variable","logic"]],["data_mem_csrs",[[86,2],[86,49]],[[86,36],[86,49]],["dm_top"],["variable","logic"]],["data_valid",[[87,2],[87,46]],[[87,36],[87,46]],["dm_top"],["variable","logic"]],["ndmreset",[[88,2],[88,44]],[[88,36],[88,44]],["dm_top"],["variable","logic"]],["hartsel",[[89,2],[89,43]],[[89,36],[89,43]],["dm_top"],["variable","logic"]],["sbaddress_csrs_sba",[[91,2],[91,54]],[[91,36],[91,54]],["dm_top"],["variable","logic"]],["sbaddress_sba_csrs",[[92,2],[92,54]],[[92,36],[92,54]],["dm_top"],["variable","logic"]],["sbaddress_write_valid",[[93,2],[93,57]],[[93,36],[93,57]],["dm_top"],["variable","logic"]],["sbreadonaddr",[[94,2],[94,48]],[[94,36],[94,48]],["dm_top"],["variable","logic"]],["sbautoincrement",[[95,2],[95,51]],[[95,36],[95,51]],["dm_top"],["variable","logic"]],["sbaccess",[[96,2],[96,44]],[[96,36],[96,44]],["dm_top"],["variable","logic"]],["sbreadondata",[[97,2],[97,48]],[[97,36],[97,48]],["dm_top"],["variable","logic"]],["sbdata_write",[[98,2],[98,48]],[[98,36],[98,48]],["dm_top"],["variable","logic"]],["sbdata_read_valid",[[99,2],[99,53]],[[99,36],[99,53]],["dm_top"],["variable","logic"]],["sbdata_write_valid",[[100,2],[100,54]],[[100,36],[100,54]],["dm_top"],["variable","logic"]],["sbdata_read",[[101,2],[101,47]],[[101,36],[101,47]],["dm_top"],["variable","logic"]],["sbdata_valid",[[102,2],[102,48]],[[102,36],[102,48]],["dm_top"],["variable","logic"]],["sbbusy",[[103,2],[103,42]],[[103,36],[103,42]],["dm_top"],["variable","logic"]],["sberror_valid",[[104,2],[104,49]],[[104,36],[104,49]],["dm_top"],["variable","logic"]],["sberror",[[105,2],[105,43]],[[105,36],[105,43]],["dm_top"],["variable","logic"]],["i_dm_csrs",[[109,2],[158,3]],[[113,4],[113,13]],["dm_top"],["instance","dm_csrs"]],["i_dm_sba",[[160,2],[194,3]],[[163,4],[163,12]],["dm_top"],["instance","dm_sba"]],["i_dm_mem",[[196,2],[227,3]],[[201,4],[201,12]],["dm_top"],["instance","dm_mem"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dmi_bscane_tap.sv",[[[[[["dmi_jtag_tap",[[13,0],[44,2]],[[13,7],[13,19]],[],["module"]],[79,9]],[[["IrLength",[[15,2],[15,37]],[[15,25],[15,33]],["dmi_jtag_tap"],["parameter-port","unsigned"]],["IdcodeValue",[[17,2],[17,51]],[[17,25],[17,36]],["dmi_jtag_tap"],["parameter-port","logic"]],["tck_i",[[25,2],[25,27]],[[25,22],[25,27]],["dmi_jtag_tap"],["port","logic"]],["tms_i",[[26,2],[26,27]],[[26,22],[26,27]],["dmi_jtag_tap"],["port","logic"]],["trst_ni",[[27,2],[27,29]],[[27,22],[27,29]],["dmi_jtag_tap"],["port","logic"]],["td_i",[[28,2],[28,26]],[[28,22],[28,26]],["dmi_jtag_tap"],["port","logic"]],["td_o",[[29,2],[29,26]],[[29,22],[29,26]],["dmi_jtag_tap"],["port","logic"]],["tdo_oe_o",[[30,2],[30,30]],[[30,22],[30,30]],["dmi_jtag_tap"],["port","logic"]],["testmode_i",[[31,2],[31,32]],[[31,22],[31,32]],["dmi_jtag_tap"],["port","logic"]],["tck_o",[[33,2],[33,27]],[[33,22],[33,27]],["dmi_jtag_tap"],["port","logic"]],["dmi_clear_o",[[34,2],[34,33]],[[34,22],[34,33]],["dmi_jtag_tap"],["port","logic"]],["update_o",[[35,2],[35,30]],[[35,22],[35,30]],["dmi_jtag_tap"],["port","logic"]],["capture_o",[[36,2],[36,31]],[[36,22],[36,31]],["dmi_jtag_tap"],["port","logic"]],["shift_o",[[37,2],[37,29]],[[37,22],[37,29]],["dmi_jtag_tap"],["port","logic"]],["tdi_o",[[38,2],[38,27]],[[38,22],[38,27]],["dmi_jtag_tap"],["port","logic"]],["dtmcs_select_o",[[39,2],[39,36]],[[39,22],[39,36]],["dmi_jtag_tap"],["port","logic"]],["dtmcs_tdo_i",[[40,2],[40,33]],[[40,22],[40,33]],["dmi_jtag_tap"],["port","logic"]],["dmi_select_o",[[42,2],[42,34]],[[42,22],[42,34]],["dmi_jtag_tap"],["port","logic"]],["dmi_tdo_i",[[43,2],[43,31]],[[43,22],[43,31]],["dmi_jtag_tap"],["port","logic"]],["i_tap_dtmcs",[[46,2],[60,3]],[[48,4],[48,15]],["dmi_jtag_tap"],["instance","BSCANE2"]],["i_tap_dmi",[[63,2],[77,3]],[[65,4],[65,13]],["dmi_jtag_tap"],["instance","BSCANE2"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dmi_cdc.sv",[[[[[["dmi_cdc",[[18,0],[45,2]],[[18,7],[18,14]],[],["module"]],[113,18]],[[["tck_i",[[20,2],[20,32]],[[20,27],[20,32]],["dmi_cdc"],["port","logic"]],["trst_ni",[[21,2],[21,34]],[[21,27],[21,34]],["dmi_cdc"],["port","logic"]],["jtag_dmi_req_i",[[22,2],[22,41]],[[22,27],[22,41]],["dmi_cdc"],["port","dm::dmi_req_t"]],["jtag_dmi_ready_o",[[23,2],[23,43]],[[23,27],[23,43]],["dmi_cdc"],["port","logic"]],["jtag_dmi_valid_i",[[24,2],[24,43]],[[24,27],[24,43]],["dmi_cdc"],["port","logic"]],["jtag_dmi_cdc_clear_i",[[25,2],[25,47]],[[25,27],[25,47]],["dmi_cdc"],["port","logic"]],["jtag_dmi_resp_o",[[29,2],[29,42]],[[29,27],[29,42]],["dmi_cdc"],["port","dm::dmi_resp_t"]],["jtag_dmi_valid_o",[[30,2],[30,43]],[[30,27],[30,43]],["dmi_cdc"],["port","logic"]],["jtag_dmi_ready_i",[[31,2],[31,43]],[[31,27],[31,43]],["dmi_cdc"],["port","logic"]],["clk_i",[[34,2],[34,32]],[[34,27],[34,32]],["dmi_cdc"],["port","logic"]],["rst_ni",[[35,2],[35,33]],[[35,27],[35,33]],["dmi_cdc"],["port","logic"]],["core_dmi_rst_no",[[37,2],[37,42]],[[37,27],[37,42]],["dmi_cdc"],["port","logic"]],["core_dmi_req_o",[[38,2],[38,41]],[[38,27],[38,41]],["dmi_cdc"],["port","dm::dmi_req_t"]],["core_dmi_valid_o",[[39,2],[39,43]],[[39,27],[39,43]],["dmi_cdc"],["port","logic"]],["core_dmi_ready_i",[[40,2],[40,43]],[[40,27],[40,43]],["dmi_cdc"],["port","logic"]],["core_dmi_resp_i",[[42,2],[42,42]],[[42,27],[42,42]],["dmi_cdc"],["port","dm::dmi_resp_t"]],["core_dmi_ready_o",[[43,2],[43,43]],[[43,27],[43,43]],["dmi_cdc"],["port","logic"]],["core_dmi_valid_i",[[44,2],[44,43]],[[44,27],[44,43]],["dmi_cdc"],["port","logic"]],["core_clear_pending",[[47,2],[47,45]],[[47,27],[47,45]],["dmi_cdc"],["variable","logic"]],["i_cdc_req",[[49,2],[69,3]],[[49,44],[49,53]],["dmi_cdc"],["instance","cdc_2phase_clearable"]],["i_cdc_resp",[[71,2],[88,3]],[[71,45],[71,55]],["dmi_cdc"],["instance","cdc_2phase_clearable"]],["core_clear_pending_q",[[95,2],[95,47]],[[95,27],[95,47]],["dmi_cdc"],["variable","logic"]],["core_dmi_rst_nq",[[96,2],[96,42]],[[96,27],[96,42]],["dmi_cdc"],["variable","logic"]],["clear_pending_rise_edge_detect",[[97,2],[97,57]],[[97,27],[97,57]],["dmi_cdc"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dmi_intf.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dmi_jtag_tap.sv",[[[[[["dmi_jtag_tap",[[18,0],[47,2]],[[18,7],[18,19]],[],["module"]],[325,23]],[[["IrLength",[[19,2],[19,37]],[[19,25],[19,33]],["dmi_jtag_tap"],["parameter-port","unsigned"]],["IdcodeValue",[[21,2],[21,51]],[[21,25],[21,36]],["dmi_jtag_tap"],["parameter-port","logic"]],["tck_i",[[27,2],[27,27]],[[27,22],[27,27]],["dmi_jtag_tap"],["port","logic"]],["tms_i",[[28,2],[28,27]],[[28,22],[28,27]],["dmi_jtag_tap"],["port","logic"]],["trst_ni",[[29,2],[29,29]],[[29,22],[29,29]],["dmi_jtag_tap"],["port","logic"]],["td_i",[[30,2],[30,26]],[[30,22],[30,26]],["dmi_jtag_tap"],["port","logic"]],["td_o",[[31,2],[31,26]],[[31,22],[31,26]],["dmi_jtag_tap"],["port","logic"]],["tdo_oe_o",[[32,2],[32,30]],[[32,22],[32,30]],["dmi_jtag_tap"],["port","logic"]],["testmode_i",[[33,2],[33,32]],[[33,22],[33,32]],["dmi_jtag_tap"],["port","logic"]],["tck_o",[[35,2],[35,27]],[[35,22],[35,27]],["dmi_jtag_tap"],["port","logic"]],["dmi_clear_o",[[37,2],[37,33]],[[37,22],[37,33]],["dmi_jtag_tap"],["port","logic"]],["update_o",[[38,2],[38,30]],[[38,22],[38,30]],["dmi_jtag_tap"],["port","logic"]],["capture_o",[[39,2],[39,31]],[[39,22],[39,31]],["dmi_jtag_tap"],["port","logic"]],["shift_o",[[40,2],[40,29]],[[40,22],[40,29]],["dmi_jtag_tap"],["port","logic"]],["tdi_o",[[41,2],[41,27]],[[41,22],[41,27]],["dmi_jtag_tap"],["port","logic"]],["dtmcs_select_o",[[42,2],[42,36]],[[42,22],[42,36]],["dmi_jtag_tap"],["port","logic"]],["dtmcs_tdo_i",[[43,2],[43,33]],[[43,22],[43,33]],["dmi_jtag_tap"],["port","logic"]],["dmi_select_o",[[45,2],[45,34]],[[45,22],[45,34]],["dmi_jtag_tap"],["port","logic"]],["dmi_tdo_i",[[46,2],[46,31]],[[46,22],[46,31]],["dmi_jtag_tap"],["port","logic"]],["TestLogicReset",[[50,4],[50,18]],[[50,4],[50,18]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["RunTestIdle",[[50,20],[50,31]],[[50,20],[50,31]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["SelectDrScan",[[50,33],[50,45]],[[50,33],[50,45]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["CaptureDr",[[51,4],[51,13]],[[51,4],[51,13]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["ShiftDr",[[51,15],[51,22]],[[51,15],[51,22]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["Exit1Dr",[[51,24],[51,31]],[[51,24],[51,31]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["PauseDr",[[51,33],[51,40]],[[51,33],[51,40]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["Exit2Dr",[[51,42],[51,49]],[[51,42],[51,49]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["UpdateDr",[[52,4],[52,12]],[[52,4],[52,12]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["SelectIrScan",[[52,14],[52,26]],[[52,14],[52,26]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["CaptureIr",[[52,28],[52,37]],[[52,28],[52,37]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["ShiftIr",[[52,39],[52,46]],[[52,39],[52,46]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["Exit1Ir",[[53,4],[53,11]],[[53,4],[53,11]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["PauseIr",[[53,13],[53,20]],[[53,13],[53,20]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["Exit2Ir",[[53,22],[53,29]],[[53,22],[53,29]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["UpdateIr",[[53,31],[53,39]],[[53,31],[53,39]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum57"]],["tap_state_e",[[49,2],[54,16]],[[54,4],[54,15]],["dmi_jtag_tap"],["typedef","#AnonymousEnum57"]],["tap_state_q",[[56,2],[56,25]],[[56,14],[56,25]],["dmi_jtag_tap"],["variable","tap_state_e"]],["tap_state_d",[[56,2],[56,38]],[[56,27],[56,38]],["dmi_jtag_tap"],["variable","tap_state_q"]],["update_dr",[[57,2],[57,17]],[[57,8],[57,17]],["dmi_jtag_tap"],["variable","logic"]],["shift_dr",[[57,2],[57,27]],[[57,19],[57,27]],["dmi_jtag_tap"],["variable","update_dr"]],["capture_dr",[[57,2],[57,39]],[[57,29],[57,39]],["dmi_jtag_tap"],["variable","shift_dr"]],["BYPASS0",[[60,4],[60,19]],[[60,4],[60,11]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum58"]],["IDCODE",[[61,4],[61,19]],[[61,4],[61,10]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum58"]],["DTMCSR",[[62,4],[62,20]],[[62,4],[62,10]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum58"]],["DMIACCESS",[[63,4],[63,20]],[[63,4],[63,13]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum58"]],["BYPASS1",[[64,4],[64,20]],[[64,4],[64,11]],["dmi_jtag_tap"],["enum_member","#AnonymousEnum58"]],["ir_reg_e",[[59,2],[65,13]],[[65,4],[65,12]],["dmi_jtag_tap"],["typedef","#AnonymousEnum58"]],["jtag_ir_shift_d",[[72,2],[72,39]],[[72,24],[72,39]],["dmi_jtag_tap"],["variable","logic"]],["jtag_ir_shift_q",[[72,2],[72,56]],[[72,41],[72,56]],["dmi_jtag_tap"],["variable","jtag_ir_shift_d"]],["jtag_ir_d",[[74,2],[74,33]],[[74,24],[74,33]],["dmi_jtag_tap"],["variable","ir_reg_e"]],["jtag_ir_q",[[74,2],[74,44]],[[74,35],[74,44]],["dmi_jtag_tap"],["variable","jtag_ir_d"]],["capture_ir",[[75,2],[75,18]],[[75,8],[75,18]],["dmi_jtag_tap"],["variable","logic"]],["shift_ir",[[75,2],[75,28]],[[75,20],[75,28]],["dmi_jtag_tap"],["variable","capture_ir"]],["update_ir",[[75,2],[75,39]],[[75,30],[75,39]],["dmi_jtag_tap"],["variable","shift_ir"]],["test_logic_reset",[[75,2],[75,57]],[[75,41],[75,57]],["dmi_jtag_tap"],["variable","update_ir"]],["idcode_d",[[119,2],[119,23]],[[119,15],[119,23]],["dmi_jtag_tap"],["variable","logic"]],["idcode_q",[[119,2],[119,33]],[[119,25],[119,33]],["dmi_jtag_tap"],["variable","idcode_d"]],["idcode_select",[[120,2],[120,28]],[[120,15],[120,28]],["dmi_jtag_tap"],["variable","logic"]],["bypass_select",[[121,2],[121,28]],[[121,15],[121,28]],["dmi_jtag_tap"],["variable","logic"]],["bypass_d",[[123,2],[123,23]],[[123,15],[123,23]],["dmi_jtag_tap"],["variable","logic"]],["bypass_q",[[123,2],[123,33]],[[123,25],[123,33]],["dmi_jtag_tap"],["variable","bypass_d"]],["tdo_mux",[[167,2],[167,15]],[[167,8],[167,15]],["dmi_jtag_tap"],["variable","logic"]],["tck_n",[[187,2],[187,13]],[[187,8],[187,13]],["dmi_jtag_tap"],["variable","logic"]],["tck_ni",[[187,2],[187,21]],[[187,15],[187,21]],["dmi_jtag_tap"],["variable","tck_n"]],["i_tck_inv",[[189,2],[192,3]],[[189,18],[189,27]],["dmi_jtag_tap"],["instance","tc_clk_inverter"]],["i_dft_tck_mux",[[194,2],[199,3]],[[194,14],[194,27]],["dmi_jtag_tap"],["instance","tc_clk_mux2"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dmi_jtag.sv",[[[[[["dmi_jtag",[[18,0],[42,2]],[[18,7],[18,15]],[],["module"]],[352,19]],[[["IdcodeValue",[[19,2],[19,51]],[[19,25],[19,36]],["dmi_jtag"],["parameter-port","logic"]],["clk_i",[[21,2],[21,28]],[[21,23],[21,28]],["dmi_jtag"],["port","logic"]],["rst_ni",[[22,2],[22,29]],[[22,23],[22,29]],["dmi_jtag"],["port","logic"]],["testmode_i",[[23,2],[23,33]],[[23,23],[23,33]],["dmi_jtag"],["port","logic"]],["dmi_rst_no",[[27,2],[27,33]],[[27,23],[27,33]],["dmi_jtag"],["port","logic"]],["dmi_req_o",[[28,2],[28,32]],[[28,23],[28,32]],["dmi_jtag"],["port","dm::dmi_req_t"]],["dmi_req_valid_o",[[29,2],[29,38]],[[29,23],[29,38]],["dmi_jtag"],["port","logic"]],["dmi_req_ready_i",[[30,2],[30,38]],[[30,23],[30,38]],["dmi_jtag"],["port","logic"]],["dmi_resp_i",[[32,2],[32,33]],[[32,23],[32,33]],["dmi_jtag"],["port","dm::dmi_resp_t"]],["dmi_resp_ready_o",[[33,2],[33,39]],[[33,23],[33,39]],["dmi_jtag"],["port","logic"]],["dmi_resp_valid_i",[[34,2],[34,39]],[[34,23],[34,39]],["dmi_jtag"],["port","logic"]],["tck_i",[[36,2],[36,28]],[[36,23],[36,28]],["dmi_jtag"],["port","logic"]],["tms_i",[[37,2],[37,28]],[[37,23],[37,28]],["dmi_jtag"],["port","logic"]],["trst_ni",[[38,2],[38,30]],[[38,23],[38,30]],["dmi_jtag"],["port","logic"]],["td_i",[[39,2],[39,27]],[[39,23],[39,27]],["dmi_jtag"],["port","logic"]],["td_o",[[40,2],[40,27]],[[40,23],[40,27]],["dmi_jtag"],["port","logic"]],["tdo_oe_o",[[41,2],[41,31]],[[41,23],[41,31]],["dmi_jtag"],["port","logic"]],["DMINoError",[[45,4],[45,21]],[[45,4],[45,14]],["dmi_jtag"],["enum_member","#AnonymousEnum59"]],["DMIReservedError",[[45,23],[45,46]],[[45,23],[45,39]],["dmi_jtag"],["enum_member","#AnonymousEnum59"]],["DMIOPFailed",[[46,4],[46,22]],[[46,4],[46,15]],["dmi_jtag"],["enum_member","#AnonymousEnum59"]],["DMIBusy",[[46,24],[46,38]],[[46,24],[46,31]],["dmi_jtag"],["enum_member","#AnonymousEnum59"]],["dmi_error_e",[[44,2],[47,16]],[[47,4],[47,15]],["dmi_jtag"],["typedef","#AnonymousEnum59"]],["error_d",[[48,2],[48,21]],[[48,14],[48,21]],["dmi_jtag"],["variable","dmi_error_e"]],["error_q",[[48,2],[48,30]],[[48,23],[48,30]],["dmi_jtag"],["variable","error_d"]],["tck",[[50,2],[50,11]],[[50,8],[50,11]],["dmi_jtag"],["variable","logic"]],["jtag_dmi_clear",[[51,2],[51,22]],[[51,8],[51,22]],["dmi_jtag"],["variable","logic"]],["dmi_clear",[[53,2],[53,17]],[[53,8],[53,17]],["dmi_jtag"],["variable","logic"]],["update",[[54,2],[54,14]],[[54,8],[54,14]],["dmi_jtag"],["variable","logic"]],["capture",[[55,2],[55,15]],[[55,8],[55,15]],["dmi_jtag"],["variable","logic"]],["shift",[[56,2],[56,13]],[[56,8],[56,13]],["dmi_jtag"],["variable","logic"]],["tdi",[[57,2],[57,11]],[[57,8],[57,11]],["dmi_jtag"],["variable","logic"]],["dtmcs_select",[[59,2],[59,20]],[[59,8],[59,20]],["dmi_jtag"],["variable","logic"]],["dtmcs_d",[[67,2],[67,21]],[[67,14],[67,21]],["dmi_jtag"],["variable","dm::dtmcs_t"]],["dtmcs_q",[[67,2],[67,30]],[[67,23],[67,30]],["dmi_jtag"],["variable","dtmcs_d"]],["dmi_select",[[103,2],[103,25]],[[103,15],[103,25]],["dmi_jtag"],["variable","logic"]],["dmi_tdo",[[104,2],[104,22]],[[104,15],[104,22]],["dmi_jtag"],["variable","logic"]],["dmi_req",[[106,2],[106,24]],[[106,17],[106,24]],["dmi_jtag"],["variable","dm::dmi_req_t"]],["dmi_req_ready",[[107,2],[107,30]],[[107,17],[107,30]],["dmi_jtag"],["variable","logic"]],["dmi_req_valid",[[108,2],[108,30]],[[108,17],[108,30]],["dmi_jtag"],["variable","logic"]],["dmi_resp",[[110,2],[110,25]],[[110,17],[110,25]],["dmi_jtag"],["variable","dm::dmi_resp_t"]],["dmi_resp_valid",[[111,2],[111,31]],[[111,17],[111,31]],["dmi_jtag"],["variable","logic"]],["dmi_resp_ready",[[112,2],[112,31]],[[112,17],[112,31]],["dmi_jtag"],["variable","logic"]],["dmi_t",[[114,2],[118,10]],[[118,4],[118,9]],["dmi_jtag"],["typedef","#AnonymousStructUnion81"]],["Idle",[[120,29],[120,33]],[[120,29],[120,33]],["dmi_jtag"],["enum_member","#AnonymousEnum60"]],["Read",[[120,35],[120,39]],[[120,35],[120,39]],["dmi_jtag"],["enum_member","#AnonymousEnum60"]],["WaitReadValid",[[120,41],[120,54]],[[120,41],[120,54]],["dmi_jtag"],["enum_member","#AnonymousEnum60"]],["Write",[[120,56],[120,61]],[[120,56],[120,61]],["dmi_jtag"],["enum_member","#AnonymousEnum60"]],["WaitWriteValid",[[120,63],[120,77]],[[120,63],[120,77]],["dmi_jtag"],["enum_member","#AnonymousEnum60"]],["state_e",[[120,2],[120,88]],[[120,80],[120,87]],["dmi_jtag"],["typedef","#AnonymousEnum60"]],["state_d",[[121,2],[121,17]],[[121,10],[121,17]],["dmi_jtag"],["variable","state_e"]],["state_q",[[121,2],[121,26]],[[121,19],[121,26]],["dmi_jtag"],["variable","state_d"]],["dr_d",[[123,2],[123,31]],[[123,27],[123,31]],["dmi_jtag"],["variable","logic"]],["dr_q",[[123,2],[123,37]],[[123,33],[123,37]],["dmi_jtag"],["variable","dr_d"]],["address_d",[[124,2],[124,23]],[[124,14],[124,23]],["dmi_jtag"],["variable","logic"]],["address_q",[[124,2],[124,34]],[[124,25],[124,34]],["dmi_jtag"],["variable","address_d"]],["data_d",[[125,2],[125,21]],[[125,15],[125,21]],["dmi_jtag"],["variable","logic"]],["data_q",[[125,2],[125,29]],[[125,23],[125,29]],["dmi_jtag"],["variable","data_d"]],["dmi",[[127,2],[127,12]],[[127,9],[127,12]],["dmi_jtag"],["variable","dmi_t"]],["error_dmi_busy",[[135,2],[135,22]],[[135,8],[135,22]],["dmi_jtag"],["variable","logic"]],["error_dmi_op_failed",[[136,2],[136,27]],[[136,8],[136,27]],["dmi_jtag"],["variable","logic"]],["i_dmi_jtag_tap",[[303,2],[324,3]],[[306,4],[306,18]],["dmi_jtag"],["instance","dmi_jtag_tap"]],["i_dmi_cdc",[[329,2],[350,3]],[[329,10],[329,19]],["dmi_jtag"],["instance","dmi_cdc"]]],[],[[[["#AnonymousStructUnion81",[[114,10],[118,3]],[[114,10],[114,16]],["dmi_jtag"],["struct"]],[118,2]],[[["address",[[115,4],[115,24]],[[115,17],[115,24]],["dmi_jtag","#AnonymousStructUnion81"],["struct_union_member"]],["data",[[116,4],[116,21]],[[116,17],[116,21]],["dmi_jtag","#AnonymousStructUnion81"],["struct_union_member"]],["op",[[117,4],[117,19]],[[117,17],[117,19]],["dmi_jtag","#AnonymousStructUnion81"],["struct_union_member"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dmi_test.sv",[[[[[["dmi_test",[[7,0],[7,17]],[[7,8],[7,16]],[],["package"]],[336,9]],[[],[["dm",["*"]]]]]]],["dm","dmi_test","std"],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/sva/dm_csrs_sva.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/sva/dm_sba_sva.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/sva/dm_top_sva.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/boot_rom.sv",[[[[[["boot_rom",[[13,0],[18,2]],[[13,7],[13,15]],[],["module"]],[39,9]],[[["clk_i",[[14,4],[14,29]],[[14,24],[14,29]],["boot_rom"],["port","logic"]],["req_i",[[15,4],[15,29]],[[15,24],[15,29]],["boot_rom"],["port","logic"]],["addr_i",[[16,4],[16,30]],[[16,24],[16,30]],["boot_rom"],["port","logic"]],["rdata_o",[[17,4],[17,31]],[[17,24],[17,31]],["boot_rom"],["port","logic"]],["RomSize",[[19,4],[19,43]],[[19,28],[19,35]],["boot_rom"],["localparam","int"]],["entry_addr",[[20,4],[20,55]],[[20,28],[20,38]],["boot_rom"],["localparam","logic"]],["mem",[[22,4],[22,33]],[[22,30],[22,33]],["boot_rom"],["variable","logic"]],["addr_q",[[28,2],[28,40]],[[28,34],[28,40]],["boot_rom"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/dm_tb_pkg.sv",[[[[[["dm_tb_pkg",[[13,0],[13,18]],[[13,8],[13,17]],[],["package"]],[57,10]],[[["ROM_BASE",[[17,8],[17,37]],[[17,8],[17,16]],["dm_tb_pkg"],["enum_member","#AnonymousEnum61"]],["FLL_BASE",[[18,8],[18,37]],[[18,8],[18,16]],["dm_tb_pkg"],["enum_member","#AnonymousEnum61"]],["GPIO_BASE",[[19,8],[19,37]],[[19,8],[19,17]],["dm_tb_pkg"],["enum_member","#AnonymousEnum61"]],["UDMA_BASE",[[20,8],[20,37]],[[20,8],[20,17]],["dm_tb_pkg"],["enum_member","#AnonymousEnum61"]],["CNTRL_BASE",[[21,8],[21,37]],[[21,8],[21,18]],["dm_tb_pkg"],["enum_member","#AnonymousEnum61"]],["ADVTIMER_BASE",[[22,8],[22,37]],[[22,8],[22,21]],["dm_tb_pkg"],["enum_member","#AnonymousEnum61"]],["EVENT_BASE",[[23,8],[23,37]],[[23,8],[23,18]],["dm_tb_pkg"],["enum_member","#AnonymousEnum61"]],["TIMER_BASE",[[24,8],[24,37]],[[24,8],[24,18]],["dm_tb_pkg"],["enum_member","#AnonymousEnum61"]],["HWPE_BASE",[[25,8],[25,37]],[[25,8],[25,17]],["dm_tb_pkg"],["enum_member","#AnonymousEnum61"]],["STDOUT_BASE",[[26,8],[26,37]],[[26,8],[26,19]],["dm_tb_pkg"],["enum_member","#AnonymousEnum61"]],["DEBUG_BASE",[[27,8],[27,37]],[[27,8],[27,18]],["dm_tb_pkg"],["enum_member","#AnonymousEnum61"]],["SRAM_BASE",[[28,8],[28,37]],[[28,8],[28,17]],["dm_tb_pkg"],["enum_member","#AnonymousEnum61"]],["mmap_base_t",[[16,4],[29,17]],[[29,5],[29,16]],["dm_tb_pkg"],["typedef","#AnonymousEnum61"]],["ROM_LEN",[[31,4],[31,57]],[[31,28],[31,35]],["dm_tb_pkg"],["localparam","logic"]],["FLL_LEN",[[32,4],[32,57]],[[32,28],[32,35]],["dm_tb_pkg"],["localparam","logic"]],["GPIO_LEN",[[33,4],[33,57]],[[33,28],[33,36]],["dm_tb_pkg"],["localparam","logic"]],["UDMA_LEN",[[34,4],[34,57]],[[34,28],[34,36]],["dm_tb_pkg"],["localparam","logic"]],["CNTRL_LEN",[[35,4],[35,57]],[[35,28],[35,37]],["dm_tb_pkg"],["localparam","logic"]],["ADVTIMER_LEN",[[36,4],[36,57]],[[36,28],[36,40]],["dm_tb_pkg"],["localparam","logic"]],["EVENT_LEN",[[37,4],[37,57]],[[37,28],[37,37]],["dm_tb_pkg"],["localparam","logic"]],["TIMER_LEN",[[38,4],[38,57]],[[38,28],[38,37]],["dm_tb_pkg"],["localparam","logic"]],["HWPE_LEN",[[39,4],[39,57]],[[39,28],[39,36]],["dm_tb_pkg"],["localparam","logic"]],["STDOUT_LEN",[[40,4],[40,57]],[[40,28],[40,38]],["dm_tb_pkg"],["localparam","logic"]],["DEBUG_LEN",[[41,4],[41,57]],[[41,28],[41,37]],["dm_tb_pkg"],["localparam","logic"]],["SRAM_LEN",[[42,4],[42,57]],[[42,28],[42,36]],["dm_tb_pkg"],["localparam","logic"]]],[],[[[["jal",[[45,4],[45,73]],[[45,36],[45,39]],["dm_tb_pkg"],["function"]],[47,14]],[[["rd",[[45,41],[45,54]],[[45,52],[45,54]],["dm_tb_pkg","jal"],["port","logic"]],["imm",[[45,56],[45,72]],[[45,69],[45,72]],["dm_tb_pkg","jal"],["port","logic"]]]]],[[["jalr",[[49,4],[49,93]],[[49,36],[49,40]],["dm_tb_pkg"],["function"]],[51,14]],[[["rd",[[49,42],[49,55]],[[49,53],[49,55]],["dm_tb_pkg","jalr"],["port","logic"]],["rs1",[[49,57],[49,71]],[[49,68],[49,71]],["dm_tb_pkg","jalr"],["port","logic"]],["offset",[[49,73],[49,92]],[[49,86],[49,92]],["dm_tb_pkg","jalr"],["port","logic"]]]]],[[["lui",[[53,4],[53,74]],[[53,36],[53,39]],["dm_tb_pkg"],["function"]],[55,14]],[[["rd",[[53,41],[53,54]],[[53,52],[53,54]],["dm_tb_pkg","lui"],["port","logic"]],["uimm",[[53,56],[53,73]],[[53,69],[53,73]],["dm_tb_pkg","lui"],["port","logic"]]]]]]]]]],[],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/dp_ram.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/jtag_dmi/jtag_intf.sv",[[[[[["JTAG_DV",[[4,0],[6,2]],[[4,10],[4,17]],[],["interface"]],[14,12]],[[["clk_i",[[5,4],[5,21]],[[5,16],[5,21]],["JTAG_DV"],["port","logic"]],["tdi",[[7,4],[7,13]],[[7,10],[7,13]],["JTAG_DV"],["variable","logic"]],["tdo",[[8,4],[8,13]],[[8,10],[8,13]],["JTAG_DV"],["variable","logic"]],["tms",[[9,4],[9,13]],[[9,10],[9,13]],["JTAG_DV"],["variable","logic"]],["trst_n",[[10,4],[10,16]],[[10,10],[10,16]],["JTAG_DV"],["variable","logic"]]],[],[[[["in",[[12,12],[12,51]],[[12,12],[12,14]],["JTAG_DV"],["modport"]],[12,50]],[[["tdi",[[12,16],[12,25]],[[12,22],[12,25]],["JTAG_DV","in"],["port","input"]],["tms",[[12,27],[12,30]],[[12,27],[12,30]],["JTAG_DV","in"],["port","tdi"]],["trst_n",[[12,32],[12,38]],[[12,32],[12,38]],["JTAG_DV","in"],["port","tms"]],["tdo",[[12,40],[12,50]],[[12,47],[12,50]],["JTAG_DV","in"],["port","output"]]]]],[[["out",[[13,12],[13,52]],[[13,12],[13,15]],["JTAG_DV"],["modport"]],[13,51]],[[["tdi",[[13,17],[13,27]],[[13,24],[13,27]],["JTAG_DV","out"],["port","output"]],["tms",[[13,29],[13,32]],[[13,29],[13,32]],["JTAG_DV","out"],["port","tdi"]],["trst_n",[[13,34],[13,40]],[[13,34],[13,40]],["JTAG_DV","out"],["port","tms"]],["tdo",[[13,42],[13,51]],[[13,48],[13,51]],["JTAG_DV","out"],["port","input"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/jtag_dmi/jtag_test.sv",[[[[[["jtag_test",[[8,0],[8,18]],[[8,8],[8,17]],[],["package"]],[306,10]],[]]]],["jtag_test","dm"],0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/jtag_dmi/tb_jtag_dmi.sv",[[[[[["tb_jtag_dmi",[[5,0],[5,19]],[[5,7],[5,18]],[],["module"]],[303,9]],[[["clk",[[7,2],[7,11]],[[7,8],[7,11]],["tb_jtag_dmi"],["variable","logic"]],["rst_n",[[7,2],[7,18]],[[7,13],[7,18]],["tb_jtag_dmi"],["variable","clk"]],["ClkPeriod",[[9,2],[9,35]],[[9,18],[9,27]],["tb_jtag_dmi"],["localparam","time"]],["ApplTime",[[10,2],[10,34]],[[10,18],[10,26]],["tb_jtag_dmi"],["localparam","time"]],["TestTime",[[11,2],[11,34]],[[11,18],[11,26]],["tb_jtag_dmi"],["localparam","time"]],["JTAGPeriod",[[13,2],[13,36]],[[13,18],[13,28]],["tb_jtag_dmi"],["localparam","time"]],["AW",[[15,2],[15,33]],[[15,26],[15,28]],["tb_jtag_dmi"],["localparam","unsigned"]],["IDCode",[[16,2],[16,43]],[[16,13],[16,19]],["tb_jtag_dmi"],["localparam"]],["tck",[[34,2],[34,11]],[[34,8],[34,11]],["tb_jtag_dmi"],["variable","logic"]],["jtag_mst",[[36,2],[36,24]],[[36,10],[36,18]],["tb_jtag_dmi"],["instance","JTAG_DV"]],["slave_dv",[[51,2],[53,18]],[[53,4],[53,12]],["tb_jtag_dmi"],["instance","DMI_BUS_DV"]],["dut_tck",[[55,2],[55,15]],[[55,8],[55,15]],["tb_jtag_dmi"],["variable","logic"]],["dut_tms",[[55,2],[55,24]],[[55,17],[55,24]],["tb_jtag_dmi"],["variable","dut_tck"]],["dut_trstn",[[55,2],[55,35]],[[55,26],[55,35]],["tb_jtag_dmi"],["variable","dut_tms"]],["dut_tdi",[[55,2],[55,44]],[[55,37],[55,44]],["tb_jtag_dmi"],["variable","dut_trstn"]],["dut_tdo",[[55,2],[55,53]],[[55,46],[55,53]],["tb_jtag_dmi"],["variable","dut_tdi"]],["start_rand",[[56,2],[56,18]],[[56,8],[56,18]],["tb_jtag_dmi"],["variable","logic"]],["dmi_req",[[58,2],[58,23]],[[58,16],[58,23]],["tb_jtag_dmi"],["variable","dm::dmi_req_t"]],["dmi_resp",[[59,2],[59,25]],[[59,17],[59,25]],["tb_jtag_dmi"],["variable","dm::dmi_resp_t"]],["dut",[[69,2],[91,3]],[[71,4],[71,7]],["tb_jtag_dmi"],["instance","dmi_jtag"]],["dmi_monitor_t",[[96,2],[100,18]],[[100,4],[100,17]],["tb_jtag_dmi"],["typedef","dmi_test::dmi_monitor"]],["dmi_monitor",[[102,2],[102,44]],[[102,16],[102,27]],["tb_jtag_dmi"],["instance","dmi_monitor_t"]],["dmi_rand_slave_t",[[112,2],[118,21]],[[118,4],[118,20]],["tb_jtag_dmi"],["typedef","dmi_test::rand_dmi_slave"]],["rand_dmi_slave",[[120,2],[120,50]],[[120,19],[120,33]],["tb_jtag_dmi"],["instance","dmi_rand_slave_t"]],["riscv_dbg_t",[[176,2],[180,16]],[[180,4],[180,15]],["tb_jtag_dmi"],["typedef","jtag_test::riscv_dbg"]],["jtag_in",[[183,2],[183,53]],[[183,29],[183,36]],["tb_jtag_dmi"],["instance","riscv_dbg_t::jtag_driver_t"]],["riscv_dbg",[[184,2],[184,39]],[[184,14],[184,23]],["tb_jtag_dmi"],["instance","riscv_dbg_t"]],["req_mbx",[[186,2],[186,23]],[[186,10],[186,17]],["tb_jtag_dmi"],["variable","mailbox"]],["rsp_mbx",[[186,2],[186,38]],[[186,25],[186,32]],["tb_jtag_dmi"],["variable","req_mbx"]],["NrRandomTransactions",[[187,2],[187,40]],[[187,13],[187,33]],["tb_jtag_dmi"],["localparam"]],["nr_transactions",[[188,2],[188,34]],[[188,15],[188,30]],["tb_jtag_dmi"],["variable","unsigned"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/mm_ram.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/SimJTAG.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/tb_test_env.sv",[[[[[["tb_test_env",[[13,0],[27,33]],[[13,7],[13,18]],[],["module"]],[352,9]],[[["INSTR_RDATA_WIDTH",[[14,4],[14,49]],[[14,27],[14,44]],["tb_test_env"],["parameter-port","unsigned"]],["RAM_ADDR_WIDTH",[[15,4],[15,46]],[[15,27],[15,41]],["tb_test_env"],["parameter-port","unsigned"]],["BOOT_ADDR",[[16,4],[16,43]],[[16,27],[16,36]],["tb_test_env"],["parameter-port","logic"]],["JTAG_BOOT",[[17,4],[17,40]],[[17,27],[17,36]],["tb_test_env"],["parameter-port","bit"]],["OPENOCD_PORT",[[18,4],[18,43]],[[18,27],[18,39]],["tb_test_env"],["parameter-port","unsigned"]],["A_EXTENSION",[[19,4],[19,42]],[[19,27],[19,38]],["tb_test_env"],["parameter-port","bit"]],["clk_i",[[21,4],[21,22]],[[21,17],[21,22]],["tb_test_env"],["port","logic"]],["rst_ni",[[22,4],[22,23]],[[22,17],[22,23]],["tb_test_env"],["port","logic"]],["fetch_enable_i",[[25,4],[25,31]],[[25,17],[25,31]],["tb_test_env"],["port","logic"]],["tests_passed_o",[[26,4],[26,31]],[[26,17],[26,31]],["tb_test_env"],["port","logic"]],["tests_failed_o",[[27,4],[27,31]],[[27,17],[27,31]],["tb_test_env"],["port","logic"]],["CLUSTER_ID",[[33,4],[33,41]],[[33,15],[33,25]],["tb_test_env"],["localparam"]],["CORE_ID",[[34,4],[34,41]],[[34,15],[34,22]],["tb_test_env"],["localparam"]],["CORE_MHARTID",[[36,4],[36,71]],[[36,15],[36,27]],["tb_test_env"],["localparam"]],["NrHarts",[[37,4],[37,57]],[[37,15],[37,22]],["tb_test_env"],["localparam"]],["SELECTABLE_HARTS",[[38,4],[38,73]],[[38,35],[38,51]],["tb_test_env"],["localparam","logic"]],["HARTINFO",[[39,4],[39,90]],[[39,15],[39,23]],["tb_test_env"],["localparam"]],["instr_req",[[42,4],[42,42]],[[42,33],[42,42]],["tb_test_env"],["variable","logic"]],["instr_gnt",[[43,4],[43,42]],[[43,33],[43,42]],["tb_test_env"],["variable","logic"]],["instr_rvalid",[[44,4],[44,45]],[[44,33],[44,45]],["tb_test_env"],["variable","logic"]],["instr_addr",[[45,4],[45,43]],[[45,33],[45,43]],["tb_test_env"],["variable","logic"]],["instr_rdata",[[46,4],[46,45]],[[46,34],[46,45]],["tb_test_env"],["variable","logic"]],["data_req",[[48,4],[48,41]],[[48,33],[48,41]],["tb_test_env"],["variable","logic"]],["data_gnt",[[49,4],[49,41]],[[49,33],[49,41]],["tb_test_env"],["variable","logic"]],["data_rvalid",[[50,4],[50,44]],[[50,33],[50,44]],["tb_test_env"],["variable","logic"]],["data_addr",[[51,4],[51,42]],[[51,33],[51,42]],["tb_test_env"],["variable","logic"]],["data_we",[[52,4],[52,40]],[[52,33],[52,40]],["tb_test_env"],["variable","logic"]],["data_be",[[53,4],[53,40]],[[53,33],[53,40]],["tb_test_env"],["variable","logic"]],["data_rdata",[[54,4],[54,43]],[[54,33],[54,43]],["tb_test_env"],["variable","logic"]],["data_wdata",[[55,4],[55,43]],[[55,33],[55,43]],["tb_test_env"],["variable","logic"]],["sim_jtag_tck",[[58,4],[58,45]],[[58,33],[58,45]],["tb_test_env"],["variable","logic"]],["sim_jtag_tms",[[59,4],[59,45]],[[59,33],[59,45]],["tb_test_env"],["variable","logic"]],["sim_jtag_tdi",[[60,4],[60,45]],[[60,33],[60,45]],["tb_test_env"],["variable","logic"]],["sim_jtag_trstn",[[61,4],[61,47]],[[61,33],[61,47]],["tb_test_env"],["variable","logic"]],["sim_jtag_tdo",[[62,4],[62,45]],[[62,33],[62,45]],["tb_test_env"],["variable","logic"]],["sim_jtag_exit",[[63,4],[63,46]],[[63,33],[63,46]],["tb_test_env"],["variable","logic"]],["sim_jtag_enable",[[64,4],[64,48]],[[64,33],[64,48]],["tb_test_env"],["variable","logic"]],["debug_req_ready",[[67,4],[67,48]],[[67,33],[67,48]],["tb_test_env"],["variable","logic"]],["debug_resp",[[68,4],[68,43]],[[68,33],[68,43]],["tb_test_env"],["variable","dm::dmi_resp_t"]],["jtag_req_valid",[[69,4],[69,47]],[[69,33],[69,47]],["tb_test_env"],["variable","logic"]],["jtag_dmi_req",[[70,4],[70,45]],[[70,33],[70,45]],["tb_test_env"],["variable","dm::dmi_req_t"]],["jtag_resp_ready",[[71,4],[71,48]],[[71,33],[71,48]],["tb_test_env"],["variable","logic"]],["jtag_resp_valid",[[72,4],[72,48]],[[72,33],[72,48]],["tb_test_env"],["variable","logic"]],["dm_debug_req",[[73,4],[73,45]],[[73,33],[73,45]],["tb_test_env"],["variable","logic"]],["ndmreset",[[74,4],[74,41]],[[74,33],[74,41]],["tb_test_env"],["variable","logic"]],["ndmreset_n",[[74,4],[74,53]],[[74,43],[74,53]],["tb_test_env"],["variable","ndmreset"]],["dm_grant",[[77,4],[77,41]],[[77,33],[77,41]],["tb_test_env"],["variable","logic"]],["dm_rvalid",[[78,4],[78,42]],[[78,33],[78,42]],["tb_test_env"],["variable","logic"]],["dm_req",[[79,4],[79,39]],[[79,33],[79,39]],["tb_test_env"],["variable","logic"]],["dm_we",[[80,4],[80,38]],[[80,33],[80,38]],["tb_test_env"],["variable","logic"]],["dm_addr",[[81,4],[81,40]],[[81,33],[81,40]],["tb_test_env"],["variable","logic"]],["dm_wdata",[[82,4],[82,41]],[[82,33],[82,41]],["tb_test_env"],["variable","logic"]],["dm_rdata",[[83,4],[83,41]],[[83,33],[83,41]],["tb_test_env"],["variable","logic"]],["dm_be",[[84,4],[84,38]],[[84,33],[84,38]],["tb_test_env"],["variable","logic"]],["sb_req",[[87,4],[87,39]],[[87,33],[87,39]],["tb_test_env"],["variable","logic"]],["sb_addr",[[88,4],[88,40]],[[88,33],[88,40]],["tb_test_env"],["variable","logic"]],["sb_we",[[89,4],[89,38]],[[89,33],[89,38]],["tb_test_env"],["variable","logic"]],["sb_wdata",[[90,4],[90,41]],[[90,33],[90,41]],["tb_test_env"],["variable","logic"]],["sb_be",[[91,4],[91,38]],[[91,33],[91,38]],["tb_test_env"],["variable","logic"]],["sb_gnt",[[92,4],[92,39]],[[92,33],[92,39]],["tb_test_env"],["variable","logic"]],["sb_rvalid",[[93,4],[93,42]],[[93,33],[93,42]],["tb_test_env"],["variable","logic"]],["sb_rdata",[[94,4],[94,41]],[[94,33],[94,41]],["tb_test_env"],["variable","logic"]],["irq",[[97,4],[97,36]],[[97,33],[97,36]],["tb_test_env"],["variable","logic"]],["irq_id_in",[[98,4],[98,42]],[[98,33],[98,42]],["tb_test_env"],["variable","logic"]],["irq_ack",[[99,4],[99,40]],[[99,33],[99,40]],["tb_test_env"],["variable","logic"]],["irq_id_out",[[100,4],[100,43]],[[100,33],[100,43]],["tb_test_env"],["variable","logic"]],["riscv_core_i",[[106,4],[159,5]],[[112,6],[112,18]],["tb_test_env"],["instance","cv32e40p_core"]],["mm_ram_i",[[162,4],[215,5]],[[166,6],[166,14]],["tb_test_env"],["instance","mm_ram"]],["i_dmi_jtag",[[218,4],[237,5]],[[220,6],[220,16]],["tb_test_env"],["instance","dmi_jtag"]],["i_dm_top",[[239,4],[279,5]],[[243,6],[243,14]],["tb_test_env"],["instance","dm_top"]],["i_rstgen_main",[[321,4],[327,5]],[[321,11],[321,24]],["tb_test_env"],["instance","rstgen"]],["i_sim_jtag",[[330,4],[345,5]],[[333,6],[333,16]],["tb_test_env"],["instance","SimJTAG"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/tb_top_verilator.sv",[[[[[["tb_top_verilator",[[13,0],[25,2]],[[13,7],[13,23]],[],["module"]],[317,9]],[[["INSTR_RDATA_WIDTH",[[14,3],[14,48]],[[14,26],[14,43]],["tb_top_verilator"],["parameter-port","unsigned"]],["RAM_ADDR_WIDTH",[[15,3],[15,45]],[[15,26],[15,40]],["tb_top_verilator"],["parameter-port","unsigned"]],["BOOT_ADDR",[[16,3],[16,49]],[[16,26],[16,35]],["tb_top_verilator"],["parameter-port","logic"]],["JTAG_BOOT",[[17,3],[17,39]],[[17,26],[17,35]],["tb_top_verilator"],["parameter-port","bit"]],["OPENOCD_PORT",[[18,3],[18,46]],[[18,27],[18,39]],["tb_top_verilator"],["parameter-port","unsigned"]],["clk_i",[[20,3],[20,21]],[[20,16],[20,21]],["tb_top_verilator"],["port","logic"]],["rst_ni",[[21,3],[21,22]],[[21,16],[21,22]],["tb_top_verilator"],["port","logic"]],["fetch_enable_i",[[22,3],[22,30]],[[22,16],[22,30]],["tb_top_verilator"],["port","logic"]],["tests_passed_o",[[23,3],[23,30]],[[23,16],[23,30]],["tb_top_verilator"],["port","logic"]],["tests_failed_o",[[24,3],[24,30]],[[24,16],[24,30]],["tb_top_verilator"],["port","logic"]],["CLUSTER_ID",[[30,4],[30,41]],[[30,15],[30,25]],["tb_top_verilator"],["localparam"]],["CORE_ID",[[31,4],[31,41]],[[31,15],[31,22]],["tb_top_verilator"],["localparam"]],["CORE_MHARTID",[[33,4],[33,71]],[[33,15],[33,27]],["tb_top_verilator"],["localparam"]],["NrHarts",[[34,4],[34,57]],[[34,15],[34,22]],["tb_top_verilator"],["localparam"]],["SELECTABLE_HARTS",[[35,4],[35,73]],[[35,35],[35,51]],["tb_top_verilator"],["localparam","logic"]],["HARTINFO",[[36,4],[36,90]],[[36,15],[36,23]],["tb_top_verilator"],["localparam"]],["instr_req",[[39,4],[39,42]],[[39,33],[39,42]],["tb_top_verilator"],["variable","logic"]],["instr_gnt",[[40,4],[40,42]],[[40,33],[40,42]],["tb_top_verilator"],["variable","logic"]],["instr_rvalid",[[41,4],[41,45]],[[41,33],[41,45]],["tb_top_verilator"],["variable","logic"]],["instr_addr",[[42,4],[42,43]],[[42,33],[42,43]],["tb_top_verilator"],["variable","logic"]],["instr_rdata",[[43,4],[43,45]],[[43,34],[43,45]],["tb_top_verilator"],["variable","logic"]],["data_req",[[45,4],[45,41]],[[45,33],[45,41]],["tb_top_verilator"],["variable","logic"]],["data_gnt",[[46,4],[46,41]],[[46,33],[46,41]],["tb_top_verilator"],["variable","logic"]],["data_rvalid",[[47,4],[47,44]],[[47,33],[47,44]],["tb_top_verilator"],["variable","logic"]],["data_addr",[[48,4],[48,42]],[[48,33],[48,42]],["tb_top_verilator"],["variable","logic"]],["data_we",[[49,4],[49,40]],[[49,33],[49,40]],["tb_top_verilator"],["variable","logic"]],["data_be",[[50,4],[50,40]],[[50,33],[50,40]],["tb_top_verilator"],["variable","logic"]],["data_rdata",[[51,4],[51,43]],[[51,33],[51,43]],["tb_top_verilator"],["variable","logic"]],["data_wdata",[[52,4],[52,43]],[[52,33],[52,43]],["tb_top_verilator"],["variable","logic"]],["sim_jtag_tck",[[55,4],[55,45]],[[55,33],[55,45]],["tb_top_verilator"],["variable","logic"]],["sim_jtag_tms",[[56,4],[56,45]],[[56,33],[56,45]],["tb_top_verilator"],["variable","logic"]],["sim_jtag_tdi",[[57,4],[57,45]],[[57,33],[57,45]],["tb_top_verilator"],["variable","logic"]],["sim_jtag_trstn",[[58,4],[58,47]],[[58,33],[58,47]],["tb_top_verilator"],["variable","logic"]],["sim_jtag_tdo",[[59,4],[59,45]],[[59,33],[59,45]],["tb_top_verilator"],["variable","logic"]],["sim_jtag_exit",[[60,4],[60,46]],[[60,33],[60,46]],["tb_top_verilator"],["variable","logic"]],["sim_jtag_enable",[[61,4],[61,48]],[[61,33],[61,48]],["tb_top_verilator"],["variable","logic"]],["debug_req_ready",[[64,4],[64,48]],[[64,33],[64,48]],["tb_top_verilator"],["variable","logic"]],["debug_resp",[[65,4],[65,43]],[[65,33],[65,43]],["tb_top_verilator"],["variable","dm::dmi_resp_t"]],["jtag_req_valid",[[66,4],[66,47]],[[66,33],[66,47]],["tb_top_verilator"],["variable","logic"]],["jtag_dmi_req",[[67,4],[67,45]],[[67,33],[67,45]],["tb_top_verilator"],["variable","dm::dmi_req_t"]],["jtag_resp_ready",[[68,4],[68,48]],[[68,33],[68,48]],["tb_top_verilator"],["variable","logic"]],["jtag_resp_valid",[[69,4],[69,48]],[[69,33],[69,48]],["tb_top_verilator"],["variable","logic"]],["dm_debug_req",[[70,4],[70,45]],[[70,33],[70,45]],["tb_top_verilator"],["variable","logic"]],["ndmreset",[[71,4],[71,41]],[[71,33],[71,41]],["tb_top_verilator"],["variable","logic"]],["ndmreset_n",[[71,4],[71,53]],[[71,43],[71,53]],["tb_top_verilator"],["variable","ndmreset"]],["dm_grant",[[74,4],[74,41]],[[74,33],[74,41]],["tb_top_verilator"],["variable","logic"]],["dm_rvalid",[[75,4],[75,42]],[[75,33],[75,42]],["tb_top_verilator"],["variable","logic"]],["dm_req",[[76,4],[76,39]],[[76,33],[76,39]],["tb_top_verilator"],["variable","logic"]],["dm_we",[[77,4],[77,38]],[[77,33],[77,38]],["tb_top_verilator"],["variable","logic"]],["dm_addr",[[78,4],[78,40]],[[78,33],[78,40]],["tb_top_verilator"],["variable","logic"]],["dm_wdata",[[79,4],[79,41]],[[79,33],[79,41]],["tb_top_verilator"],["variable","logic"]],["dm_rdata",[[80,4],[80,41]],[[80,33],[80,41]],["tb_top_verilator"],["variable","logic"]],["dm_be",[[81,4],[81,38]],[[81,33],[81,38]],["tb_top_verilator"],["variable","logic"]],["sb_req",[[84,4],[84,39]],[[84,33],[84,39]],["tb_top_verilator"],["variable","logic"]],["sb_addr",[[85,4],[85,40]],[[85,33],[85,40]],["tb_top_verilator"],["variable","logic"]],["sb_we",[[86,4],[86,38]],[[86,33],[86,38]],["tb_top_verilator"],["variable","logic"]],["sb_wdata",[[87,4],[87,41]],[[87,33],[87,41]],["tb_top_verilator"],["variable","logic"]],["sb_be",[[88,4],[88,38]],[[88,33],[88,38]],["tb_top_verilator"],["variable","logic"]],["sb_gnt",[[89,4],[89,39]],[[89,33],[89,39]],["tb_top_verilator"],["variable","logic"]],["sb_rvalid",[[90,4],[90,42]],[[90,33],[90,42]],["tb_top_verilator"],["variable","logic"]],["sb_rdata",[[91,4],[91,41]],[[91,33],[91,41]],["tb_top_verilator"],["variable","logic"]],["irq",[[94,4],[94,36]],[[94,33],[94,36]],["tb_top_verilator"],["variable","logic"]],["irq_id_in",[[95,4],[95,42]],[[95,33],[95,42]],["tb_top_verilator"],["variable","logic"]],["irq_ack",[[96,4],[96,40]],[[96,33],[96,40]],["tb_top_verilator"],["variable","logic"]],["irq_id_out",[[97,4],[97,43]],[[97,33],[97,43]],["tb_top_verilator"],["variable","logic"]],["riscv_core_i",[[103,4],[155,58]],[[109,6],[109,18]],["tb_top_verilator"],["instance","cv32e40p_core"]],["mm_ram_i",[[158,4],[210,59]],[[162,6],[162,14]],["tb_top_verilator"],["instance","mm_ram"]],["i_dmi_jtag",[[213,4],[232,5]],[[215,6],[215,16]],["tb_top_verilator"],["instance","dmi_jtag"]],["i_dm_top",[[234,4],[272,5]],[[238,6],[238,14]],["tb_top_verilator"],["instance","dm_top"]],["i_rstgen_main",[[286,4],[292,5]],[[286,11],[286,24]],["tb_top_verilator"],["instance","rstgen"]],["i_sim_jtag",[[295,4],[310,5]],[[298,6],[298,16]],["tb_top_verilator"],["instance","SimJTAG"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/tb_top.sv",[[[[[["tb_top",[[16,0],[22,2]],[[16,7],[16,13]],[],["module"]],[136,9]],[[["INSTR_RDATA_WIDTH",[[17,4],[17,49]],[[17,27],[17,44]],["tb_top"],["parameter-port","unsigned"]],["RAM_ADDR_WIDTH",[[18,4],[18,46]],[[18,27],[18,41]],["tb_top"],["parameter-port","unsigned"]],["BOOT_ADDR",[[19,4],[19,51]],[[19,27],[19,36]],["tb_top"],["parameter-port","logic"]],["JTAG_BOOT",[[20,4],[20,41]],[[20,27],[20,36]],["tb_top"],["parameter-port","bit"]],["OPENOCD_PORT",[[21,4],[21,46]],[[21,27],[21,39]],["tb_top"],["parameter-port","unsigned"]],["CLK_PHASE_HI",[[27,4],[27,41]],[[27,15],[27,27]],["tb_top"],["variable","time"]],["CLK_PHASE_LO",[[28,4],[28,41]],[[28,15],[28,27]],["tb_top"],["variable","time"]],["CLK_PERIOD",[[29,4],[29,65]],[[29,15],[29,25]],["tb_top"],["variable","time"]],["STIM_APPLICATION_DEL",[[30,4],[30,54]],[[30,15],[30,35]],["tb_top"],["variable","time"]],["RESP_ACQUISITION_DEL",[[31,4],[31,54]],[[31,15],[31,35]],["tb_top"],["variable","time"]],["RESET_DEL",[[32,4],[32,58]],[[32,15],[32,24]],["tb_top"],["variable","time"]],["RESET_WAIT_CYCLES",[[33,4],[33,39]],[[33,15],[33,32]],["tb_top"],["variable","int"]],["clk",[[36,4],[36,41]],[[36,28],[36,31]],["tb_top"],["variable","logic"]],["rst_n",[[37,4],[37,41]],[[37,28],[37,33]],["tb_top"],["variable","logic"]],["tests_passed",[[40,4],[40,40]],[[40,28],[40,40]],["tb_top"],["variable","logic"]],["tests_failed",[[41,4],[41,40]],[[41,28],[41,40]],["tb_top"],["variable","logic"]],["fetch_enable",[[44,4],[44,40]],[[44,28],[44,40]],["tb_top"],["variable","logic"]],["tb_test_env_i",[[86,7],[134,5]],[[128,6],[128,19]],["tb_top"],["instance","tb_test_env"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/unused/SimDTM.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/deprecated/cluster_clk_cells.sv",[[[[[["cluster_clock_and2",[[10,0],[14,2]],[[10,7],[10,25]],[],["module"]],[23,0]],[[["clk0_i",[[11,2],[11,21]],[[11,15],[11,21]],["cluster_clock_and2"],["port","logic"]],["clk1_i",[[12,2],[12,21]],[[12,15],[12,21]],["cluster_clock_and2"],["port","logic"]],["clk_o",[[13,2],[13,20]],[[13,15],[13,20]],["cluster_clock_and2"],["port","logic"]],["i_tc_clk_and2",[[16,2],[20,3]],[[16,14],[16,27]],["cluster_clock_and2"],["instance","tc_clk_and2"]]]]],[[["cluster_clock_buffer",[[24,0],[27,2]],[[24,7],[24,27]],[],["module"]],[35,0]],[[["clk_i",[[25,2],[25,20]],[[25,15],[25,20]],["cluster_clock_buffer"],["port","logic"]],["clk_o",[[26,2],[26,20]],[[26,15],[26,20]],["cluster_clock_buffer"],["port","logic"]],["i_tc_clk_buffer",[[29,2],[32,3]],[[29,16],[29,31]],["cluster_clock_buffer"],["instance","tc_clk_buffer"]]]]],[[["cluster_clock_gating",[[37,0],[42,2]],[[37,7],[37,27]],[],["module"]],[52,0]],[[["clk_i",[[38,3],[38,21]],[[38,16],[38,21]],["cluster_clock_gating"],["port","logic"]],["en_i",[[39,3],[39,20]],[[39,16],[39,20]],["cluster_clock_gating"],["port","logic"]],["test_en_i",[[40,3],[40,25]],[[40,16],[40,25]],["cluster_clock_gating"],["port","logic"]],["clk_o",[[41,3],[41,21]],[[41,16],[41,21]],["cluster_clock_gating"],["port","logic"]],["i_tc_clk_gating",[[44,2],[49,3]],[[44,16],[44,31]],["cluster_clock_gating"],["instance","tc_clk_gating"]]]]],[[["cluster_clock_inverter",[[53,0],[56,2]],[[53,7],[53,29]],[],["module"]],[64,0]],[[["clk_i",[[54,2],[54,20]],[[54,15],[54,20]],["cluster_clock_inverter"],["port","logic"]],["clk_o",[[55,2],[55,20]],[[55,15],[55,20]],["cluster_clock_inverter"],["port","logic"]],["i_tc_clk_inverter",[[58,2],[61,3]],[[58,18],[58,35]],["cluster_clock_inverter"],["instance","tc_clk_inverter"]]]]],[[["cluster_clock_mux2",[[65,0],[70,2]],[[65,7],[65,25]],[],["module"]],[80,0]],[[["clk0_i",[[66,2],[66,21]],[[66,15],[66,21]],["cluster_clock_mux2"],["port","logic"]],["clk1_i",[[67,2],[67,21]],[[67,15],[67,21]],["cluster_clock_mux2"],["port","logic"]],["clk_sel_i",[[68,2],[68,24]],[[68,15],[68,24]],["cluster_clock_mux2"],["port","logic"]],["clk_o",[[69,2],[69,20]],[[69,15],[69,20]],["cluster_clock_mux2"],["port","logic"]],["i_tc_clk_mux2",[[72,2],[77,3]],[[72,14],[72,27]],["cluster_clock_mux2"],["instance","tc_clk_mux2"]]]]],[[["cluster_clock_xor2",[[81,0],[85,2]],[[81,7],[81,25]],[],["module"]],[93,9]],[[["clk0_i",[[82,2],[82,21]],[[82,15],[82,21]],["cluster_clock_xor2"],["port","logic"]],["clk1_i",[[83,2],[83,21]],[[83,15],[83,21]],["cluster_clock_xor2"],["port","logic"]],["clk_o",[[84,2],[84,20]],[[84,15],[84,20]],["cluster_clock_xor2"],["port","logic"]],["i_tc_clk_xor2",[[87,2],[91,3]],[[87,14],[87,27]],["cluster_clock_xor2"],["instance","tc_clk_xor2"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/deprecated/cluster_pwr_cells.sv",[[[[[["cluster_level_shifter_in",[[13,0],[16,2]],[[13,7],[13,31]],[],["module"]],[21,0]],[[["in_i",[[14,2],[14,19]],[[14,15],[14,19]],["cluster_level_shifter_in"],["port","logic"]],["out_o",[[15,2],[15,20]],[[15,15],[15,20]],["cluster_level_shifter_in"],["port","logic"]]]]],[[["cluster_level_shifter_in_clamp",[[22,0],[26,2]],[[22,7],[22,37]],[],["module"]],[31,0]],[[["in_i",[[23,2],[23,19]],[[23,15],[23,19]],["cluster_level_shifter_in_clamp"],["port","logic"]],["out_o",[[24,2],[24,20]],[[24,15],[24,20]],["cluster_level_shifter_in_clamp"],["port","logic"]],["clamp_i",[[25,2],[25,22]],[[25,15],[25,22]],["cluster_level_shifter_in_clamp"],["port","logic"]]]]],[[["cluster_level_shifter_inout",[[32,0],[35,2]],[[32,7],[32,34]],[],["module"]],[40,0]],[[["data_i",[[33,2],[33,21]],[[33,15],[33,21]],["cluster_level_shifter_inout"],["port","logic"]],["data_o",[[34,2],[34,21]],[[34,15],[34,21]],["cluster_level_shifter_inout"],["port","logic"]]]]],[[["cluster_level_shifter_out",[[41,0],[44,2]],[[41,7],[41,32]],[],["module"]],[49,0]],[[["in_i",[[42,2],[42,19]],[[42,15],[42,19]],["cluster_level_shifter_out"],["port","logic"]],["out_o",[[43,2],[43,20]],[[43,15],[43,20]],["cluster_level_shifter_out"],["port","logic"]]]]],[[["cluster_level_shifter_out_clamp",[[50,0],[54,2]],[[50,7],[50,38]],[],["module"]],[58,9]],[[["in_i",[[51,2],[51,19]],[[51,15],[51,19]],["cluster_level_shifter_out_clamp"],["port","logic"]],["out_o",[[52,2],[52,20]],[[52,15],[52,20]],["cluster_level_shifter_out_clamp"],["port","logic"]],["clamp_i",[[53,2],[53,22]],[[53,15],[53,22]],["cluster_level_shifter_out_clamp"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/deprecated/generic_memory.sv",[[[[[["generic_memory",[[10,0],[27,2]],[[10,7],[10,21]],[],["module"]],[71,8]],[[["ADDR_WIDTH",[[12,2],[12,27]],[[12,12],[12,22]],["generic_memory"],["parameter-port","parameter"]],["DATA_WIDTH",[[13,2],[13,27]],[[13,12],[13,22]],["generic_memory"],["parameter-port","parameter"]],["BE_WIDTH",[[14,2],[14,37]],[[14,12],[14,20]],["generic_memory"],["parameter-port","parameter"]],["CLK",[[17,2],[17,35]],[[17,32],[17,35]],["generic_memory"],["port","logic"]],["INITN",[[18,2],[18,37]],[[18,32],[18,37]],["generic_memory"],["port","logic"]],["CEN",[[20,2],[20,35]],[[20,32],[20,35]],["generic_memory"],["port","logic"]],["A",[[21,2],[21,33]],[[21,32],[21,33]],["generic_memory"],["port","logic"]],["WEN",[[22,2],[22,35]],[[22,32],[22,35]],["generic_memory"],["port","logic"]],["D",[[23,2],[23,33]],[[23,32],[23,33]],["generic_memory"],["port","logic"]],["BEN",[[24,2],[24,35]],[[24,32],[24,35]],["generic_memory"],["port","logic"]],["Q",[[26,2],[26,33]],[[26,32],[26,33]],["generic_memory"],["port","logic"]],["NUM_WORDS",[[29,3],[29,42]],[[29,16],[29,25]],["generic_memory"],["localparam"]],["MEM",[[31,3],[31,63]],[[31,44],[31,47]],["generic_memory"],["variable","logic"]],["M",[[32,3],[32,45]],[[32,44],[32,45]],["generic_memory"],["variable","logic"]],["i",[[33,3],[33,35]],[[33,34],[33,35]],["generic_memory"],["variable","genvar"]],["j",[[33,3],[33,37]],[[33,36],[33,37]],["generic_memory"],["variable","i"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/deprecated/generic_rom.sv",[[[[[["generic_rom",[[10,0],[21,2]],[[10,7],[10,18]],[],["module"]],[41,8]],[[["ADDR_WIDTH",[[12,2],[12,27]],[[12,12],[12,22]],["generic_rom"],["parameter-port","parameter"]],["DATA_WIDTH",[[13,2],[13,27]],[[13,12],[13,22]],["generic_rom"],["parameter-port","parameter"]],["FILE_NAME",[[14,2],[14,47]],[[14,12],[14,21]],["generic_rom"],["parameter-port","parameter"]],["CLK",[[17,2],[17,35]],[[17,32],[17,35]],["generic_rom"],["port","logic"]],["CEN",[[18,2],[18,35]],[[18,32],[18,35]],["generic_rom"],["port","logic"]],["A",[[19,2],[19,33]],[[19,32],[19,33]],["generic_rom"],["port","logic"]],["Q",[[20,2],[20,33]],[[20,32],[20,33]],["generic_rom"],["port","logic"]],["NUM_WORDS",[[23,3],[23,42]],[[23,16],[23,25]],["generic_rom"],["localparam"]],["MEM",[[25,3],[25,45]],[[25,26],[25,29]],["generic_rom"],["variable","logic"]],["A_Q",[[26,3],[26,29]],[[26,26],[26,29]],["generic_rom"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/deprecated/pad_functional.sv",[[[[[["pad_functional_pd",[[11,0],[17,2]],[[11,7],[11,24]],[],["module"]],[46,0]],[[["OEN",[[12,2],[12,18]],[[12,15],[12,18]],["pad_functional_pd"],["port","logic"]],["I",[[13,2],[13,16]],[[13,15],[13,16]],["pad_functional_pd"],["port","logic"]],["O",[[14,2],[14,16]],[[14,15],[14,16]],["pad_functional_pd"],["port","logic"]],["PEN",[[15,2],[15,18]],[[15,15],[15,18]],["pad_functional_pd"],["port","logic"]],["PAD",[[16,2],[16,18]],[[16,15],[16,18]],["pad_functional_pd"],["port","wire"]],["PAD_wi",[[38,2],[38,15]],[[38,9],[38,15]],["pad_functional_pd"],["variable","wire"]]]]],[[["pad_functional_pu",[[47,0],[53,2]],[[47,7],[47,24]],[],["module"]],[81,8]],[[["OEN",[[48,2],[48,18]],[[48,15],[48,18]],["pad_functional_pu"],["port","logic"]],["I",[[49,2],[49,16]],[[49,15],[49,16]],["pad_functional_pu"],["port","logic"]],["O",[[50,2],[50,16]],[[50,15],[50,16]],["pad_functional_pu"],["port","logic"]],["PEN",[[51,2],[51,18]],[[51,15],[51,18]],["pad_functional_pu"],["port","logic"]],["PAD",[[52,2],[52,18]],[[52,15],[52,18]],["pad_functional_pu"],["port","wire"]],["PAD_wi",[[74,2],[74,15]],[[74,9],[74,15]],["pad_functional_pu"],["variable","wire"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/deprecated/pulp_buffer.sv",[[[[[["pulp_buffer",[[10,0],[14,2]],[[10,7],[10,18]],[],["module"]],[18,9]],[[["in_i",[[12,4],[12,21]],[[12,17],[12,21]],["pulp_buffer"],["port","logic"]],["out_o",[[13,4],[13,22]],[[13,17],[13,22]],["pulp_buffer"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/deprecated/pulp_clk_cells.sv",[[[[[["pulp_clock_and2",[[10,0],[14,2]],[[10,7],[10,22]],[],["module"]],[23,0]],[[["clk0_i",[[11,2],[11,21]],[[11,15],[11,21]],["pulp_clock_and2"],["port","logic"]],["clk1_i",[[12,2],[12,21]],[[12,15],[12,21]],["pulp_clock_and2"],["port","logic"]],["clk_o",[[13,2],[13,20]],[[13,15],[13,20]],["pulp_clock_and2"],["port","logic"]],["i_tc_clk_and2",[[16,2],[20,3]],[[16,14],[16,27]],["pulp_clock_and2"],["instance","tc_clk_and2"]]]]],[[["pulp_clock_buffer",[[24,0],[27,2]],[[24,7],[24,24]],[],["module"]],[35,0]],[[["clk_i",[[25,2],[25,20]],[[25,15],[25,20]],["pulp_clock_buffer"],["port","logic"]],["clk_o",[[26,2],[26,20]],[[26,15],[26,20]],["pulp_clock_buffer"],["port","logic"]],["i_tc_clk_buffer",[[29,2],[32,3]],[[29,16],[29,31]],["pulp_clock_buffer"],["instance","tc_clk_buffer"]]]]],[[["pulp_clock_gating",[[37,0],[42,2]],[[37,7],[37,24]],[],["module"]],[52,0]],[[["clk_i",[[38,3],[38,21]],[[38,16],[38,21]],["pulp_clock_gating"],["port","logic"]],["en_i",[[39,3],[39,20]],[[39,16],[39,20]],["pulp_clock_gating"],["port","logic"]],["test_en_i",[[40,3],[40,25]],[[40,16],[40,25]],["pulp_clock_gating"],["port","logic"]],["clk_o",[[41,3],[41,21]],[[41,16],[41,21]],["pulp_clock_gating"],["port","logic"]],["i_tc_clk_gating",[[44,2],[49,3]],[[44,16],[44,31]],["pulp_clock_gating"],["instance","tc_clk_gating"]]]]],[[["pulp_clock_inverter",[[53,0],[56,2]],[[53,7],[53,26]],[],["module"]],[64,0]],[[["clk_i",[[54,2],[54,20]],[[54,15],[54,20]],["pulp_clock_inverter"],["port","logic"]],["clk_o",[[55,2],[55,20]],[[55,15],[55,20]],["pulp_clock_inverter"],["port","logic"]],["i_tc_clk_inverter",[[58,2],[61,3]],[[58,18],[58,35]],["pulp_clock_inverter"],["instance","tc_clk_inverter"]]]]],[[["pulp_clock_mux2",[[65,0],[70,2]],[[65,7],[65,22]],[],["module"]],[80,0]],[[["clk0_i",[[66,2],[66,21]],[[66,15],[66,21]],["pulp_clock_mux2"],["port","logic"]],["clk1_i",[[67,2],[67,21]],[[67,15],[67,21]],["pulp_clock_mux2"],["port","logic"]],["clk_sel_i",[[68,2],[68,24]],[[68,15],[68,24]],["pulp_clock_mux2"],["port","logic"]],["clk_o",[[69,2],[69,20]],[[69,15],[69,20]],["pulp_clock_mux2"],["port","logic"]],["i_tc_clk_mux2",[[72,2],[77,3]],[[72,14],[72,27]],["pulp_clock_mux2"],["instance","tc_clk_mux2"]]]]],[[["pulp_clock_xor2",[[81,0],[85,2]],[[81,7],[81,22]],[],["module"]],[95,17]],[[["clk0_i",[[82,2],[82,21]],[[82,15],[82,21]],["pulp_clock_xor2"],["port","logic"]],["clk1_i",[[83,2],[83,21]],[[83,15],[83,21]],["pulp_clock_xor2"],["port","logic"]],["clk_o",[[84,2],[84,20]],[[84,15],[84,20]],["pulp_clock_xor2"],["port","logic"]],["i_tc_clk_xor2",[[87,2],[91,3]],[[87,14],[87,27]],["pulp_clock_xor2"],["instance","tc_clk_xor2"]]]]],[[["pulp_clock_delay",[[96,0],[99,2]],[[96,7],[96,23]],[],["module"]],[106,0]],[[["in_i",[[97,2],[97,19]],[[97,15],[97,19]],["pulp_clock_delay"],["port","logic"]],["out_o",[[98,2],[98,20]],[[98,15],[98,20]],["pulp_clock_delay"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/deprecated/pulp_clock_gating_async.sv",[[[[[["pulp_clock_gating_async",[[12,0],[21,2]],[[12,7],[12,30]],[],["module"]],[43,8]],[[["STAGES",[[13,2],[13,35]],[[13,25],[13,31]],["pulp_clock_gating_async"],["parameter-port","unsigned"]],["clk_i",[[15,2],[15,20]],[[15,15],[15,20]],["pulp_clock_gating_async"],["port","logic"]],["rstn_i",[[16,2],[16,21]],[[16,15],[16,21]],["pulp_clock_gating_async"],["port","logic"]],["en_async_i",[[17,2],[17,25]],[[17,15],[17,25]],["pulp_clock_gating_async"],["port","logic"]],["en_ack_o",[[18,2],[18,23]],[[18,15],[18,23]],["pulp_clock_gating_async"],["port","logic"]],["test_en_i",[[19,2],[19,24]],[[19,15],[19,24]],["pulp_clock_gating_async"],["port","logic"]],["clk_o",[[20,2],[20,20]],[[20,15],[20,20]],["pulp_clock_gating_async"],["port","logic"]],["r_reg",[[23,2],[23,26]],[[23,21],[23,26]],["pulp_clock_gating_async"],["variable","logic"]],["i_clk_gate",[[36,2],[41,3]],[[36,20],[36,30]],["pulp_clock_gating_async"],["instance","pulp_clock_gating"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/deprecated/pulp_pwr_cells.sv",[[[[[["pulp_level_shifter_in",[[13,0],[16,2]],[[13,7],[13,28]],[],["module"]],[21,0]],[[["in_i",[[14,2],[14,19]],[[14,15],[14,19]],["pulp_level_shifter_in"],["port","logic"]],["out_o",[[15,2],[15,20]],[[15,15],[15,20]],["pulp_level_shifter_in"],["port","logic"]]]]],[[["pulp_level_shifter_in_clamp",[[22,0],[26,2]],[[22,7],[22,34]],[],["module"]],[31,0]],[[["in_i",[[23,2],[23,19]],[[23,15],[23,19]],["pulp_level_shifter_in_clamp"],["port","logic"]],["out_o",[[24,2],[24,20]],[[24,15],[24,20]],["pulp_level_shifter_in_clamp"],["port","logic"]],["clamp_i",[[25,2],[25,22]],[[25,15],[25,22]],["pulp_level_shifter_in_clamp"],["port","logic"]]]]],[[["pulp_level_shifter_inout",[[32,0],[35,2]],[[32,7],[32,31]],[],["module"]],[40,0]],[[["data_i",[[33,2],[33,21]],[[33,15],[33,21]],["pulp_level_shifter_inout"],["port","logic"]],["data_o",[[34,2],[34,21]],[[34,15],[34,21]],["pulp_level_shifter_inout"],["port","logic"]]]]],[[["pulp_level_shifter_out",[[41,0],[44,2]],[[41,7],[41,29]],[],["module"]],[49,0]],[[["in_i",[[42,2],[42,19]],[[42,15],[42,19]],["pulp_level_shifter_out"],["port","logic"]],["out_o",[[43,2],[43,20]],[[43,15],[43,20]],["pulp_level_shifter_out"],["port","logic"]]]]],[[["pulp_level_shifter_out_clamp",[[50,0],[54,2]],[[50,7],[50,35]],[],["module"]],[59,0]],[[["in_i",[[51,2],[51,19]],[[51,15],[51,19]],["pulp_level_shifter_out_clamp"],["port","logic"]],["out_o",[[52,2],[52,20]],[[52,15],[52,20]],["pulp_level_shifter_out_clamp"],["port","logic"]],["clamp_i",[[53,2],[53,22]],[[53,15],[53,22]],["pulp_level_shifter_out_clamp"],["port","logic"]]]]],[[["pulp_power_gating",[[60,0],[63,2]],[[60,7],[60,24]],[],["module"]],[68,0]],[[["sleep_i",[[61,2],[61,22]],[[61,15],[61,22]],["pulp_power_gating"],["port","logic"]],["sleepout_o",[[62,2],[62,25]],[[62,15],[62,25]],["pulp_power_gating"],["port","logic"]]]]],[[["pulp_isolation_0",[[69,0],[73,2]],[[69,7],[69,23]],[],["module"]],[78,0]],[[["data_i",[[70,2],[70,21]],[[70,15],[70,21]],["pulp_isolation_0"],["port","logic"]],["ena_i",[[71,2],[71,20]],[[71,15],[71,20]],["pulp_isolation_0"],["port","logic"]],["data_o",[[72,2],[72,21]],[[72,15],[72,21]],["pulp_isolation_0"],["port","logic"]]]]],[[["pulp_isolation_1",[[79,0],[83,2]],[[79,7],[79,23]],[],["module"]],[87,9]],[[["data_i",[[80,2],[80,21]],[[80,15],[80,21]],["pulp_isolation_1"],["port","logic"]],["ena_i",[[81,2],[81,20]],[[81,15],[81,20]],["pulp_isolation_1"],["port","logic"]],["data_o",[[82,2],[82,21]],[[82,15],[82,21]],["pulp_isolation_1"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/fpga/pad_functional_xilinx.sv",[[[[[["pad_functional_pd",[[11,0],[18,2]],[[11,7],[11,24]],[],["module"]],[29,0]],[[["OEN",[[13,3],[13,31]],[[13,28],[13,31]],["pad_functional_pd"],["port","logic"]],["I",[[14,3],[14,29]],[[14,28],[14,29]],["pad_functional_pd"],["port","logic"]],["O",[[15,3],[15,29]],[[15,28],[15,29]],["pad_functional_pd"],["port","logic"]],["PEN",[[16,3],[16,31]],[[16,28],[16,31]],["pad_functional_pd"],["port","logic"]],["PAD",[[17,3],[17,31]],[[17,28],[17,31]],["pad_functional_pd"],["port","logic"]],["iobuf_i",[[21,2],[26,3]],[[21,8],[21,15]],["pad_functional_pd"],["instance","IOBUF"]]]]],[[["pad_functional_pu",[[30,0],[37,2]],[[30,7],[30,24]],[],["module"]],[47,9]],[[["OEN",[[32,3],[32,31]],[[32,28],[32,31]],["pad_functional_pu"],["port","logic"]],["I",[[33,3],[33,29]],[[33,28],[33,29]],["pad_functional_pu"],["port","logic"]],["O",[[34,3],[34,29]],[[34,28],[34,29]],["pad_functional_pu"],["port","logic"]],["PEN",[[35,3],[35,31]],[[35,28],[35,31]],["pad_functional_pu"],["port","logic"]],["PAD",[[36,3],[36,31]],[[36,28],[36,31]],["pad_functional_pu"],["port","logic"]],["iobuf_i",[[40,2],[45,3]],[[40,8],[40,15]],["pad_functional_pu"],["instance","IOBUF"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/fpga/tc_clk_xilinx.sv",[[[[[["tc_clk_and2",[[12,0],[16,2]],[[12,7],[12,18]],[],["module"]],[21,0]],[[["clk0_i",[[13,2],[13,21]],[[13,15],[13,21]],["tc_clk_and2"],["port","logic"]],["clk1_i",[[14,2],[14,21]],[[14,15],[14,21]],["tc_clk_and2"],["port","logic"]],["clk_o",[[15,2],[15,20]],[[15,15],[15,20]],["tc_clk_and2"],["port","logic"]]]]],[[["tc_clk_buffer",[[22,0],[25,2]],[[22,7],[22,20]],[],["module"]],[30,0]],[[["clk_i",[[23,2],[23,20]],[[23,15],[23,20]],["tc_clk_buffer"],["port","logic"]],["clk_o",[[24,2],[24,20]],[[24,15],[24,20]],["tc_clk_buffer"],["port","logic"]]]]],[[["tc_clk_gating",[[32,0],[44,2]],[[32,7],[32,20]],[],["module"]],[49,0]],[[["IS_FUNCTIONAL",[[38,2],[38,36]],[[38,16],[38,29]],["tc_clk_gating"],["parameter-port","bit"]],["clk_i",[[40,3],[40,21]],[[40,16],[40,21]],["tc_clk_gating"],["port","logic"]],["en_i",[[41,3],[41,20]],[[41,16],[41,20]],["tc_clk_gating"],["port","logic"]],["test_en_i",[[42,3],[42,25]],[[42,16],[42,25]],["tc_clk_gating"],["port","logic"]],["clk_o",[[43,3],[43,21]],[[43,16],[43,21]],["tc_clk_gating"],["port","logic"]]]]],[[["tc_clk_inverter",[[50,0],[53,2]],[[50,7],[50,22]],[],["module"]],[58,0]],[[["clk_i",[[51,2],[51,20]],[[51,15],[51,20]],["tc_clk_inverter"],["port","logic"]],["clk_o",[[52,2],[52,20]],[[52,15],[52,20]],["tc_clk_inverter"],["port","logic"]]]]],[[["tc_clk_mux2",[[59,0],[64,2]],[[59,7],[59,18]],[],["module"]],[74,0]],[[["clk0_i",[[60,2],[60,21]],[[60,15],[60,21]],["tc_clk_mux2"],["port","logic"]],["clk1_i",[[61,2],[61,21]],[[61,15],[61,21]],["tc_clk_mux2"],["port","logic"]],["clk_sel_i",[[62,2],[62,24]],[[62,15],[62,24]],["tc_clk_mux2"],["port","logic"]],["clk_o",[[63,2],[63,20]],[[63,15],[63,20]],["tc_clk_mux2"],["port","logic"]],["i_BUFGMUX",[[66,2],[71,3]],[[66,10],[66,19]],["tc_clk_mux2"],["instance","BUFGMUX"]]]]],[[["tc_clk_xor2",[[75,0],[79,2]],[[75,7],[75,18]],[],["module"]],[84,0]],[[["clk0_i",[[76,2],[76,21]],[[76,15],[76,21]],["tc_clk_xor2"],["port","logic"]],["clk1_i",[[77,2],[77,21]],[[77,15],[77,21]],["tc_clk_xor2"],["port","logic"]],["clk_o",[[78,2],[78,20]],[[78,15],[78,20]],["tc_clk_xor2"],["port","logic"]]]]],[[["tc_clk_or2",[[85,0],[89,2]],[[85,7],[85,17]],[],["module"]],[95,0]],[[["clk0_i",[[86,2],[86,20]],[[86,14],[86,20]],["tc_clk_or2"],["port","logic"]],["clk1_i",[[87,2],[87,20]],[[87,14],[87,20]],["tc_clk_or2"],["port","logic"]],["clk_o",[[88,2],[88,20]],[[88,15],[88,20]],["tc_clk_or2"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/fpga/tc_sram_xilinx.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/rtl/tc_clk.sv",[[[[[["tc_clk_and2",[[10,0],[14,2]],[[10,7],[10,18]],[],["module"]],[19,0]],[[["clk0_i",[[11,2],[11,21]],[[11,15],[11,21]],["tc_clk_and2"],["port","logic"]],["clk1_i",[[12,2],[12,21]],[[12,15],[12,21]],["tc_clk_and2"],["port","logic"]],["clk_o",[[13,2],[13,20]],[[13,15],[13,20]],["tc_clk_and2"],["port","logic"]]]]],[[["tc_clk_buffer",[[20,0],[23,2]],[[20,7],[20,20]],[],["module"]],[28,0]],[[["clk_i",[[21,2],[21,20]],[[21,15],[21,20]],["tc_clk_buffer"],["port","logic"]],["clk_o",[[22,2],[22,20]],[[22,15],[22,20]],["tc_clk_buffer"],["port","logic"]]]]],[[["tc_clk_gating",[[30,0],[42,2]],[[30,7],[30,20]],[],["module"]],[53,0]],[[["IS_FUNCTIONAL",[[36,2],[36,36]],[[36,16],[36,29]],["tc_clk_gating"],["parameter-port","bit"]],["clk_i",[[38,3],[38,21]],[[38,16],[38,21]],["tc_clk_gating"],["port","logic"]],["en_i",[[39,3],[39,20]],[[39,16],[39,20]],["tc_clk_gating"],["port","logic"]],["test_en_i",[[40,3],[40,25]],[[40,16],[40,25]],["tc_clk_gating"],["port","logic"]],["clk_o",[[41,3],[41,21]],[[41,16],[41,21]],["tc_clk_gating"],["port","logic"]],["clk_en",[[44,2],[44,14]],[[44,8],[44,14]],["tc_clk_gating"],["variable","logic"]]]]],[[["tc_clk_inverter",[[54,0],[57,2]],[[54,7],[54,22]],[],["module"]],[62,0]],[[["clk_i",[[55,2],[55,20]],[[55,15],[55,20]],["tc_clk_inverter"],["port","logic"]],["clk_o",[[56,2],[56,20]],[[56,15],[56,20]],["tc_clk_inverter"],["port","logic"]]]]],[[["tc_clk_mux2",[[73,0],[78,2]],[[73,7],[73,18]],[],["module"]],[83,0]],[[["clk0_i",[[74,2],[74,21]],[[74,15],[74,21]],["tc_clk_mux2"],["port","logic"]],["clk1_i",[[75,2],[75,21]],[[75,15],[75,21]],["tc_clk_mux2"],["port","logic"]],["clk_sel_i",[[76,2],[76,24]],[[76,15],[76,24]],["tc_clk_mux2"],["port","logic"]],["clk_o",[[77,2],[77,20]],[[77,15],[77,20]],["tc_clk_mux2"],["port","logic"]]]]],[[["tc_clk_xor2",[[84,0],[88,2]],[[84,7],[84,18]],[],["module"]],[93,0]],[[["clk0_i",[[85,2],[85,21]],[[85,15],[85,21]],["tc_clk_xor2"],["port","logic"]],["clk1_i",[[86,2],[86,21]],[[86,15],[86,21]],["tc_clk_xor2"],["port","logic"]],["clk_o",[[87,2],[87,20]],[[87,15],[87,20]],["tc_clk_xor2"],["port","logic"]]]]],[[["tc_clk_or2",[[94,0],[98,2]],[[94,7],[94,17]],[],["module"]],[104,17]],[[["clk0_i",[[95,2],[95,20]],[[95,14],[95,20]],["tc_clk_or2"],["port","logic"]],["clk1_i",[[96,2],[96,20]],[[96,14],[96,20]],["tc_clk_or2"],["port","logic"]],["clk_o",[[97,2],[97,20]],[[97,15],[97,20]],["tc_clk_or2"],["port","logic"]]]]],[[["tc_clk_delay",[[105,0],[110,2]],[[105,7],[105,19]],[],["module"]],[119,6]],[[["Delay",[[106,2],[106,38]],[[106,25],[106,30]],["tc_clk_delay"],["parameter-port","unsigned"]],["in_i",[[108,2],[108,19]],[[108,15],[108,19]],["tc_clk_delay"],["port","logic"]],["out_o",[[109,2],[109,20]],[[109,15],[109,20]],["tc_clk_delay"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/rtl/tc_sram_impl.sv",[[[[[["tc_sram_impl",[[26,0],[58,2]],[[26,7],[26,19]],[],["module"]],[83,9]],[[["NumWords",[[27,2],[27,48]],[[27,25],[27,33]],["tc_sram_impl"],["parameter-port","unsigned"]],["DataWidth",[[28,2],[28,47]],[[28,25],[28,34]],["tc_sram_impl"],["parameter-port","unsigned"]],["ByteWidth",[[29,2],[29,45]],[[29,25],[29,34]],["tc_sram_impl"],["parameter-port","unsigned"]],["NumPorts",[[30,2],[30,45]],[[30,25],[30,33]],["tc_sram_impl"],["parameter-port","unsigned"]],["Latency",[[31,2],[31,45]],[[31,25],[31,32]],["tc_sram_impl"],["parameter-port","unsigned"]],["SimInit",[[32,2],[32,46]],[[32,25],[32,32]],["tc_sram_impl"],["parameter-port","parameter"]],["PrintSimCfg",[[33,2],[33,44]],[[33,25],[33,36]],["tc_sram_impl"],["parameter-port","bit"]],["ImplKey",[[34,2],[34,46]],[[34,25],[34,32]],["tc_sram_impl"],["parameter-port","parameter"]],["impl_in_t",[[35,2],[35,45]],[[35,25],[35,34]],["tc_sram_impl"],["parameter-port","#Unknown"]],["impl_out_t",[[36,2],[36,45]],[[36,25],[36,35]],["tc_sram_impl"],["parameter-port","#Unknown"]],["ImplOutSim",[[37,2],[37,42]],[[37,25],[37,35]],["tc_sram_impl"],["parameter-port","#Unknown"]],["AddrWidth",[[39,2],[39,82]],[[39,25],[39,34]],["tc_sram_impl"],["parameter-port","#Unknown"]],["BeWidth",[[40,2],[40,80]],[[40,25],[40,32]],["tc_sram_impl"],["parameter-port","#Unknown"]],["addr_t",[[41,2],[41,58]],[[41,25],[41,31]],["tc_sram_impl"],["parameter-port","#Unknown"]],["data_t",[[42,2],[42,58]],[[42,25],[42,31]],["tc_sram_impl"],["parameter-port","#Unknown"]],["be_t",[[43,2],[43,56]],[[43,25],[43,29]],["tc_sram_impl"],["parameter-port","#Unknown"]],["clk_i",[[45,2],[45,36]],[[45,31],[45,36]],["tc_sram_impl"],["port","logic"]],["rst_ni",[[46,2],[46,37]],[[46,31],[46,37]],["tc_sram_impl"],["port","logic"]],["impl_i",[[48,2],[48,37]],[[48,31],[48,37]],["tc_sram_impl"],["port","impl_in_t"]],["impl_o",[[49,2],[49,37]],[[49,31],[49,37]],["tc_sram_impl"],["port","impl_out_t"]],["req_i",[[51,2],[51,36]],[[51,31],[51,36]],["tc_sram_impl"],["port","logic"]],["we_i",[[52,2],[52,35]],[[52,31],[52,35]],["tc_sram_impl"],["port","logic"]],["addr_i",[[53,2],[53,37]],[[53,31],[53,37]],["tc_sram_impl"],["port","addr_t"]],["wdata_i",[[54,2],[54,38]],[[54,31],[54,38]],["tc_sram_impl"],["port","data_t"]],["be_i",[[55,2],[55,35]],[[55,31],[55,35]],["tc_sram_impl"],["port","be_t"]],["rdata_o",[[57,2],[57,38]],[[57,31],[57,38]],["tc_sram_impl"],["port","data_t"]],["i_tc_sram",[[63,2],[81,3]],[[72,4],[72,13]],["tc_sram_impl"],["instance","tc_sram"]]]]]]],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/rtl/tc_sram.sv",[[],null,0]],["/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/tc_pwr.sv",[[[[[["tc_pwr_level_shifter_in",[[14,0],[17,2]],[[14,7],[14,30]],[],["module"]],[22,0]],[[["in_i",[[15,2],[15,19]],[[15,15],[15,19]],["tc_pwr_level_shifter_in"],["port","logic"]],["out_o",[[16,2],[16,20]],[[16,15],[16,20]],["tc_pwr_level_shifter_in"],["port","logic"]]]]],[[["tc_pwr_level_shifter_in_clamp_lo",[[23,0],[27,2]],[[23,7],[23,39]],[],["module"]],[32,0]],[[["in_i",[[24,2],[24,19]],[[24,15],[24,19]],["tc_pwr_level_shifter_in_clamp_lo"],["port","logic"]],["out_o",[[25,2],[25,20]],[[25,15],[25,20]],["tc_pwr_level_shifter_in_clamp_lo"],["port","logic"]],["clamp_i",[[26,2],[26,22]],[[26,15],[26,22]],["tc_pwr_level_shifter_in_clamp_lo"],["port","logic"]]]]],[[["tc_pwr_level_shifter_in_clamp_hi",[[33,0],[37,2]],[[33,7],[33,39]],[],["module"]],[42,0]],[[["in_i",[[34,2],[34,19]],[[34,15],[34,19]],["tc_pwr_level_shifter_in_clamp_hi"],["port","logic"]],["out_o",[[35,2],[35,20]],[[35,15],[35,20]],["tc_pwr_level_shifter_in_clamp_hi"],["port","logic"]],["clamp_i",[[36,2],[36,22]],[[36,15],[36,22]],["tc_pwr_level_shifter_in_clamp_hi"],["port","logic"]]]]],[[["tc_pwr_level_shifter_out",[[43,0],[46,2]],[[43,7],[43,31]],[],["module"]],[51,0]],[[["in_i",[[44,2],[44,19]],[[44,15],[44,19]],["tc_pwr_level_shifter_out"],["port","logic"]],["out_o",[[45,2],[45,20]],[[45,15],[45,20]],["tc_pwr_level_shifter_out"],["port","logic"]]]]],[[["tc_pwr_level_shifter_out_clamp_lo",[[52,0],[56,2]],[[52,7],[52,40]],[],["module"]],[61,0]],[[["in_i",[[53,2],[53,19]],[[53,15],[53,19]],["tc_pwr_level_shifter_out_clamp_lo"],["port","logic"]],["out_o",[[54,2],[54,20]],[[54,15],[54,20]],["tc_pwr_level_shifter_out_clamp_lo"],["port","logic"]],["clamp_i",[[55,2],[55,22]],[[55,15],[55,22]],["tc_pwr_level_shifter_out_clamp_lo"],["port","logic"]]]]],[[["tc_pwr_level_shifter_out_clamp_hi",[[62,0],[66,2]],[[62,7],[62,40]],[],["module"]],[71,0]],[[["in_i",[[63,2],[63,19]],[[63,15],[63,19]],["tc_pwr_level_shifter_out_clamp_hi"],["port","logic"]],["out_o",[[64,2],[64,20]],[[64,15],[64,20]],["tc_pwr_level_shifter_out_clamp_hi"],["port","logic"]],["clamp_i",[[65,2],[65,22]],[[65,15],[65,22]],["tc_pwr_level_shifter_out_clamp_hi"],["port","logic"]]]]],[[["tc_pwr_power_gating",[[72,0],[75,2]],[[72,7],[72,26]],[],["module"]],[80,0]],[[["sleep_i",[[73,2],[73,22]],[[73,15],[73,22]],["tc_pwr_power_gating"],["port","logic"]],["sleepout_o",[[74,2],[74,25]],[[74,15],[74,25]],["tc_pwr_power_gating"],["port","logic"]]]]],[[["tc_pwr_isolation_lo",[[81,0],[85,2]],[[81,7],[81,26]],[],["module"]],[90,0]],[[["data_i",[[82,2],[82,21]],[[82,15],[82,21]],["tc_pwr_isolation_lo"],["port","logic"]],["ena_i",[[83,2],[83,20]],[[83,15],[83,20]],["tc_pwr_isolation_lo"],["port","logic"]],["data_o",[[84,2],[84,21]],[[84,15],[84,21]],["tc_pwr_isolation_lo"],["port","logic"]]]]],[[["tc_pwr_isolation_hi",[[91,0],[95,2]],[[91,7],[91,26]],[],["module"]],[99,9]],[[["data_i",[[92,2],[92,21]],[[92,15],[92,21]],["tc_pwr_isolation_hi"],["port","logic"]],["ena_i",[[93,2],[93,20]],[[93,15],[93,20]],["tc_pwr_isolation_hi"],["port","logic"]],["data_o",[[94,2],[94,21]],[[94,15],[94,21]],["tc_pwr_isolation_hi"],["port","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/future/src/axi_interleaved_xbar.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/future/src/axi_zero_mem.sv",[[[[[["axi_zero_mem",[[15,0],[49,2]],[[15,7],[15,19]],[],["module"]],[84,9]],[[["axi_req_t",[[17,2],[17,43]],[[17,25],[17,34]],["axi_zero_mem"],["parameter-port","#Unknown"]],["axi_resp_t",[[19,2],[19,43]],[[19,25],[19,35]],["axi_zero_mem"],["parameter-port","#Unknown"]],["AddrWidth",[[23,2],[23,39]],[[23,25],[23,34]],["axi_zero_mem"],["parameter-port","#Unknown"]],["DataWidth",[[25,2],[25,39]],[[25,25],[25,34]],["axi_zero_mem"],["parameter-port","#Unknown"]],["IdWidth",[[27,2],[27,39]],[[27,25],[27,32]],["axi_zero_mem"],["parameter-port","#Unknown"]],["NumBanks",[[29,2],[29,39]],[[29,25],[29,33]],["axi_zero_mem"],["parameter-port","#Unknown"]],["BufDepth",[[31,2],[31,39]],[[31,25],[31,33]],["axi_zero_mem"],["parameter-port","#Unknown"]],["addr_t",[[33,2],[33,52]],[[33,18],[33,24]],["axi_zero_mem"],["parameter-port","#Unknown"]],["mem_data_t",[[35,2],[35,61]],[[35,18],[35,28]],["axi_zero_mem"],["parameter-port","#Unknown"]],["mem_strb_t",[[37,2],[37,63]],[[37,18],[37,28]],["axi_zero_mem"],["parameter-port","#Unknown"]],["clk_i",[[40,2],[40,46]],[[40,41],[40,46]],["axi_zero_mem"],["port","logic"]],["rst_ni",[[42,2],[42,47]],[[42,41],[42,47]],["axi_zero_mem"],["port","logic"]],["busy_o",[[44,2],[44,47]],[[44,41],[44,47]],["axi_zero_mem"],["port","logic"]],["axi_req_i",[[46,2],[46,50]],[[46,41],[46,50]],["axi_zero_mem"],["port","axi_req_t"]],["axi_resp_o",[[48,2],[48,51]],[[48,41],[48,51]],["axi_zero_mem"],["port","axi_resp_t"]],["zero_mem_gnt",[[51,2],[51,20]],[[51,8],[51,20]],["axi_zero_mem"],["variable","logic"]],["zero_mem_req",[[51,2],[51,34]],[[51,22],[51,34]],["axi_zero_mem"],["variable","zero_mem_gnt"]],["zero_mem_we",[[51,2],[51,47]],[[51,36],[51,47]],["axi_zero_mem"],["variable","zero_mem_req"]],["zero_mem_valid_req_d",[[52,2],[52,28]],[[52,8],[52,28]],["axi_zero_mem"],["variable","logic"]],["zero_mem_valid_req_q",[[52,2],[52,50]],[[52,30],[52,50]],["axi_zero_mem"],["variable","zero_mem_valid_req_d"]],["i_axi_to_zeromem",[[54,2],[77,3]],[[62,4],[62,20]],["axi_zero_mem"],["instance","axi_to_mem"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/hw/future/src/dma/axi_dma_backend.sv",[[[[[["axi_dma_backend",[[13,0],[73,2]],[[13,7],[13,22]],[],["module"]],[600,26]],[[["DataWidth",[[15,4],[15,46]],[[15,27],[15,36]],["axi_dma_backend"],["parameter-port","unsigned"]],["AddrWidth",[[17,4],[17,46]],[[17,27],[17,36]],["axi_dma_backend"],["parameter-port","unsigned"]],["IdWidth",[[19,4],[19,46]],[[19,27],[19,34]],["axi_dma_backend"],["parameter-port","unsigned"]],["AxReqFifoDepth",[[21,4],[21,46]],[[21,27],[21,41]],["axi_dma_backend"],["parameter-port","unsigned"]],["TransFifoDepth",[[23,4],[23,46]],[[23,27],[23,41]],["axi_dma_backend"],["parameter-port","unsigned"]],["BufferDepth",[[26,4],[26,46]],[[26,27],[26,38]],["axi_dma_backend"],["parameter-port","unsigned"]],["axi_req_t",[[28,4],[28,49]],[[28,27],[28,36]],["axi_dma_backend"],["parameter-port","#Unknown"]],["axi_res_t",[[30,4],[30,49]],[[30,27],[30,36]],["axi_dma_backend"],["parameter-port","#Unknown"]],["burst_req_t",[[46,4],[46,49]],[[46,27],[46,38]],["axi_dma_backend"],["parameter-port","#Unknown"]],["DmaIdWidth",[[48,4],[48,46]],[[48,27],[48,37]],["axi_dma_backend"],["parameter-port","#Unknown"]],["DmaTracing",[[50,4],[50,45]],[[50,27],[50,37]],["axi_dma_backend"],["parameter-port","#Unknown"]],["clk_i",[[54,4],[54,45]],[[54,40],[54,45]],["axi_dma_backend"],["port","logic"]],["rst_ni",[[56,4],[56,46]],[[56,40],[56,46]],["axi_dma_backend"],["port","logic"]],["axi_dma_req_o",[[58,4],[58,53]],[[58,40],[58,53]],["axi_dma_backend"],["port","axi_req_t"]],["axi_dma_res_i",[[60,4],[60,53]],[[60,40],[60,53]],["axi_dma_backend"],["port","axi_res_t"]],["burst_req_i",[[62,4],[62,51]],[[62,40],[62,51]],["axi_dma_backend"],["port","burst_req_t"]],["valid_i",[[64,4],[64,47]],[[64,40],[64,47]],["axi_dma_backend"],["port","logic"]],["ready_o",[[66,4],[66,47]],[[66,40],[66,47]],["axi_dma_backend"],["port","logic"]],["backend_idle_o",[[68,4],[68,54]],[[68,40],[68,54]],["axi_dma_backend"],["port","logic"]],["trans_complete_o",[[70,4],[70,56]],[[70,40],[70,56]],["axi_dma_backend"],["port","logic"]],["dma_id_i",[[72,4],[72,48]],[[72,40],[72,48]],["axi_dma_backend"],["port","logic"]],["StrobeWidth",[[76,2],[76,54]],[[76,26],[76,37]],["axi_dma_backend"],["localparam","unsigned"]],["OffsetWidth",[[78,2],[78,60]],[[78,26],[78,37]],["axi_dma_backend"],["localparam","unsigned"]],["offset_t",[[80,2],[80,43]],[[80,34],[80,42]],["axi_dma_backend"],["typedef","logic"]],["addr_t",[[82,2],[82,39]],[[82,32],[82,38]],["axi_dma_backend"],["typedef","logic"]],["axi_id_t",[[84,2],[84,39]],[[84,30],[84,38]],["axi_dma_backend"],["typedef","logic"]],["desc_ax_t",[[93,2],[101,14]],[[101,4],[101,13]],["axi_dma_backend"],["typedef","#AnonymousStructUnion82"]],["desc_r_t",[[106,2],[110,13]],[[110,4],[110,12]],["axi_dma_backend"],["typedef","#AnonymousStructUnion83"]],["desc_w_t",[[116,2],[121,13]],[[121,4],[121,12]],["axi_dma_backend"],["typedef","#AnonymousStructUnion84"]],["write_req_t",[[124,2],[127,16]],[[127,4],[127,15]],["axi_dma_backend"],["typedef","#AnonymousStructUnion85"]],["read_req_t",[[130,2],[133,15]],[[133,4],[133,14]],["axi_dma_backend"],["typedef","#AnonymousStructUnion86"]],["burst_req",[[152,2],[152,23]],[[152,14],[152,23]],["axi_dma_backend"],["variable","burst_req_t"]],["burst_req_empty",[[153,2],[153,29]],[[153,14],[153,29]],["axi_dma_backend"],["variable","logic"]],["burst_req_pop",[[154,2],[154,27]],[[154,14],[154,27]],["axi_dma_backend"],["variable","logic"]],["burst_req_full",[[155,2],[155,28]],[[155,14],[155,28]],["axi_dma_backend"],["variable","logic"]],["i_burst_request_fifo",[[158,2],[173,3]],[[161,4],[161,24]],["axi_dma_backend"],["instance","fifo_v3"]],["write_req",[[180,2],[180,23]],[[180,14],[180,23]],["axi_dma_backend"],["variable","write_req_t"]],["read_req",[[181,2],[181,22]],[[181,14],[181,22]],["axi_dma_backend"],["variable","read_req_t"]],["read_req_valid",[[183,2],[183,28]],[[183,14],[183,28]],["axi_dma_backend"],["variable","logic"]],["read_req_ready",[[184,2],[184,28]],[[184,14],[184,28]],["axi_dma_backend"],["variable","logic"]],["write_req_valid",[[185,2],[185,29]],[[185,14],[185,29]],["axi_dma_backend"],["variable","logic"]],["write_req_ready",[[186,2],[186,29]],[[186,14],[186,29]],["axi_dma_backend"],["variable","logic"]],["in_flight_d",[[191,2],[191,19]],[[191,8],[191,19]],["axi_dma_backend"],["variable","logic"]],["in_flight_q",[[191,2],[191,32]],[[191,21],[191,32]],["axi_dma_backend"],["variable","in_flight_d"]],["burst_valid",[[192,2],[192,19]],[[192,8],[192,19]],["axi_dma_backend"],["variable","logic"]],["i_axi_dma_burst_reshaper",[[206,2],[225,3]],[[213,4],[213,28]],["axi_dma_backend"],["instance","axi_dma_burst_reshaper"]],["i_axi_dma_data_mover",[[230,2],[254,3]],[[241,4],[241,24]],["axi_dma_backend"],["instance","axi_dma_data_mover"]],["fn",[[293,6],[293,15]],[[293,13],[293,15]],["axi_dma_backend"],["variable","string"]],["f",[[294,6],[294,15]],[[294,14],[294,15]],["axi_dma_backend"],["variable","integer"]],["buffer_mem",[[296,6],[296,62]],[[296,52],[296,62]],["axi_dma_backend"],["variable","logic"]]],[],[[[["#AnonymousStructUnion82",[[93,10],[101,3]],[[93,10],[93,16]],["axi_dma_backend"],["struct"]],[101,2]],[[["id",[[94,4],[94,15]],[[94,13],[94,15]],["axi_dma_backend","#AnonymousStructUnion82"],["struct_union_member"]],["last",[[95,4],[95,14]],[[95,10],[95,14]],["axi_dma_backend","#AnonymousStructUnion82"],["struct_union_member"]],["addr",[[96,4],[96,15]],[[96,11],[96,15]],["axi_dma_backend","#AnonymousStructUnion82"],["struct_union_member"]],["len",[[97,4],[97,22]],[[97,19],[97,22]],["axi_dma_backend","#AnonymousStructUnion82"],["struct_union_member"]],["size",[[98,4],[98,24]],[[98,20],[98,24]],["axi_dma_backend","#AnonymousStructUnion82"],["struct_union_member"]],["burst",[[99,4],[99,26]],[[99,21],[99,26]],["axi_dma_backend","#AnonymousStructUnion82"],["struct_union_member"]],["cache",[[100,4],[100,26]],[[100,21],[100,26]],["axi_dma_backend","#AnonymousStructUnion82"],["struct_union_member"]]]]],[[["#AnonymousStructUnion83",[[106,10],[110,3]],[[106,10],[106,16]],["axi_dma_backend"],["struct"]],[110,2]],[[["offset",[[107,4],[107,19]],[[107,13],[107,19]],["axi_dma_backend","#AnonymousStructUnion83"],["struct_union_member"]],["tailer",[[108,4],[108,19]],[[108,13],[108,19]],["axi_dma_backend","#AnonymousStructUnion83"],["struct_union_member"]],["shift",[[109,4],[109,18]],[[109,13],[109,18]],["axi_dma_backend","#AnonymousStructUnion83"],["struct_union_member"]]]]],[[["#AnonymousStructUnion84",[[116,10],[121,3]],[[116,10],[116,16]],["axi_dma_backend"],["struct"]],[121,2]],[[["offset",[[117,4],[117,19]],[[117,13],[117,19]],["axi_dma_backend","#AnonymousStructUnion84"],["struct_union_member"]],["tailer",[[118,4],[118,19]],[[118,13],[118,19]],["axi_dma_backend","#AnonymousStructUnion84"],["struct_union_member"]],["num_beats",[[119,4],[119,28]],[[119,19],[119,28]],["axi_dma_backend","#AnonymousStructUnion84"],["struct_union_member"]],["is_single",[[120,4],[120,19]],[[120,10],[120,19]],["axi_dma_backend","#AnonymousStructUnion84"],["struct_union_member"]]]]],[[["#AnonymousStructUnion85",[[124,10],[127,3]],[[124,10],[124,16]],["axi_dma_backend"],["struct"]],[127,2]],[[["aw",[[125,4],[125,16]],[[125,14],[125,16]],["axi_dma_backend","#AnonymousStructUnion85"],["struct_union_member"]],["w",[[126,4],[126,14]],[[126,13],[126,14]],["axi_dma_backend","#AnonymousStructUnion85"],["struct_union_member"]]]]],[[["#AnonymousStructUnion86",[[130,10],[133,3]],[[130,10],[130,16]],["axi_dma_backend"],["struct"]],[133,2]],[[["ar",[[131,4],[131,16]],[[131,14],[131,16]],["axi_dma_backend","#AnonymousStructUnion86"],["struct_union_member"]],["r",[[132,4],[132,14]],[[132,13],[132,14]],["axi_dma_backend","#AnonymousStructUnion86"],["struct_union_member"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/future/src/dma/axi_dma_burst_reshaper.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/future/src/dma/axi_dma_data_mover.sv",[[[[[["axi_dma_data_mover",[[16,0],[102,2]],[[16,7],[16,25]],[],["module"]],[370,29]],[[["DataWidth",[[18,4],[18,44]],[[18,27],[18,36]],["axi_dma_data_mover"],["parameter-port","unsigned"]],["ReqFifoDepth",[[20,4],[20,44]],[[20,27],[20,39]],["axi_dma_data_mover"],["parameter-port","unsigned"]],["BufferDepth",[[23,4],[23,44]],[[23,27],[23,38]],["axi_dma_data_mover"],["parameter-port","unsigned"]],["axi_req_t",[[25,4],[25,47]],[[25,27],[25,36]],["axi_dma_data_mover"],["parameter-port","#Unknown"]],["axi_res_t",[[27,4],[27,47]],[[27,27],[27,36]],["axi_dma_data_mover"],["parameter-port","#Unknown"]],["desc_ax_t",[[36,4],[36,47]],[[36,27],[36,36]],["axi_dma_data_mover"],["parameter-port","#Unknown"]],["desc_r_t",[[41,4],[41,47]],[[41,27],[41,35]],["axi_dma_data_mover"],["parameter-port","#Unknown"]],["desc_w_t",[[47,4],[47,47]],[[47,27],[47,35]],["axi_dma_data_mover"],["parameter-port","#Unknown"]],["read_req_t",[[61,4],[61,47]],[[61,27],[61,37]],["axi_dma_data_mover"],["parameter-port","#Unknown"]],["write_req_t",[[76,4],[76,47]],[[76,27],[76,38]],["axi_dma_data_mover"],["parameter-port","#Unknown"]],["clk_i",[[79,4],[79,28]],[[79,23],[79,28]],["axi_dma_data_mover"],["port","logic"]],["rst_ni",[[81,4],[81,29]],[[81,23],[81,29]],["axi_dma_data_mover"],["port","logic"]],["axi_dma_req_o",[[83,4],[83,36]],[[83,23],[83,36]],["axi_dma_data_mover"],["port","axi_req_t"]],["axi_dma_res_i",[[85,4],[85,36]],[[85,23],[85,36]],["axi_dma_data_mover"],["port","axi_res_t"]],["read_req_i",[[87,4],[87,33]],[[87,23],[87,33]],["axi_dma_data_mover"],["port","read_req_t"]],["write_req_i",[[89,4],[89,34]],[[89,23],[89,34]],["axi_dma_data_mover"],["port","write_req_t"]],["r_valid_i",[[91,4],[91,32]],[[91,23],[91,32]],["axi_dma_data_mover"],["port","logic"]],["r_ready_o",[[93,4],[93,32]],[[93,23],[93,32]],["axi_dma_data_mover"],["port","logic"]],["w_valid_i",[[95,4],[95,32]],[[95,23],[95,32]],["axi_dma_data_mover"],["port","logic"]],["w_ready_o",[[97,4],[97,32]],[[97,23],[97,32]],["axi_dma_data_mover"],["port","logic"]],["data_mover_idle_o",[[99,4],[99,40]],[[99,23],[99,40]],["axi_dma_data_mover"],["port","logic"]],["trans_complete_o",[[101,4],[101,39]],[[101,23],[101,39]],["axi_dma_data_mover"],["port","logic"]],["StrbWidth",[[104,2],[104,52]],[[104,26],[104,35]],["axi_dma_data_mover"],["localparam","unsigned"]],["data_t",[[106,2],[106,39]],[[106,32],[106,38]],["axi_dma_data_mover"],["typedef","logic"]],["strb_t",[[107,2],[107,39]],[[107,32],[107,38]],["axi_dma_data_mover"],["typedef","logic"]],["current_ar_req",[[113,2],[113,26]],[[113,12],[113,26]],["axi_dma_data_mover"],["variable","desc_ax_t"]],["ar_emitter_full",[[115,2],[115,23]],[[115,8],[115,23]],["axi_dma_data_mover"],["variable","logic"]],["ar_emitter_empty",[[116,2],[116,24]],[[116,8],[116,24]],["axi_dma_data_mover"],["variable","logic"]],["ar_emitter_push",[[117,2],[117,23]],[[117,8],[117,23]],["axi_dma_data_mover"],["variable","logic"]],["ar_emitter_pop",[[118,2],[118,22]],[[118,8],[118,22]],["axi_dma_data_mover"],["variable","logic"]],["i_fifo_ar_emitter",[[121,2],[137,3]],[[125,4],[125,21]],["axi_dma_data_mover"],["instance","fifo_v3"]],["current_aw_req",[[143,2],[143,26]],[[143,12],[143,26]],["axi_dma_data_mover"],["variable","desc_ax_t"]],["aw_emitter_full",[[145,2],[145,23]],[[145,8],[145,23]],["axi_dma_data_mover"],["variable","logic"]],["aw_emitter_empty",[[146,2],[146,24]],[[146,8],[146,24]],["axi_dma_data_mover"],["variable","logic"]],["aw_emitter_push",[[147,2],[147,23]],[[147,8],[147,23]],["axi_dma_data_mover"],["variable","logic"]],["aw_emitter_pop",[[148,2],[148,22]],[[148,8],[148,22]],["axi_dma_data_mover"],["variable","logic"]],["aw_last_full",[[149,2],[149,20]],[[149,8],[149,20]],["axi_dma_data_mover"],["variable","logic"]],["i_fifo_aw_emitter",[[152,2],[168,3]],[[156,4],[156,21]],["axi_dma_data_mover"],["instance","fifo_v3"]],["current_r_req",[[174,2],[174,24]],[[174,11],[174,24]],["axi_dma_data_mover"],["variable","desc_r_t"]],["r_emitter_full",[[176,2],[176,22]],[[176,8],[176,22]],["axi_dma_data_mover"],["variable","logic"]],["r_emitter_empty",[[177,2],[177,23]],[[177,8],[177,23]],["axi_dma_data_mover"],["variable","logic"]],["r_emitter_push",[[178,2],[178,22]],[[178,8],[178,22]],["axi_dma_data_mover"],["variable","logic"]],["r_emitter_pop",[[179,2],[179,21]],[[179,8],[179,21]],["axi_dma_data_mover"],["variable","logic"]],["i_fifo_r_emitter",[[182,2],[198,3]],[[186,4],[186,20]],["axi_dma_data_mover"],["instance","fifo_v3"]],["current_w_req",[[204,2],[204,24]],[[204,11],[204,24]],["axi_dma_data_mover"],["variable","desc_w_t"]],["w_emitter_full",[[206,2],[206,22]],[[206,8],[206,22]],["axi_dma_data_mover"],["variable","logic"]],["w_emitter_empty",[[207,2],[207,23]],[[207,8],[207,23]],["axi_dma_data_mover"],["variable","logic"]],["w_emitter_push",[[208,2],[208,22]],[[208,8],[208,22]],["axi_dma_data_mover"],["variable","logic"]],["w_emitter_pop",[[209,2],[209,21]],[[209,8],[209,21]],["axi_dma_data_mover"],["variable","logic"]],["i_fifo_w_emitter",[[212,2],[228,3]],[[216,4],[216,20]],["axi_dma_data_mover"],["instance","fifo_v3"]],["r_data",[[234,2],[234,24]],[[234,18],[234,24]],["axi_dma_data_mover"],["variable","data_t"]],["r_resp",[[235,2],[235,24]],[[235,18],[235,24]],["axi_dma_data_mover"],["variable","axi_pkg::resp_t"]],["r_last",[[236,2],[236,24]],[[236,18],[236,24]],["axi_dma_data_mover"],["variable","logic"]],["r_valid",[[237,2],[237,25]],[[237,18],[237,25]],["axi_dma_data_mover"],["variable","logic"]],["r_ready",[[238,2],[238,25]],[[238,18],[238,25]],["axi_dma_data_mover"],["variable","logic"]],["w_data",[[239,2],[239,24]],[[239,18],[239,24]],["axi_dma_data_mover"],["variable","data_t"]],["w_strb",[[240,2],[240,24]],[[240,18],[240,24]],["axi_dma_data_mover"],["variable","strb_t"]],["w_valid",[[241,2],[241,25]],[[241,18],[241,25]],["axi_dma_data_mover"],["variable","logic"]],["w_last",[[242,2],[242,24]],[[242,18],[242,24]],["axi_dma_data_mover"],["variable","logic"]],["w_ready",[[243,2],[243,25]],[[243,18],[243,25]],["axi_dma_data_mover"],["variable","logic"]],["w_next",[[245,2],[245,24]],[[245,18],[245,24]],["axi_dma_data_mover"],["variable","logic"]],["i_axi_dma_data_path",[[247,2],[279,3]],[[250,4],[250,23]],["axi_dma_data_mover"],["instance","axi_dma_data_path"]],["is_last_aw",[[351,2],[351,18]],[[351,8],[351,18]],["axi_dma_data_mover"],["variable","logic"]],["i_last_transaction_queue",[[352,2],[367,3]],[[355,4],[355,28]],["axi_dma_data_mover"],["instance","fifo_v3"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/future/src/dma/axi_dma_data_path.sv",[[[[[["axi_dma_data_path",[[17,0],[90,2]],[[17,7],[17,24]],[],["module"]],[390,28]],[[["DataWidth",[[19,4],[19,34]],[[19,18],[19,27]],["axi_dma_data_path"],["parameter-port","int"]],["BufferDepth",[[22,4],[22,34]],[[22,18],[22,29]],["axi_dma_data_path"],["parameter-port","int"]],["StrbWidth",[[24,4],[24,45]],[[24,18],[24,27]],["axi_dma_data_path"],["parameter-port","int"]],["OffsetWidth",[[25,4],[25,49]],[[25,18],[25,29]],["axi_dma_data_path"],["parameter-port","int"]],["clk_i",[[29,4],[29,21]],[[29,16],[29,21]],["axi_dma_data_path"],["port","logic"]],["rst_ni",[[31,4],[31,22]],[[31,16],[31,22]],["axi_dma_data_path"],["port","logic"]],["r_dp_valid_i",[[35,4],[35,29]],[[35,17],[35,29]],["axi_dma_data_path"],["port","logic"]],["r_dp_ready_o",[[37,4],[37,29]],[[37,17],[37,29]],["axi_dma_data_path"],["port","logic"]],["w_dp_valid_i",[[39,4],[39,29]],[[39,17],[39,29]],["axi_dma_data_path"],["port","logic"]],["w_dp_ready_o",[[41,4],[41,29]],[[41,17],[41,29]],["axi_dma_data_path"],["port","logic"]],["data_path_idle_o",[[45,4],[45,33]],[[45,17],[45,33]],["axi_dma_data_path"],["port","logic"]],["r_data_i",[[49,4],[49,41]],[[49,33],[49,41]],["axi_dma_data_path"],["port","logic"]],["r_valid_i",[[51,4],[51,42]],[[51,33],[51,42]],["axi_dma_data_path"],["port","logic"]],["r_last_i",[[53,4],[53,41]],[[53,33],[53,41]],["axi_dma_data_path"],["port","logic"]],["r_resp_i",[[55,4],[55,41]],[[55,33],[55,41]],["axi_dma_data_path"],["port","logic"]],["r_ready_o",[[57,4],[57,42]],[[57,33],[57,42]],["axi_dma_data_path"],["port","logic"]],["r_tailer_i",[[61,4],[61,44]],[[61,34],[61,44]],["axi_dma_data_path"],["port","logic"]],["r_offset_i",[[64,4],[64,44]],[[64,34],[64,44]],["axi_dma_data_path"],["port","logic"]],["r_shift_i",[[66,4],[66,43]],[[66,34],[66,43]],["axi_dma_data_path"],["port","logic"]],["w_data_o",[[70,4],[70,41]],[[70,33],[70,41]],["axi_dma_data_path"],["port","logic"]],["w_strb_o",[[72,4],[72,41]],[[72,33],[72,41]],["axi_dma_data_path"],["port","logic"]],["w_valid_o",[[74,4],[74,42]],[[74,33],[74,42]],["axi_dma_data_path"],["port","logic"]],["w_last_o",[[76,4],[76,41]],[[76,33],[76,41]],["axi_dma_data_path"],["port","logic"]],["w_ready_i",[[78,4],[78,42]],[[78,33],[78,42]],["axi_dma_data_path"],["port","logic"]],["w_offset_i",[[82,4],[82,44]],[[82,34],[82,44]],["axi_dma_data_path"],["port","logic"]],["w_tailer_i",[[85,4],[85,44]],[[85,34],[85,44]],["axi_dma_data_path"],["port","logic"]],["w_num_beats_i",[[87,4],[87,47]],[[87,34],[87,47]],["axi_dma_data_path"],["port","logic"]],["w_is_single_i",[[89,4],[89,47]],[[89,34],[89,47]],["axi_dma_data_path"],["port","logic"]],["r_first_mask",[[112,2],[112,36]],[[112,24],[112,36]],["axi_dma_data_path"],["variable","logic"]],["r_last_mask",[[113,2],[113,35]],[[113,24],[113,35]],["axi_dma_data_path"],["variable","logic"]],["w_first_mask",[[114,2],[114,36]],[[114,24],[114,36]],["axi_dma_data_path"],["variable","logic"]],["w_last_mask",[[115,2],[115,35]],[[115,24],[115,35]],["axi_dma_data_path"],["variable","logic"]],["buffer_in",[[134,2],[134,38]],[[134,29],[134,38]],["axi_dma_data_path"],["variable","logic"]],["read_aligned_in_mask",[[138,2],[138,49]],[[138,29],[138,49]],["axi_dma_data_path"],["variable","logic"]],["in_mask",[[142,2],[142,36]],[[142,29],[142,36]],["axi_dma_data_path"],["variable","logic"]],["is_first_r",[[153,2],[153,18]],[[153,8],[153,18]],["axi_dma_data_path"],["variable","logic"]],["is_first_r_d",[[153,2],[153,32]],[[153,20],[153,32]],["axi_dma_data_path"],["variable","is_first_r"]],["buffer_full",[[169,2],[169,35]],[[169,24],[169,35]],["axi_dma_data_path"],["variable","logic"]],["buffer_push",[[170,2],[170,35]],[[170,24],[170,35]],["axi_dma_data_path"],["variable","logic"]],["full",[[171,2],[171,28]],[[171,24],[171,28]],["axi_dma_data_path"],["variable","logic"]],["push",[[173,2],[173,28]],[[173,24],[173,28]],["axi_dma_data_path"],["variable","logic"]],["out_mask",[[206,2],[206,32]],[[206,24],[206,32]],["axi_dma_data_path"],["variable","logic"]],["is_first_w",[[207,2],[207,34]],[[207,24],[207,34]],["axi_dma_data_path"],["variable","logic"]],["is_last_w",[[208,2],[208,33]],[[208,24],[208,33]],["axi_dma_data_path"],["variable","logic"]],["buffer_out",[[227,2],[227,39]],[[227,29],[227,39]],["axi_dma_data_path"],["variable","logic"]],["buffer_empty",[[228,2],[228,41]],[[228,29],[228,41]],["axi_dma_data_path"],["variable","logic"]],["buffer_pop",[[229,2],[229,39]],[[229,29],[229,39]],["axi_dma_data_path"],["variable","logic"]],["w_num_beats_d",[[236,2],[236,27]],[[236,14],[236,27]],["axi_dma_data_path"],["variable","logic"]],["w_num_beats_q",[[236,2],[236,42]],[[236,29],[236,42]],["axi_dma_data_path"],["variable","w_num_beats_d"]],["w_cnt_valid_d",[[237,2],[237,21]],[[237,8],[237,21]],["axi_dma_data_path"],["variable","logic"]],["w_cnt_valid_q",[[237,2],[237,36]],[[237,23],[237,36]],["axi_dma_data_path"],["variable","w_cnt_valid_d"]],["pop",[[240,2],[240,11]],[[240,8],[240,11]],["axi_dma_data_path"],["variable","logic"]],["write_happening",[[242,2],[242,23]],[[242,8],[242,23]],["axi_dma_data_path"],["variable","logic"]],["ready_to_write",[[244,2],[244,22]],[[244,8],[244,22]],["axi_dma_data_path"],["variable","logic"]],["first_possible",[[247,2],[247,22]],[[247,8],[247,22]],["axi_dma_data_path"],["variable","logic"]],["buffer_clean",[[249,2],[249,20]],[[249,8],[249,20]],["axi_dma_data_path"],["variable","logic"]],["control_empty",[[349,2],[349,21]],[[349,8],[349,21]],["axi_dma_data_path"],["variable","logic"]],["i_fifo_buffer",[[352,4],[368,5]],[[356,6],[356,19]],["axi_dma_data_path"],["instance","fifo_v3"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/future/src/idma_reg64_frontend_reg_pkg.sv",[[[[[["idma_reg64_frontend_reg_pkg",[[6,0],[6,36]],[[6,8],[6,35]],[],["package"]],[113,0]],[[["BlockAw",[[9,2],[9,28]],[[9,16],[9,23]],["idma_reg64_frontend_reg_pkg"],["parameter","int"]],["idma_reg64_frontend_reg2hw_src_addr_reg_t",[[15,2],[17,46]],[[17,4],[17,45]],["idma_reg64_frontend_reg_pkg"],["typedef","#AnonymousStructUnion89"]],["idma_reg64_frontend_reg2hw_dst_addr_reg_t",[[19,2],[21,46]],[[21,4],[21,45]],["idma_reg64_frontend_reg_pkg"],["typedef","#AnonymousStructUnion90"]],["idma_reg64_frontend_reg2hw_num_bytes_reg_t",[[23,2],[25,47]],[[25,4],[25,46]],["idma_reg64_frontend_reg_pkg"],["typedef","#AnonymousStructUnion91"]],["idma_reg64_frontend_logic_struct_t",[[27,2],[29,39]],[[29,4],[29,38]],["idma_reg64_frontend_reg_pkg"],["typedef","#AnonymousStructUnion92"]],["idma_reg64_frontend_reg2hw_conf_reg_t",[[31,2],[35,42]],[[35,4],[35,41]],["idma_reg64_frontend_reg_pkg"],["typedef","#AnonymousStructUnion93"]],["idma_reg64_frontend_reg2hw_next_id_reg_t",[[37,2],[40,45]],[[40,4],[40,44]],["idma_reg64_frontend_reg_pkg"],["typedef","#AnonymousStructUnion94"]],["idma_reg64_frontend_reg2hw_done_reg_t",[[42,2],[45,42]],[[45,4],[45,41]],["idma_reg64_frontend_reg_pkg"],["typedef","#AnonymousStructUnion95"]],["idma_reg64_frontend_hw2reg_status_reg_t",[[47,2],[49,44]],[[49,4],[49,43]],["idma_reg64_frontend_reg_pkg"],["typedef","#AnonymousStructUnion96"]],["idma_reg64_frontend_hw2reg_next_id_reg_t",[[51,2],[53,45]],[[53,4],[53,44]],["idma_reg64_frontend_reg_pkg"],["typedef","#AnonymousStructUnion97"]],["idma_reg64_frontend_hw2reg_done_reg_t",[[55,2],[57,42]],[[57,4],[57,41]],["idma_reg64_frontend_reg_pkg"],["typedef","#AnonymousStructUnion98"]],["idma_reg64_frontend_reg2hw_t",[[60,2],[67,33]],[[67,4],[67,32]],["idma_reg64_frontend_reg_pkg"],["typedef","#AnonymousStructUnion99"]],["idma_reg64_frontend_hw2reg_t",[[70,2],[74,33]],[[74,4],[74,32]],["idma_reg64_frontend_reg_pkg"],["typedef","#AnonymousStructUnion100"]],["IDMA_REG64_FRONTEND_SRC_ADDR_OFFSET",[[77,2],[77,76]],[[77,32],[77,67]],["idma_reg64_frontend_reg_pkg"],["parameter","logic"]],["IDMA_REG64_FRONTEND_DST_ADDR_OFFSET",[[78,2],[78,76]],[[78,32],[78,67]],["idma_reg64_frontend_reg_pkg"],["parameter","logic"]],["IDMA_REG64_FRONTEND_NUM_BYTES_OFFSET",[[79,2],[79,78]],[[79,32],[79,68]],["idma_reg64_frontend_reg_pkg"],["parameter","logic"]],["IDMA_REG64_FRONTEND_CONF_OFFSET",[[80,2],[80,73]],[[80,32],[80,63]],["idma_reg64_frontend_reg_pkg"],["parameter","logic"]],["IDMA_REG64_FRONTEND_STATUS_OFFSET",[[81,2],[81,75]],[[81,32],[81,65]],["idma_reg64_frontend_reg_pkg"],["parameter","logic"]],["IDMA_REG64_FRONTEND_NEXT_ID_OFFSET",[[82,2],[82,76]],[[82,32],[82,66]],["idma_reg64_frontend_reg_pkg"],["parameter","logic"]],["IDMA_REG64_FRONTEND_DONE_OFFSET",[[83,2],[83,73]],[[83,32],[83,63]],["idma_reg64_frontend_reg_pkg"],["parameter","logic"]],["IDMA_REG64_FRONTEND_STATUS_RESVAL",[[86,2],[86,66]],[[86,24],[86,57]],["idma_reg64_frontend_reg_pkg"],["parameter","logic"]],["IDMA_REG64_FRONTEND_NEXT_ID_RESVAL",[[87,2],[87,69]],[[87,25],[87,59]],["idma_reg64_frontend_reg_pkg"],["parameter","logic"]],["IDMA_REG64_FRONTEND_DONE_RESVAL",[[88,2],[88,66]],[[88,25],[88,56]],["idma_reg64_frontend_reg_pkg"],["parameter","logic"]],["IDMA_REG64_FRONTEND_SRC_ADDR",[[92,4],[92,32]],[[92,4],[92,32]],["idma_reg64_frontend_reg_pkg"],["enum_member","#AnonymousEnum64"]],["IDMA_REG64_FRONTEND_DST_ADDR",[[93,4],[93,32]],[[93,4],[93,32]],["idma_reg64_frontend_reg_pkg"],["enum_member","#AnonymousEnum64"]],["IDMA_REG64_FRONTEND_NUM_BYTES",[[94,4],[94,33]],[[94,4],[94,33]],["idma_reg64_frontend_reg_pkg"],["enum_member","#AnonymousEnum64"]],["IDMA_REG64_FRONTEND_CONF",[[95,4],[95,28]],[[95,4],[95,28]],["idma_reg64_frontend_reg_pkg"],["enum_member","#AnonymousEnum64"]],["IDMA_REG64_FRONTEND_STATUS",[[96,4],[96,30]],[[96,4],[96,30]],["idma_reg64_frontend_reg_pkg"],["enum_member","#AnonymousEnum64"]],["IDMA_REG64_FRONTEND_NEXT_ID",[[97,4],[97,31]],[[97,4],[97,31]],["idma_reg64_frontend_reg_pkg"],["enum_member","#AnonymousEnum64"]],["IDMA_REG64_FRONTEND_DONE",[[98,4],[98,28]],[[98,4],[98,28]],["idma_reg64_frontend_reg_pkg"],["enum_member","#AnonymousEnum64"]],["idma_reg64_frontend_id_e",[[91,2],[99,29]],[[99,4],[99,28]],["idma_reg64_frontend_reg_pkg"],["typedef","#AnonymousEnum64"]],["IDMA_REG64_FRONTEND_PERMIT",[[102,2],[110,4]],[[102,24],[102,50]],["idma_reg64_frontend_reg_pkg"],["parameter","logic"]]],[],[[[["#AnonymousStructUnion89",[[15,10],[17,3]],[[15,10],[15,16]],["idma_reg64_frontend_reg_pkg"],["struct"]],[17,2]],[[["q",[[16,4],[16,18]],[[16,17],[16,18]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion89"],["struct_union_member"]]]]],[[["#AnonymousStructUnion90",[[19,10],[21,3]],[[19,10],[19,16]],["idma_reg64_frontend_reg_pkg"],["struct"]],[21,2]],[[["q",[[20,4],[20,18]],[[20,17],[20,18]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion90"],["struct_union_member"]]]]],[[["#AnonymousStructUnion91",[[23,10],[25,3]],[[23,10],[23,16]],["idma_reg64_frontend_reg_pkg"],["struct"]],[25,2]],[[["q",[[24,4],[24,18]],[[24,17],[24,18]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion91"],["struct_union_member"]]]]],[[["#AnonymousStructUnion92",[[27,10],[29,3]],[[27,10],[27,16]],["idma_reg64_frontend_reg_pkg"],["struct"]],[29,2]],[[["q",[[28,4],[28,18]],[[28,17],[28,18]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion92"],["struct_union_member"]]]]],[[["#AnonymousStructUnion93",[[31,10],[35,3]],[[31,10],[31,16]],["idma_reg64_frontend_reg_pkg"],["struct"]],[35,2]],[[["decouple",[[32,4],[32,47]],[[32,39],[32,47]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion93"],["struct_union_member"]],["deburst",[[33,4],[33,46]],[[33,39],[33,46]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion93"],["struct_union_member"]],["serialize",[[34,4],[34,48]],[[34,39],[34,48]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion93"],["struct_union_member"]]]]],[[["#AnonymousStructUnion94",[[37,10],[40,3]],[[37,10],[37,16]],["idma_reg64_frontend_reg_pkg"],["struct"]],[40,2]],[[["q",[[38,4],[38,18]],[[38,17],[38,18]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion94"],["struct_union_member"]],["re",[[39,4],[39,19]],[[39,17],[39,19]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion94"],["struct_union_member"]]]]],[[["#AnonymousStructUnion95",[[42,10],[45,3]],[[42,10],[42,16]],["idma_reg64_frontend_reg_pkg"],["struct"]],[45,2]],[[["q",[[43,4],[43,18]],[[43,17],[43,18]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion95"],["struct_union_member"]],["re",[[44,4],[44,19]],[[44,17],[44,19]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion95"],["struct_union_member"]]]]],[[["#AnonymousStructUnion96",[[47,10],[49,3]],[[47,10],[47,16]],["idma_reg64_frontend_reg_pkg"],["struct"]],[49,2]],[[["d",[[48,4],[48,18]],[[48,17],[48,18]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion96"],["struct_union_member"]]]]],[[["#AnonymousStructUnion97",[[51,10],[53,3]],[[51,10],[51,16]],["idma_reg64_frontend_reg_pkg"],["struct"]],[53,2]],[[["d",[[52,4],[52,18]],[[52,17],[52,18]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion97"],["struct_union_member"]]]]],[[["#AnonymousStructUnion98",[[55,10],[57,3]],[[55,10],[55,16]],["idma_reg64_frontend_reg_pkg"],["struct"]],[57,2]],[[["d",[[56,4],[56,18]],[[56,17],[56,18]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion98"],["struct_union_member"]]]]],[[["#AnonymousStructUnion99",[[60,10],[67,3]],[[60,10],[60,16]],["idma_reg64_frontend_reg_pkg"],["struct"]],[67,2]],[[["src_addr",[[61,4],[61,54]],[[61,46],[61,54]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion99"],["struct_union_member"]],["dst_addr",[[62,4],[62,54]],[[62,46],[62,54]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion99"],["struct_union_member"]],["num_bytes",[[63,4],[63,56]],[[63,47],[63,56]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion99"],["struct_union_member"]],["conf",[[64,4],[64,46]],[[64,42],[64,46]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion99"],["struct_union_member"]],["next_id",[[65,4],[65,52]],[[65,45],[65,52]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion99"],["struct_union_member"]],["done",[[66,4],[66,46]],[[66,42],[66,46]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion99"],["struct_union_member"]]]]],[[["#AnonymousStructUnion100",[[70,10],[74,3]],[[70,10],[70,16]],["idma_reg64_frontend_reg_pkg"],["struct"]],[74,2]],[[["status",[[71,4],[71,50]],[[71,44],[71,50]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion100"],["struct_union_member"]],["next_id",[[72,4],[72,52]],[[72,45],[72,52]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion100"],["struct_union_member"]],["done",[[73,4],[73,46]],[[73,42],[73,46]],["idma_reg64_frontend_reg_pkg","#AnonymousStructUnion100"],["struct_union_member"]]]]]]]]]],[],0]],["/workspaces/stitch_cluster/hw/future/src/idma_reg64_frontend_reg_top.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/future/src/idma_reg64_frontend.sv",[[[[[["idma_reg64_frontend",[[8,0],[29,2]],[[8,7],[8,26]],[],["module"]],[118,30]],[[["DmaAddrWidth",[[10,4],[10,49]],[[10,28],[10,40]],["idma_reg64_frontend"],["parameter-port","unsigned"]],["dma_regs_req_t",[[12,4],[12,52]],[[12,28],[12,42]],["idma_reg64_frontend"],["parameter-port","#Unknown"]],["dma_regs_rsp_t",[[14,4],[14,52]],[[14,28],[14,42]],["idma_reg64_frontend"],["parameter-port","#Unknown"]],["burst_req_t",[[16,4],[16,52]],[[16,28],[16,39]],["idma_reg64_frontend"],["parameter-port","#Unknown"]],["clk_i",[[18,4],[18,31]],[[18,26],[18,31]],["idma_reg64_frontend"],["port","logic"]],["rst_ni",[[19,4],[19,32]],[[19,26],[19,32]],["idma_reg64_frontend"],["port","logic"]],["dma_ctrl_req_i",[[21,4],[21,40]],[[21,26],[21,40]],["idma_reg64_frontend"],["port","dma_regs_req_t"]],["dma_ctrl_rsp_o",[[22,4],[22,40]],[[22,26],[22,40]],["idma_reg64_frontend"],["port","dma_regs_rsp_t"]],["burst_req_o",[[24,4],[24,37]],[[24,26],[24,37]],["idma_reg64_frontend"],["port","burst_req_t"]],["valid_o",[[25,4],[25,33]],[[25,26],[25,33]],["idma_reg64_frontend"],["port","logic"]],["ready_i",[[26,4],[26,33]],[[26,26],[26,33]],["idma_reg64_frontend"],["port","logic"]],["backend_idle_i",[[27,4],[27,40]],[[27,26],[27,40]],["idma_reg64_frontend"],["port","logic"]],["trans_complete_i",[[28,4],[28,42]],[[28,26],[28,42]],["idma_reg64_frontend"],["port","logic"]],["DmaRegisterWidth",[[31,4],[31,50]],[[31,28],[31,44]],["idma_reg64_frontend"],["localparam","unsigned"]],["dma_reg2hw",[[36,4],[36,72]],[[36,62],[36,72]],["idma_reg64_frontend"],["variable","idma_reg64_frontend_reg_pkg::idma_reg64_frontend_reg2hw_t"]],["dma_hw2reg",[[37,4],[37,72]],[[37,62],[37,72]],["idma_reg64_frontend"],["variable","idma_reg64_frontend_reg_pkg::idma_reg64_frontend_hw2reg_t"]],["next_id",[[40,4],[40,36]],[[40,29],[40,36]],["idma_reg64_frontend"],["variable","logic"]],["done_id",[[40,4],[40,45]],[[40,38],[40,45]],["idma_reg64_frontend"],["variable","next_id"]],["issue",[[41,4],[41,15]],[[41,10],[41,15]],["idma_reg64_frontend"],["variable","logic"]],["dma_ctrl_rsp_tmp",[[43,4],[43,35]],[[43,19],[43,35]],["idma_reg64_frontend"],["variable","dma_regs_rsp_t"]],["i_dma_conf_regs",[[48,4],[59,5]],[[51,6],[51,21]],["idma_reg64_frontend"],["instance","idma_reg64_frontend_reg_top"]],["i_idma_tf_id_gen",[[85,8],[116,5]],[[109,6],[109,22]],["idma_reg64_frontend"],["instance","idma_tf_id_gen"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/future/src/idma_tf_id_gen.sv",[[[[[["idma_tf_id_gen",[[9,0],[22,2]],[[9,7],[9,21]],[],["module"]],[79,25]],[[["IdWidth",[[10,4],[10,40]],[[10,28],[10,35]],["idma_tf_id_gen"],["parameter-port","unsigned"]],["clk_i",[[12,4],[12,37]],[[12,32],[12,37]],["idma_tf_id_gen"],["port","logic"]],["rst_ni",[[13,4],[13,38]],[[13,32],[13,38]],["idma_tf_id_gen"],["port","logic"]],["issue_i",[[15,4],[15,39]],[[15,32],[15,39]],["idma_tf_id_gen"],["port","logic"]],["retire_i",[[17,4],[17,40]],[[17,32],[17,40]],["idma_tf_id_gen"],["port","logic"]],["next_o",[[19,4],[19,38]],[[19,32],[19,38]],["idma_tf_id_gen"],["port","logic"]],["completed_o",[[21,4],[21,43]],[[21,32],[21,43]],["idma_tf_id_gen"],["port","logic"]],["next_d",[[27,4],[27,30]],[[27,24],[27,30]],["idma_tf_id_gen"],["variable","logic"]],["next_q",[[27,4],[27,38]],[[27,32],[27,38]],["idma_tf_id_gen"],["variable","next_d"]],["completed_d",[[27,4],[27,51]],[[27,40],[27,51]],["idma_tf_id_gen"],["variable","next_q"]],["completed_q",[[27,4],[27,64]],[[27,53],[27,64]],["idma_tf_id_gen"],["variable","completed_d"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/future/src/mem_to_axi_lite.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/mem_interface/include/mem_interface/assign.svh",[[null,null,null,null,[["MEM_ASSIGN_SVH_",[[10,0],[12,0]],[[10,8],[10,23]],["source.systemverilog"],["macro"]],["MEM_ASSIGN_VALID",[[13,0],[15,0]],[[13,8],[13,24]],["source.systemverilog"],["macro"]],["MEM_ASSIGN_READY",[[15,0],[18,0]],[[15,8],[15,24]],["source.systemverilog"],["macro"]],["MEM_ASSIGN_HANDSHAKE",[[18,0],[22,0]],[[18,8],[18,28]],["source.systemverilog"],["macro"]],["MEM_ASSIGN_Q_CHAN",[[34,0],[41,0]],[[34,8],[34,25]],["source.systemverilog"],["macro"]],["MEM_ASSIGN_P_CHAN",[[41,0],[43,0]],[[41,8],[41,25]],["source.systemverilog"],["macro"]],["MEM_ASSIGN",[[43,0],[47,0]],[[43,8],[43,18]],["source.systemverilog"],["macro"]],["MEM_ASSIGN_FROM_REQ",[[62,0],[66,0]],[[62,8],[62,27]],["source.systemverilog"],["macro"]],["MEM_ASSIGN_FROM_RESP",[[66,0],[70,0]],[[66,8],[66,28]],["source.systemverilog"],["macro"]],["MEM_ASSIGN_TO_REQ",[[85,0],[89,0]],[[85,8],[85,25]],["source.systemverilog"],["macro"]],["MEM_ASSIGN_TO_RESP",[[89,0],[92,0]],[[89,8],[89,26]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/hw/mem_interface/include/mem_interface/typedef.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/hw/mem_interface/include/mem_interface/typedef.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["MEM_INTERFACE_TYPEDEF_SVH_",[[8,0],[10,0]],[[8,8],[8,34]],["source.systemverilog"],["macro"]],["MEM_TYPEDEF_REQ_CHAN_T",[[10,0],[20,0]],[[10,8],[10,30]],["source.systemverilog"],["macro"]],["MEM_TYPEDEF_RSP_CHAN_T",[[20,0],[25,0]],[[20,8],[20,30]],["source.systemverilog"],["macro"]],["MEM_TYPEDEF_REQ_T",[[25,0],[31,0]],[[25,8],[25,25]],["source.systemverilog"],["macro"]],["MEM_TYPEDEF_RSP_T",[[31,0],[37,0]],[[31,8],[31,25]],["source.systemverilog"],["macro"]],["MEM_TYPEDEF_ALL",[[37,0],[43,0]],[[37,8],[37,23]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/hw/mem_interface/src/mem_interface.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/mem_interface/src/mem_test.sv",[[[[[["mem_test",[[5,0],[5,17]],[[5,8],[5,16]],[],["package"]],[386,10]],[]]]],["reqrsp_pkg","mem_test","mem_driver_t","std"],0]],["/workspaces/stitch_cluster/hw/mem_interface/src/mem_wide_narrow_mux.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/reqrsp_interface/include/reqrsp_interface/assign.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/hw/reqrsp_interface/include/reqrsp_interface/assign.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["REQRSP_ASSIGN_SVH_",[[10,0],[12,0]],[[10,8],[10,26]],["source.systemverilog"],["macro"]],["REQRSP_ASSIGN_VALID",[[13,0],[15,0]],[[13,8],[13,27]],["source.systemverilog"],["macro"]],["REQRSP_ASSIGN_READY",[[15,0],[18,0]],[[15,8],[15,27]],["source.systemverilog"],["macro"]],["REQRSP_ASSIGN_HANDSHAKE",[[18,0],[22,0]],[[18,8],[18,31]],["source.systemverilog"],["macro"]],["REQRSP_ASSIGN_Q_CHAN",[[34,0],[41,0]],[[34,8],[34,28]],["source.systemverilog"],["macro"]],["REQRSP_ASSIGN_P_CHAN",[[41,0],[44,0]],[[41,8],[41,28]],["source.systemverilog"],["macro"]],["REQRSP_ASSIGN",[[44,0],[49,0]],[[44,8],[44,21]],["source.systemverilog"],["macro"]],["REQRSP_ASSIGN_FROM_REQ",[[64,0],[69,0]],[[64,8],[64,30]],["source.systemverilog"],["macro"]],["REQRSP_ASSIGN_FROM_RESP",[[69,0],[74,0]],[[69,8],[69,31]],["source.systemverilog"],["macro"]],["REQRSP_ASSIGN_TO_REQ",[[89,0],[94,0]],[[89,8],[89,28]],["source.systemverilog"],["macro"]],["REQRSP_ASSIGN_TO_RESP",[[94,0],[98,0]],[[94,8],[94,29]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["REQRSP_INTERFACE_TYPEDEF_SVH_",[[8,0],[10,0]],[[8,8],[8,37]],["source.systemverilog"],["macro"]],["REQRSP_TYPEDEF_REQ_CHAN_T",[[10,0],[20,0]],[[10,8],[10,33]],["source.systemverilog"],["macro"]],["REQRSP_TYPEDEF_RSP_CHAN_T",[[20,0],[26,0]],[[20,8],[20,33]],["source.systemverilog"],["macro"]],["REQRSP_TYPEDEF_REQ_T",[[26,0],[33,0]],[[26,8],[26,28]],["source.systemverilog"],["macro"]],["REQRSP_TYPEDEF_RSP_T",[[33,0],[40,0]],[[33,8],[33,28]],["source.systemverilog"],["macro"]],["REQRSP_TYPEDEF_ALL",[[40,0],[46,0]],[[40,8],[40,26]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/hw/reqrsp_interface/src/axi_to_reqrsp.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/reqrsp_interface/src/reqrsp_cut.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/reqrsp_interface/src/reqrsp_demux.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/reqrsp_interface/src/reqrsp_intf.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/reqrsp_interface/src/reqrsp_iso.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/reqrsp_interface/src/reqrsp_mux.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/reqrsp_interface/src/reqrsp_pkg.sv",[[[[[["reqrsp_pkg",[[5,0],[5,19]],[[5,8],[5,18]],[],["package"]],[71,10]],[[["size_t",[[8,2],[8,29]],[[8,22],[8,28]],["reqrsp_pkg"],["typedef","logic"]],["AMONone",[[11,6],[11,20]],[[11,6],[11,13]],["reqrsp_pkg"],["enum_member","#AnonymousEnum65"]],["AMOSwap",[[12,6],[12,20]],[[12,6],[12,13]],["reqrsp_pkg"],["enum_member","#AnonymousEnum65"]],["AMOAdd",[[13,6],[13,20]],[[13,6],[13,12]],["reqrsp_pkg"],["enum_member","#AnonymousEnum65"]],["AMOAnd",[[14,6],[14,20]],[[14,6],[14,12]],["reqrsp_pkg"],["enum_member","#AnonymousEnum65"]],["AMOOr",[[15,6],[15,20]],[[15,6],[15,11]],["reqrsp_pkg"],["enum_member","#AnonymousEnum65"]],["AMOXor",[[16,6],[16,20]],[[16,6],[16,12]],["reqrsp_pkg"],["enum_member","#AnonymousEnum65"]],["AMOMax",[[17,6],[17,20]],[[17,6],[17,12]],["reqrsp_pkg"],["enum_member","#AnonymousEnum65"]],["AMOMaxu",[[18,6],[18,20]],[[18,6],[18,13]],["reqrsp_pkg"],["enum_member","#AnonymousEnum65"]],["AMOMin",[[19,6],[19,20]],[[19,6],[19,12]],["reqrsp_pkg"],["enum_member","#AnonymousEnum65"]],["AMOMinu",[[20,6],[20,20]],[[20,6],[20,13]],["reqrsp_pkg"],["enum_member","#AnonymousEnum65"]],["AMOLR",[[21,6],[21,20]],[[21,6],[21,11]],["reqrsp_pkg"],["enum_member","#AnonymousEnum65"]],["AMOSC",[[22,6],[22,20]],[[22,6],[22,11]],["reqrsp_pkg"],["enum_member","#AnonymousEnum65"]],["amo_op_e",[[10,2],[23,13]],[[23,4],[23,12]],["reqrsp_pkg"],["typedef","#AnonymousEnum65"]]],[],[[[["is_amo",[[26,2],[26,47]],[[26,27],[26,33]],["reqrsp_pkg"],["function"]],[32,12]],[[["amo",[[26,34],[26,46]],[[26,43],[26,46]],["reqrsp_pkg","is_amo"],["port","amo_op_e"]]]]],[[["to_axi_amo",[[35,2],[35,57]],[[35,33],[35,43]],["reqrsp_pkg"],["function"]],[51,12]],[[["amo",[[35,44],[35,56]],[[35,53],[35,56]],["reqrsp_pkg","to_axi_amo"],["port","amo_op_e"]],["result",[[36,4],[36,22]],[[36,16],[36,22]],["reqrsp_pkg","to_axi_amo"],["variable","logic"]]]]],[[["from_axi_amo",[[54,2],[54,63]],[[54,30],[54,42]],["reqrsp_pkg"],["function"]],[70,12]],[[["amo",[[54,43],[54,62]],[[54,59],[54,62]],["reqrsp_pkg","from_axi_amo"],["port","axi_pkg::atop_t"]],["result",[[55,4],[55,19]],[[55,13],[55,19]],["reqrsp_pkg","from_axi_amo"],["variable","amo_op_e"]]]]]]]]]],["axi_pkg"],1]],["/workspaces/stitch_cluster/hw/reqrsp_interface/src/reqrsp_test.sv",[[[[[["reqrsp_test",[[8,0],[8,20]],[[8,8],[8,19]],[],["package"]],[386,10]],[[],[["reqrsp_pkg",["*"]]]]]]],["reqrsp_pkg","reqrsp_test","std"],0]],["/workspaces/stitch_cluster/hw/reqrsp_interface/src/reqrsp_to_axi.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_amo_shim.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_barrier.sv",[[[[[["snitch_barrier",[[9,0],[16,2]],[[9,7],[9,21]],[],["module"]],[36,9]],[[["NrCores",[[10,2],[10,27]],[[10,16],[10,23]],["snitch_barrier"],["parameter-port","int"]],["clk_i",[[12,2],[12,34]],[[12,29],[12,34]],["snitch_barrier"],["port","logic"]],["rst_ni",[[13,2],[13,35]],[[13,29],[13,35]],["snitch_barrier"],["port","logic"]],["barrier_i",[[14,2],[14,38]],[[14,29],[14,38]],["snitch_barrier"],["port","logic"]],["barrier_o",[[15,2],[15,38]],[[15,29],[15,38]],["snitch_barrier"],["port","logic"]],["arrival_d",[[18,2],[18,31]],[[18,22],[18,31]],["snitch_barrier"],["variable","logic"]],["arrival_q",[[18,2],[18,42]],[[18,33],[18,42]],["snitch_barrier"],["variable","arrival_d"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_cc.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_clkdiv2.sv",[[[[[["snitch_clkdiv2",[[30,0],[35,2]],[[30,7],[30,21]],[],["module"]],[58,9]],[[["clk_i",[[31,2],[31,20]],[[31,15],[31,20]],["snitch_clkdiv2"],["port","logic"]],["test_mode_i",[[32,2],[32,26]],[[32,15],[32,26]],["snitch_clkdiv2"],["port","logic"]],["bypass_i",[[33,2],[33,23]],[[33,15],[33,23]],["snitch_clkdiv2"],["port","logic"]],["clk_o",[[34,2],[34,20]],[[34,15],[34,20]],["snitch_clkdiv2"],["port","logic"]],["clk_div",[[39,2],[39,13]],[[39,6],[39,13]],["snitch_clkdiv2"],["variable","bit"]],["clk_div_del",[[39,2],[39,26]],[[39,15],[39,26]],["snitch_clkdiv2"],["variable","clk_div"]],["sample",[[40,2],[40,26]],[[40,7],[40,13]],["snitch_clkdiv2"],["variable","time"]],["fast_clk",[[41,2],[41,15]],[[41,7],[41,15]],["snitch_clkdiv2"],["variable","time"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral_reg_pkg.sv",[[[[[["snitch_cluster_peripheral_reg_pkg",[[6,0],[6,42]],[[6,8],[6,41]],[],["package"]],[354,0]],[[["NumPerfCounters",[[9,2],[9,37]],[[9,16],[9,31]],["snitch_cluster_peripheral_reg_pkg"],["parameter","int"]],["BlockAw",[[12,2],[12,28]],[[12,16],[12,23]],["snitch_cluster_peripheral_reg_pkg"],["parameter","int"]],["snitch_cluster_peripheral_reg2hw_perf_counter_enable_mreg_t",[[18,2],[112,64]],[[112,4],[112,63]],["snitch_cluster_peripheral_reg_pkg"],["typedef","#AnonymousStructUnion101"]],["snitch_cluster_peripheral_reg2hw_hart_select_mreg_t",[[114,2],[116,56]],[[116,4],[116,55]],["snitch_cluster_peripheral_reg_pkg"],["typedef","#AnonymousStructUnion133"]],["snitch_cluster_peripheral_reg2hw_perf_counter_mreg_t",[[118,2],[121,57]],[[121,4],[121,56]],["snitch_cluster_peripheral_reg_pkg"],["typedef","#AnonymousStructUnion134"]],["snitch_cluster_peripheral_reg2hw_cl_clint_set_reg_t",[[123,2],[126,56]],[[126,4],[126,55]],["snitch_cluster_peripheral_reg_pkg"],["typedef","#AnonymousStructUnion135"]],["snitch_cluster_peripheral_reg2hw_cl_clint_clear_reg_t",[[128,2],[131,58]],[[131,4],[131,57]],["snitch_cluster_peripheral_reg_pkg"],["typedef","#AnonymousStructUnion136"]],["snitch_cluster_peripheral_reg2hw_hw_barrier_reg_t",[[133,2],[135,54]],[[135,4],[135,53]],["snitch_cluster_peripheral_reg_pkg"],["typedef","#AnonymousStructUnion137"]],["snitch_cluster_peripheral_reg2hw_icache_prefetch_enable_reg_t",[[137,2],[139,66]],[[139,4],[139,65]],["snitch_cluster_peripheral_reg_pkg"],["typedef","#AnonymousStructUnion138"]],["snitch_cluster_peripheral_hw2reg_perf_counter_mreg_t",[[141,2],[143,57]],[[143,4],[143,56]],["snitch_cluster_peripheral_reg_pkg"],["typedef","#AnonymousStructUnion139"]],["snitch_cluster_peripheral_hw2reg_hw_barrier_reg_t",[[145,2],[147,54]],[[147,4],[147,53]],["snitch_cluster_peripheral_reg_pkg"],["typedef","#AnonymousStructUnion140"]],["snitch_cluster_peripheral_reg2hw_t",[[150,2],[158,39]],[[158,4],[158,38]],["snitch_cluster_peripheral_reg_pkg"],["typedef","#AnonymousStructUnion141"]],["snitch_cluster_peripheral_hw2reg_t",[[161,2],[164,39]],[[164,4],[164,38]],["snitch_cluster_peripheral_reg_pkg"],["typedef","#AnonymousStructUnion142"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_OFFSET",[[167,2],[167,95]],[[167,32],[167,86]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_OFFSET",[[168,2],[168,95]],[[168,32],[168,86]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_OFFSET",[[169,2],[169,96]],[[169,32],[169,86]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_OFFSET",[[170,2],[170,96]],[[170,32],[170,86]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_OFFSET",[[171,2],[171,96]],[[171,32],[171,86]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_OFFSET",[[172,2],[172,96]],[[172,32],[172,86]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_OFFSET",[[173,2],[173,96]],[[173,32],[173,86]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_OFFSET",[[174,2],[174,96]],[[174,32],[174,86]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_OFFSET",[[175,2],[175,96]],[[175,32],[175,86]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_OFFSET",[[176,2],[176,96]],[[176,32],[176,86]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_OFFSET",[[177,2],[177,97]],[[177,32],[177,87]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_OFFSET",[[178,2],[178,97]],[[178,32],[178,87]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_OFFSET",[[179,2],[179,97]],[[179,32],[179,87]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_OFFSET",[[180,2],[180,97]],[[180,32],[180,87]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_OFFSET",[[181,2],[181,97]],[[181,32],[181,87]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_OFFSET",[[182,2],[182,97]],[[182,32],[182,87]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_OFFSET",[[183,2],[183,88]],[[183,32],[183,78]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_OFFSET",[[184,2],[184,88]],[[184,32],[184,78]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_OFFSET",[[185,2],[185,88]],[[185,32],[185,78]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_OFFSET",[[186,2],[186,88]],[[186,32],[186,78]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_OFFSET",[[187,2],[187,88]],[[187,32],[187,78]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_OFFSET",[[188,2],[188,88]],[[188,32],[188,78]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_OFFSET",[[189,2],[189,88]],[[189,32],[189,78]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_OFFSET",[[190,2],[190,88]],[[190,32],[190,78]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_OFFSET",[[191,2],[191,88]],[[191,32],[191,78]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_OFFSET",[[192,2],[192,88]],[[192,32],[192,78]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_OFFSET",[[193,2],[193,89]],[[193,32],[193,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_OFFSET",[[194,2],[194,89]],[[194,32],[194,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_OFFSET",[[195,2],[195,89]],[[195,32],[195,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_OFFSET",[[196,2],[196,89]],[[196,32],[196,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_OFFSET",[[197,2],[197,89]],[[197,32],[197,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_OFFSET",[[198,2],[198,89]],[[198,32],[198,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_OFFSET",[[199,2],[199,90]],[[199,32],[199,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_OFFSET",[[200,2],[200,90]],[[200,32],[200,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_OFFSET",[[201,2],[201,90]],[[201,32],[201,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_OFFSET",[[202,2],[202,90]],[[202,32],[202,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_OFFSET",[[203,2],[203,90]],[[203,32],[203,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_OFFSET",[[204,2],[204,90]],[[204,32],[204,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_OFFSET",[[205,2],[205,90]],[[205,32],[205,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_OFFSET",[[206,2],[206,90]],[[206,32],[206,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_OFFSET",[[207,2],[207,90]],[[207,32],[207,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_OFFSET",[[208,2],[208,90]],[[208,32],[208,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_OFFSET",[[209,2],[209,91]],[[209,32],[209,80]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_OFFSET",[[210,2],[210,91]],[[210,32],[210,80]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_OFFSET",[[211,2],[211,91]],[[211,32],[211,80]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_OFFSET",[[212,2],[212,91]],[[212,32],[212,80]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_OFFSET",[[213,2],[213,91]],[[213,32],[213,80]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_OFFSET",[[214,2],[214,91]],[[214,32],[214,80]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_OFFSET",[[215,2],[215,88]],[[215,32],[215,77]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_OFFSET",[[216,2],[216,90]],[[216,32],[216,79]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_OFFSET",[[217,2],[217,86]],[[217,32],[217,75]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_OFFSET",[[218,2],[218,98]],[[218,32],[218,87]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_RESVAL",[[221,2],[221,82]],[[221,25],[221,72]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_RESVAL",[[222,2],[222,82]],[[222,25],[222,72]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_RESVAL",[[223,2],[223,82]],[[223,25],[223,72]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_RESVAL",[[224,2],[224,82]],[[224,25],[224,72]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_RESVAL",[[225,2],[225,82]],[[225,25],[225,72]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_RESVAL",[[226,2],[226,82]],[[226,25],[226,72]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_RESVAL",[[227,2],[227,82]],[[227,25],[227,72]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_RESVAL",[[228,2],[228,82]],[[228,25],[228,72]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_RESVAL",[[229,2],[229,82]],[[229,25],[229,72]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_RESVAL",[[230,2],[230,82]],[[230,25],[230,72]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_RESVAL",[[231,2],[231,83]],[[231,25],[231,73]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_RESVAL",[[232,2],[232,83]],[[232,25],[232,73]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_RESVAL",[[233,2],[233,83]],[[233,25],[233,73]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_RESVAL",[[234,2],[234,83]],[[234,25],[234,73]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_RESVAL",[[235,2],[235,83]],[[235,25],[235,73]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_RESVAL",[[236,2],[236,83]],[[236,25],[236,73]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_RESVAL",[[237,2],[237,80]],[[237,25],[237,70]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_RESVAL",[[238,2],[238,82]],[[238,25],[238,72]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_RESVAL",[[239,2],[239,78]],[[239,25],[239,68]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0",[[243,4],[243,51]],[[243,4],[243,51]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1",[[244,4],[244,51]],[[244,4],[244,51]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2",[[245,4],[245,51]],[[245,4],[245,51]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3",[[246,4],[246,51]],[[246,4],[246,51]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4",[[247,4],[247,51]],[[247,4],[247,51]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5",[[248,4],[248,51]],[[248,4],[248,51]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6",[[249,4],[249,51]],[[249,4],[249,51]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7",[[250,4],[250,51]],[[250,4],[250,51]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8",[[251,4],[251,51]],[[251,4],[251,51]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9",[[252,4],[252,51]],[[252,4],[252,51]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10",[[253,4],[253,52]],[[253,4],[253,52]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11",[[254,4],[254,52]],[[254,4],[254,52]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12",[[255,4],[255,52]],[[255,4],[255,52]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13",[[256,4],[256,52]],[[256,4],[256,52]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14",[[257,4],[257,52]],[[257,4],[257,52]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15",[[258,4],[258,52]],[[258,4],[258,52]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0",[[259,4],[259,43]],[[259,4],[259,43]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1",[[260,4],[260,43]],[[260,4],[260,43]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2",[[261,4],[261,43]],[[261,4],[261,43]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3",[[262,4],[262,43]],[[262,4],[262,43]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4",[[263,4],[263,43]],[[263,4],[263,43]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5",[[264,4],[264,43]],[[264,4],[264,43]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6",[[265,4],[265,43]],[[265,4],[265,43]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7",[[266,4],[266,43]],[[266,4],[266,43]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8",[[267,4],[267,43]],[[267,4],[267,43]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9",[[268,4],[268,43]],[[268,4],[268,43]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10",[[269,4],[269,44]],[[269,4],[269,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11",[[270,4],[270,44]],[[270,4],[270,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12",[[271,4],[271,44]],[[271,4],[271,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13",[[272,4],[272,44]],[[272,4],[272,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14",[[273,4],[273,44]],[[273,4],[273,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15",[[274,4],[274,44]],[[274,4],[274,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0",[[275,4],[275,44]],[[275,4],[275,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1",[[276,4],[276,44]],[[276,4],[276,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2",[[277,4],[277,44]],[[277,4],[277,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3",[[278,4],[278,44]],[[278,4],[278,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4",[[279,4],[279,44]],[[279,4],[279,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5",[[280,4],[280,44]],[[280,4],[280,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6",[[281,4],[281,44]],[[281,4],[281,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7",[[282,4],[282,44]],[[282,4],[282,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8",[[283,4],[283,44]],[[283,4],[283,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9",[[284,4],[284,44]],[[284,4],[284,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10",[[285,4],[285,45]],[[285,4],[285,45]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11",[[286,4],[286,45]],[[286,4],[286,45]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12",[[287,4],[287,45]],[[287,4],[287,45]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13",[[288,4],[288,45]],[[288,4],[288,45]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14",[[289,4],[289,45]],[[289,4],[289,45]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15",[[290,4],[290,45]],[[290,4],[290,45]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET",[[291,4],[291,42]],[[291,4],[291,42]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR",[[292,4],[292,44]],[[292,4],[292,44]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER",[[293,4],[293,40]],[[293,4],[293,40]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE",[[294,4],[294,52]],[[294,4],[294,52]],["snitch_cluster_peripheral_reg_pkg"],["enum_member","#AnonymousEnum66"]],["snitch_cluster_peripheral_id_e",[[242,2],[295,35]],[[295,4],[295,34]],["snitch_cluster_peripheral_reg_pkg"],["typedef","#AnonymousEnum66"]],["SNITCH_CLUSTER_PERIPHERAL_PERMIT",[[298,2],[351,4]],[[298,24],[298,56]],["snitch_cluster_peripheral_reg_pkg"],["parameter","logic"]]],[],[[[["#AnonymousStructUnion101",[[18,10],[112,3]],[[18,10],[18,16]],["snitch_cluster_peripheral_reg_pkg"],["struct"]],[112,2]],[[["cycle",[[19,4],[21,11]],[[21,6],[21,11]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["tcdm_accessed",[[22,4],[24,19]],[[24,6],[24,19]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["tcdm_congested",[[25,4],[27,20]],[[27,6],[27,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["issue_fpu",[[28,4],[30,15]],[[30,6],[30,15]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["issue_fpu_seq",[[31,4],[33,19]],[[33,6],[33,19]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["issue_core_to_fpu",[[34,4],[36,23]],[[36,6],[36,23]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["retired_instr",[[37,4],[39,19]],[[39,6],[39,19]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["retired_load",[[40,4],[42,18]],[[42,6],[42,18]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["retired_i",[[43,4],[45,15]],[[45,6],[45,15]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["retired_acc",[[46,4],[48,17]],[[48,6],[48,17]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_aw_stall",[[49,4],[51,18]],[[51,6],[51,18]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_ar_stall",[[52,4],[54,18]],[[54,6],[54,18]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_r_stall",[[55,4],[57,17]],[[57,6],[57,17]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_w_stall",[[58,4],[60,17]],[[60,6],[60,17]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_buf_w_stall",[[61,4],[63,21]],[[63,6],[63,21]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_buf_r_stall",[[64,4],[66,21]],[[66,6],[66,21]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_aw_done",[[67,4],[69,17]],[[69,6],[69,17]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_aw_bw",[[70,4],[72,15]],[[72,6],[72,15]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_ar_done",[[73,4],[75,17]],[[75,6],[75,17]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_ar_bw",[[76,4],[78,15]],[[78,6],[78,15]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_r_done",[[79,4],[81,16]],[[81,6],[81,16]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_r_bw",[[82,4],[84,14]],[[84,6],[84,14]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_w_done",[[85,4],[87,16]],[[87,6],[87,16]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_w_bw",[[88,4],[90,14]],[[90,6],[90,14]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_b_done",[[91,4],[93,16]],[[93,6],[93,16]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["dma_busy",[[94,4],[96,14]],[[96,6],[96,14]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["icache_miss",[[97,4],[99,17]],[[99,6],[99,17]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["icache_hit",[[100,4],[102,16]],[[102,6],[102,16]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["icache_prefetch",[[103,4],[105,21]],[[105,6],[105,21]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["icache_double_hit",[[106,4],[108,23]],[[108,6],[108,23]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]],["icache_stall",[[109,4],[111,18]],[[111,6],[111,18]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct_union_member"]]],[],[[[["#AnonymousStructUnion102",[[19,4],[21,5]],[[19,4],[19,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[21,4]],[[["q",[[20,6],[20,20]],[[20,19],[20,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion102"],["struct_union_member"]]]]],[[["#AnonymousStructUnion103",[[22,4],[24,5]],[[22,4],[22,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[24,4]],[[["q",[[23,6],[23,20]],[[23,19],[23,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion103"],["struct_union_member"]]]]],[[["#AnonymousStructUnion104",[[25,4],[27,5]],[[25,4],[25,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[27,4]],[[["q",[[26,6],[26,20]],[[26,19],[26,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion104"],["struct_union_member"]]]]],[[["#AnonymousStructUnion105",[[28,4],[30,5]],[[28,4],[28,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[30,4]],[[["q",[[29,6],[29,20]],[[29,19],[29,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion105"],["struct_union_member"]]]]],[[["#AnonymousStructUnion106",[[31,4],[33,5]],[[31,4],[31,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[33,4]],[[["q",[[32,6],[32,20]],[[32,19],[32,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion106"],["struct_union_member"]]]]],[[["#AnonymousStructUnion107",[[34,4],[36,5]],[[34,4],[34,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[36,4]],[[["q",[[35,6],[35,20]],[[35,19],[35,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion107"],["struct_union_member"]]]]],[[["#AnonymousStructUnion108",[[37,4],[39,5]],[[37,4],[37,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[39,4]],[[["q",[[38,6],[38,20]],[[38,19],[38,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion108"],["struct_union_member"]]]]],[[["#AnonymousStructUnion109",[[40,4],[42,5]],[[40,4],[40,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[42,4]],[[["q",[[41,6],[41,20]],[[41,19],[41,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion109"],["struct_union_member"]]]]],[[["#AnonymousStructUnion110",[[43,4],[45,5]],[[43,4],[43,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[45,4]],[[["q",[[44,6],[44,20]],[[44,19],[44,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion110"],["struct_union_member"]]]]],[[["#AnonymousStructUnion111",[[46,4],[48,5]],[[46,4],[46,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[48,4]],[[["q",[[47,6],[47,20]],[[47,19],[47,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion111"],["struct_union_member"]]]]],[[["#AnonymousStructUnion112",[[49,4],[51,5]],[[49,4],[49,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[51,4]],[[["q",[[50,6],[50,20]],[[50,19],[50,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion112"],["struct_union_member"]]]]],[[["#AnonymousStructUnion113",[[52,4],[54,5]],[[52,4],[52,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[54,4]],[[["q",[[53,6],[53,20]],[[53,19],[53,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion113"],["struct_union_member"]]]]],[[["#AnonymousStructUnion114",[[55,4],[57,5]],[[55,4],[55,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[57,4]],[[["q",[[56,6],[56,20]],[[56,19],[56,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion114"],["struct_union_member"]]]]],[[["#AnonymousStructUnion115",[[58,4],[60,5]],[[58,4],[58,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[60,4]],[[["q",[[59,6],[59,20]],[[59,19],[59,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion115"],["struct_union_member"]]]]],[[["#AnonymousStructUnion116",[[61,4],[63,5]],[[61,4],[61,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[63,4]],[[["q",[[62,6],[62,20]],[[62,19],[62,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion116"],["struct_union_member"]]]]],[[["#AnonymousStructUnion117",[[64,4],[66,5]],[[64,4],[64,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[66,4]],[[["q",[[65,6],[65,20]],[[65,19],[65,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion117"],["struct_union_member"]]]]],[[["#AnonymousStructUnion118",[[67,4],[69,5]],[[67,4],[67,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[69,4]],[[["q",[[68,6],[68,20]],[[68,19],[68,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion118"],["struct_union_member"]]]]],[[["#AnonymousStructUnion119",[[70,4],[72,5]],[[70,4],[70,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[72,4]],[[["q",[[71,6],[71,20]],[[71,19],[71,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion119"],["struct_union_member"]]]]],[[["#AnonymousStructUnion120",[[73,4],[75,5]],[[73,4],[73,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[75,4]],[[["q",[[74,6],[74,20]],[[74,19],[74,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion120"],["struct_union_member"]]]]],[[["#AnonymousStructUnion121",[[76,4],[78,5]],[[76,4],[76,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[78,4]],[[["q",[[77,6],[77,20]],[[77,19],[77,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion121"],["struct_union_member"]]]]],[[["#AnonymousStructUnion122",[[79,4],[81,5]],[[79,4],[79,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[81,4]],[[["q",[[80,6],[80,20]],[[80,19],[80,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion122"],["struct_union_member"]]]]],[[["#AnonymousStructUnion123",[[82,4],[84,5]],[[82,4],[82,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[84,4]],[[["q",[[83,6],[83,20]],[[83,19],[83,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion123"],["struct_union_member"]]]]],[[["#AnonymousStructUnion124",[[85,4],[87,5]],[[85,4],[85,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[87,4]],[[["q",[[86,6],[86,20]],[[86,19],[86,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion124"],["struct_union_member"]]]]],[[["#AnonymousStructUnion125",[[88,4],[90,5]],[[88,4],[88,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[90,4]],[[["q",[[89,6],[89,20]],[[89,19],[89,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion125"],["struct_union_member"]]]]],[[["#AnonymousStructUnion126",[[91,4],[93,5]],[[91,4],[91,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[93,4]],[[["q",[[92,6],[92,20]],[[92,19],[92,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion126"],["struct_union_member"]]]]],[[["#AnonymousStructUnion127",[[94,4],[96,5]],[[94,4],[94,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[96,4]],[[["q",[[95,6],[95,20]],[[95,19],[95,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion127"],["struct_union_member"]]]]],[[["#AnonymousStructUnion128",[[97,4],[99,5]],[[97,4],[97,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[99,4]],[[["q",[[98,6],[98,20]],[[98,19],[98,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion128"],["struct_union_member"]]]]],[[["#AnonymousStructUnion129",[[100,4],[102,5]],[[100,4],[100,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[102,4]],[[["q",[[101,6],[101,20]],[[101,19],[101,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion129"],["struct_union_member"]]]]],[[["#AnonymousStructUnion130",[[103,4],[105,5]],[[103,4],[103,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[105,4]],[[["q",[[104,6],[104,20]],[[104,19],[104,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion130"],["struct_union_member"]]]]],[[["#AnonymousStructUnion131",[[106,4],[108,5]],[[106,4],[106,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[108,4]],[[["q",[[107,6],[107,20]],[[107,19],[107,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion131"],["struct_union_member"]]]]],[[["#AnonymousStructUnion132",[[109,4],[111,5]],[[109,4],[109,10]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101"],["struct"]],[111,4]],[[["q",[[110,6],[110,20]],[[110,19],[110,20]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion101","#AnonymousStructUnion132"],["struct_union_member"]]]]]]]],[[["#AnonymousStructUnion133",[[114,10],[116,3]],[[114,10],[114,16]],["snitch_cluster_peripheral_reg_pkg"],["struct"]],[116,2]],[[["q",[[115,4],[115,17]],[[115,16],[115,17]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion133"],["struct_union_member"]]]]],[[["#AnonymousStructUnion134",[[118,10],[121,3]],[[118,10],[118,16]],["snitch_cluster_peripheral_reg_pkg"],["struct"]],[121,2]],[[["q",[[119,4],[119,18]],[[119,17],[119,18]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion134"],["struct_union_member"]],["qe",[[120,4],[120,19]],[[120,17],[120,19]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion134"],["struct_union_member"]]]]],[[["#AnonymousStructUnion135",[[123,10],[126,3]],[[123,10],[123,16]],["snitch_cluster_peripheral_reg_pkg"],["struct"]],[126,2]],[[["q",[[124,4],[124,18]],[[124,17],[124,18]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion135"],["struct_union_member"]],["qe",[[125,4],[125,19]],[[125,17],[125,19]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion135"],["struct_union_member"]]]]],[[["#AnonymousStructUnion136",[[128,10],[131,3]],[[128,10],[128,16]],["snitch_cluster_peripheral_reg_pkg"],["struct"]],[131,2]],[[["q",[[129,4],[129,18]],[[129,17],[129,18]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion136"],["struct_union_member"]],["qe",[[130,4],[130,19]],[[130,17],[130,19]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion136"],["struct_union_member"]]]]],[[["#AnonymousStructUnion137",[[133,10],[135,3]],[[133,10],[133,16]],["snitch_cluster_peripheral_reg_pkg"],["struct"]],[135,2]],[[["q",[[134,4],[134,18]],[[134,17],[134,18]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion137"],["struct_union_member"]]]]],[[["#AnonymousStructUnion138",[[137,10],[139,3]],[[137,10],[137,16]],["snitch_cluster_peripheral_reg_pkg"],["struct"]],[139,2]],[[["q",[[138,4],[138,18]],[[138,17],[138,18]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion138"],["struct_union_member"]]]]],[[["#AnonymousStructUnion139",[[141,10],[143,3]],[[141,10],[141,16]],["snitch_cluster_peripheral_reg_pkg"],["struct"]],[143,2]],[[["d",[[142,4],[142,18]],[[142,17],[142,18]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion139"],["struct_union_member"]]]]],[[["#AnonymousStructUnion140",[[145,10],[147,3]],[[145,10],[145,16]],["snitch_cluster_peripheral_reg_pkg"],["struct"]],[147,2]],[[["d",[[146,4],[146,18]],[[146,17],[146,18]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion140"],["struct_union_member"]]]]],[[["#AnonymousStructUnion141",[[150,10],[158,3]],[[150,10],[150,16]],["snitch_cluster_peripheral_reg_pkg"],["struct"]],[158,2]],[[["perf_counter_enable",[[151,4],[151,90]],[[151,71],[151,90]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion141"],["struct_union_member"]],["hart_select",[[152,4],[152,74]],[[152,63],[152,74]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion141"],["struct_union_member"]],["perf_counter",[[153,4],[153,76]],[[153,64],[153,76]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion141"],["struct_union_member"]],["cl_clint_set",[[154,4],[154,68]],[[154,56],[154,68]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion141"],["struct_union_member"]],["cl_clint_clear",[[155,4],[155,72]],[[155,58],[155,72]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion141"],["struct_union_member"]],["hw_barrier",[[156,4],[156,64]],[[156,54],[156,64]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion141"],["struct_union_member"]],["icache_prefetch_enable",[[157,4],[157,88]],[[157,66],[157,88]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion141"],["struct_union_member"]]]]],[[["#AnonymousStructUnion142",[[161,10],[164,3]],[[161,10],[161,16]],["snitch_cluster_peripheral_reg_pkg"],["struct"]],[164,2]],[[["perf_counter",[[162,4],[162,76]],[[162,64],[162,76]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion142"],["struct_union_member"]],["hw_barrier",[[163,4],[163,64]],[[163,54],[163,64]],["snitch_cluster_peripheral_reg_pkg","#AnonymousStructUnion142"],["struct_union_member"]]]]]]]]]],[],0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral_reg_top.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_cluster.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_fpu.sv",[[[[[["snitch_fpu",[[5,0],[42,2]],[[5,7],[5,17]],[],["module"]],[151,9]],[[["FPUImplementation",[[6,2],[6,66]],[[6,44],[6,61]],["snitch_fpu"],["parameter-port","fpnew_pkg::fpu_implementation_t"]],["tag_t",[[7,2],[7,51]],[[7,25],[7,30]],["snitch_fpu"],["parameter-port","#Unknown"]],["RVF",[[8,2],[8,47]],[[8,25],[8,28]],["snitch_fpu"],["parameter-port","#Unknown"]],["RVD",[[9,2],[9,47]],[[9,25],[9,28]],["snitch_fpu"],["parameter-port","#Unknown"]],["XF16",[[10,2],[10,47]],[[10,25],[10,29]],["snitch_fpu"],["parameter-port","#Unknown"]],["XF16ALT",[[11,2],[11,47]],[[11,25],[11,32]],["snitch_fpu"],["parameter-port","#Unknown"]],["XF8",[[12,2],[12,47]],[[12,25],[12,28]],["snitch_fpu"],["parameter-port","#Unknown"]],["XF8ALT",[[13,2],[13,47]],[[13,25],[13,31]],["snitch_fpu"],["parameter-port","#Unknown"]],["XFVEC",[[14,2],[14,47]],[[14,25],[14,30]],["snitch_fpu"],["parameter-port","#Unknown"]],["FLEN",[[15,2],[15,47]],[[15,25],[15,29]],["snitch_fpu"],["parameter-port","#Unknown"]],["RegisterFPUIn",[[16,2],[16,47]],[[16,25],[16,38]],["snitch_fpu"],["parameter-port","#Unknown"]],["RegisterFPUOut",[[17,2],[17,47]],[[17,25],[17,39]],["snitch_fpu"],["parameter-port","#Unknown"]],["clk_i",[[19,2],[19,49]],[[19,44],[19,49]],["snitch_fpu"],["port","logic"]],["rst_ni",[[20,2],[20,50]],[[20,44],[20,50]],["snitch_fpu"],["port","logic"]],["hart_id_i",[[22,2],[22,53]],[[22,44],[22,53]],["snitch_fpu"],["port","logic"]],["operands_i",[[23,2],[23,54]],[[23,44],[23,54]],["snitch_fpu"],["port","logic"]],["rnd_mode_i",[[24,2],[24,54]],[[24,44],[24,54]],["snitch_fpu"],["port","fpnew_pkg::roundmode_e"]],["op_i",[[25,2],[25,48]],[[25,44],[25,48]],["snitch_fpu"],["port","fpnew_pkg::operation_e"]],["op_mod_i",[[26,2],[26,52]],[[26,44],[26,52]],["snitch_fpu"],["port","logic"]],["src_fmt_i",[[27,2],[27,53]],[[27,44],[27,53]],["snitch_fpu"],["port","fpnew_pkg::fp_format_e"]],["dst_fmt_i",[[28,2],[28,53]],[[28,44],[28,53]],["snitch_fpu"],["port","fpnew_pkg::fp_format_e"]],["int_fmt_i",[[29,2],[29,53]],[[29,44],[29,53]],["snitch_fpu"],["port","fpnew_pkg::int_format_e"]],["vectorial_op_i",[[30,2],[30,58]],[[30,44],[30,58]],["snitch_fpu"],["port","logic"]],["tag_i",[[31,2],[31,49]],[[31,44],[31,49]],["snitch_fpu"],["port","tag_t"]],["in_valid_i",[[33,2],[33,54]],[[33,44],[33,54]],["snitch_fpu"],["port","logic"]],["in_ready_o",[[34,2],[34,54]],[[34,44],[34,54]],["snitch_fpu"],["port","logic"]],["result_o",[[36,2],[36,52]],[[36,44],[36,52]],["snitch_fpu"],["port","logic"]],["status_o",[[37,2],[37,52]],[[37,44],[37,52]],["snitch_fpu"],["port","logic"]],["tag_o",[[38,2],[38,49]],[[38,44],[38,49]],["snitch_fpu"],["port","tag_t"]],["out_valid_o",[[40,2],[40,55]],[[40,44],[40,55]],["snitch_fpu"],["port","logic"]],["out_ready_i",[[41,2],[41,55]],[[41,44],[41,55]],["snitch_fpu"],["port","logic"]],["FPUFeatures",[[44,2],[50,4]],[[44,39],[44,50]],["snitch_fpu"],["localparam","fpnew_pkg::fpu_features_t"]],["fpu_in_t",[[52,2],[62,13]],[[62,4],[62,12]],["snitch_fpu"],["typedef","#AnonymousStructUnion144"]],["fpu_out_t",[[64,2],[68,14]],[[68,4],[68,13]],["snitch_fpu"],["typedef","#AnonymousStructUnion145"]],["fpu_in_q",[[70,2],[70,19]],[[70,11],[70,19]],["snitch_fpu"],["variable","fpu_in_t"]],["fpu_in",[[70,2],[70,27]],[[70,21],[70,27]],["snitch_fpu"],["variable","fpu_in_q"]],["fpu_out_q",[[71,2],[71,21]],[[71,12],[71,21]],["snitch_fpu"],["variable","fpu_out_t"]],["fpu_out",[[71,2],[71,30]],[[71,23],[71,30]],["snitch_fpu"],["variable","fpu_out_q"]],["in_valid_q",[[72,2],[72,18]],[[72,8],[72,18]],["snitch_fpu"],["variable","logic"]],["in_ready_q",[[72,2],[72,30]],[[72,20],[72,30]],["snitch_fpu"],["variable","in_valid_q"]],["out_valid",[[73,2],[73,17]],[[73,8],[73,17]],["snitch_fpu"],["variable","logic"]],["out_ready",[[73,2],[73,28]],[[73,19],[73,28]],["snitch_fpu"],["variable","out_valid"]],["i_spill_register_fpu_in",[[87,2],[99,3]],[[90,4],[90,27]],["snitch_fpu"],["instance","spill_register"]],["i_fpu",[[101,2],[131,3]],[[108,4],[108,9]],["snitch_fpu"],["instance","fpnew_top"]],["i_spill_register_fpu_out",[[133,2],[145,3]],[[136,4],[136,28]],["snitch_fpu"],["instance","spill_register"]]],[["snitch_pkg",["*"]]],[[[["#AnonymousStructUnion144",[[52,10],[62,3]],[[52,10],[52,16]],["snitch_fpu"],["struct"]],[62,2]],[[["operands",[[53,4],[53,37]],[[53,29],[53,37]],["snitch_fpu","#AnonymousStructUnion144"],["struct_union_member"]],["rnd_mode",[[54,4],[54,37]],[[54,29],[54,37]],["snitch_fpu","#AnonymousStructUnion144"],["struct_union_member"]],["op",[[55,4],[55,31]],[[55,29],[55,31]],["snitch_fpu","#AnonymousStructUnion144"],["struct_union_member"]],["op_mod",[[56,4],[56,35]],[[56,29],[56,35]],["snitch_fpu","#AnonymousStructUnion144"],["struct_union_member"]],["src_fmt",[[57,4],[57,36]],[[57,29],[57,36]],["snitch_fpu","#AnonymousStructUnion144"],["struct_union_member"]],["dst_fmt",[[58,4],[58,36]],[[58,29],[58,36]],["snitch_fpu","#AnonymousStructUnion144"],["struct_union_member"]],["int_fmt",[[59,4],[59,36]],[[59,29],[59,36]],["snitch_fpu","#AnonymousStructUnion144"],["struct_union_member"]],["vectorial_op",[[60,4],[60,41]],[[60,29],[60,41]],["snitch_fpu","#AnonymousStructUnion144"],["struct_union_member"]],["tag",[[61,4],[61,32]],[[61,29],[61,32]],["snitch_fpu","#AnonymousStructUnion144"],["struct_union_member"]]]]],[[["#AnonymousStructUnion145",[[64,10],[68,3]],[[64,10],[64,16]],["snitch_fpu"],["struct"]],[68,2]],[[["result",[[65,4],[65,27]],[[65,21],[65,27]],["snitch_fpu","#AnonymousStructUnion145"],["struct_union_member"]],["status",[[66,4],[66,27]],[[66,21],[66,27]],["snitch_fpu","#AnonymousStructUnion145"],["struct_union_member"]],["tag",[[67,4],[67,24]],[[67,21],[67,24]],["snitch_fpu","#AnonymousStructUnion145"],["struct_union_member"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_hive.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_sb_ipool.sv",[[[[[["snitch_sb_ipool",[[1,0],[20,2]],[[1,7],[1,22]],[],["module"]],[121,8]],[[["Depth",[[2,4],[2,43]],[[2,27],[2,32]],["snitch_sb_ipool"],["parameter-port","unsigned"]],["ResetState",[[3,4],[3,53]],[[3,26],[3,36]],["snitch_sb_ipool"],["parameter-port","parameter"]],["dtype",[[5,4],[5,67]],[[5,19],[5,24]],["snitch_sb_ipool"],["parameter-port","#Unknown"]],["AddrDepth",[[6,4],[6,72]],[[6,27],[6,36]],["snitch_sb_ipool"],["parameter-port","#Unknown"]],["clk_i",[[8,4],[8,23]],[[8,18],[8,23]],["snitch_sb_ipool"],["port","logic"]],["rst_ni",[[9,4],[9,24]],[[9,18],[9,24]],["snitch_sb_ipool"],["port","logic"]],["full_o",[[11,4],[11,24]],[[11,18],[11,24]],["snitch_sb_ipool"],["port","logic"]],["empty_o",[[12,4],[12,25]],[[12,18],[12,25]],["snitch_sb_ipool"],["port","logic"]],["usage_o",[[13,4],[13,41]],[[13,34],[13,41]],["snitch_sb_ipool"],["port","logic"]],["data_i",[[15,4],[15,24]],[[15,18],[15,24]],["snitch_sb_ipool"],["port","dtype"]],["push_i",[[16,4],[16,24]],[[16,18],[16,24]],["snitch_sb_ipool"],["port","logic"]],["data_o",[[18,4],[18,24]],[[18,18],[18,24]],["snitch_sb_ipool"],["port","dtype"]],["pop_i",[[19,4],[19,23]],[[19,18],[19,23]],["snitch_sb_ipool"],["port","logic"]],["FifoDepth",[[23,4],[23,64]],[[23,28],[23,37]],["snitch_sb_ipool"],["localparam","unsigned"]],["gate_clock",[[25,4],[25,20]],[[25,10],[25,20]],["snitch_sb_ipool"],["variable","logic"]],["read_pointer_n",[[27,4],[27,42]],[[27,28],[27,42]],["snitch_sb_ipool"],["variable","logic"]],["read_pointer_q",[[27,4],[27,58]],[[27,44],[27,58]],["snitch_sb_ipool"],["variable","read_pointer_n"]],["write_pointer_n",[[27,4],[27,75]],[[27,60],[27,75]],["snitch_sb_ipool"],["variable","read_pointer_q"]],["write_pointer_q",[[27,4],[27,92]],[[27,77],[27,92]],["snitch_sb_ipool"],["variable","write_pointer_n"]],["status_cnt_n",[[30,4],[30,36]],[[30,24],[30,36]],["snitch_sb_ipool"],["variable","logic"]],["status_cnt_q",[[30,4],[30,50]],[[30,38],[30,50]],["snitch_sb_ipool"],["variable","status_cnt_n"]],["mem_n",[[32,4],[32,33]],[[32,28],[32,33]],["snitch_sb_ipool"],["variable","dtype"]],["mem_q",[[32,4],[32,40]],[[32,35],[32,40]],["snitch_sb_ipool"],["variable","mem_n"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_sb.sv",[[[[[["snitch_sb",[[0,0],[20,2]],[[0,7],[0,16]],[],["module"]],[90,9]],[[["AddrWidth",[[1,4],[1,36]],[[1,27],[1,36]],["snitch_sb"],["parameter-port","unsigned"]],["Depth",[[2,4],[2,32]],[[2,27],[2,32]],["snitch_sb"],["parameter-port","unsigned"]],["NumTestAddrs",[[3,4],[3,39]],[[3,27],[3,39]],["snitch_sb"],["parameter-port","unsigned"]],["addr_t",[[5,4],[5,49]],[[5,19],[5,25]],["snitch_sb"],["parameter-port","#Unknown"]],["clk_i",[[7,4],[7,45]],[[7,40],[7,45]],["snitch_sb"],["port","logic"]],["rst_i",[[8,4],[8,45]],[[8,40],[8,45]],["snitch_sb"],["port","logic"]],["push_rd_addr_i",[[9,4],[9,54]],[[9,40],[9,54]],["snitch_sb"],["port","addr_t"]],["push_valid_i",[[10,4],[10,52]],[[10,40],[10,52]],["snitch_sb"],["port","logic"]],["entry_index_o",[[11,4],[11,53]],[[11,40],[11,53]],["snitch_sb"],["port","logic"]],["pop_index_i",[[13,4],[13,51]],[[13,40],[13,51]],["snitch_sb"],["port","logic"]],["pop_valid_i",[[14,4],[14,51]],[[14,40],[14,51]],["snitch_sb"],["port","logic"]],["test_addr_i",[[16,4],[16,51]],[[16,40],[16,51]],["snitch_sb"],["port","addr_t"]],["test_addr_present_o",[[17,4],[17,59]],[[17,40],[17,59]],["snitch_sb"],["port","logic"]],["full_o",[[18,4],[18,46]],[[18,40],[18,46]],["snitch_sb"],["port","logic"]],["trace_port_o",[[19,4],[19,52]],[[19,40],[19,52]],["snitch_sb"],["port","fpu_sb_trace_port_t"]],["scoreboard_q",[[22,4],[22,35]],[[22,23],[22,35]],["snitch_sb"],["variable","addr_t"]],["scoreboard_d",[[22,4],[22,49]],[[22,37],[22,49]],["snitch_sb"],["variable","scoreboard_q"]],["occupied_q",[[23,4],[23,32]],[[23,22],[23,32]],["snitch_sb"],["variable","logic"]],["occupied_d",[[23,4],[23,44]],[[23,34],[23,44]],["snitch_sb"],["variable","occupied_q"]],["next_index",[[24,4],[24,36]],[[24,26],[24,36]],["snitch_sb"],["variable","logic"]],["test_checks",[[25,4],[25,51]],[[25,40],[25,51]],["snitch_sb"],["variable","logic"]],["i_indices",[[31,4],[43,5]],[[33,6],[33,15]],["snitch_sb"],["instance","snitch_sb_ipool"]]],[["snitch_pkg",["*"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_sequencer.sv",[[[[[["snitch_sequencer",[[8,0],[43,2]],[[8,7],[8,23]],[],["module"]],[450,9]],[[["AddrWidth",[[9,4],[9,40]],[[9,27],[9,36]],["snitch_sequencer"],["parameter-port","unsigned"]],["DataWidth",[[10,4],[10,40]],[[10,27],[10,36]],["snitch_sequencer"],["parameter-port","unsigned"]],["Depth",[[11,4],[11,37]],[[11,27],[11,32]],["snitch_sequencer"],["parameter-port","unsigned"]],["DstAddr",[[12,4],[12,40]],[[12,25],[12,32]],["snitch_sequencer"],["parameter-port","acc_addr_e"]],["addr_t",[[14,4],[14,49]],[[14,19],[14,25]],["snitch_sequencer"],["parameter-port","#Unknown"]],["data_t",[[15,4],[15,49]],[[15,19],[15,25]],["snitch_sequencer"],["parameter-port","#Unknown"]],["DepthBits",[[16,4],[16,52]],[[16,27],[16,36]],["snitch_sequencer"],["parameter-port","#Unknown"]],["clk_i",[[18,4],[18,50]],[[18,45],[18,50]],["snitch_sequencer"],["port","logic"]],["rst_i",[[19,4],[19,50]],[[19,45],[19,50]],["snitch_sequencer"],["port","logic"]],["trace_port_o",[[21,4],[21,57]],[[21,45],[21,57]],["snitch_sequencer"],["port","fpu_sequencer_trace_port_t"]],["inp_qaddr_i",[[23,4],[23,56]],[[23,45],[23,56]],["snitch_sequencer"],["port","acc_addr_e"]],["inp_qid_i",[[24,4],[24,54]],[[24,45],[24,54]],["snitch_sequencer"],["port","logic"]],["inp_qdata_op_i",[[25,4],[25,59]],[[25,45],[25,59]],["snitch_sequencer"],["port","logic"]],["inp_qdata_arga_i",[[26,4],[26,61]],[[26,45],[26,61]],["snitch_sequencer"],["port","data_t"]],["inp_qdata_argb_i",[[27,4],[27,61]],[[27,45],[27,61]],["snitch_sequencer"],["port","data_t"]],["inp_qdata_argc_i",[[28,4],[28,61]],[[28,45],[28,61]],["snitch_sequencer"],["port","addr_t"]],["inp_qvalid_i",[[29,4],[29,57]],[[29,45],[29,57]],["snitch_sequencer"],["port","logic"]],["inp_qready_o",[[30,4],[30,57]],[[30,45],[30,57]],["snitch_sequencer"],["port","logic"]],["oup_qaddr_o",[[31,4],[31,56]],[[31,45],[31,56]],["snitch_sequencer"],["port","acc_addr_e"]],["oup_qid_o",[[32,4],[32,54]],[[32,45],[32,54]],["snitch_sequencer"],["port","logic"]],["oup_qdata_op_o",[[33,4],[33,59]],[[33,45],[33,59]],["snitch_sequencer"],["port","logic"]],["oup_qdata_arga_o",[[34,4],[34,61]],[[34,45],[34,61]],["snitch_sequencer"],["port","data_t"]],["oup_qdata_argb_o",[[35,4],[35,61]],[[35,45],[35,61]],["snitch_sequencer"],["port","data_t"]],["oup_qdata_argc_o",[[36,4],[36,61]],[[36,45],[36,61]],["snitch_sequencer"],["port","addr_t"]],["oup_qvalid_o",[[37,4],[37,57]],[[37,45],[37,57]],["snitch_sequencer"],["port","logic"]],["oup_qready_i",[[38,4],[38,57]],[[38,45],[38,57]],["snitch_sequencer"],["port","logic"]],["streamctl_done_i",[[40,4],[40,61]],[[40,45],[40,61]],["snitch_sequencer"],["port","logic"]],["streamctl_valid_i",[[41,4],[41,62]],[[41,45],[41,62]],["snitch_sequencer"],["port","logic"]],["streamctl_ready_o",[[42,4],[42,62]],[[42,45],[42,62]],["snitch_sequencer"],["port","logic"]],["RptBits",[[44,2],[44,30]],[[44,17],[44,24]],["snitch_sequencer"],["localparam","int"]],["seq_cfg_t",[[46,2],[54,14]],[[54,4],[54,13]],["snitch_sequencer"],["typedef","#AnonymousStructUnion146"]],["seq_cfg_buffer_empty",[[56,2],[57,26]],[[57,6],[57,26]],["snitch_sequencer"],["variable","logic"]],["seq_cfg_buffer_full",[[56,2],[58,25]],[[58,6],[58,25]],["snitch_sequencer"],["variable","seq_cfg_buffer_empty"]],["seq_cfg_buffer_push",[[56,2],[59,25]],[[59,6],[59,25]],["snitch_sequencer"],["variable","seq_cfg_buffer_full"]],["seq_cfg_buffer_pop",[[56,2],[60,24]],[[60,6],[60,24]],["snitch_sequencer"],["variable","seq_cfg_buffer_push"]],["seq_cfg_buffer_valid",[[56,2],[61,26]],[[61,6],[61,26]],["snitch_sequencer"],["variable","seq_cfg_buffer_pop"]],["seq_cfg_buffer_in",[[62,2],[62,29]],[[62,12],[62,29]],["snitch_sequencer"],["variable","seq_cfg_t"]],["seq_cfg_buffer_out",[[62,2],[62,49]],[[62,31],[62,49]],["snitch_sequencer"],["variable","seq_cfg_buffer_in"]],["curr_cfg",[[63,2],[63,20]],[[63,12],[63,20]],["snitch_sequencer"],["variable","seq_cfg_t"]],["inst_last",[[65,2],[65,17]],[[65,8],[65,17]],["snitch_sequencer"],["variable","logic"]],["rpt_last",[[65,2],[65,27]],[[65,19],[65,27]],["snitch_sequencer"],["variable","inst_last"]],["seq_last",[[65,2],[65,37]],[[65,29],[65,37]],["snitch_sequencer"],["variable","rpt_last"]],["seq_next",[[65,2],[65,47]],[[65,39],[65,47]],["snitch_sequencer"],["variable","seq_last"]],["seq_done",[[65,2],[65,57]],[[65,49],[65,57]],["snitch_sequencer"],["variable","seq_next"]],["seq_out_ready",[[67,2],[67,21]],[[67,8],[67,21]],["snitch_sequencer"],["variable","logic"]],["seq_out_valid",[[67,2],[67,36]],[[67,23],[67,36]],["snitch_sequencer"],["variable","seq_out_ready"]],["seq_qdata_op",[[68,2],[68,27]],[[68,15],[68,27]],["snitch_sequencer"],["variable","logic"]],["seq_qdata_argc",[[69,2],[69,38]],[[69,24],[69,38]],["snitch_sequencer"],["variable","logic"]],["core_rb_valid",[[71,2],[71,21]],[[71,8],[71,21]],["snitch_sequencer"],["variable","logic"]],["core_rb_ready",[[71,2],[71,36]],[[71,23],[71,36]],["snitch_sequencer"],["variable","core_rb_valid"]],["core_rpt_valid",[[72,2],[72,22]],[[72,8],[72,22]],["snitch_sequencer"],["variable","logic"]],["core_rpt_ready",[[72,2],[72,38]],[[72,24],[72,38]],["snitch_sequencer"],["variable","core_rpt_valid"]],["core_direct_valid",[[73,2],[73,25]],[[73,8],[73,25]],["snitch_sequencer"],["variable","logic"]],["core_direct_ready",[[73,2],[73,44]],[[73,27],[73,44]],["snitch_sequencer"],["variable","core_direct_valid"]],["seq_entry_t",[[80,2],[83,16]],[[83,4],[83,15]],["snitch_sequencer"],["typedef","#AnonymousStructUnion147"]],["mem_d",[[84,2],[84,31]],[[84,26],[84,31]],["snitch_sequencer"],["variable","seq_entry_t"]],["mem_q",[[84,2],[84,38]],[[84,33],[84,38]],["snitch_sequencer"],["variable","mem_d"]],["rb_rd_pointer",[[85,2],[85,35]],[[85,22],[85,35]],["snitch_sequencer"],["variable","logic"]],["rb_wr_pointer",[[86,2],[86,35]],[[86,22],[86,35]],["snitch_sequencer"],["variable","logic"]],["rb_base_pointer",[[87,2],[87,37]],[[87,22],[87,37]],["snitch_sequencer"],["variable","logic"]],["rb_rd_data",[[88,2],[88,24]],[[88,14],[88,24]],["snitch_sequencer"],["variable","seq_entry_t"]],["rb_wr_data",[[89,2],[89,24]],[[89,14],[89,24]],["snitch_sequencer"],["variable","seq_entry_t"]],["rb_wr_en",[[90,2],[90,16]],[[90,8],[90,16]],["snitch_sequencer"],["variable","logic"]],["rb_full",[[91,2],[91,15]],[[91,8],[91,15]],["snitch_sequencer"],["variable","logic"]],["rb_empty",[[92,2],[92,16]],[[92,8],[92,16]],["snitch_sequencer"],["variable","logic"]],["rb_contains_instructions",[[93,2],[93,32]],[[93,8],[93,32]],["snitch_sequencer"],["variable","logic"]],["rb_contains_no_instructions",[[93,2],[93,61]],[[93,34],[93,61]],["snitch_sequencer"],["variable","rb_contains_instructions"]],["rd_pointer_d",[[108,2],[108,34]],[[108,22],[108,34]],["snitch_sequencer"],["variable","logic"]],["rd_pointer_q",[[108,2],[108,48]],[[108,36],[108,48]],["snitch_sequencer"],["variable","rd_pointer_d"]],["wr_pointer_d",[[109,2],[109,34]],[[109,22],[109,34]],["snitch_sequencer"],["variable","logic"]],["wr_pointer_q",[[109,2],[109,48]],[[109,36],[109,48]],["snitch_sequencer"],["variable","wr_pointer_d"]],["rpt_cnt_d",[[111,2],[111,31]],[[111,22],[111,31]],["snitch_sequencer"],["variable","logic"]],["rpt_cnt_q",[[111,2],[111,42]],[[111,33],[111,42]],["snitch_sequencer"],["variable","rpt_cnt_d"]],["inst_cnt_d",[[112,2],[112,34]],[[112,24],[112,34]],["snitch_sequencer"],["variable","logic"]],["inst_cnt_q",[[112,2],[112,46]],[[112,36],[112,46]],["snitch_sequencer"],["variable","inst_cnt_d"]],["stagger_cnt_q",[[113,2],[113,27]],[[113,14],[113,27]],["snitch_sequencer"],["variable","logic"]],["stagger_cnt_d",[[113,2],[113,42]],[[113,29],[113,42]],["snitch_sequencer"],["variable","stagger_cnt_q"]],["seq_cfg_buffer",[[217,2],[231,3]],[[219,4],[219,18]],["snitch_sequencer"],["instance","fifo_v3"]]],[["snitch_pkg",["*"]]],[[[["#AnonymousStructUnion146",[[46,10],[54,3]],[[46,10],[46,16]],["snitch_sequencer"],["struct"]],[54,2]],[[["is_streamctl",[[47,4],[47,22]],[[47,10],[47,22]],["snitch_sequencer","#AnonymousStructUnion146"],["struct_union_member"]],["is_outer",[[48,4],[48,18]],[[48,10],[48,18]],["snitch_sequencer","#AnonymousStructUnion146"],["struct_union_member"]],["max_inst",[[49,4],[49,34]],[[49,26],[49,34]],["snitch_sequencer","#AnonymousStructUnion146"],["struct_union_member"]],["max_rpt",[[50,4],[50,31]],[[50,24],[50,31]],["snitch_sequencer","#AnonymousStructUnion146"],["struct_union_member"]],["stagger_max",[[51,4],[51,27]],[[51,16],[51,27]],["snitch_sequencer","#AnonymousStructUnion146"],["struct_union_member"]],["stagger_mask",[[52,4],[52,28]],[[52,16],[52,28]],["snitch_sequencer","#AnonymousStructUnion146"],["struct_union_member"]],["base_pointer",[[53,4],[53,36]],[[53,24],[53,36]],["snitch_sequencer","#AnonymousStructUnion146"],["struct_union_member"]]]]],[[["#AnonymousStructUnion147",[[80,10],[83,3]],[[80,10],[80,16]],["snitch_sequencer"],["struct"]],[83,2]],[[["qdata_op",[[81,4],[81,25]],[[81,17],[81,25]],["snitch_sequencer","#AnonymousStructUnion147"],["struct_union_member"]],["qdata_argc",[[82,4],[82,21]],[[82,11],[82,21]],["snitch_sequencer","#AnonymousStructUnion147"],["struct_union_member"]]]]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh","/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/assertions.svh"]],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_shared_muldiv.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_tcdm_interconnect.sv",[[[[[["snitch_tcdm_interconnect",[[11,0],[56,2]],[[11,7],[11,31]],[],["module"]],[278,9]],[[["NumInp",[[13,2],[13,54]],[[13,25],[13,31]],["snitch_tcdm_interconnect"],["parameter-port","unsigned"]],["NumOut",[[15,2],[15,54]],[[15,25],[15,31]],["snitch_tcdm_interconnect"],["parameter-port","unsigned"]],["Radix",[[18,2],[18,54]],[[18,25],[18,30]],["snitch_tcdm_interconnect"],["parameter-port","unsigned"]],["NumSwitchNets",[[20,2],[20,55]],[[20,25],[20,38]],["snitch_tcdm_interconnect"],["parameter-port","unsigned"]],["SwitchLfsrArbiter",[[22,2],[22,54]],[[22,25],[22,42]],["snitch_tcdm_interconnect"],["parameter-port","bit"]],["tcdm_req_t",[[24,2],[24,54]],[[24,25],[24,35]],["snitch_tcdm_interconnect"],["parameter-port","#Unknown"]],["tcdm_rsp_t",[[26,2],[26,54]],[[26,25],[26,35]],["snitch_tcdm_interconnect"],["parameter-port","#Unknown"]],["mem_req_t",[[28,2],[28,54]],[[28,25],[28,34]],["snitch_tcdm_interconnect"],["parameter-port","#Unknown"]],["mem_rsp_t",[[30,2],[30,54]],[[30,25],[30,34]],["snitch_tcdm_interconnect"],["parameter-port","#Unknown"]],["MemAddrWidth",[[33,2],[33,51]],[[33,25],[33,37]],["snitch_tcdm_interconnect"],["parameter-port","#Unknown"]],["DataWidth",[[36,2],[36,51]],[[36,25],[36,34]],["snitch_tcdm_interconnect"],["parameter-port","#Unknown"]],["user_t",[[38,2],[38,54]],[[38,25],[38,31]],["snitch_tcdm_interconnect"],["parameter-port","#Unknown"]],["MemoryResponseLatency",[[40,2],[40,50]],[[40,25],[40,46]],["snitch_tcdm_interconnect"],["parameter-port","#Unknown"]],["Topology",[[41,2],[41,84]],[[41,31],[41,39]],["snitch_tcdm_interconnect"],["parameter-port","#Unknown"]],["clk_i",[[44,2],[44,48]],[[44,43],[44,48]],["snitch_tcdm_interconnect"],["port","logic"]],["rst_ni",[[46,2],[46,49]],[[46,43],[46,49]],["snitch_tcdm_interconnect"],["port","logic"]],["req_i",[[48,2],[48,48]],[[48,43],[48,48]],["snitch_tcdm_interconnect"],["port","tcdm_req_t"]],["rsp_o",[[50,2],[50,48]],[[50,43],[50,48]],["snitch_tcdm_interconnect"],["port","tcdm_rsp_t"]],["mem_req_o",[[53,2],[53,52]],[[53,43],[53,52]],["snitch_tcdm_interconnect"],["port","mem_req_t"]],["mem_rsp_i",[[55,2],[55,52]],[[55,43],[55,52]],["snitch_tcdm_interconnect"],["port","mem_rsp_t"]],["ByteOffset",[[58,2],[58,59]],[[58,26],[58,36]],["snitch_tcdm_interconnect"],["localparam","unsigned"]],["StrbWidth",[[59,2],[59,50]],[[59,26],[59,35]],["snitch_tcdm_interconnect"],["localparam","unsigned"]],["addr_t",[[60,2],[60,42]],[[60,35],[60,41]],["snitch_tcdm_interconnect"],["typedef","logic"]],["data_t",[[173,4],[173,63]],[[173,56],[173,62]],["snitch_tcdm_interconnect"],["typedef","logic"]],["strb_t",[[62,2],[62,39]],[[62,32],[62,38]],["snitch_tcdm_interconnect"],["typedef","logic"]],["mem_req_chan_t",[[63,2],[63,73]],[[63,2],[63,73]],["snitch_tcdm_interconnect"],["typedef","#AnonymousStructUnion148"]],["SelWidth",[[66,2],[66,68]],[[66,26],[66,34]],["snitch_tcdm_interconnect"],["localparam","unsigned"]],["select_t",[[67,2],[67,40]],[[67,31],[67,39]],["snitch_tcdm_interconnect"],["typedef","logic"]],["bank_select",[[68,2],[68,35]],[[68,24],[68,35]],["snitch_tcdm_interconnect"],["variable","select_t"]],["rsp_t",[[70,2],[75,10]],[[75,4],[75,9]],["snitch_tcdm_interconnect"],["typedef","#AnonymousStructUnion149"]],["in_req",[[84,2],[84,36]],[[84,30],[84,36]],["snitch_tcdm_interconnect"],["variable","mem_req_chan_t"]],["out_req",[[85,2],[85,37]],[[85,30],[85,37]],["snitch_tcdm_interconnect"],["variable","mem_req_chan_t"]],["req_q_valid_flat",[[87,2],[87,37]],[[87,21],[87,37]],["snitch_tcdm_interconnect"],["variable","logic"]],["rsp_q_ready_flat",[[87,2],[87,55]],[[87,39],[87,55]],["snitch_tcdm_interconnect"],["variable","req_q_valid_flat"]],["mem_q_valid_flat",[[88,2],[88,37]],[[88,21],[88,37]],["snitch_tcdm_interconnect"],["variable","logic"]],["mem_q_ready_flat",[[88,2],[88,55]],[[88,39],[88,55]],["snitch_tcdm_interconnect"],["variable","mem_q_valid_flat"]],["i_stream_xbar",[[116,4],[137,5]],[[124,6],[124,19]],["snitch_tcdm_interconnect"],["instance","stream_xbar"]],["NumInpPerNet",[[139,4],[139,88]],[[139,28],[139,40]],["snitch_tcdm_interconnect"],["localparam","unsigned"]],["oout_data",[[142,4],[142,61]],[[142,52],[142,61]],["snitch_tcdm_interconnect"],["variable","mem_req_chan_t"]],["oout_valid",[[143,4],[143,62]],[[143,52],[143,62]],["snitch_tcdm_interconnect"],["variable","logic"]],["oout_ready",[[143,4],[143,74]],[[143,64],[143,74]],["snitch_tcdm_interconnect"],["variable","oout_valid"]],["rr1",[[146,4],[146,57]],[[146,54],[146,57]],["snitch_tcdm_interconnect"],["variable","logic"]],["rr2",[[147,4],[147,58]],[[147,55],[147,58]],["snitch_tcdm_interconnect"],["variable","logic"]],["rr",[[152,6],[152,51]],[[152,49],[152,51]],["snitch_tcdm_interconnect"],["variable","logic"]],["i_lfsr",[[153,6],[163,7]],[[158,8],[158,14]],["snitch_tcdm_interconnect"],["instance","lfsr"]],["flat_data_t",[[174,4],[174,69]],[[174,57],[174,68]],["snitch_tcdm_interconnect"],["typedef","data_t"]],["flat_hs_t",[[175,4],[175,67]],[[175,57],[175,66]],["snitch_tcdm_interconnect"],["typedef","logic"]],["data_in",[[177,4],[177,23]],[[177,16],[177,23]],["snitch_tcdm_interconnect"],["variable","flat_data_t"]],["in_sel",[[178,4],[178,60]],[[178,54],[178,60]],["snitch_tcdm_interconnect"],["variable","select_t"]],["in_valid",[[179,4],[179,24]],[[179,16],[179,24]],["snitch_tcdm_interconnect"],["variable","flat_hs_t"]],["in_ready",[[179,4],[179,34]],[[179,26],[179,34]],["snitch_tcdm_interconnect"],["variable","in_valid"]],["data_out",[[190,6],[190,34]],[[190,26],[190,34]],["snitch_tcdm_interconnect"],["variable","data_t"]],["i_stream_omega_net",[[192,6],[215,7]],[[201,8],[201,26]],["snitch_tcdm_interconnect"],["instance","stream_omega_net"]],["rrin_data",[[220,6],[220,51]],[[220,42],[220,51]],["snitch_tcdm_interconnect"],["variable","mem_req_chan_t"]],["rrin_valid",[[221,6],[221,52]],[[221,42],[221,52]],["snitch_tcdm_interconnect"],["variable","logic"]],["rrin_ready",[[221,6],[221,64]],[[221,54],[221,64]],["snitch_tcdm_interconnect"],["variable","rrin_valid"]],["i_rr_arb_tree",[[230,6],[248,7]],[[236,8],[236,21]],["snitch_tcdm_interconnect"],["instance","rr_arb_tree"]],["out_rsp_mux",[[257,4],[257,21]],[[257,10],[257,21]],["snitch_tcdm_interconnect"],["variable","rsp_t"]],["in_rsp_mux",[[257,4],[257,33]],[[257,23],[257,33]],["snitch_tcdm_interconnect"],["variable","out_rsp_mux"]],["i_shift_reg",[[264,4],[272,5]],[[267,6],[267,17]],["snitch_tcdm_interconnect"],["instance","shift_reg"]]],[],[[[["#AnonymousStructUnion148",[[63,2],[63,73]],[[63,2],[63,73]],["snitch_tcdm_interconnect"],["struct"]],[63,72]],[[["addr",[[63,2],[63,73]],[[63,2],[63,73]],["snitch_tcdm_interconnect","#AnonymousStructUnion148"],["struct_union_member"]],["write",[[63,2],[63,73]],[[63,2],[63,73]],["snitch_tcdm_interconnect","#AnonymousStructUnion148"],["struct_union_member"]],["amo",[[63,2],[63,73]],[[63,2],[63,73]],["snitch_tcdm_interconnect","#AnonymousStructUnion148"],["struct_union_member"]],["data",[[63,2],[63,73]],[[63,2],[63,73]],["snitch_tcdm_interconnect","#AnonymousStructUnion148"],["struct_union_member"]],["strb",[[63,2],[63,73]],[[63,2],[63,73]],["snitch_tcdm_interconnect","#AnonymousStructUnion148"],["struct_union_member"]],["user",[[63,2],[63,73]],[[63,2],[63,73]],["snitch_tcdm_interconnect","#AnonymousStructUnion148"],["struct_union_member"]]]]],[[["#AnonymousStructUnion149",[[70,10],[75,3]],[[70,10],[70,16]],["snitch_tcdm_interconnect"],["struct"]],[75,2]],[[["bank_select",[[72,4],[72,24]],[[72,13],[72,24]],["snitch_tcdm_interconnect","#AnonymousStructUnion149"],["struct_union_member"]],["valid",[[74,4],[74,15]],[[74,10],[74,15]],["snitch_tcdm_interconnect","#AnonymousStructUnion149"],["struct_union_member"]]]]]]]]],["/workspaces/stitch_cluster/hw/mem_interface/include/mem_interface/typedef.svh"]],null,0]],["/workspaces/stitch_cluster/hw/snitch_cluster/src/tcdm_shim.sv",[[[[[["tcdm_shim",[[12,0],[48,2]],[[12,7],[12,16]],[],["module"]],[152,9]],[[["AddrWidth",[[13,2],[13,40]],[[13,26],[13,35]],["tcdm_shim"],["parameter-port","unsigned"]],["DataWidth",[[14,2],[14,40]],[[14,26],[14,35]],["tcdm_shim"],["parameter-port","unsigned"]],["MaxOutStandingReads",[[15,2],[15,49]],[[15,26],[15,45]],["tcdm_shim"],["parameter-port","unsigned"]],["InclDemux",[[16,2],[16,42]],[[16,26],[16,35]],["tcdm_shim"],["parameter-port","bit"]],["StrbWidth",[[17,2],[17,49]],[[17,26],[17,35]],["tcdm_shim"],["parameter-port","unsigned"]],["clk_i",[[19,2],[19,38]],[[19,33],[19,38]],["tcdm_shim"],["port","logic"]],["rst_i",[[20,2],[20,38]],[[20,33],[20,38]],["tcdm_shim"],["port","logic"]],["tcdm_req_o",[[22,2],[22,43]],[[22,33],[22,43]],["tcdm_shim"],["port","logic"]],["tcdm_add_o",[[23,2],[23,43]],[[23,33],[23,43]],["tcdm_shim"],["port","logic"]],["tcdm_wen_o",[[24,2],[24,43]],[[24,33],[24,43]],["tcdm_shim"],["port","logic"]],["tcdm_wdata_o",[[25,2],[25,45]],[[25,33],[25,45]],["tcdm_shim"],["port","logic"]],["tcdm_amo_o",[[26,2],[26,43]],[[26,33],[26,43]],["tcdm_shim"],["port","snitch_pkg::amo_op_t"]],["tcdm_be_o",[[27,2],[27,42]],[[27,33],[27,42]],["tcdm_shim"],["port","logic"]],["tcdm_gnt_i",[[28,2],[28,43]],[[28,33],[28,43]],["tcdm_shim"],["port","logic"]],["tcdm_vld_i",[[29,2],[29,43]],[[29,33],[29,43]],["tcdm_shim"],["port","logic"]],["tcdm_rdata_i",[[30,2],[30,45]],[[30,33],[30,45]],["tcdm_shim"],["port","logic"]],["soc_qreq_o",[[32,2],[32,43]],[[32,33],[32,43]],["tcdm_shim"],["port","snitch_pkg::dreq_t"]],["soc_qvalid_o",[[33,2],[33,45]],[[33,33],[33,45]],["tcdm_shim"],["port","logic"]],["soc_qready_i",[[34,2],[34,45]],[[34,33],[34,45]],["tcdm_shim"],["port","logic"]],["soc_prsp_i",[[35,2],[35,43]],[[35,33],[35,43]],["tcdm_shim"],["port","snitch_pkg::dresp_t"]],["soc_pvalid_i",[[36,2],[36,45]],[[36,33],[36,45]],["tcdm_shim"],["port","logic"]],["soc_pready_o",[[37,2],[37,45]],[[37,33],[37,45]],["tcdm_shim"],["port","logic"]],["data_qreq_i",[[39,2],[39,44]],[[39,33],[39,44]],["tcdm_shim"],["port","snitch_pkg::dreq_t"]],["data_prsp_o",[[40,2],[40,44]],[[40,33],[40,44]],["tcdm_shim"],["port","snitch_pkg::dresp_t"]],["data_qvalid_i",[[41,2],[41,46]],[[41,33],[41,46]],["tcdm_shim"],["port","logic"]],["data_qready_o",[[42,2],[42,46]],[[42,33],[42,46]],["tcdm_shim"],["port","logic"]],["data_pvalid_o",[[43,2],[43,46]],[[43,33],[43,46]],["tcdm_shim"],["port","logic"]],["data_pready_i",[[44,2],[44,46]],[[44,33],[44,46]],["tcdm_shim"],["port","logic"]],["tcdm_addr_base_i",[[46,2],[46,49]],[[46,33],[46,49]],["tcdm_shim"],["port","snitch_pkg::addr_t"]],["tcdm_addr_mask_i",[[47,2],[47,49]],[[47,33],[47,49]],["tcdm_shim"],["port","snitch_pkg::addr_t"]],["tcdm_fifo_pop",[[51,2],[51,21]],[[51,8],[51,21]],["tcdm_shim"],["variable","logic"]],["empty",[[52,2],[52,13]],[[52,8],[52,13]],["tcdm_shim"],["variable","logic"]],["tcdm_qpayload",[[54,2],[54,35]],[[54,22],[54,35]],["tcdm_shim"],["variable","snitch_pkg::dreq_t"]],["tcdm_qvalid",[[55,2],[55,33]],[[55,22],[55,33]],["tcdm_shim"],["variable","logic"]],["tcdm_ppayload",[[56,2],[56,35]],[[56,22],[56,35]],["tcdm_shim"],["variable","snitch_pkg::dresp_t"]],["tcdm_pvalid",[[57,2],[57,33]],[[57,22],[57,33]],["tcdm_shim"],["variable","logic"]],["tcdm_pready",[[58,2],[58,33]],[[58,22],[58,33]],["tcdm_shim"],["variable","logic"]],["credits_q",[[60,2],[60,49]],[[60,40],[60,49]],["tcdm_shim"],["variable","logic"]],["credits_d",[[60,2],[60,60]],[[60,51],[60,60]],["tcdm_shim"],["variable","credits_q"]],["i_resp_fifo",[[63,2],[79,3]],[[67,4],[67,15]],["tcdm_shim"],["instance","fifo"]],["i_snitch_addr_demux",[[98,4],[128,5]],[[106,6],[106,25]],["tcdm_shim"],["instance","snitch_addr_demux"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/hw/snitch_dma/src/axi_dma_error_handler.sv",[[[[[["axi_dma_error_handler",[[9,0],[33,2]],[[9,7],[9,28]],[],["module"]],[195,9]],[[["ADDR_WIDTH",[[10,4],[10,50]],[[10,27],[10,37]],["axi_dma_error_handler"],["parameter-port","unsigned"]],["BUFFER_DEPTH",[[11,4],[11,50]],[[11,27],[11,39]],["axi_dma_error_handler"],["parameter-port","unsigned"]],["AXI_REQ_FIFO_DEPTH",[[12,4],[12,50]],[[12,27],[12,45]],["axi_dma_error_handler"],["parameter-port","unsigned"]],["WAIT_FOR_READ",[[13,4],[13,50]],[[13,27],[13,40]],["axi_dma_error_handler"],["parameter-port","bit"]],["axi_req_t",[[14,4],[14,53]],[[14,27],[14,36]],["axi_dma_error_handler"],["parameter-port","#Unknown"]],["axi_res_t",[[15,4],[15,53]],[[15,27],[15,36]],["axi_dma_error_handler"],["parameter-port","#Unknown"]],["clk_i",[[17,4],[17,42]],[[17,37],[17,42]],["axi_dma_error_handler"],["port","logic"]],["rst_ni",[[18,4],[18,43]],[[18,37],[18,43]],["axi_dma_error_handler"],["port","logic"]],["axi_dma_req_o",[[20,4],[20,50]],[[20,37],[20,50]],["axi_dma_error_handler"],["port","axi_req_t"]],["axi_dma_res_i",[[21,4],[21,50]],[[21,37],[21,50]],["axi_dma_error_handler"],["port","axi_res_t"]],["axi_dma_req_i",[[23,4],[23,50]],[[23,37],[23,50]],["axi_dma_error_handler"],["port","axi_req_t"]],["axi_dma_res_o",[[24,4],[24,50]],[[24,37],[24,50]],["axi_dma_error_handler"],["port","axi_res_t"]],["w_error_addr_o",[[26,4],[26,51]],[[26,37],[26,51]],["axi_dma_error_handler"],["port","logic"]],["w_error_valid_o",[[27,4],[27,52]],[[27,37],[27,52]],["axi_dma_error_handler"],["port","logic"]],["w_error_ready_i",[[28,4],[28,52]],[[28,37],[28,52]],["axi_dma_error_handler"],["port","logic"]],["r_error_addr_o",[[30,4],[30,51]],[[30,37],[30,51]],["axi_dma_error_handler"],["port","logic"]],["r_error_valid_o",[[31,4],[31,52]],[[31,37],[31,52]],["axi_dma_error_handler"],["port","logic"]],["r_error_ready_i",[[32,4],[32,52]],[[32,37],[32,52]],["axi_dma_error_handler"],["port","logic"]],["mask_write",[[35,4],[35,20]],[[35,10],[35,20]],["axi_dma_error_handler"],["variable","logic"]],["current_ar_addr",[[42,4],[42,42]],[[42,27],[42,42]],["axi_dma_error_handler"],["variable","logic"]],["ar_queue_push",[[44,4],[44,23]],[[44,10],[44,23]],["axi_dma_error_handler"],["variable","logic"]],["ar_queue_pop",[[45,4],[45,22]],[[45,10],[45,22]],["axi_dma_error_handler"],["variable","logic"]],["i_fifo_ar_queue",[[48,4],[64,5]],[[52,6],[52,21]],["axi_dma_error_handler"],["instance","fifo_v3"]],["current_aw_addr",[[76,4],[76,42]],[[76,27],[76,42]],["axi_dma_error_handler"],["variable","logic"]],["aw_queue_push",[[78,4],[78,23]],[[78,10],[78,23]],["axi_dma_error_handler"],["variable","logic"]],["aw_queue_pop",[[79,4],[79,22]],[[79,10],[79,22]],["axi_dma_error_handler"],["variable","logic"]],["i_fifo_aw_queue",[[82,4],[98,5]],[[86,6],[86,21]],["axi_dma_error_handler"],["instance","fifo_v3"]],["read_error",[[108,4],[108,20]],[[108,10],[108,20]],["axi_dma_error_handler"],["variable","logic"]],["write_error",[[131,4],[131,21]],[[131,10],[131,21]],["axi_dma_error_handler"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch_dma/src/axi_dma_perf_counters.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_dma/src/axi_dma_pkg.sv",[[[[[["axi_dma_pkg",[[10,0],[10,20]],[[10,8],[10,19]],[],["package"]],[24,10]],[[["dma_perf_t",[[12,2],[22,15]],[[22,4],[22,14]],["axi_dma_pkg"],["typedef","#AnonymousStructUnion150"]]],[],[[[["#AnonymousStructUnion150",[[12,10],[22,3]],[[12,10],[12,16]],["axi_dma_pkg"],["struct"]],[22,2]],[[["buf_r_stall_cnt",[[13,6],[14,51]],[[14,36],[14,51]],["axi_dma_pkg","#AnonymousStructUnion150"],["struct_union_member"]],["aw_bw",[[15,6],[15,65]],[[15,60],[15,65]],["axi_dma_pkg","#AnonymousStructUnion150"],["struct_union_member"]],["ar_bw",[[16,6],[16,65]],[[16,60],[16,65]],["axi_dma_pkg","#AnonymousStructUnion150"],["struct_union_member"]],["r_bw",[[17,6],[17,65]],[[17,61],[17,65]],["axi_dma_pkg","#AnonymousStructUnion150"],["struct_union_member"]],["w_bw",[[18,6],[18,65]],[[18,61],[18,65]],["axi_dma_pkg","#AnonymousStructUnion150"],["struct_union_member"]],["b_done_cnt",[[19,6],[19,58]],[[19,48],[19,58]],["axi_dma_pkg","#AnonymousStructUnion150"],["struct_union_member"]],["completed_id",[[20,6],[20,46]],[[20,34],[20,46]],["axi_dma_pkg","#AnonymousStructUnion150"],["struct_union_member"]],["dma_busy_cnt",[[21,6],[21,31]],[[21,19],[21,31]],["axi_dma_pkg","#AnonymousStructUnion150"],["struct_union_member"]]]]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/include/axi/typedef.svh"]],[],0]],["/workspaces/stitch_cluster/hw/snitch_dma/src/axi_dma_tc_snitch_fe.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_dma/src/axi_dma_twod_ext.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_icache/src/snitch_icache_handler.sv",[[[[[["snitch_icache_handler",[[8,0],[47,2]],[[8,7],[8,28]],[],["module"]],[343,9]],[[["CFG",[[9,4],[9,50]],[[9,42],[9,45]],["snitch_icache_handler"],["parameter-port","snitch_icache_pkg::config_t"]],["clk_i",[[11,4],[11,22]],[[11,17],[11,22]],["snitch_icache_handler"],["port","logic"]],["rst_ni",[[12,4],[12,23]],[[12,17],[12,23]],["snitch_icache_handler"],["port","logic"]],["in_req_addr_i",[[14,4],[14,54]],[[14,41],[14,54]],["snitch_icache_handler"],["port","logic"]],["in_req_id_i",[[15,4],[15,52]],[[15,41],[15,52]],["snitch_icache_handler"],["port","logic"]],["in_req_set_i",[[16,4],[16,53]],[[16,41],[16,53]],["snitch_icache_handler"],["port","logic"]],["in_req_hit_i",[[17,4],[17,53]],[[17,41],[17,53]],["snitch_icache_handler"],["port","logic"]],["in_req_data_i",[[18,4],[18,54]],[[18,41],[18,54]],["snitch_icache_handler"],["port","logic"]],["in_req_error_i",[[19,4],[19,55]],[[19,41],[19,55]],["snitch_icache_handler"],["port","logic"]],["in_req_valid_i",[[20,4],[20,55]],[[20,41],[20,55]],["snitch_icache_handler"],["port","logic"]],["in_req_ready_o",[[21,4],[21,55]],[[21,41],[21,55]],["snitch_icache_handler"],["port","logic"]],["in_rsp_data_o",[[23,4],[23,54]],[[23,41],[23,54]],["snitch_icache_handler"],["port","logic"]],["in_rsp_error_o",[[24,4],[24,55]],[[24,41],[24,55]],["snitch_icache_handler"],["port","logic"]],["in_rsp_id_o",[[25,4],[25,52]],[[25,41],[25,52]],["snitch_icache_handler"],["port","logic"]],["in_rsp_valid_o",[[26,4],[26,55]],[[26,41],[26,55]],["snitch_icache_handler"],["port","logic"]],["in_rsp_ready_i",[[27,4],[27,55]],[[27,41],[27,55]],["snitch_icache_handler"],["port","logic"]],["write_addr_o",[[29,4],[29,53]],[[29,41],[29,53]],["snitch_icache_handler"],["port","logic"]],["write_set_o",[[30,4],[30,52]],[[30,41],[30,52]],["snitch_icache_handler"],["port","logic"]],["write_data_o",[[31,4],[31,53]],[[31,41],[31,53]],["snitch_icache_handler"],["port","logic"]],["write_tag_o",[[32,4],[32,52]],[[32,41],[32,52]],["snitch_icache_handler"],["port","logic"]],["write_error_o",[[33,4],[33,54]],[[33,41],[33,54]],["snitch_icache_handler"],["port","logic"]],["write_valid_o",[[34,4],[34,54]],[[34,41],[34,54]],["snitch_icache_handler"],["port","logic"]],["write_ready_i",[[35,4],[35,54]],[[35,41],[35,54]],["snitch_icache_handler"],["port","logic"]],["out_req_addr_o",[[37,4],[37,55]],[[37,41],[37,55]],["snitch_icache_handler"],["port","logic"]],["out_req_id_o",[[38,4],[38,53]],[[38,41],[38,53]],["snitch_icache_handler"],["port","logic"]],["out_req_valid_o",[[39,4],[39,56]],[[39,41],[39,56]],["snitch_icache_handler"],["port","logic"]],["out_req_ready_i",[[40,4],[40,56]],[[40,41],[40,56]],["snitch_icache_handler"],["port","logic"]],["out_rsp_data_i",[[42,4],[42,55]],[[42,41],[42,55]],["snitch_icache_handler"],["port","logic"]],["out_rsp_error_i",[[43,4],[43,56]],[[43,41],[43,56]],["snitch_icache_handler"],["port","logic"]],["out_rsp_id_i",[[44,4],[44,53]],[[44,41],[44,53]],["snitch_icache_handler"],["port","logic"]],["out_rsp_valid_i",[[45,4],[45,56]],[[45,41],[45,56]],["snitch_icache_handler"],["port","logic"]],["out_rsp_ready_o",[[46,4],[46,56]],[[46,41],[46,56]],["snitch_icache_handler"],["port","logic"]],["pending_t",[[58,4],[62,16]],[[62,6],[62,15]],["snitch_icache_handler"],["typedef","#AnonymousStructUnion151"]],["pending_q",[[63,4],[63,43]],[[63,14],[63,23]],["snitch_icache_handler"],["variable","pending_t"]],["pending_clr",[[64,4],[64,45]],[[64,34],[64,45]],["snitch_icache_handler"],["variable","logic"]],["pending_set",[[65,4],[65,45]],[[65,34],[65,45]],["snitch_icache_handler"],["variable","logic"]],["push_index",[[67,4],[67,44]],[[67,34],[67,44]],["snitch_icache_handler"],["variable","logic"]],["push_init",[[68,4],[68,43]],[[68,34],[68,43]],["snitch_icache_handler"],["variable","logic"]],["push_addr",[[69,4],[69,43]],[[69,34],[69,43]],["snitch_icache_handler"],["variable","logic"]],["push_idmask",[[70,4],[70,45]],[[70,34],[70,45]],["snitch_icache_handler"],["variable","logic"]],["push_enable",[[71,4],[71,45]],[[71,34],[71,45]],["snitch_icache_handler"],["variable","logic"]],["pop_index",[[73,4],[73,43]],[[73,34],[73,43]],["snitch_icache_handler"],["variable","logic"]],["pop_addr",[[74,4],[74,42]],[[74,34],[74,42]],["snitch_icache_handler"],["variable","logic"]],["pop_idmask",[[75,4],[75,44]],[[75,34],[75,44]],["snitch_icache_handler"],["variable","logic"]],["pop_enable",[[76,4],[76,44]],[[76,34],[76,44]],["snitch_icache_handler"],["variable","logic"]],["free_entries",[[112,4],[112,46]],[[112,34],[112,46]],["snitch_icache_handler"],["variable","logic"]],["free",[[113,4],[113,14]],[[113,10],[113,14]],["snitch_icache_handler"],["variable","logic"]],["free_id",[[114,4],[114,38]],[[114,31],[114,38]],["snitch_icache_handler"],["variable","logic"]],["i_lzc_free",[[122,4],[126,5]],[[122,37],[122,47]],["snitch_icache_handler"],["instance","lzc"]],["pending_matches",[[130,4],[130,49]],[[130,34],[130,49]],["snitch_icache_handler"],["variable","logic"]],["pending",[[131,4],[131,17]],[[131,10],[131,17]],["snitch_icache_handler"],["variable","logic"]],["pending_id",[[132,4],[132,41]],[[132,31],[132,41]],["snitch_icache_handler"],["variable","logic"]],["i_lzc_pending",[[140,4],[144,5]],[[140,37],[140,50]],["snitch_icache_handler"],["instance","lzc"]],["miss_in_flight_d",[[149,4],[149,50]],[[149,34],[149,50]],["snitch_icache_handler"],["variable","logic"]],["miss_in_flight_q",[[149,4],[149,68]],[[149,52],[149,68]],["snitch_icache_handler"],["variable","miss_in_flight_d"]],["hit_id",[[174,4],[174,40]],[[174,34],[174,40]],["snitch_icache_handler"],["variable","logic"]],["hit_data",[[175,4],[175,42]],[[175,34],[175,42]],["snitch_icache_handler"],["variable","logic"]],["hit_error",[[176,4],[176,43]],[[176,34],[176,43]],["snitch_icache_handler"],["variable","logic"]],["hit_valid",[[177,4],[177,43]],[[177,34],[177,43]],["snitch_icache_handler"],["variable","logic"]],["hit_ready",[[178,4],[178,43]],[[178,34],[178,43]],["snitch_icache_handler"],["variable","logic"]],["evict_index",[[236,4],[236,41]],[[236,30],[236,41]],["snitch_icache_handler"],["variable","logic"]],["evict_enable",[[237,4],[237,22]],[[237,10],[237,22]],["snitch_icache_handler"],["variable","logic"]],["i_evict_lfsr",[[239,4],[244,5]],[[239,40],[239,52]],["snitch_icache_handler"],["instance","snitch_icache_lfsr"]],["write_served_q",[[251,4],[251,24]],[[251,10],[251,24]],["snitch_icache_handler"],["variable","logic"]],["in_rsp_served_q",[[252,4],[252,25]],[[252,10],[252,25]],["snitch_icache_handler"],["variable","logic"]],["rsp_valid",[[253,4],[253,19]],[[253,10],[253,19]],["snitch_icache_handler"],["variable","logic"]],["rsp_ready",[[253,4],[253,30]],[[253,21],[253,30]],["snitch_icache_handler"],["variable","rsp_valid"]],["arb_t",[[255,4],[258,12]],[[258,6],[258,11]],["snitch_icache_handler"],["typedef","#AnonymousStructUnion152"]],["arb_q",[[259,4],[259,15]],[[259,10],[259,15]],["snitch_icache_handler"],["variable","arb_t"]],["arb_d",[[259,4],[259,22]],[[259,17],[259,22]],["snitch_icache_handler"],["variable","arb_q"]]],[],[[[["#AnonymousStructUnion151",[[58,12],[62,5]],[[58,12],[58,18]],["snitch_icache_handler"],["struct"]],[62,4]],[[["valid",[[59,8],[59,19]],[[59,14],[59,19]],["snitch_icache_handler","#AnonymousStructUnion151"],["struct_union_member"]],["addr",[[60,8],[60,37]],[[60,33],[60,37]],["snitch_icache_handler","#AnonymousStructUnion151"],["struct_union_member"]],["idmask",[[61,8],[61,44]],[[61,38],[61,44]],["snitch_icache_handler","#AnonymousStructUnion151"],["struct_union_member"]]]]],[[["#AnonymousStructUnion152",[[255,12],[258,5]],[[255,12],[255,18]],["snitch_icache_handler"],["struct"]],[258,4]],[[["sel",[[256,8],[256,17]],[[256,14],[256,17]],["snitch_icache_handler","#AnonymousStructUnion152"],["struct_union_member"]],["lock",[[257,8],[257,18]],[[257,14],[257,18]],["snitch_icache_handler","#AnonymousStructUnion152"],["struct_union_member"]]]]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/hw/snitch_icache/src/snitch_icache_l0.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_icache/src/snitch_icache_lfsr.sv",[[[[[["snitch_icache_lfsr",[[11,0],[18,2]],[[11,7],[11,25]],[],["module"]],[120,9]],[[["N",[[12,4],[12,24]],[[12,18],[12,19]],["snitch_icache_lfsr"],["parameter-port","int"]],["clk_i",[[14,4],[14,30]],[[14,25],[14,30]],["snitch_icache_lfsr"],["port","logic"]],["rst_ni",[[15,4],[15,31]],[[15,25],[15,31]],["snitch_icache_lfsr"],["port","logic"]],["value_o",[[16,4],[16,32]],[[16,25],[16,32]],["snitch_icache_lfsr"],["port","logic"]],["enable_i",[[17,4],[17,33]],[[17,25],[17,33]],["snitch_icache_lfsr"],["port","logic"]],["N0",[[26,8],[26,32]],[[26,23],[26,25]],["snitch_icache_lfsr"],["localparam","int"]],["N1",[[27,8],[27,33]],[[27,23],[27,25]],["snitch_icache_lfsr"],["localparam","int"]],["i_lo",[[29,8],[34,9]],[[29,33],[29,37]],["snitch_icache_lfsr"],["instance","snitch_icache_lfsr"]],["i_hi",[[36,8],[41,9]],[[36,33],[36,37]],["snitch_icache_lfsr"],["instance","snitch_icache_lfsr"]],["q",[[58,8],[58,23]],[[58,22],[58,23]],["snitch_icache_lfsr"],["variable","logic"]],["d",[[58,8],[58,26]],[[58,25],[58,26]],["snitch_icache_lfsr"],["variable","q"]],["taps",[[58,8],[58,32]],[[58,28],[58,32]],["snitch_icache_lfsr"],["variable","d"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch_icache/src/snitch_icache_lookup.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_icache/src/snitch_icache_pkg.sv",[[[[[["snitch_icache_pkg",[[6,0],[6,26]],[[6,8],[6,25]],[],["package"]],[46,10]],[[["icache_events_t",[[8,4],[14,22]],[[14,6],[14,21]],["snitch_icache_pkg"],["typedef","#AnonymousStructUnion154"]],["config_t",[[16,4],[44,15]],[[44,6],[44,14]],["snitch_icache_pkg"],["typedef","#AnonymousStructUnion155"]]],[],[[[["#AnonymousStructUnion154",[[8,12],[14,5]],[[8,12],[8,18]],["snitch_icache_pkg"],["struct"]],[14,4]],[[["l0_miss",[[9,6],[9,19]],[[9,12],[9,19]],["snitch_icache_pkg","#AnonymousStructUnion154"],["struct_union_member"]],["l0_hit",[[10,6],[10,18]],[[10,12],[10,18]],["snitch_icache_pkg","#AnonymousStructUnion154"],["struct_union_member"]],["l0_prefetch",[[11,6],[11,23]],[[11,12],[11,23]],["snitch_icache_pkg","#AnonymousStructUnion154"],["struct_union_member"]],["l0_double_hit",[[12,6],[12,25]],[[12,12],[12,25]],["snitch_icache_pkg","#AnonymousStructUnion154"],["struct_union_member"]],["l0_stall",[[13,6],[13,20]],[[13,12],[13,20]],["snitch_icache_pkg","#AnonymousStructUnion154"],["struct_union_member"]]]]],[[["#AnonymousStructUnion155",[[16,12],[44,5]],[[16,12],[16,18]],["snitch_icache_pkg"],["struct"]],[44,4]],[[["NR_FETCH_PORTS",[[18,8],[18,26]],[[18,12],[18,26]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["LINE_WIDTH",[[19,8],[19,22]],[[19,12],[19,22]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["LINE_COUNT",[[20,8],[20,22]],[[20,12],[20,22]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["SET_COUNT",[[21,8],[21,21]],[[21,12],[21,21]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["PENDING_COUNT",[[22,8],[22,25]],[[22,12],[22,25]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["L0_LINE_COUNT",[[23,8],[23,25]],[[23,12],[23,25]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["FETCH_AW",[[24,8],[24,20]],[[24,12],[24,20]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["FETCH_DW",[[25,8],[25,20]],[[25,12],[25,20]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["FILL_AW",[[26,8],[26,19]],[[26,12],[26,19]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["FILL_DW",[[27,8],[27,19]],[[27,12],[27,19]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["EARLY_LATCH",[[28,8],[28,23]],[[28,12],[28,23]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["BUFFER_LOOKUP",[[29,8],[29,25]],[[29,12],[29,25]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["GUARANTEE_ORDERING",[[30,8],[30,30]],[[30,12],[30,30]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["FETCH_ALIGN",[[33,8],[33,23]],[[33,12],[33,23]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["FILL_ALIGN",[[34,8],[34,22]],[[34,12],[34,22]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["LINE_ALIGN",[[35,8],[35,22]],[[35,12],[35,22]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["COUNT_ALIGN",[[36,8],[36,23]],[[36,12],[36,23]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["SET_ALIGN",[[37,8],[37,21]],[[37,12],[37,21]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["TAG_WIDTH",[[38,8],[38,21]],[[38,12],[38,21]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["L0_TAG_WIDTH",[[39,8],[39,24]],[[39,12],[39,24]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["L0_EARLY_TAG_WIDTH",[[40,8],[40,30]],[[40,12],[40,30]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["ID_WIDTH_REQ",[[41,8],[41,24]],[[41,12],[41,24]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["ID_WIDTH_RESP",[[42,8],[42,25]],[[42,12],[42,25]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]],["PENDING_IW",[[43,8],[43,22]],[[43,12],[43,22]],["snitch_icache_pkg","#AnonymousStructUnion155"],["struct_union_member"]]]]]]]]]],[],0]],["/workspaces/stitch_cluster/hw/snitch_icache/src/snitch_icache_refill.sv",[[[[[["snitch_icache_refill",[[7,0],[30,2]],[[7,7],[7,27]],[],["module"]],[139,9]],[[["CFG",[[8,4],[8,50]],[[8,42],[8,45]],["snitch_icache_refill"],["parameter-port","snitch_icache_pkg::config_t"]],["axi_req_t",[[9,4],[9,36]],[[9,19],[9,28]],["snitch_icache_refill"],["parameter-port","#Unknown"]],["axi_rsp_t",[[10,4],[10,36]],[[10,19],[10,28]],["snitch_icache_refill"],["parameter-port","#Unknown"]],["clk_i",[[12,4],[12,22]],[[12,17],[12,22]],["snitch_icache_refill"],["port","logic"]],["rst_ni",[[13,4],[13,23]],[[13,17],[13,23]],["snitch_icache_refill"],["port","logic"]],["in_req_addr_i",[[15,4],[15,53]],[[15,40],[15,53]],["snitch_icache_refill"],["port","logic"]],["in_req_id_i",[[16,4],[16,51]],[[16,40],[16,51]],["snitch_icache_refill"],["port","logic"]],["in_req_bypass_i",[[17,4],[17,55]],[[17,40],[17,55]],["snitch_icache_refill"],["port","logic"]],["in_req_valid_i",[[18,4],[18,54]],[[18,40],[18,54]],["snitch_icache_refill"],["port","logic"]],["in_req_ready_o",[[19,4],[19,54]],[[19,40],[19,54]],["snitch_icache_refill"],["port","logic"]],["in_rsp_data_o",[[21,4],[21,53]],[[21,40],[21,53]],["snitch_icache_refill"],["port","logic"]],["in_rsp_error_o",[[22,4],[22,54]],[[22,40],[22,54]],["snitch_icache_refill"],["port","logic"]],["in_rsp_id_o",[[23,4],[23,51]],[[23,40],[23,51]],["snitch_icache_refill"],["port","logic"]],["in_rsp_bypass_o",[[24,4],[24,55]],[[24,40],[24,55]],["snitch_icache_refill"],["port","logic"]],["in_rsp_valid_o",[[25,4],[25,54]],[[25,40],[25,54]],["snitch_icache_refill"],["port","logic"]],["in_rsp_ready_i",[[26,4],[26,54]],[[26,40],[26,54]],["snitch_icache_refill"],["port","logic"]],["axi_req_o",[[28,4],[28,49]],[[28,40],[28,49]],["snitch_icache_refill"],["port","axi_req_t"]],["axi_rsp_i",[[29,4],[29,49]],[[29,40],[29,49]],["snitch_icache_refill"],["port","axi_rsp_t"]],["BeatsPerRefill",[[37,4],[38,69]],[[37,28],[37,42]],["snitch_icache_refill"],["localparam","unsigned"]],["queue_full",[[41,4],[41,20]],[[41,10],[41,20]],["snitch_icache_refill"],["variable","logic"]],["queue_push",[[42,4],[42,20]],[[42,10],[42,20]],["snitch_icache_refill"],["variable","logic"]],["queue_pop",[[43,4],[43,19]],[[43,10],[43,19]],["snitch_icache_refill"],["variable","logic"]],["TransactionQueueDepth",[[45,4],[45,54]],[[45,28],[45,49]],["snitch_icache_refill"],["localparam","unsigned"]],["i_fifo_id_queue",[[47,4],[62,5]],[[50,6],[50,21]],["snitch_icache_refill"],["instance","fifo_v3"]],["response_data",[[70,4],[70,44]],[[70,31],[70,44]],["snitch_icache_refill"],["variable","logic"]],["AddrQueueDepth",[[83,8],[83,79]],[[83,32],[83,46]],["snitch_icache_refill"],["localparam","unsigned"]],["addr_offset",[[84,8],[84,46]],[[84,35],[84,46]],["snitch_icache_refill"],["variable","logic"]],["i_fifo_addr_offset",[[85,10],[100,11]],[[88,12],[88,30]],["snitch_icache_refill"],["instance","fifo_v3"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch_icache/src/snitch_icache.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_ipu/src/snitch_int_ss.sv",[[[[[["snitch_int_ss",[[6,0],[43,2]],[[6,7],[6,20]],[],["module"]],[624,9]],[[["AddrWidth",[[7,2],[7,38]],[[7,25],[7,34]],["snitch_int_ss"],["parameter-port","unsigned"]],["DataWidth",[[8,2],[8,38]],[[8,25],[8,34]],["snitch_int_ss"],["parameter-port","unsigned"]],["NumIPUSequencerInstr",[[9,2],[9,49]],[[9,25],[9,45]],["snitch_int_ss"],["parameter-port","unsigned"]],["IPUSequencer",[[10,2],[10,41]],[[10,25],[10,37]],["snitch_int_ss"],["parameter-port","bit"]],["RegisterSequencer",[[11,2],[11,46]],[[11,25],[11,42]],["snitch_int_ss"],["parameter-port","bit"]],["acc_req_t",[[12,2],[12,42]],[[12,25],[12,34]],["snitch_int_ss"],["parameter-port","#Unknown"]],["acc_resp_t",[[13,2],[13,43]],[[13,25],[13,35]],["snitch_int_ss"],["parameter-port","#Unknown"]],["addr_t",[[15,2],[15,47]],[[15,17],[15,23]],["snitch_int_ss"],["parameter-port","#Unknown"]],["data_t",[[16,2],[16,47]],[[16,17],[16,23]],["snitch_int_ss"],["parameter-port","#Unknown"]],["clk_i",[[18,2],[18,29]],[[18,24],[18,29]],["snitch_int_ss"],["port","logic"]],["rst_i",[[19,2],[19,29]],[[19,24],[19,29]],["snitch_int_ss"],["port","logic"]],["acc_req_i",[[22,2],[22,36]],[[22,27],[22,36]],["snitch_int_ss"],["port","acc_req_t"]],["acc_req_valid_i",[[23,2],[23,42]],[[23,27],[23,42]],["snitch_int_ss"],["port","logic"]],["acc_req_ready_o",[[24,2],[24,42]],[[24,27],[24,42]],["snitch_int_ss"],["port","logic"]],["acc_resp_o",[[25,2],[25,37]],[[25,27],[25,37]],["snitch_int_ss"],["port","acc_resp_t"]],["acc_resp_valid_o",[[26,2],[26,43]],[[26,27],[26,43]],["snitch_int_ss"],["port","logic"]],["acc_resp_ready_i",[[27,2],[27,43]],[[27,27],[27,43]],["snitch_int_ss"],["port","logic"]],["ssr_raddr_o",[[29,2],[29,38]],[[29,27],[29,38]],["snitch_int_ss"],["port","logic"]],["ssr_rdata_i",[[30,2],[30,38]],[[30,27],[30,38]],["snitch_int_ss"],["port","data_t"]],["ssr_rvalid_o",[[31,2],[31,39]],[[31,27],[31,39]],["snitch_int_ss"],["port","logic"]],["ssr_rready_i",[[32,2],[32,39]],[[32,27],[32,39]],["snitch_int_ss"],["port","logic"]],["ssr_rdone_o",[[33,2],[33,38]],[[33,27],[33,38]],["snitch_int_ss"],["port","logic"]],["ssr_waddr_o",[[34,2],[34,38]],[[34,27],[34,38]],["snitch_int_ss"],["port","logic"]],["ssr_wdata_o",[[35,2],[35,38]],[[35,27],[35,38]],["snitch_int_ss"],["port","data_t"]],["ssr_wvalid_o",[[36,2],[36,39]],[[36,27],[36,39]],["snitch_int_ss"],["port","logic"]],["ssr_wready_i",[[37,2],[37,39]],[[37,27],[37,39]],["snitch_int_ss"],["port","logic"]],["ssr_wdone_o",[[38,2],[38,38]],[[38,27],[38,38]],["snitch_int_ss"],["port","logic"]],["streamctl_done_i",[[40,2],[40,43]],[[40,27],[40,43]],["snitch_int_ss"],["port","logic"]],["streamctl_valid_i",[[41,2],[41,44]],[[41,27],[41,44]],["snitch_int_ss"],["port","logic"]],["streamctl_ready_o",[[42,2],[42,44]],[[42,27],[42,44]],["snitch_int_ss"],["port","logic"]],["int_raddr",[[45,2],[45,29]],[[45,20],[45,29]],["snitch_int_ss"],["variable","logic"]],["int_rdata",[[46,2],[46,29]],[[46,20],[46,29]],["snitch_int_ss"],["variable","logic"]],["int_we",[[48,2],[48,26]],[[48,20],[48,26]],["snitch_int_ss"],["variable","logic"]],["int_waddr",[[49,2],[49,29]],[[49,20],[49,29]],["snitch_int_ss"],["variable","logic"]],["int_wdata",[[50,2],[50,29]],[[50,20],[50,29]],["snitch_int_ss"],["variable","logic"]],["int_wvalid",[[51,2],[51,30]],[[51,20],[51,30]],["snitch_int_ss"],["variable","logic"]],["int_wready",[[52,2],[52,30]],[[52,20],[52,30]],["snitch_int_ss"],["variable","logic"]],["illegal",[[54,2],[54,15]],[[54,8],[54,15]],["snitch_int_ss"],["variable","logic"]],["stall",[[55,2],[55,13]],[[55,8],[55,13]],["snitch_int_ss"],["variable","logic"]],["valid_inst",[[56,2],[56,18]],[[56,8],[56,18]],["snitch_int_ss"],["variable","logic"]],["multicycle_active_d",[[58,2],[58,27]],[[58,8],[58,27]],["snitch_int_ss"],["variable","logic"]],["multicycle_active_q",[[58,2],[58,48]],[[58,29],[58,48]],["snitch_int_ss"],["variable","multicycle_active_d"]],["is_multicycle",[[59,2],[59,21]],[[59,8],[59,21]],["snitch_int_ss"],["variable","logic"]],["iimm",[[61,2],[61,19]],[[61,15],[61,19]],["snitch_int_ss"],["variable","logic"]],["rs1",[[63,2],[63,17]],[[63,14],[63,17]],["snitch_int_ss"],["variable","logic"]],["rs2",[[63,2],[63,22]],[[63,19],[63,22]],["snitch_int_ss"],["variable","rs1"]],["rs3",[[63,2],[63,27]],[[63,24],[63,27]],["snitch_int_ss"],["variable","rs2"]],["rd",[[63,2],[63,31]],[[63,29],[63,31]],["snitch_int_ss"],["variable","rs3"]],["alu_result",[[64,2],[64,25]],[[64,15],[64,25]],["snitch_int_ss"],["variable","logic"]],["imd_val_q",[[65,2],[65,29]],[[65,16],[65,25]],["snitch_int_ss"],["variable","logic"]],["imd_val_d",[[66,2],[66,29]],[[66,16],[66,25]],["snitch_int_ss"],["variable","logic"]],["imd_val_we",[[67,2],[67,25]],[[67,15],[67,25]],["snitch_int_ss"],["variable","logic"]],["alu_operand",[[68,2],[68,31]],[[68,20],[68,31]],["snitch_int_ss"],["variable","logic"]],["None",[[71,4],[71,8]],[[71,4],[71,8]],["snitch_int_ss"],["enum_member","#AnonymousEnum70"]],["AccBus",[[72,4],[72,10]],[[72,4],[72,10]],["snitch_int_ss"],["enum_member","#AnonymousEnum70"]],["IImm",[[73,4],[73,8]],[[73,4],[73,8]],["snitch_int_ss"],["enum_member","#AnonymousEnum70"]],["Reg",[[74,4],[74,7]],[[74,4],[74,7]],["snitch_int_ss"],["enum_member","#AnonymousEnum70"]],["op_select_e",[[70,2],[75,16]],[[75,4],[75,15]],["snitch_int_ss"],["typedef","#AnonymousEnum70"]],["ResNone",[[78,4],[78,11]],[[78,4],[78,11]],["snitch_int_ss"],["enum_member","#AnonymousEnum71"]],["ResAccBus",[[78,13],[78,22]],[[78,13],[78,22]],["snitch_int_ss"],["enum_member","#AnonymousEnum71"]],["result_select_e",[[77,2],[79,20]],[[79,4],[79,19]],["snitch_int_ss"],["typedef","#AnonymousEnum71"]],["result_select",[[80,2],[80,31]],[[80,18],[80,31]],["snitch_int_ss"],["variable","result_select_e"]],["op_select",[[82,2],[82,29]],[[82,20],[82,29]],["snitch_int_ss"],["variable","op_select_e"]],["alu_op",[[83,2],[83,17]],[[83,11],[83,17]],["snitch_int_ss"],["variable","alu_op_e"]],["acc_req",[[96,2],[96,27]],[[96,20],[96,27]],["snitch_int_ss"],["variable","acc_req_t"]],["acc_req_q",[[96,2],[96,38]],[[96,29],[96,38]],["snitch_int_ss"],["variable","acc_req"]],["acc_req_valid",[[97,2],[97,33]],[[97,20],[97,33]],["snitch_int_ss"],["variable","logic"]],["acc_req_valid_q",[[97,2],[97,50]],[[97,35],[97,50]],["snitch_int_ss"],["variable","acc_req_valid"]],["acc_req_ready",[[98,2],[98,33]],[[98,20],[98,33]],["snitch_int_ss"],["variable","logic"]],["acc_req_ready_q",[[98,2],[98,50]],[[98,35],[98,50]],["snitch_int_ss"],["variable","acc_req_ready"]],["i_snitch_ipu_sequencer",[[100,4],[127,5]],[[102,6],[102,28]],["snitch_int_ss"],["instance","snitch_sequencer"]],["i_spill_register_acc",[[136,2],[148,3]],[[139,4],[139,24]],["snitch_int_ss"],["instance","spill_register"]],["snitch_ipu_alu",[[587,2],[600,3]],[[589,4],[589,18]],["snitch_int_ss"],["instance","snitch_ipu_alu"]],["i_ipu_regfile",[[609,2],[622,3]],[[615,4],[615,17]],["snitch_int_ss"],["instance","snitch_regfile"]]],[["riscv_instr",["*"]],["snitch_ipu_pkg",["*"]],["snitch_pkg",["*"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/hw/snitch_ipu/src/snitch_ipu_alu.sv",[[[[[["snitch_ipu_alu",[[9,0],[25,2]],[[9,7],[9,21]],[],["module"]],[1232,9]],[[["RV32B",[[10,2],[10,37]],[[10,20],[10,25]],["snitch_ipu_alu"],["parameter-port","rv32b_e"]],["operator_i",[[12,4],[12,35]],[[12,25],[12,35]],["snitch_ipu_alu"],["port","alu_op_e"]],["operand_a_i",[[13,4],[13,36]],[[13,25],[13,36]],["snitch_ipu_alu"],["port","logic"]],["operand_b_i",[[14,4],[14,36]],[[14,25],[14,36]],["snitch_ipu_alu"],["port","logic"]],["instr_first_cycle_i",[[16,4],[16,44]],[[16,25],[16,44]],["snitch_ipu_alu"],["port","logic"]],["imd_val_q_i",[[18,4],[18,39]],[[18,25],[18,36]],["snitch_ipu_alu"],["port","logic"]],["imd_val_d_o",[[19,4],[19,39]],[[19,25],[19,36]],["snitch_ipu_alu"],["port","logic"]],["imd_val_we_o",[[20,4],[20,37]],[[20,25],[20,37]],["snitch_ipu_alu"],["port","logic"]],["result_o",[[22,4],[22,33]],[[22,25],[22,33]],["snitch_ipu_alu"],["port","logic"]],["comparison_result_o",[[23,4],[23,44]],[[23,25],[23,44]],["snitch_ipu_alu"],["port","logic"]],["is_equal_result_o",[[24,4],[24,42]],[[24,25],[24,42]],["snitch_ipu_alu"],["port","logic"]],["operand_a_rev",[[27,2],[27,28]],[[27,15],[27,28]],["snitch_ipu_alu"],["variable","logic"]],["operand_b_neg",[[28,2],[28,28]],[[28,15],[28,28]],["snitch_ipu_alu"],["variable","logic"]],["adder_op_b_negate",[[39,2],[39,32]],[[39,15],[39,32]],["snitch_ipu_alu"],["variable","logic"]],["adder_in_a",[[40,2],[40,25]],[[40,15],[40,25]],["snitch_ipu_alu"],["variable","logic"]],["adder_in_b",[[40,2],[40,37]],[[40,27],[40,37]],["snitch_ipu_alu"],["variable","adder_in_a"]],["adder_result",[[41,2],[41,27]],[[41,15],[41,27]],["snitch_ipu_alu"],["variable","logic"]],["adder_result_ext",[[71,2],[71,31]],[[71,15],[71,31]],["snitch_ipu_alu"],["variable","logic"]],["is_equal",[[80,2],[80,16]],[[80,8],[80,16]],["snitch_ipu_alu"],["variable","logic"]],["is_greater_equal",[[81,2],[81,24]],[[81,8],[81,24]],["snitch_ipu_alu"],["variable","logic"]],["cmp_signed",[[82,2],[82,18]],[[82,8],[82,18]],["snitch_ipu_alu"],["variable","logic"]],["cmp_result",[[122,2],[122,18]],[[122,8],[122,18]],["snitch_ipu_alu"],["variable","logic"]],["shift_left",[[207,2],[207,24]],[[207,14],[207,24]],["snitch_ipu_alu"],["variable","logic"]],["shift_ones",[[208,2],[208,24]],[[208,14],[208,24]],["snitch_ipu_alu"],["variable","logic"]],["shift_arith",[[209,2],[209,25]],[[209,14],[209,25]],["snitch_ipu_alu"],["variable","logic"]],["shift_funnel",[[210,2],[210,26]],[[210,14],[210,26]],["snitch_ipu_alu"],["variable","logic"]],["shift_sbmode",[[211,2],[211,26]],[[211,14],[211,26]],["snitch_ipu_alu"],["variable","logic"]],["shift_amt",[[212,2],[212,23]],[[212,14],[212,23]],["snitch_ipu_alu"],["variable","logic"]],["shift_amt_compl",[[213,2],[213,29]],[[213,14],[213,29]],["snitch_ipu_alu"],["variable","logic"]],["shift_result",[[215,2],[215,27]],[[215,15],[215,27]],["snitch_ipu_alu"],["variable","logic"]],["shift_result_ext",[[216,2],[216,31]],[[216,15],[216,31]],["snitch_ipu_alu"],["variable","logic"]],["shift_result_rev",[[217,2],[217,31]],[[217,15],[217,31]],["snitch_ipu_alu"],["variable","logic"]],["bfp_op",[[220,2],[220,14]],[[220,8],[220,14]],["snitch_ipu_alu"],["variable","logic"]],["bfp_len",[[221,2],[221,22]],[[221,15],[221,22]],["snitch_ipu_alu"],["variable","logic"]],["bfp_off",[[222,2],[222,22]],[[222,15],[222,22]],["snitch_ipu_alu"],["variable","logic"]],["bfp_mask",[[223,2],[223,23]],[[223,15],[223,23]],["snitch_ipu_alu"],["variable","logic"]],["bfp_mask_rev",[[224,2],[224,27]],[[224,15],[224,27]],["snitch_ipu_alu"],["variable","logic"]],["bfp_result",[[225,2],[225,25]],[[225,15],[225,25]],["snitch_ipu_alu"],["variable","logic"]],["bwlogic_or",[[321,2],[321,18]],[[321,8],[321,18]],["snitch_ipu_alu"],["variable","logic"]],["bwlogic_and",[[322,2],[322,19]],[[322,8],[322,19]],["snitch_ipu_alu"],["variable","logic"]],["bwlogic_operand_b",[[323,2],[323,32]],[[323,15],[323,32]],["snitch_ipu_alu"],["variable","logic"]],["bwlogic_or_result",[[324,2],[324,32]],[[324,15],[324,32]],["snitch_ipu_alu"],["variable","logic"]],["bwlogic_and_result",[[325,2],[325,33]],[[325,15],[325,33]],["snitch_ipu_alu"],["variable","logic"]],["bwlogic_xor_result",[[326,2],[326,33]],[[326,15],[326,33]],["snitch_ipu_alu"],["variable","logic"]],["bwlogic_result",[[327,2],[327,29]],[[327,15],[327,29]],["snitch_ipu_alu"],["variable","logic"]],["bwlogic_op_b_negate",[[329,2],[329,27]],[[329,8],[329,27]],["snitch_ipu_alu"],["variable","logic"]],["bitcnt_result",[[359,2],[359,28]],[[359,15],[359,28]],["snitch_ipu_alu"],["variable","logic"]],["minmax_result",[[360,2],[360,28]],[[360,15],[360,28]],["snitch_ipu_alu"],["variable","logic"]],["pack_result",[[361,2],[361,26]],[[361,15],[361,26]],["snitch_ipu_alu"],["variable","logic"]],["sext_result",[[362,2],[362,26]],[[362,15],[362,26]],["snitch_ipu_alu"],["variable","logic"]],["singlebit_result",[[363,2],[363,31]],[[363,15],[363,31]],["snitch_ipu_alu"],["variable","logic"]],["rev_result",[[364,2],[364,25]],[[364,15],[364,25]],["snitch_ipu_alu"],["variable","logic"]],["shuffle_result",[[365,2],[365,29]],[[365,15],[365,29]],["snitch_ipu_alu"],["variable","logic"]],["butterfly_result",[[366,2],[366,31]],[[366,15],[366,31]],["snitch_ipu_alu"],["variable","logic"]],["invbutterfly_result",[[367,2],[367,34]],[[367,15],[367,34]],["snitch_ipu_alu"],["variable","logic"]],["clmul_result",[[368,2],[368,27]],[[368,15],[368,27]],["snitch_ipu_alu"],["variable","logic"]],["multicycle_result",[[369,2],[369,32]],[[369,15],[369,32]],["snitch_ipu_alu"],["variable","logic"]],["zbe_op",[[382,4],[382,23]],[[382,17],[382,23]],["snitch_ipu_alu"],["variable","logic"]],["bitcnt_ctz",[[383,4],[383,27]],[[383,17],[383,27]],["snitch_ipu_alu"],["variable","logic"]],["bitcnt_clz",[[384,4],[384,27]],[[384,17],[384,27]],["snitch_ipu_alu"],["variable","logic"]],["bitcnt_cz",[[385,4],[385,26]],[[385,17],[385,26]],["snitch_ipu_alu"],["variable","logic"]],["bitcnt_bits",[[386,4],[386,28]],[[386,17],[386,28]],["snitch_ipu_alu"],["variable","logic"]],["bitcnt_mask_op",[[387,4],[387,31]],[[387,17],[387,31]],["snitch_ipu_alu"],["variable","logic"]],["bitcnt_bit_mask",[[388,4],[388,32]],[[388,17],[388,32]],["snitch_ipu_alu"],["variable","logic"]],["bitcnt_partial",[[389,4],[389,36]],[[389,17],[389,31]],["snitch_ipu_alu"],["variable","logic"]],["bitcnt_partial_lsb_d",[[390,4],[390,37]],[[390,17],[390,37]],["snitch_ipu_alu"],["variable","logic"]],["bitcnt_partial_msb_d",[[391,4],[391,37]],[[391,17],[391,37]],["snitch_ipu_alu"],["variable","logic"]],["packu",[[517,4],[517,15]],[[517,10],[517,15]],["snitch_ipu_alu"],["variable","logic"]],["packh",[[518,4],[518,15]],[[518,10],[518,15]],["snitch_ipu_alu"],["variable","logic"]],["zbp_shift_amt",[[558,4],[558,29]],[[558,16],[558,29]],["snitch_ipu_alu"],["variable","logic"]],["gorc_op",[[559,4],[559,17]],[[559,10],[559,17]],["snitch_ipu_alu"],["variable","logic"]],["crc_hmode",[[599,4],[599,19]],[[599,10],[599,19]],["snitch_ipu_alu"],["variable","logic"]],["crc_bmode",[[600,4],[600,19]],[[600,10],[600,19]],["snitch_ipu_alu"],["variable","logic"]],["clmul_result_rev",[[601,4],[601,33]],[[601,17],[601,33]],["snitch_ipu_alu"],["variable","logic"]],["ShuffleMaskL",[[609,6],[610,72]],[[609,30],[609,42]],["snitch_ipu_alu"],["localparam","logic"]],["ShuffleMaskR",[[611,6],[612,72]],[[611,30],[611,42]],["snitch_ipu_alu"],["localparam","logic"]],["FlipMaskL",[[614,6],[615,72]],[[614,30],[614,39]],["snitch_ipu_alu"],["localparam","logic"]],["FlipMaskR",[[616,6],[617,72]],[[616,30],[616,39]],["snitch_ipu_alu"],["localparam","logic"]],["ShuffleMaskNot",[[619,6],[619,37]],[[619,19],[619,33]],["snitch_ipu_alu"],["variable","logic"]],["shuffle_flip",[[624,6],[624,24]],[[624,12],[624,24]],["snitch_ipu_alu"],["variable","logic"]],["shuffle_mode",[[627,6],[627,30]],[[627,18],[627,30]],["snitch_ipu_alu"],["variable","logic"]],["bitcnt_partial_q",[[731,6],[731,40]],[[731,19],[731,35]],["snitch_ipu_alu"],["variable","logic"]],["butterfly_mask_l",[[786,6],[786,38]],[[786,19],[786,35]],["snitch_ipu_alu"],["variable","logic"]],["butterfly_mask_r",[[787,6],[787,38]],[[787,19],[787,35]],["snitch_ipu_alu"],["variable","logic"]],["butterfly_mask_not",[[788,6],[788,40]],[[788,19],[788,37]],["snitch_ipu_alu"],["variable","logic"]],["lrotc_stage",[[789,6],[789,34]],[[789,19],[789,30]],["snitch_ipu_alu"],["variable","logic"]],["clmul_rmode",[[931,6],[931,23]],[[931,12],[931,23]],["snitch_ipu_alu"],["variable","logic"]],["clmul_hmode",[[932,6],[932,23]],[[932,12],[932,23]],["snitch_ipu_alu"],["variable","logic"]],["clmul_op_a",[[933,6],[933,29]],[[933,19],[933,29]],["snitch_ipu_alu"],["variable","logic"]],["clmul_op_b",[[934,6],[934,29]],[[934,19],[934,29]],["snitch_ipu_alu"],["variable","logic"]],["operand_b_rev",[[935,6],[935,32]],[[935,19],[935,32]],["snitch_ipu_alu"],["variable","logic"]],["clmul_and_stage",[[936,6],[936,38]],[[936,19],[936,34]],["snitch_ipu_alu"],["variable","logic"]],["clmul_xor_stage1",[[937,6],[937,39]],[[937,19],[937,35]],["snitch_ipu_alu"],["variable","logic"]],["clmul_xor_stage2",[[938,6],[938,38]],[[938,19],[938,35]],["snitch_ipu_alu"],["variable","logic"]],["clmul_xor_stage3",[[939,6],[939,38]],[[939,19],[939,35]],["snitch_ipu_alu"],["variable","logic"]],["clmul_xor_stage4",[[940,6],[940,38]],[[940,19],[940,35]],["snitch_ipu_alu"],["variable","logic"]],["clmul_result_raw",[[942,6],[942,35]],[[942,19],[942,35]],["snitch_ipu_alu"],["variable","logic"]],["Crc32Polynomial",[[952,6],[952,62]],[[952,30],[952,45]],["snitch_ipu_alu"],["localparam","logic"]],["Crc32MuRev",[[953,6],[953,57]],[[953,30],[953,40]],["snitch_ipu_alu"],["localparam","logic"]],["Crc32CPolynomial",[[955,6],[955,63]],[[955,30],[955,46]],["snitch_ipu_alu"],["localparam","logic"]],["Crc32CMuRev",[[956,6],[956,58]],[[956,30],[956,41]],["snitch_ipu_alu"],["localparam","logic"]],["crc_op",[[958,6],[958,18]],[[958,12],[958,18]],["snitch_ipu_alu"],["variable","logic"]],["crc_cpoly",[[960,6],[960,21]],[[960,12],[960,21]],["snitch_ipu_alu"],["variable","logic"]],["crc_operand",[[962,6],[962,30]],[[962,19],[962,30]],["snitch_ipu_alu"],["variable","logic"]],["crc_poly",[[963,6],[963,27]],[[963,19],[963,27]],["snitch_ipu_alu"],["variable","logic"]],["crc_mu_rev",[[964,6],[964,29]],[[964,19],[964,29]],["snitch_ipu_alu"],["variable","logic"]]],[["snitch_ipu_pkg",["*"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch_ipu/src/snitch_ipu_pkg.sv",[[[[[["snitch_ipu_pkg",[[4,0],[4,23]],[[4,8],[4,22]],[],["package"]],[113,10]],[[["RV32BNone",[[8,4],[8,13]],[[8,4],[8,13]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum72"]],["RV32BBalanced",[[9,4],[9,17]],[[9,4],[9,17]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum72"]],["RV32BFull",[[10,4],[10,13]],[[10,4],[10,13]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum72"]],["rv32b_e",[[7,2],[11,12]],[[11,4],[11,11]],["snitch_ipu_pkg"],["typedef","#AnonymousEnum72"]],["ALU_ADD",[[15,4],[15,11]],[[15,4],[15,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SUB",[[16,4],[16,11]],[[16,4],[16,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_XOR",[[19,4],[19,11]],[[19,4],[19,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_OR",[[20,4],[20,10]],[[20,4],[20,10]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_AND",[[21,4],[21,11]],[[21,4],[21,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_XNOR",[[23,4],[23,12]],[[23,4],[23,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_ORN",[[24,4],[24,11]],[[24,4],[24,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_ANDN",[[25,4],[25,12]],[[25,4],[25,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SRA",[[28,4],[28,11]],[[28,4],[28,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SRL",[[29,4],[29,11]],[[29,4],[29,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SLL",[[30,4],[30,11]],[[30,4],[30,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SRO",[[32,4],[32,11]],[[32,4],[32,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SLO",[[33,4],[33,11]],[[33,4],[33,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_ROR",[[34,4],[34,11]],[[34,4],[34,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_ROL",[[35,4],[35,11]],[[35,4],[35,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_GREV",[[36,4],[36,12]],[[36,4],[36,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_GORC",[[37,4],[37,12]],[[37,4],[37,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SHFL",[[38,4],[38,12]],[[38,4],[38,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_UNSHFL",[[39,4],[39,14]],[[39,4],[39,14]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_LT",[[42,4],[42,10]],[[42,4],[42,10]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_LTU",[[43,4],[43,11]],[[43,4],[43,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_GE",[[44,4],[44,10]],[[44,4],[44,10]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_GEU",[[45,4],[45,11]],[[45,4],[45,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_EQ",[[46,4],[46,10]],[[46,4],[46,10]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_NE",[[47,4],[47,10]],[[47,4],[47,10]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_MIN",[[49,4],[49,11]],[[49,4],[49,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_MINU",[[50,4],[50,12]],[[50,4],[50,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_MAX",[[51,4],[51,11]],[[51,4],[51,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_MAXU",[[52,4],[52,12]],[[52,4],[52,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_PACK",[[56,4],[56,12]],[[56,4],[56,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_PACKU",[[57,4],[57,13]],[[57,4],[57,13]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_PACKH",[[58,4],[58,13]],[[58,4],[58,13]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SEXTB",[[62,4],[62,13]],[[62,4],[62,13]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SEXTH",[[63,4],[63,13]],[[63,4],[63,13]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_CLZ",[[67,4],[67,11]],[[67,4],[67,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_CTZ",[[68,4],[68,11]],[[68,4],[68,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_PCNT",[[69,4],[69,12]],[[69,4],[69,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SLT",[[72,4],[72,11]],[[72,4],[72,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SLTU",[[73,4],[73,12]],[[73,4],[73,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_CMOV",[[77,4],[77,12]],[[77,4],[77,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_CMIX",[[78,4],[78,12]],[[78,4],[78,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_FSL",[[79,4],[79,11]],[[79,4],[79,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_FSR",[[80,4],[80,11]],[[80,4],[80,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SBSET",[[84,4],[84,13]],[[84,4],[84,13]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SBCLR",[[85,4],[85,13]],[[85,4],[85,13]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SBINV",[[86,4],[86,13]],[[86,4],[86,13]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_SBEXT",[[87,4],[87,13]],[[87,4],[87,13]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_BEXT",[[91,4],[91,12]],[[91,4],[91,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_BDEP",[[92,4],[92,12]],[[92,4],[92,12]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_BFP",[[96,4],[96,11]],[[96,4],[96,11]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_CLMUL",[[100,4],[100,13]],[[100,4],[100,13]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_CLMULR",[[101,4],[101,14]],[[101,4],[101,14]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_CLMULH",[[102,4],[102,14]],[[102,4],[102,14]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_CRC32_B",[[105,4],[105,15]],[[105,4],[105,15]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_CRC32C_B",[[106,4],[106,16]],[[106,4],[106,16]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_CRC32_H",[[107,4],[107,15]],[[107,4],[107,15]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_CRC32C_H",[[108,4],[108,16]],[[108,4],[108,16]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_CRC32_W",[[109,4],[109,15]],[[109,4],[109,15]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["ALU_CRC32C_W",[[110,4],[110,16]],[[110,4],[110,16]],["snitch_ipu_pkg"],["enum_member","#AnonymousEnum73"]],["alu_op_e",[[13,2],[111,13]],[[111,4],[111,12]],["snitch_ipu_pkg"],["typedef","#AnonymousEnum73"]]]]]]],[],0]],["/workspaces/stitch_cluster/hw/snitch_ssr/include/snitch_ssr/typedef.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/hw/snitch_ssr/include/snitch_ssr/typedef.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["SSR_TYPEDEF_SVH_",[[7,0],[9,0]],[[7,8],[7,24]],["source.systemverilog"],["macro"]],["SSR_ISECT_TYPEDEF_MST_REQ_T",[[9,0],[18,0]],[[9,8],[9,35]],["source.systemverilog"],["macro"]],["SSR_ISECT_TYPEDEF_MST_RSP_T",[[18,0],[26,0]],[[18,8],[18,35]],["source.systemverilog"],["macro"]],["SSR_ISECT_TYPEDEF_SLV_REQ_T",[[26,0],[33,0]],[[26,8],[26,35]],["source.systemverilog"],["macro"]],["SSR_ISECT_TYPEDEF_SLV_RSP_T",[[33,0],[40,0]],[[33,8],[33,35]],["source.systemverilog"],["macro"]],["SSR_ISECT_TYPEDEF_ALL",[[40,0],[46,0]],[[40,8],[40,29]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch_ssr/src/snitch_ssr_addr_gen.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_ssr/src/snitch_ssr_credit_counter.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_ssr/src/snitch_ssr_indirector.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_ssr/src/snitch_ssr_intersector.sv",[[[[[["snitch_ssr_intersector",[[8,0],[26,2]],[[8,7],[8,29]],[],["module"]],[104,9]],[[["StreamctlDepth",[[9,2],[9,43]],[[9,25],[9,39]],["snitch_ssr_intersector"],["parameter-port","unsigned"]],["isect_mst_req_t",[[10,2],[10,40]],[[10,17],[10,32]],["snitch_ssr_intersector"],["parameter-port","#Unknown"]],["isect_mst_rsp_t",[[11,2],[11,40]],[[11,17],[11,32]],["snitch_ssr_intersector"],["parameter-port","#Unknown"]],["isect_slv_req_t",[[12,2],[12,40]],[[12,17],[12,32]],["snitch_ssr_intersector"],["parameter-port","#Unknown"]],["isect_slv_rsp_t",[[13,2],[13,40]],[[13,17],[13,32]],["snitch_ssr_intersector"],["parameter-port","#Unknown"]],["clk_i",[[15,2],[15,20]],[[15,15],[15,20]],["snitch_ssr_intersector"],["port","logic"]],["rst_ni",[[16,2],[16,21]],[[16,15],[16,21]],["snitch_ssr_intersector"],["port","logic"]],["mst_req_i",[[18,2],[18,41]],[[18,32],[18,41]],["snitch_ssr_intersector"],["port","isect_mst_req_t"]],["mst_rsp_o",[[19,2],[19,41]],[[19,32],[19,41]],["snitch_ssr_intersector"],["port","isect_mst_rsp_t"]],["slv_req_i",[[20,2],[20,41]],[[20,32],[20,41]],["snitch_ssr_intersector"],["port","isect_slv_req_t"]],["slv_rsp_o",[[21,2],[21,41]],[[21,32],[21,41]],["snitch_ssr_intersector"],["port","isect_slv_rsp_t"]],["streamctl_done_o",[[23,2],[23,32]],[[23,16],[23,32]],["snitch_ssr_intersector"],["port","logic"]],["streamctl_valid_o",[[24,2],[24,33]],[[24,16],[24,33]],["snitch_ssr_intersector"],["port","logic"]],["streamctl_ready_i",[[25,2],[25,33]],[[25,16],[25,33]],["snitch_ssr_intersector"],["port","logic"]],["isect_match",[[28,2],[28,19]],[[28,8],[28,19]],["snitch_ssr_intersector"],["variable","logic"]],["isect_mslag",[[28,2],[28,32]],[[28,21],[28,32]],["snitch_ssr_intersector"],["variable","isect_match"]],["isect_ena",[[29,2],[29,17]],[[29,8],[29,17]],["snitch_ssr_intersector"],["variable","logic"]],["meta_ena",[[29,2],[29,27]],[[29,19],[29,27]],["snitch_ssr_intersector"],["variable","isect_ena"]],["merge_ena",[[29,2],[29,38]],[[29,29],[29,38]],["snitch_ssr_intersector"],["variable","meta_ena"]],["mst_slv_ena",[[29,2],[29,51]],[[29,40],[29,51]],["snitch_ssr_intersector"],["variable","merge_ena"]],["src_valid",[[30,2],[30,17]],[[30,8],[30,17]],["snitch_ssr_intersector"],["variable","logic"]],["dst_slv_ready",[[31,2],[31,21]],[[31,8],[31,21]],["snitch_ssr_intersector"],["variable","logic"]],["dst_str_ready",[[31,2],[31,36]],[[31,23],[31,36]],["snitch_ssr_intersector"],["variable","dst_slv_ready"]],["dst_all_ready",[[31,2],[31,51]],[[31,38],[31,51]],["snitch_ssr_intersector"],["variable","dst_str_ready"]],["isect_done",[[32,2],[32,18]],[[32,8],[32,18]],["snitch_ssr_intersector"],["variable","logic"]],["isect_msout",[[32,2],[32,31]],[[32,20],[32,31]],["snitch_ssr_intersector"],["variable","isect_done"]],["i_fifo_streamctl",[[86,2],[102,3]],[[90,4],[90,20]],["snitch_ssr_intersector"],["instance","stream_fifo"]]],[["snitch_ssr_pkg",["*"]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/hw/snitch_ssr/src/snitch_ssr_pkg.sv",[[[[[["snitch_ssr_pkg",[[8,0],[8,23]],[[8,8],[8,22]],[],["package"]],[69,10]],[[["ssr_cfg_t",[[11,2],[27,14]],[[27,4],[27,13]],["snitch_ssr_pkg"],["typedef","#AnonymousStructUnion156"]],["isect_cfg_t",[[30,2],[39,16]],[[39,4],[39,15]],["snitch_ssr_pkg"],["typedef","#AnonymousStructUnion157"]],["cfg_alias_fields_t",[[43,2],[47,23]],[[47,4],[47,22]],["snitch_ssr_pkg"],["typedef","#AnonymousStructUnion158"]],["cfg_status_upper_t",[[50,2],[55,23]],[[55,4],[55,22]],["snitch_ssr_pkg"],["typedef","#AnonymousStructUnion159"]],["idx_flags_t",[[58,2],[60,16]],[[60,4],[60,15]],["snitch_ssr_pkg"],["typedef","#AnonymousStructUnion160"]],["cfg_idx_ctl_t",[[63,2],[67,18]],[[67,4],[67,17]],["snitch_ssr_pkg"],["typedef","#AnonymousStructUnion161"]]],[],[[[["#AnonymousStructUnion156",[[11,10],[27,3]],[[11,10],[11,16]],["snitch_ssr_pkg"],["struct"]],[27,2]],[[["Indirection",[[12,4],[12,29]],[[12,18],[12,29]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["IsectMaster",[[13,4],[13,29]],[[13,18],[13,29]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["IsectMasterIdx",[[14,4],[14,32]],[[14,18],[14,32]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["IsectSlave",[[15,4],[15,28]],[[15,18],[15,28]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["IsectSlaveSpill",[[16,4],[16,33]],[[16,18],[16,33]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["IndirOutSpill",[[17,4],[17,31]],[[17,18],[17,31]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["NumLoops",[[18,4],[18,26]],[[18,18],[18,26]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["IndexWidth",[[19,4],[19,28]],[[19,18],[19,28]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["PointerWidth",[[20,4],[20,30]],[[20,18],[20,30]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["ShiftWidth",[[21,4],[21,28]],[[21,18],[21,28]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["RptWidth",[[22,4],[22,26]],[[22,18],[22,26]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["IndexCredits",[[23,4],[23,30]],[[23,18],[23,30]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["IsectSlaveCredits",[[24,4],[24,35]],[[24,18],[24,35]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["DataCredits",[[25,4],[25,29]],[[25,18],[25,29]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]],["MuxRespDepth",[[26,4],[26,30]],[[26,18],[26,30]],["snitch_ssr_pkg","#AnonymousStructUnion156"],["struct_union_member"]]]]],[[["#AnonymousStructUnion157",[[30,10],[39,3]],[[30,10],[30,16]],["snitch_ssr_pkg"],["struct"]],[39,2]],[[["IndexWidth",[[31,4],[31,28]],[[31,18],[31,28]],["snitch_ssr_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["NumMaster0",[[32,4],[32,28]],[[32,18],[32,28]],["snitch_ssr_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["NumMaster1",[[33,4],[33,28]],[[33,18],[33,28]],["snitch_ssr_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["NumSlave",[[34,4],[34,26]],[[34,18],[34,26]],["snitch_ssr_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["IdxMaster0",[[35,4],[35,28]],[[35,18],[35,28]],["snitch_ssr_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["IdxMaster1",[[36,4],[36,28]],[[36,18],[36,28]],["snitch_ssr_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["IdxSlave",[[37,4],[37,26]],[[37,18],[37,26]],["snitch_ssr_pkg","#AnonymousStructUnion157"],["struct_union_member"]],["StreamctlDepth",[[38,4],[38,32]],[[38,18],[38,32]],["snitch_ssr_pkg","#AnonymousStructUnion157"],["struct_union_member"]]]]],[[["#AnonymousStructUnion158",[[43,10],[47,3]],[[43,10],[43,16]],["snitch_ssr_pkg"],["struct"]],[47,2]],[[["no_indir",[[44,4],[44,18]],[[44,10],[44,18]],["snitch_ssr_pkg","#AnonymousStructUnion158"],["struct_union_member"]],["write",[[45,4],[45,15]],[[45,10],[45,15]],["snitch_ssr_pkg","#AnonymousStructUnion158"],["struct_union_member"]],["dims",[[46,4],[46,20]],[[46,16],[46,20]],["snitch_ssr_pkg","#AnonymousStructUnion158"],["struct_union_member"]]]]],[[["#AnonymousStructUnion159",[[50,10],[55,3]],[[50,10],[50,16]],["snitch_ssr_pkg"],["struct"]],[55,2]],[[["done",[[51,4],[51,14]],[[51,10],[51,14]],["snitch_ssr_pkg","#AnonymousStructUnion159"],["struct_union_member"]],["write",[[52,4],[52,15]],[[52,10],[52,15]],["snitch_ssr_pkg","#AnonymousStructUnion159"],["struct_union_member"]],["dims",[[53,4],[53,20]],[[53,16],[53,20]],["snitch_ssr_pkg","#AnonymousStructUnion159"],["struct_union_member"]],["indir",[[54,4],[54,15]],[[54,10],[54,15]],["snitch_ssr_pkg","#AnonymousStructUnion159"],["struct_union_member"]]]]],[[["#AnonymousStructUnion160",[[58,10],[60,3]],[[58,10],[58,16]],["snitch_ssr_pkg"],["struct"]],[60,2]],[[["merge",[[59,4],[59,15]],[[59,10],[59,15]],["snitch_ssr_pkg","#AnonymousStructUnion160"],["struct_union_member"]]]]],[[["#AnonymousStructUnion161",[[63,10],[67,3]],[[63,10],[63,16]],["snitch_ssr_pkg"],["struct"]],[67,2]],[[["flags",[[64,4],[64,21]],[[64,16],[64,21]],["snitch_ssr_pkg","#AnonymousStructUnion161"],["struct_union_member"]],["shift",[[65,4],[65,21]],[[65,16],[65,21]],["snitch_ssr_pkg","#AnonymousStructUnion161"],["struct_union_member"]],["size",[[66,4],[66,20]],[[66,16],[66,20]],["snitch_ssr_pkg","#AnonymousStructUnion161"],["struct_union_member"]]]]]]]]]],[],0]],["/workspaces/stitch_cluster/hw/snitch_ssr/src/snitch_ssr_streamer.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_ssr/src/snitch_ssr_switch.sv",[[[[[["snitch_ssr_switch",[[7,0],[35,2]],[[7,7],[7,24]],[],["module"]],[87,9]],[[["DataWidth",[[8,2],[8,39]],[[8,25],[8,34]],["snitch_ssr_switch"],["parameter-port","unsigned"]],["NumSsrs",[[9,2],[9,39]],[[9,25],[9,32]],["snitch_ssr_switch"],["parameter-port","unsigned"]],["RPorts",[[10,2],[10,39]],[[10,25],[10,31]],["snitch_ssr_switch"],["parameter-port","unsigned"]],["WPorts",[[11,2],[11,39]],[[11,25],[11,31]],["snitch_ssr_switch"],["parameter-port","unsigned"]],["SsrRegs",[[12,2],[12,49]],[[12,37],[12,44]],["snitch_ssr_switch"],["parameter-port","logic"]],["Ports",[[14,2],[14,48]],[[14,25],[14,30]],["snitch_ssr_switch"],["parameter-port","unsigned"]],["data_t",[[15,2],[15,47]],[[15,17],[15,23]],["snitch_ssr_switch"],["parameter-port","#Unknown"]],["ssr_raddr_i",[[18,2],[18,45]],[[18,34],[18,45]],["snitch_ssr_switch"],["port","logic"]],["ssr_rdata_o",[[19,2],[19,45]],[[19,34],[19,45]],["snitch_ssr_switch"],["port","data_t"]],["ssr_rvalid_i",[[20,2],[20,46]],[[20,34],[20,46]],["snitch_ssr_switch"],["port","logic"]],["ssr_rready_o",[[21,2],[21,46]],[[21,34],[21,46]],["snitch_ssr_switch"],["port","logic"]],["ssr_rdone_i",[[22,2],[22,45]],[[22,34],[22,45]],["snitch_ssr_switch"],["port","logic"]],["ssr_waddr_i",[[24,2],[24,45]],[[24,34],[24,45]],["snitch_ssr_switch"],["port","logic"]],["ssr_wdata_i",[[25,2],[25,45]],[[25,34],[25,45]],["snitch_ssr_switch"],["port","data_t"]],["ssr_wvalid_i",[[26,2],[26,46]],[[26,34],[26,46]],["snitch_ssr_switch"],["port","logic"]],["ssr_wready_o",[[27,2],[27,46]],[[27,34],[27,46]],["snitch_ssr_switch"],["port","logic"]],["ssr_wdone_i",[[28,2],[28,45]],[[28,34],[28,45]],["snitch_ssr_switch"],["port","logic"]],["lane_rdata_i",[[30,2],[30,46]],[[30,34],[30,46]],["snitch_ssr_switch"],["port","data_t"]],["lane_wdata_o",[[31,2],[31,46]],[[31,34],[31,46]],["snitch_ssr_switch"],["port","data_t"]],["lane_write_o",[[32,2],[32,46]],[[32,34],[32,46]],["snitch_ssr_switch"],["port","logic"]],["lane_valid_i",[[33,2],[33,46]],[[33,34],[33,46]],["snitch_ssr_switch"],["port","logic"]],["lane_ready_o",[[34,2],[34,46]],[[34,34],[34,46]],["snitch_ssr_switch"],["port","logic"]],["ssr_addr",[[37,2],[37,35]],[[37,27],[37,35]],["snitch_ssr_switch"],["variable","logic"]],["ssr_rdata",[[38,2],[38,36]],[[38,27],[38,36]],["snitch_ssr_switch"],["variable","data_t"]],["ssr_wdata",[[39,2],[39,36]],[[39,27],[39,36]],["snitch_ssr_switch"],["variable","data_t"]],["ssr_valid",[[40,2],[40,36]],[[40,27],[40,36]],["snitch_ssr_switch"],["variable","logic"]],["ssr_ready",[[41,2],[41,36]],[[41,27],[41,36]],["snitch_ssr_switch"],["variable","logic"]],["ssr_done",[[42,2],[42,35]],[[42,27],[42,35]],["snitch_ssr_switch"],["variable","logic"]],["ssr_write",[[43,2],[43,36]],[[43,27],[43,36]],["snitch_ssr_switch"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch_ssr/src/snitch_ssr.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch_vm/src/snitch_ptw.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/snitch/include/snitch_vm/typedef.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/hw/snitch/include/snitch_vm/typedef.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["SNITCH_VM_TYPEDEF_SVH_",[[7,0],[9,2]],[[7,8],[7,30]],["source.systemverilog"],["macro"]],["SNITCH_VM_TYPEDEF",[[9,2],[33,0]],[[9,10],[9,27]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch/src/riscv_instr.sv",[[[[[["riscv_instr",[[6,0],[6,20]],[[6,8],[6,19]],[],["package"]],[1201,10]],[[["SLLI_RV32",[[7,2],[7,84]],[[7,26],[7,35]],["riscv_instr"],["localparam","logic"]],["SRLI_RV32",[[8,2],[8,84]],[[8,26],[8,35]],["riscv_instr"],["localparam","logic"]],["SRAI_RV32",[[9,2],[9,84]],[[9,26],[9,35]],["riscv_instr"],["localparam","logic"]],["FRFLAGS",[[10,2],[10,84]],[[10,26],[10,33]],["riscv_instr"],["localparam","logic"]],["FSFLAGS",[[11,2],[11,84]],[[11,26],[11,33]],["riscv_instr"],["localparam","logic"]],["FSFLAGSI",[[12,2],[12,84]],[[12,26],[12,34]],["riscv_instr"],["localparam","logic"]],["FRRM",[[13,2],[13,84]],[[13,26],[13,30]],["riscv_instr"],["localparam","logic"]],["FSRM",[[14,2],[14,84]],[[14,26],[14,30]],["riscv_instr"],["localparam","logic"]],["FSRMI",[[15,2],[15,84]],[[15,26],[15,31]],["riscv_instr"],["localparam","logic"]],["FSCSR",[[16,2],[16,84]],[[16,26],[16,31]],["riscv_instr"],["localparam","logic"]],["FRCSR",[[17,2],[17,84]],[[17,26],[17,31]],["riscv_instr"],["localparam","logic"]],["RDCYCLE",[[18,2],[18,84]],[[18,26],[18,33]],["riscv_instr"],["localparam","logic"]],["RDTIME",[[19,2],[19,84]],[[19,26],[19,32]],["riscv_instr"],["localparam","logic"]],["RDINSTRET",[[20,2],[20,84]],[[20,26],[20,35]],["riscv_instr"],["localparam","logic"]],["RDCYCLEH",[[21,2],[21,84]],[[21,26],[21,34]],["riscv_instr"],["localparam","logic"]],["RDTIMEH",[[22,2],[22,84]],[[22,26],[22,33]],["riscv_instr"],["localparam","logic"]],["RDINSTRETH",[[23,2],[23,84]],[[23,26],[23,36]],["riscv_instr"],["localparam","logic"]],["SCALL",[[24,2],[24,84]],[[24,26],[24,31]],["riscv_instr"],["localparam","logic"]],["SBREAK",[[25,2],[25,84]],[[25,26],[25,32]],["riscv_instr"],["localparam","logic"]],["FMV_X_S",[[26,2],[26,84]],[[26,26],[26,33]],["riscv_instr"],["localparam","logic"]],["FMV_S_X",[[27,2],[27,84]],[[27,26],[27,33]],["riscv_instr"],["localparam","logic"]],["FENCE_TSO",[[28,2],[28,84]],[[28,26],[28,35]],["riscv_instr"],["localparam","logic"]],["PAUSE",[[29,2],[29,84]],[[29,26],[29,31]],["riscv_instr"],["localparam","logic"]],["BEQ",[[30,2],[30,84]],[[30,26],[30,29]],["riscv_instr"],["localparam","logic"]],["BNE",[[31,2],[31,84]],[[31,26],[31,29]],["riscv_instr"],["localparam","logic"]],["BLT",[[32,2],[32,84]],[[32,26],[32,29]],["riscv_instr"],["localparam","logic"]],["BGE",[[33,2],[33,84]],[[33,26],[33,29]],["riscv_instr"],["localparam","logic"]],["BLTU",[[34,2],[34,84]],[[34,26],[34,30]],["riscv_instr"],["localparam","logic"]],["BGEU",[[35,2],[35,84]],[[35,26],[35,30]],["riscv_instr"],["localparam","logic"]],["JALR",[[36,2],[36,84]],[[36,26],[36,30]],["riscv_instr"],["localparam","logic"]],["JAL",[[37,2],[37,84]],[[37,26],[37,29]],["riscv_instr"],["localparam","logic"]],["LUI",[[38,2],[38,84]],[[38,26],[38,29]],["riscv_instr"],["localparam","logic"]],["AUIPC",[[39,2],[39,84]],[[39,26],[39,31]],["riscv_instr"],["localparam","logic"]],["ADDI",[[40,2],[40,84]],[[40,26],[40,30]],["riscv_instr"],["localparam","logic"]],["SLLI",[[41,2],[41,84]],[[41,26],[41,30]],["riscv_instr"],["localparam","logic"]],["SLTI",[[42,2],[42,84]],[[42,26],[42,30]],["riscv_instr"],["localparam","logic"]],["SLTIU",[[43,2],[43,84]],[[43,26],[43,31]],["riscv_instr"],["localparam","logic"]],["XORI",[[44,2],[44,84]],[[44,26],[44,30]],["riscv_instr"],["localparam","logic"]],["SRLI",[[45,2],[45,84]],[[45,26],[45,30]],["riscv_instr"],["localparam","logic"]],["SRAI",[[46,2],[46,84]],[[46,26],[46,30]],["riscv_instr"],["localparam","logic"]],["ORI",[[47,2],[47,84]],[[47,26],[47,29]],["riscv_instr"],["localparam","logic"]],["ANDI",[[48,2],[48,84]],[[48,26],[48,30]],["riscv_instr"],["localparam","logic"]],["ADD",[[49,2],[49,84]],[[49,26],[49,29]],["riscv_instr"],["localparam","logic"]],["SUB",[[50,2],[50,84]],[[50,26],[50,29]],["riscv_instr"],["localparam","logic"]],["SLL",[[51,2],[51,84]],[[51,26],[51,29]],["riscv_instr"],["localparam","logic"]],["SLT",[[52,2],[52,84]],[[52,26],[52,29]],["riscv_instr"],["localparam","logic"]],["SLTU",[[53,2],[53,84]],[[53,26],[53,30]],["riscv_instr"],["localparam","logic"]],["XOR",[[54,2],[54,84]],[[54,26],[54,29]],["riscv_instr"],["localparam","logic"]],["SRL",[[55,2],[55,84]],[[55,26],[55,29]],["riscv_instr"],["localparam","logic"]],["SRA",[[56,2],[56,84]],[[56,26],[56,29]],["riscv_instr"],["localparam","logic"]],["OR",[[57,2],[57,84]],[[57,26],[57,28]],["riscv_instr"],["localparam","logic"]],["AND",[[58,2],[58,84]],[[58,26],[58,29]],["riscv_instr"],["localparam","logic"]],["LB",[[59,2],[59,84]],[[59,26],[59,28]],["riscv_instr"],["localparam","logic"]],["LH",[[60,2],[60,84]],[[60,26],[60,28]],["riscv_instr"],["localparam","logic"]],["LW",[[61,2],[61,84]],[[61,26],[61,28]],["riscv_instr"],["localparam","logic"]],["LBU",[[62,2],[62,84]],[[62,26],[62,29]],["riscv_instr"],["localparam","logic"]],["LHU",[[63,2],[63,84]],[[63,26],[63,29]],["riscv_instr"],["localparam","logic"]],["SB",[[64,2],[64,84]],[[64,26],[64,28]],["riscv_instr"],["localparam","logic"]],["SH",[[65,2],[65,84]],[[65,26],[65,28]],["riscv_instr"],["localparam","logic"]],["SW",[[66,2],[66,84]],[[66,26],[66,28]],["riscv_instr"],["localparam","logic"]],["FENCE",[[67,2],[67,84]],[[67,26],[67,31]],["riscv_instr"],["localparam","logic"]],["FENCE_I",[[68,2],[68,84]],[[68,26],[68,33]],["riscv_instr"],["localparam","logic"]],["ADDIW",[[69,2],[69,84]],[[69,26],[69,31]],["riscv_instr"],["localparam","logic"]],["SLLIW",[[70,2],[70,84]],[[70,26],[70,31]],["riscv_instr"],["localparam","logic"]],["SRLIW",[[71,2],[71,84]],[[71,26],[71,31]],["riscv_instr"],["localparam","logic"]],["SRAIW",[[72,2],[72,84]],[[72,26],[72,31]],["riscv_instr"],["localparam","logic"]],["ADDW",[[73,2],[73,84]],[[73,26],[73,30]],["riscv_instr"],["localparam","logic"]],["SUBW",[[74,2],[74,84]],[[74,26],[74,30]],["riscv_instr"],["localparam","logic"]],["SLLW",[[75,2],[75,84]],[[75,26],[75,30]],["riscv_instr"],["localparam","logic"]],["SRLW",[[76,2],[76,84]],[[76,26],[76,30]],["riscv_instr"],["localparam","logic"]],["SRAW",[[77,2],[77,84]],[[77,26],[77,30]],["riscv_instr"],["localparam","logic"]],["LD",[[78,2],[78,84]],[[78,26],[78,28]],["riscv_instr"],["localparam","logic"]],["LWU",[[79,2],[79,84]],[[79,26],[79,29]],["riscv_instr"],["localparam","logic"]],["SD",[[80,2],[80,84]],[[80,26],[80,28]],["riscv_instr"],["localparam","logic"]],["MUL",[[81,2],[81,84]],[[81,26],[81,29]],["riscv_instr"],["localparam","logic"]],["MULH",[[82,2],[82,84]],[[82,26],[82,30]],["riscv_instr"],["localparam","logic"]],["MULHSU",[[83,2],[83,84]],[[83,26],[83,32]],["riscv_instr"],["localparam","logic"]],["MULHU",[[84,2],[84,84]],[[84,26],[84,31]],["riscv_instr"],["localparam","logic"]],["DIV",[[85,2],[85,84]],[[85,26],[85,29]],["riscv_instr"],["localparam","logic"]],["DIVU",[[86,2],[86,84]],[[86,26],[86,30]],["riscv_instr"],["localparam","logic"]],["REM",[[87,2],[87,84]],[[87,26],[87,29]],["riscv_instr"],["localparam","logic"]],["REMU",[[88,2],[88,84]],[[88,26],[88,30]],["riscv_instr"],["localparam","logic"]],["MULW",[[89,2],[89,84]],[[89,26],[89,30]],["riscv_instr"],["localparam","logic"]],["DIVW",[[90,2],[90,84]],[[90,26],[90,30]],["riscv_instr"],["localparam","logic"]],["DIVUW",[[91,2],[91,84]],[[91,26],[91,31]],["riscv_instr"],["localparam","logic"]],["REMW",[[92,2],[92,84]],[[92,26],[92,30]],["riscv_instr"],["localparam","logic"]],["REMUW",[[93,2],[93,84]],[[93,26],[93,31]],["riscv_instr"],["localparam","logic"]],["AMOADD_W",[[94,2],[94,84]],[[94,26],[94,34]],["riscv_instr"],["localparam","logic"]],["AMOXOR_W",[[95,2],[95,84]],[[95,26],[95,34]],["riscv_instr"],["localparam","logic"]],["AMOOR_W",[[96,2],[96,84]],[[96,26],[96,33]],["riscv_instr"],["localparam","logic"]],["AMOAND_W",[[97,2],[97,84]],[[97,26],[97,34]],["riscv_instr"],["localparam","logic"]],["AMOMIN_W",[[98,2],[98,84]],[[98,26],[98,34]],["riscv_instr"],["localparam","logic"]],["AMOMAX_W",[[99,2],[99,84]],[[99,26],[99,34]],["riscv_instr"],["localparam","logic"]],["AMOMINU_W",[[100,2],[100,84]],[[100,26],[100,35]],["riscv_instr"],["localparam","logic"]],["AMOMAXU_W",[[101,2],[101,84]],[[101,26],[101,35]],["riscv_instr"],["localparam","logic"]],["AMOSWAP_W",[[102,2],[102,84]],[[102,26],[102,35]],["riscv_instr"],["localparam","logic"]],["LR_W",[[103,2],[103,84]],[[103,26],[103,30]],["riscv_instr"],["localparam","logic"]],["SC_W",[[104,2],[104,84]],[[104,26],[104,30]],["riscv_instr"],["localparam","logic"]],["AMOADD_D",[[105,2],[105,84]],[[105,26],[105,34]],["riscv_instr"],["localparam","logic"]],["AMOXOR_D",[[106,2],[106,84]],[[106,26],[106,34]],["riscv_instr"],["localparam","logic"]],["AMOOR_D",[[107,2],[107,84]],[[107,26],[107,33]],["riscv_instr"],["localparam","logic"]],["AMOAND_D",[[108,2],[108,84]],[[108,26],[108,34]],["riscv_instr"],["localparam","logic"]],["AMOMIN_D",[[109,2],[109,84]],[[109,26],[109,34]],["riscv_instr"],["localparam","logic"]],["AMOMAX_D",[[110,2],[110,84]],[[110,26],[110,34]],["riscv_instr"],["localparam","logic"]],["AMOMINU_D",[[111,2],[111,84]],[[111,26],[111,35]],["riscv_instr"],["localparam","logic"]],["AMOMAXU_D",[[112,2],[112,84]],[[112,26],[112,35]],["riscv_instr"],["localparam","logic"]],["AMOSWAP_D",[[113,2],[113,84]],[[113,26],[113,35]],["riscv_instr"],["localparam","logic"]],["LR_D",[[114,2],[114,84]],[[114,26],[114,30]],["riscv_instr"],["localparam","logic"]],["SC_D",[[115,2],[115,84]],[[115,26],[115,30]],["riscv_instr"],["localparam","logic"]],["HFENCE_VVMA",[[116,2],[116,84]],[[116,26],[116,37]],["riscv_instr"],["localparam","logic"]],["HFENCE_GVMA",[[117,2],[117,84]],[[117,26],[117,37]],["riscv_instr"],["localparam","logic"]],["HLV_B",[[118,2],[118,84]],[[118,26],[118,31]],["riscv_instr"],["localparam","logic"]],["HLV_BU",[[119,2],[119,84]],[[119,26],[119,32]],["riscv_instr"],["localparam","logic"]],["HLV_H",[[120,2],[120,84]],[[120,26],[120,31]],["riscv_instr"],["localparam","logic"]],["HLV_HU",[[121,2],[121,84]],[[121,26],[121,32]],["riscv_instr"],["localparam","logic"]],["HLVX_HU",[[122,2],[122,84]],[[122,26],[122,33]],["riscv_instr"],["localparam","logic"]],["HLV_W",[[123,2],[123,84]],[[123,26],[123,31]],["riscv_instr"],["localparam","logic"]],["HLVX_WU",[[124,2],[124,84]],[[124,26],[124,33]],["riscv_instr"],["localparam","logic"]],["HSV_B",[[125,2],[125,84]],[[125,26],[125,31]],["riscv_instr"],["localparam","logic"]],["HSV_H",[[126,2],[126,84]],[[126,26],[126,31]],["riscv_instr"],["localparam","logic"]],["HSV_W",[[127,2],[127,84]],[[127,26],[127,31]],["riscv_instr"],["localparam","logic"]],["HLV_WU",[[128,2],[128,84]],[[128,26],[128,32]],["riscv_instr"],["localparam","logic"]],["HLV_D",[[129,2],[129,84]],[[129,26],[129,31]],["riscv_instr"],["localparam","logic"]],["HSV_D",[[130,2],[130,84]],[[130,26],[130,31]],["riscv_instr"],["localparam","logic"]],["FADD_S",[[131,2],[131,84]],[[131,26],[131,32]],["riscv_instr"],["localparam","logic"]],["FSUB_S",[[132,2],[132,84]],[[132,26],[132,32]],["riscv_instr"],["localparam","logic"]],["FMUL_S",[[133,2],[133,84]],[[133,26],[133,32]],["riscv_instr"],["localparam","logic"]],["FDIV_S",[[134,2],[134,84]],[[134,26],[134,32]],["riscv_instr"],["localparam","logic"]],["FSGNJ_S",[[135,2],[135,84]],[[135,26],[135,33]],["riscv_instr"],["localparam","logic"]],["FSGNJN_S",[[136,2],[136,84]],[[136,26],[136,34]],["riscv_instr"],["localparam","logic"]],["FSGNJX_S",[[137,2],[137,84]],[[137,26],[137,34]],["riscv_instr"],["localparam","logic"]],["FMIN_S",[[138,2],[138,84]],[[138,26],[138,32]],["riscv_instr"],["localparam","logic"]],["FMAX_S",[[139,2],[139,84]],[[139,26],[139,32]],["riscv_instr"],["localparam","logic"]],["FSQRT_S",[[140,2],[140,84]],[[140,26],[140,33]],["riscv_instr"],["localparam","logic"]],["FLE_S",[[141,2],[141,84]],[[141,26],[141,31]],["riscv_instr"],["localparam","logic"]],["FLT_S",[[142,2],[142,84]],[[142,26],[142,31]],["riscv_instr"],["localparam","logic"]],["FEQ_S",[[143,2],[143,84]],[[143,26],[143,31]],["riscv_instr"],["localparam","logic"]],["FCVT_W_S",[[144,2],[144,84]],[[144,26],[144,34]],["riscv_instr"],["localparam","logic"]],["FCVT_WU_S",[[145,2],[145,84]],[[145,26],[145,35]],["riscv_instr"],["localparam","logic"]],["FMV_X_W",[[146,2],[146,84]],[[146,26],[146,33]],["riscv_instr"],["localparam","logic"]],["FCLASS_S",[[147,2],[147,84]],[[147,26],[147,34]],["riscv_instr"],["localparam","logic"]],["FCVT_S_W",[[148,2],[148,84]],[[148,26],[148,34]],["riscv_instr"],["localparam","logic"]],["FCVT_S_WU",[[149,2],[149,84]],[[149,26],[149,35]],["riscv_instr"],["localparam","logic"]],["FMV_W_X",[[150,2],[150,84]],[[150,26],[150,33]],["riscv_instr"],["localparam","logic"]],["FLW",[[151,2],[151,84]],[[151,26],[151,29]],["riscv_instr"],["localparam","logic"]],["FSW",[[152,2],[152,84]],[[152,26],[152,29]],["riscv_instr"],["localparam","logic"]],["FMADD_S",[[153,2],[153,84]],[[153,26],[153,33]],["riscv_instr"],["localparam","logic"]],["FMSUB_S",[[154,2],[154,84]],[[154,26],[154,33]],["riscv_instr"],["localparam","logic"]],["FNMSUB_S",[[155,2],[155,84]],[[155,26],[155,34]],["riscv_instr"],["localparam","logic"]],["FNMADD_S",[[156,2],[156,84]],[[156,26],[156,34]],["riscv_instr"],["localparam","logic"]],["FCVT_L_S",[[157,2],[157,84]],[[157,26],[157,34]],["riscv_instr"],["localparam","logic"]],["FCVT_LU_S",[[158,2],[158,84]],[[158,26],[158,35]],["riscv_instr"],["localparam","logic"]],["FCVT_S_L",[[159,2],[159,84]],[[159,26],[159,34]],["riscv_instr"],["localparam","logic"]],["FCVT_S_LU",[[160,2],[160,84]],[[160,26],[160,35]],["riscv_instr"],["localparam","logic"]],["FADD_D",[[161,2],[161,84]],[[161,26],[161,32]],["riscv_instr"],["localparam","logic"]],["FSUB_D",[[162,2],[162,84]],[[162,26],[162,32]],["riscv_instr"],["localparam","logic"]],["FMUL_D",[[163,2],[163,84]],[[163,26],[163,32]],["riscv_instr"],["localparam","logic"]],["FDIV_D",[[164,2],[164,84]],[[164,26],[164,32]],["riscv_instr"],["localparam","logic"]],["FSGNJ_D",[[165,2],[165,84]],[[165,26],[165,33]],["riscv_instr"],["localparam","logic"]],["FSGNJN_D",[[166,2],[166,84]],[[166,26],[166,34]],["riscv_instr"],["localparam","logic"]],["FSGNJX_D",[[167,2],[167,84]],[[167,26],[167,34]],["riscv_instr"],["localparam","logic"]],["FMIN_D",[[168,2],[168,84]],[[168,26],[168,32]],["riscv_instr"],["localparam","logic"]],["FMAX_D",[[169,2],[169,84]],[[169,26],[169,32]],["riscv_instr"],["localparam","logic"]],["FCVT_S_D",[[170,2],[170,84]],[[170,26],[170,34]],["riscv_instr"],["localparam","logic"]],["FCVT_D_S",[[171,2],[171,84]],[[171,26],[171,34]],["riscv_instr"],["localparam","logic"]],["FSQRT_D",[[172,2],[172,84]],[[172,26],[172,33]],["riscv_instr"],["localparam","logic"]],["FLE_D",[[173,2],[173,84]],[[173,26],[173,31]],["riscv_instr"],["localparam","logic"]],["FLT_D",[[174,2],[174,84]],[[174,26],[174,31]],["riscv_instr"],["localparam","logic"]],["FEQ_D",[[175,2],[175,84]],[[175,26],[175,31]],["riscv_instr"],["localparam","logic"]],["FCVT_W_D",[[176,2],[176,84]],[[176,26],[176,34]],["riscv_instr"],["localparam","logic"]],["FCVT_WU_D",[[177,2],[177,84]],[[177,26],[177,35]],["riscv_instr"],["localparam","logic"]],["FCLASS_D",[[178,2],[178,84]],[[178,26],[178,34]],["riscv_instr"],["localparam","logic"]],["FCVT_D_W",[[179,2],[179,84]],[[179,26],[179,34]],["riscv_instr"],["localparam","logic"]],["FCVT_D_WU",[[180,2],[180,84]],[[180,26],[180,35]],["riscv_instr"],["localparam","logic"]],["FLD",[[181,2],[181,84]],[[181,26],[181,29]],["riscv_instr"],["localparam","logic"]],["FSD",[[182,2],[182,84]],[[182,26],[182,29]],["riscv_instr"],["localparam","logic"]],["FMADD_D",[[183,2],[183,84]],[[183,26],[183,33]],["riscv_instr"],["localparam","logic"]],["FMSUB_D",[[184,2],[184,84]],[[184,26],[184,33]],["riscv_instr"],["localparam","logic"]],["FNMSUB_D",[[185,2],[185,84]],[[185,26],[185,34]],["riscv_instr"],["localparam","logic"]],["FNMADD_D",[[186,2],[186,84]],[[186,26],[186,34]],["riscv_instr"],["localparam","logic"]],["FCVT_L_D",[[187,2],[187,84]],[[187,26],[187,34]],["riscv_instr"],["localparam","logic"]],["FCVT_LU_D",[[188,2],[188,84]],[[188,26],[188,35]],["riscv_instr"],["localparam","logic"]],["FMV_X_D",[[189,2],[189,84]],[[189,26],[189,33]],["riscv_instr"],["localparam","logic"]],["FCVT_D_L",[[190,2],[190,84]],[[190,26],[190,34]],["riscv_instr"],["localparam","logic"]],["FCVT_D_LU",[[191,2],[191,84]],[[191,26],[191,35]],["riscv_instr"],["localparam","logic"]],["FMV_D_X",[[192,2],[192,84]],[[192,26],[192,33]],["riscv_instr"],["localparam","logic"]],["FADD_Q",[[193,2],[193,84]],[[193,26],[193,32]],["riscv_instr"],["localparam","logic"]],["FSUB_Q",[[194,2],[194,84]],[[194,26],[194,32]],["riscv_instr"],["localparam","logic"]],["FMUL_Q",[[195,2],[195,84]],[[195,26],[195,32]],["riscv_instr"],["localparam","logic"]],["FDIV_Q",[[196,2],[196,84]],[[196,26],[196,32]],["riscv_instr"],["localparam","logic"]],["FSGNJ_Q",[[197,2],[197,84]],[[197,26],[197,33]],["riscv_instr"],["localparam","logic"]],["FSGNJN_Q",[[198,2],[198,84]],[[198,26],[198,34]],["riscv_instr"],["localparam","logic"]],["FSGNJX_Q",[[199,2],[199,84]],[[199,26],[199,34]],["riscv_instr"],["localparam","logic"]],["FMIN_Q",[[200,2],[200,84]],[[200,26],[200,32]],["riscv_instr"],["localparam","logic"]],["FMAX_Q",[[201,2],[201,84]],[[201,26],[201,32]],["riscv_instr"],["localparam","logic"]],["FCVT_S_Q",[[202,2],[202,84]],[[202,26],[202,34]],["riscv_instr"],["localparam","logic"]],["FCVT_Q_S",[[203,2],[203,84]],[[203,26],[203,34]],["riscv_instr"],["localparam","logic"]],["FCVT_D_Q",[[204,2],[204,84]],[[204,26],[204,34]],["riscv_instr"],["localparam","logic"]],["FCVT_Q_D",[[205,2],[205,84]],[[205,26],[205,34]],["riscv_instr"],["localparam","logic"]],["FSQRT_Q",[[206,2],[206,84]],[[206,26],[206,33]],["riscv_instr"],["localparam","logic"]],["FLE_Q",[[207,2],[207,84]],[[207,26],[207,31]],["riscv_instr"],["localparam","logic"]],["FLT_Q",[[208,2],[208,84]],[[208,26],[208,31]],["riscv_instr"],["localparam","logic"]],["FEQ_Q",[[209,2],[209,84]],[[209,26],[209,31]],["riscv_instr"],["localparam","logic"]],["FCVT_W_Q",[[210,2],[210,84]],[[210,26],[210,34]],["riscv_instr"],["localparam","logic"]],["FCVT_WU_Q",[[211,2],[211,84]],[[211,26],[211,35]],["riscv_instr"],["localparam","logic"]],["FCLASS_Q",[[212,2],[212,84]],[[212,26],[212,34]],["riscv_instr"],["localparam","logic"]],["FCVT_Q_W",[[213,2],[213,84]],[[213,26],[213,34]],["riscv_instr"],["localparam","logic"]],["FCVT_Q_WU",[[214,2],[214,84]],[[214,26],[214,35]],["riscv_instr"],["localparam","logic"]],["FLQ",[[215,2],[215,84]],[[215,26],[215,29]],["riscv_instr"],["localparam","logic"]],["FSQ",[[216,2],[216,84]],[[216,26],[216,29]],["riscv_instr"],["localparam","logic"]],["FMADD_Q",[[217,2],[217,84]],[[217,26],[217,33]],["riscv_instr"],["localparam","logic"]],["FMSUB_Q",[[218,2],[218,84]],[[218,26],[218,33]],["riscv_instr"],["localparam","logic"]],["FNMSUB_Q",[[219,2],[219,84]],[[219,26],[219,34]],["riscv_instr"],["localparam","logic"]],["FNMADD_Q",[[220,2],[220,84]],[[220,26],[220,34]],["riscv_instr"],["localparam","logic"]],["FCVT_L_Q",[[221,2],[221,84]],[[221,26],[221,34]],["riscv_instr"],["localparam","logic"]],["FCVT_LU_Q",[[222,2],[222,84]],[[222,26],[222,35]],["riscv_instr"],["localparam","logic"]],["FCVT_Q_L",[[223,2],[223,84]],[[223,26],[223,34]],["riscv_instr"],["localparam","logic"]],["FCVT_Q_LU",[[224,2],[224,84]],[[224,26],[224,35]],["riscv_instr"],["localparam","logic"]],["ECALL",[[225,2],[225,84]],[[225,26],[225,31]],["riscv_instr"],["localparam","logic"]],["EBREAK",[[226,2],[226,84]],[[226,26],[226,32]],["riscv_instr"],["localparam","logic"]],["URET",[[227,2],[227,84]],[[227,26],[227,30]],["riscv_instr"],["localparam","logic"]],["SRET",[[228,2],[228,84]],[[228,26],[228,30]],["riscv_instr"],["localparam","logic"]],["MRET",[[229,2],[229,84]],[[229,26],[229,30]],["riscv_instr"],["localparam","logic"]],["DRET",[[230,2],[230,84]],[[230,26],[230,30]],["riscv_instr"],["localparam","logic"]],["SFENCE_VMA",[[231,2],[231,84]],[[231,26],[231,36]],["riscv_instr"],["localparam","logic"]],["WFI",[[232,2],[232,84]],[[232,26],[232,29]],["riscv_instr"],["localparam","logic"]],["CSRRW",[[233,2],[233,84]],[[233,26],[233,31]],["riscv_instr"],["localparam","logic"]],["CSRRS",[[234,2],[234,84]],[[234,26],[234,31]],["riscv_instr"],["localparam","logic"]],["CSRRC",[[235,2],[235,84]],[[235,26],[235,31]],["riscv_instr"],["localparam","logic"]],["CSRRWI",[[236,2],[236,84]],[[236,26],[236,32]],["riscv_instr"],["localparam","logic"]],["CSRRSI",[[237,2],[237,84]],[[237,26],[237,32]],["riscv_instr"],["localparam","logic"]],["CSRRCI",[[238,2],[238,84]],[[238,26],[238,32]],["riscv_instr"],["localparam","logic"]],["CUSTOM0",[[239,2],[239,84]],[[239,26],[239,33]],["riscv_instr"],["localparam","logic"]],["CUSTOM0_RS1",[[240,2],[240,84]],[[240,26],[240,37]],["riscv_instr"],["localparam","logic"]],["CUSTOM0_RS1_RS2",[[241,2],[241,84]],[[241,26],[241,41]],["riscv_instr"],["localparam","logic"]],["CUSTOM0_RD",[[242,2],[242,84]],[[242,26],[242,36]],["riscv_instr"],["localparam","logic"]],["CUSTOM0_RD_RS1",[[243,2],[243,84]],[[243,26],[243,40]],["riscv_instr"],["localparam","logic"]],["CUSTOM0_RD_RS1_RS2",[[244,2],[244,84]],[[244,26],[244,44]],["riscv_instr"],["localparam","logic"]],["CUSTOM1",[[245,2],[245,84]],[[245,26],[245,33]],["riscv_instr"],["localparam","logic"]],["CUSTOM1_RS1",[[246,2],[246,84]],[[246,26],[246,37]],["riscv_instr"],["localparam","logic"]],["CUSTOM1_RS1_RS2",[[247,2],[247,84]],[[247,26],[247,41]],["riscv_instr"],["localparam","logic"]],["CUSTOM1_RD",[[248,2],[248,84]],[[248,26],[248,36]],["riscv_instr"],["localparam","logic"]],["CUSTOM1_RD_RS1",[[249,2],[249,84]],[[249,26],[249,40]],["riscv_instr"],["localparam","logic"]],["CUSTOM1_RD_RS1_RS2",[[250,2],[250,84]],[[250,26],[250,44]],["riscv_instr"],["localparam","logic"]],["CUSTOM2",[[251,2],[251,84]],[[251,26],[251,33]],["riscv_instr"],["localparam","logic"]],["CUSTOM2_RS1",[[252,2],[252,84]],[[252,26],[252,37]],["riscv_instr"],["localparam","logic"]],["CUSTOM2_RS1_RS2",[[253,2],[253,84]],[[253,26],[253,41]],["riscv_instr"],["localparam","logic"]],["CUSTOM2_RD",[[254,2],[254,84]],[[254,26],[254,36]],["riscv_instr"],["localparam","logic"]],["CUSTOM2_RD_RS1",[[255,2],[255,84]],[[255,26],[255,40]],["riscv_instr"],["localparam","logic"]],["CUSTOM2_RD_RS1_RS2",[[256,2],[256,84]],[[256,26],[256,44]],["riscv_instr"],["localparam","logic"]],["CUSTOM3",[[257,2],[257,84]],[[257,26],[257,33]],["riscv_instr"],["localparam","logic"]],["CUSTOM3_RS1",[[258,2],[258,84]],[[258,26],[258,37]],["riscv_instr"],["localparam","logic"]],["CUSTOM3_RS1_RS2",[[259,2],[259,84]],[[259,26],[259,41]],["riscv_instr"],["localparam","logic"]],["CUSTOM3_RD",[[260,2],[260,84]],[[260,26],[260,36]],["riscv_instr"],["localparam","logic"]],["CUSTOM3_RD_RS1",[[261,2],[261,84]],[[261,26],[261,40]],["riscv_instr"],["localparam","logic"]],["CUSTOM3_RD_RS1_RS2",[[262,2],[262,84]],[[262,26],[262,44]],["riscv_instr"],["localparam","logic"]],["ANDN",[[263,2],[263,84]],[[263,26],[263,30]],["riscv_instr"],["localparam","logic"]],["ORN",[[264,2],[264,84]],[[264,26],[264,29]],["riscv_instr"],["localparam","logic"]],["XNOR",[[265,2],[265,84]],[[265,26],[265,30]],["riscv_instr"],["localparam","logic"]],["SLO",[[266,2],[266,84]],[[266,26],[266,29]],["riscv_instr"],["localparam","logic"]],["SRO",[[267,2],[267,84]],[[267,26],[267,29]],["riscv_instr"],["localparam","logic"]],["ROL",[[268,2],[268,84]],[[268,26],[268,29]],["riscv_instr"],["localparam","logic"]],["ROR",[[269,2],[269,84]],[[269,26],[269,29]],["riscv_instr"],["localparam","logic"]],["SBCLR",[[270,2],[270,84]],[[270,26],[270,31]],["riscv_instr"],["localparam","logic"]],["SBSET",[[271,2],[271,84]],[[271,26],[271,31]],["riscv_instr"],["localparam","logic"]],["SBINV",[[272,2],[272,84]],[[272,26],[272,31]],["riscv_instr"],["localparam","logic"]],["SBEXT",[[273,2],[273,84]],[[273,26],[273,31]],["riscv_instr"],["localparam","logic"]],["GORC",[[274,2],[274,84]],[[274,26],[274,30]],["riscv_instr"],["localparam","logic"]],["GREV",[[275,2],[275,84]],[[275,26],[275,30]],["riscv_instr"],["localparam","logic"]],["SLOI",[[276,2],[276,84]],[[276,26],[276,30]],["riscv_instr"],["localparam","logic"]],["SROI",[[277,2],[277,84]],[[277,26],[277,30]],["riscv_instr"],["localparam","logic"]],["RORI",[[278,2],[278,84]],[[278,26],[278,30]],["riscv_instr"],["localparam","logic"]],["SBCLRI",[[279,2],[279,84]],[[279,26],[279,32]],["riscv_instr"],["localparam","logic"]],["SBSETI",[[280,2],[280,84]],[[280,26],[280,32]],["riscv_instr"],["localparam","logic"]],["SBINVI",[[281,2],[281,84]],[[281,26],[281,32]],["riscv_instr"],["localparam","logic"]],["SBEXTI",[[282,2],[282,84]],[[282,26],[282,32]],["riscv_instr"],["localparam","logic"]],["GORCI",[[283,2],[283,84]],[[283,26],[283,31]],["riscv_instr"],["localparam","logic"]],["GREVI",[[284,2],[284,84]],[[284,26],[284,31]],["riscv_instr"],["localparam","logic"]],["CMIX",[[285,2],[285,84]],[[285,26],[285,30]],["riscv_instr"],["localparam","logic"]],["CMOV",[[286,2],[286,84]],[[286,26],[286,30]],["riscv_instr"],["localparam","logic"]],["FSL",[[287,2],[287,84]],[[287,26],[287,29]],["riscv_instr"],["localparam","logic"]],["FSR",[[288,2],[288,84]],[[288,26],[288,29]],["riscv_instr"],["localparam","logic"]],["FSRI",[[289,2],[289,84]],[[289,26],[289,30]],["riscv_instr"],["localparam","logic"]],["CLZ",[[290,2],[290,84]],[[290,26],[290,29]],["riscv_instr"],["localparam","logic"]],["CTZ",[[291,2],[291,84]],[[291,26],[291,29]],["riscv_instr"],["localparam","logic"]],["PCNT",[[292,2],[292,84]],[[292,26],[292,30]],["riscv_instr"],["localparam","logic"]],["SEXT_B",[[293,2],[293,84]],[[293,26],[293,32]],["riscv_instr"],["localparam","logic"]],["SEXT_H",[[294,2],[294,84]],[[294,26],[294,32]],["riscv_instr"],["localparam","logic"]],["CRC32_B",[[295,2],[295,84]],[[295,26],[295,33]],["riscv_instr"],["localparam","logic"]],["CRC32_H",[[296,2],[296,84]],[[296,26],[296,33]],["riscv_instr"],["localparam","logic"]],["CRC32_W",[[297,2],[297,84]],[[297,26],[297,33]],["riscv_instr"],["localparam","logic"]],["CRC32C_B",[[298,2],[298,84]],[[298,26],[298,34]],["riscv_instr"],["localparam","logic"]],["CRC32C_H",[[299,2],[299,84]],[[299,26],[299,34]],["riscv_instr"],["localparam","logic"]],["CRC32C_W",[[300,2],[300,84]],[[300,26],[300,34]],["riscv_instr"],["localparam","logic"]],["SH1ADD",[[301,2],[301,84]],[[301,26],[301,32]],["riscv_instr"],["localparam","logic"]],["SH2ADD",[[302,2],[302,84]],[[302,26],[302,32]],["riscv_instr"],["localparam","logic"]],["SH3ADD",[[303,2],[303,84]],[[303,26],[303,32]],["riscv_instr"],["localparam","logic"]],["CLMUL",[[304,2],[304,84]],[[304,26],[304,31]],["riscv_instr"],["localparam","logic"]],["CLMULR",[[305,2],[305,84]],[[305,26],[305,32]],["riscv_instr"],["localparam","logic"]],["CLMULH",[[306,2],[306,84]],[[306,26],[306,32]],["riscv_instr"],["localparam","logic"]],["MIN",[[307,2],[307,84]],[[307,26],[307,29]],["riscv_instr"],["localparam","logic"]],["MAX",[[308,2],[308,84]],[[308,26],[308,29]],["riscv_instr"],["localparam","logic"]],["MINU",[[309,2],[309,84]],[[309,26],[309,30]],["riscv_instr"],["localparam","logic"]],["MAXU",[[310,2],[310,84]],[[310,26],[310,30]],["riscv_instr"],["localparam","logic"]],["SHFL",[[311,2],[311,84]],[[311,26],[311,30]],["riscv_instr"],["localparam","logic"]],["UNSHFL",[[312,2],[312,84]],[[312,26],[312,32]],["riscv_instr"],["localparam","logic"]],["BEXT",[[313,2],[313,84]],[[313,26],[313,30]],["riscv_instr"],["localparam","logic"]],["BDEP",[[314,2],[314,84]],[[314,26],[314,30]],["riscv_instr"],["localparam","logic"]],["PACK",[[315,2],[315,84]],[[315,26],[315,30]],["riscv_instr"],["localparam","logic"]],["PACKU",[[316,2],[316,84]],[[316,26],[316,31]],["riscv_instr"],["localparam","logic"]],["PACKH",[[317,2],[317,84]],[[317,26],[317,31]],["riscv_instr"],["localparam","logic"]],["BFP",[[318,2],[318,84]],[[318,26],[318,29]],["riscv_instr"],["localparam","logic"]],["SHFLI",[[319,2],[319,84]],[[319,26],[319,31]],["riscv_instr"],["localparam","logic"]],["UNSHFLI",[[320,2],[320,84]],[[320,26],[320,33]],["riscv_instr"],["localparam","logic"]],["DMSRC",[[321,2],[321,84]],[[321,26],[321,31]],["riscv_instr"],["localparam","logic"]],["DMDST",[[322,2],[322,84]],[[322,26],[322,31]],["riscv_instr"],["localparam","logic"]],["DMCPYI",[[323,2],[323,84]],[[323,26],[323,32]],["riscv_instr"],["localparam","logic"]],["DMCPY",[[324,2],[324,84]],[[324,26],[324,31]],["riscv_instr"],["localparam","logic"]],["DMSTATI",[[325,2],[325,84]],[[325,26],[325,33]],["riscv_instr"],["localparam","logic"]],["DMSTAT",[[326,2],[326,84]],[[326,26],[326,32]],["riscv_instr"],["localparam","logic"]],["DMSTR",[[327,2],[327,84]],[[327,26],[327,31]],["riscv_instr"],["localparam","logic"]],["DMREP",[[328,2],[328,84]],[[328,26],[328,31]],["riscv_instr"],["localparam","logic"]],["FREP_O",[[329,2],[329,84]],[[329,26],[329,32]],["riscv_instr"],["localparam","logic"]],["FREP_I",[[330,2],[330,84]],[[330,26],[330,32]],["riscv_instr"],["localparam","logic"]],["IREP",[[331,2],[331,84]],[[331,26],[331,30]],["riscv_instr"],["localparam","logic"]],["SCFGRI",[[332,2],[332,84]],[[332,26],[332,32]],["riscv_instr"],["localparam","logic"]],["SCFGWI",[[333,2],[333,84]],[[333,26],[333,32]],["riscv_instr"],["localparam","logic"]],["SCFGR",[[334,2],[334,84]],[[334,26],[334,31]],["riscv_instr"],["localparam","logic"]],["SCFGW",[[335,2],[335,84]],[[335,26],[335,31]],["riscv_instr"],["localparam","logic"]],["FLH",[[336,2],[336,84]],[[336,26],[336,29]],["riscv_instr"],["localparam","logic"]],["FSH",[[337,2],[337,84]],[[337,26],[337,29]],["riscv_instr"],["localparam","logic"]],["FMADD_H",[[338,2],[338,84]],[[338,26],[338,33]],["riscv_instr"],["localparam","logic"]],["FMSUB_H",[[339,2],[339,84]],[[339,26],[339,33]],["riscv_instr"],["localparam","logic"]],["FNMSUB_H",[[340,2],[340,84]],[[340,26],[340,34]],["riscv_instr"],["localparam","logic"]],["FNMADD_H",[[341,2],[341,84]],[[341,26],[341,34]],["riscv_instr"],["localparam","logic"]],["FADD_H",[[342,2],[342,84]],[[342,26],[342,32]],["riscv_instr"],["localparam","logic"]],["FSUB_H",[[343,2],[343,84]],[[343,26],[343,32]],["riscv_instr"],["localparam","logic"]],["FMUL_H",[[344,2],[344,84]],[[344,26],[344,32]],["riscv_instr"],["localparam","logic"]],["FDIV_H",[[345,2],[345,84]],[[345,26],[345,32]],["riscv_instr"],["localparam","logic"]],["FSQRT_H",[[346,2],[346,84]],[[346,26],[346,33]],["riscv_instr"],["localparam","logic"]],["FSGNJ_H",[[347,2],[347,84]],[[347,26],[347,33]],["riscv_instr"],["localparam","logic"]],["FSGNJN_H",[[348,2],[348,84]],[[348,26],[348,34]],["riscv_instr"],["localparam","logic"]],["FSGNJX_H",[[349,2],[349,84]],[[349,26],[349,34]],["riscv_instr"],["localparam","logic"]],["FMIN_H",[[350,2],[350,84]],[[350,26],[350,32]],["riscv_instr"],["localparam","logic"]],["FMAX_H",[[351,2],[351,84]],[[351,26],[351,32]],["riscv_instr"],["localparam","logic"]],["FEQ_H",[[352,2],[352,84]],[[352,26],[352,31]],["riscv_instr"],["localparam","logic"]],["FLT_H",[[353,2],[353,84]],[[353,26],[353,31]],["riscv_instr"],["localparam","logic"]],["FLE_H",[[354,2],[354,84]],[[354,26],[354,31]],["riscv_instr"],["localparam","logic"]],["FCVT_W_H",[[355,2],[355,84]],[[355,26],[355,34]],["riscv_instr"],["localparam","logic"]],["FCVT_WU_H",[[356,2],[356,84]],[[356,26],[356,35]],["riscv_instr"],["localparam","logic"]],["FCVT_H_W",[[357,2],[357,84]],[[357,26],[357,34]],["riscv_instr"],["localparam","logic"]],["FCVT_H_WU",[[358,2],[358,84]],[[358,26],[358,35]],["riscv_instr"],["localparam","logic"]],["FMV_X_H",[[359,2],[359,84]],[[359,26],[359,33]],["riscv_instr"],["localparam","logic"]],["FCLASS_H",[[360,2],[360,84]],[[360,26],[360,34]],["riscv_instr"],["localparam","logic"]],["FMV_H_X",[[361,2],[361,84]],[[361,26],[361,33]],["riscv_instr"],["localparam","logic"]],["FCVT_L_H",[[362,2],[362,84]],[[362,26],[362,34]],["riscv_instr"],["localparam","logic"]],["FCVT_LU_H",[[363,2],[363,84]],[[363,26],[363,35]],["riscv_instr"],["localparam","logic"]],["FCVT_H_L",[[364,2],[364,84]],[[364,26],[364,34]],["riscv_instr"],["localparam","logic"]],["FCVT_H_LU",[[365,2],[365,84]],[[365,26],[365,35]],["riscv_instr"],["localparam","logic"]],["FCVT_S_H",[[366,2],[366,84]],[[366,26],[366,34]],["riscv_instr"],["localparam","logic"]],["FCVT_H_S",[[367,2],[367,84]],[[367,26],[367,34]],["riscv_instr"],["localparam","logic"]],["FCVT_D_H",[[368,2],[368,84]],[[368,26],[368,34]],["riscv_instr"],["localparam","logic"]],["FCVT_H_D",[[369,2],[369,84]],[[369,26],[369,34]],["riscv_instr"],["localparam","logic"]],["FLAH",[[370,2],[370,84]],[[370,26],[370,30]],["riscv_instr"],["localparam","logic"]],["FSAH",[[371,2],[371,84]],[[371,26],[371,30]],["riscv_instr"],["localparam","logic"]],["FMADD_AH",[[372,2],[372,84]],[[372,26],[372,34]],["riscv_instr"],["localparam","logic"]],["FMSUB_AH",[[373,2],[373,84]],[[373,26],[373,34]],["riscv_instr"],["localparam","logic"]],["FNMSUB_AH",[[374,2],[374,84]],[[374,26],[374,35]],["riscv_instr"],["localparam","logic"]],["FNMADD_AH",[[375,2],[375,84]],[[375,26],[375,35]],["riscv_instr"],["localparam","logic"]],["FADD_AH",[[376,2],[376,84]],[[376,26],[376,33]],["riscv_instr"],["localparam","logic"]],["FSUB_AH",[[377,2],[377,84]],[[377,26],[377,33]],["riscv_instr"],["localparam","logic"]],["FMUL_AH",[[378,2],[378,84]],[[378,26],[378,33]],["riscv_instr"],["localparam","logic"]],["FDIV_AH",[[379,2],[379,84]],[[379,26],[379,33]],["riscv_instr"],["localparam","logic"]],["FSQRT_AH",[[380,2],[380,84]],[[380,26],[380,34]],["riscv_instr"],["localparam","logic"]],["FSGNJ_AH",[[381,2],[381,84]],[[381,26],[381,34]],["riscv_instr"],["localparam","logic"]],["FSGNJN_AH",[[382,2],[382,84]],[[382,26],[382,35]],["riscv_instr"],["localparam","logic"]],["FSGNJX_AH",[[383,2],[383,84]],[[383,26],[383,35]],["riscv_instr"],["localparam","logic"]],["FMIN_AH",[[384,2],[384,84]],[[384,26],[384,33]],["riscv_instr"],["localparam","logic"]],["FMAX_AH",[[385,2],[385,84]],[[385,26],[385,33]],["riscv_instr"],["localparam","logic"]],["FEQ_AH",[[386,2],[386,84]],[[386,26],[386,32]],["riscv_instr"],["localparam","logic"]],["FLT_AH",[[387,2],[387,84]],[[387,26],[387,32]],["riscv_instr"],["localparam","logic"]],["FLE_AH",[[388,2],[388,84]],[[388,26],[388,32]],["riscv_instr"],["localparam","logic"]],["FCVT_W_AH",[[389,2],[389,84]],[[389,26],[389,35]],["riscv_instr"],["localparam","logic"]],["FCVT_WU_AH",[[390,2],[390,84]],[[390,26],[390,36]],["riscv_instr"],["localparam","logic"]],["FCVT_AH_W",[[391,2],[391,84]],[[391,26],[391,35]],["riscv_instr"],["localparam","logic"]],["FCVT_AH_WU",[[392,2],[392,84]],[[392,26],[392,36]],["riscv_instr"],["localparam","logic"]],["FMV_X_AH",[[393,2],[393,84]],[[393,26],[393,34]],["riscv_instr"],["localparam","logic"]],["FCLASS_AH",[[394,2],[394,84]],[[394,26],[394,35]],["riscv_instr"],["localparam","logic"]],["FMV_AH_X",[[395,2],[395,84]],[[395,26],[395,34]],["riscv_instr"],["localparam","logic"]],["FCVT_L_AH",[[396,2],[396,84]],[[396,26],[396,35]],["riscv_instr"],["localparam","logic"]],["FCVT_LU_AH",[[397,2],[397,84]],[[397,26],[397,36]],["riscv_instr"],["localparam","logic"]],["FCVT_AH_L",[[398,2],[398,84]],[[398,26],[398,35]],["riscv_instr"],["localparam","logic"]],["FCVT_AH_LU",[[399,2],[399,84]],[[399,26],[399,36]],["riscv_instr"],["localparam","logic"]],["FCVT_S_AH",[[400,2],[400,84]],[[400,26],[400,35]],["riscv_instr"],["localparam","logic"]],["FCVT_AH_S",[[401,2],[401,84]],[[401,26],[401,35]],["riscv_instr"],["localparam","logic"]],["FCVT_D_AH",[[402,2],[402,84]],[[402,26],[402,35]],["riscv_instr"],["localparam","logic"]],["FCVT_AH_D",[[403,2],[403,84]],[[403,26],[403,35]],["riscv_instr"],["localparam","logic"]],["FCVT_H_H",[[404,2],[404,84]],[[404,26],[404,34]],["riscv_instr"],["localparam","logic"]],["FCVT_AH_H",[[405,2],[405,84]],[[405,26],[405,35]],["riscv_instr"],["localparam","logic"]],["FCVT_H_AH",[[406,2],[406,84]],[[406,26],[406,35]],["riscv_instr"],["localparam","logic"]],["FCVT_AH_AH",[[407,2],[407,84]],[[407,26],[407,36]],["riscv_instr"],["localparam","logic"]],["FLB",[[408,2],[408,84]],[[408,26],[408,29]],["riscv_instr"],["localparam","logic"]],["FSB",[[409,2],[409,84]],[[409,26],[409,29]],["riscv_instr"],["localparam","logic"]],["FMADD_B",[[410,2],[410,84]],[[410,26],[410,33]],["riscv_instr"],["localparam","logic"]],["FMSUB_B",[[411,2],[411,84]],[[411,26],[411,33]],["riscv_instr"],["localparam","logic"]],["FNMSUB_B",[[412,2],[412,84]],[[412,26],[412,34]],["riscv_instr"],["localparam","logic"]],["FNMADD_B",[[413,2],[413,84]],[[413,26],[413,34]],["riscv_instr"],["localparam","logic"]],["FADD_B",[[414,2],[414,84]],[[414,26],[414,32]],["riscv_instr"],["localparam","logic"]],["FSUB_B",[[415,2],[415,84]],[[415,26],[415,32]],["riscv_instr"],["localparam","logic"]],["FMUL_B",[[416,2],[416,84]],[[416,26],[416,32]],["riscv_instr"],["localparam","logic"]],["FDIV_B",[[417,2],[417,84]],[[417,26],[417,32]],["riscv_instr"],["localparam","logic"]],["FSQRT_B",[[418,2],[418,84]],[[418,26],[418,33]],["riscv_instr"],["localparam","logic"]],["FSGNJ_B",[[419,2],[419,84]],[[419,26],[419,33]],["riscv_instr"],["localparam","logic"]],["FSGNJN_B",[[420,2],[420,84]],[[420,26],[420,34]],["riscv_instr"],["localparam","logic"]],["FSGNJX_B",[[421,2],[421,84]],[[421,26],[421,34]],["riscv_instr"],["localparam","logic"]],["FMIN_B",[[422,2],[422,84]],[[422,26],[422,32]],["riscv_instr"],["localparam","logic"]],["FMAX_B",[[423,2],[423,84]],[[423,26],[423,32]],["riscv_instr"],["localparam","logic"]],["FEQ_B",[[424,2],[424,84]],[[424,26],[424,31]],["riscv_instr"],["localparam","logic"]],["FLT_B",[[425,2],[425,84]],[[425,26],[425,31]],["riscv_instr"],["localparam","logic"]],["FLE_B",[[426,2],[426,84]],[[426,26],[426,31]],["riscv_instr"],["localparam","logic"]],["FCVT_W_B",[[427,2],[427,84]],[[427,26],[427,34]],["riscv_instr"],["localparam","logic"]],["FCVT_WU_B",[[428,2],[428,84]],[[428,26],[428,35]],["riscv_instr"],["localparam","logic"]],["FCVT_B_W",[[429,2],[429,84]],[[429,26],[429,34]],["riscv_instr"],["localparam","logic"]],["FCVT_B_WU",[[430,2],[430,84]],[[430,26],[430,35]],["riscv_instr"],["localparam","logic"]],["FMV_X_B",[[431,2],[431,84]],[[431,26],[431,33]],["riscv_instr"],["localparam","logic"]],["FCLASS_B",[[432,2],[432,84]],[[432,26],[432,34]],["riscv_instr"],["localparam","logic"]],["FMV_B_X",[[433,2],[433,84]],[[433,26],[433,33]],["riscv_instr"],["localparam","logic"]],["FCVT_L_B",[[434,2],[434,84]],[[434,26],[434,34]],["riscv_instr"],["localparam","logic"]],["FCVT_LU_B",[[435,2],[435,84]],[[435,26],[435,35]],["riscv_instr"],["localparam","logic"]],["FCVT_B_L",[[436,2],[436,84]],[[436,26],[436,34]],["riscv_instr"],["localparam","logic"]],["FCVT_B_LU",[[437,2],[437,84]],[[437,26],[437,35]],["riscv_instr"],["localparam","logic"]],["FCVT_S_B",[[438,2],[438,84]],[[438,26],[438,34]],["riscv_instr"],["localparam","logic"]],["FCVT_B_S",[[439,2],[439,84]],[[439,26],[439,34]],["riscv_instr"],["localparam","logic"]],["FCVT_D_B",[[440,2],[440,84]],[[440,26],[440,34]],["riscv_instr"],["localparam","logic"]],["FCVT_B_D",[[441,2],[441,84]],[[441,26],[441,34]],["riscv_instr"],["localparam","logic"]],["FCVT_H_B",[[442,2],[442,84]],[[442,26],[442,34]],["riscv_instr"],["localparam","logic"]],["FCVT_B_H",[[443,2],[443,84]],[[443,26],[443,34]],["riscv_instr"],["localparam","logic"]],["FCVT_AH_B",[[444,2],[444,84]],[[444,26],[444,35]],["riscv_instr"],["localparam","logic"]],["FCVT_B_AH",[[445,2],[445,84]],[[445,26],[445,35]],["riscv_instr"],["localparam","logic"]],["FLAB",[[446,2],[446,84]],[[446,26],[446,30]],["riscv_instr"],["localparam","logic"]],["FSAB",[[447,2],[447,84]],[[447,26],[447,30]],["riscv_instr"],["localparam","logic"]],["FMADD_AB",[[448,2],[448,84]],[[448,26],[448,34]],["riscv_instr"],["localparam","logic"]],["FMSUB_AB",[[449,2],[449,84]],[[449,26],[449,34]],["riscv_instr"],["localparam","logic"]],["FNMSUB_AB",[[450,2],[450,84]],[[450,26],[450,35]],["riscv_instr"],["localparam","logic"]],["FNMADD_AB",[[451,2],[451,84]],[[451,26],[451,35]],["riscv_instr"],["localparam","logic"]],["FADD_AB",[[452,2],[452,84]],[[452,26],[452,33]],["riscv_instr"],["localparam","logic"]],["FSUB_AB",[[453,2],[453,84]],[[453,26],[453,33]],["riscv_instr"],["localparam","logic"]],["FMUL_AB",[[454,2],[454,84]],[[454,26],[454,33]],["riscv_instr"],["localparam","logic"]],["FDIV_AB",[[455,2],[455,84]],[[455,26],[455,33]],["riscv_instr"],["localparam","logic"]],["FSQRT_AB",[[456,2],[456,84]],[[456,26],[456,34]],["riscv_instr"],["localparam","logic"]],["FSGNJ_AB",[[457,2],[457,84]],[[457,26],[457,34]],["riscv_instr"],["localparam","logic"]],["FSGNJN_AB",[[458,2],[458,84]],[[458,26],[458,35]],["riscv_instr"],["localparam","logic"]],["FSGNJX_AB",[[459,2],[459,84]],[[459,26],[459,35]],["riscv_instr"],["localparam","logic"]],["FMIN_AB",[[460,2],[460,84]],[[460,26],[460,33]],["riscv_instr"],["localparam","logic"]],["FMAX_AB",[[461,2],[461,84]],[[461,26],[461,33]],["riscv_instr"],["localparam","logic"]],["FEQ_AB",[[462,2],[462,84]],[[462,26],[462,32]],["riscv_instr"],["localparam","logic"]],["FLT_AB",[[463,2],[463,84]],[[463,26],[463,32]],["riscv_instr"],["localparam","logic"]],["FLE_AB",[[464,2],[464,84]],[[464,26],[464,32]],["riscv_instr"],["localparam","logic"]],["FCVT_W_AB",[[465,2],[465,84]],[[465,26],[465,35]],["riscv_instr"],["localparam","logic"]],["FCVT_WU_AB",[[466,2],[466,84]],[[466,26],[466,36]],["riscv_instr"],["localparam","logic"]],["FCVT_AB_W",[[467,2],[467,84]],[[467,26],[467,35]],["riscv_instr"],["localparam","logic"]],["FCVT_AB_WU",[[468,2],[468,84]],[[468,26],[468,36]],["riscv_instr"],["localparam","logic"]],["FMV_X_AB",[[469,2],[469,84]],[[469,26],[469,34]],["riscv_instr"],["localparam","logic"]],["FCLASS_AB",[[470,2],[470,84]],[[470,26],[470,35]],["riscv_instr"],["localparam","logic"]],["FMV_AB_X",[[471,2],[471,84]],[[471,26],[471,34]],["riscv_instr"],["localparam","logic"]],["FCVT_L_AB",[[472,2],[472,84]],[[472,26],[472,35]],["riscv_instr"],["localparam","logic"]],["FCVT_LU_AB",[[473,2],[473,84]],[[473,26],[473,36]],["riscv_instr"],["localparam","logic"]],["FCVT_AB_L",[[474,2],[474,84]],[[474,26],[474,35]],["riscv_instr"],["localparam","logic"]],["FCVT_AB_LU",[[475,2],[475,84]],[[475,26],[475,36]],["riscv_instr"],["localparam","logic"]],["FCVT_S_AB",[[476,2],[476,84]],[[476,26],[476,35]],["riscv_instr"],["localparam","logic"]],["FCVT_AB_S",[[477,2],[477,84]],[[477,26],[477,35]],["riscv_instr"],["localparam","logic"]],["FCVT_D_AB",[[478,2],[478,84]],[[478,26],[478,35]],["riscv_instr"],["localparam","logic"]],["FCVT_AB_D",[[479,2],[479,84]],[[479,26],[479,35]],["riscv_instr"],["localparam","logic"]],["FCVT_H_AB",[[480,2],[480,84]],[[480,26],[480,35]],["riscv_instr"],["localparam","logic"]],["FCVT_AB_H",[[481,2],[481,84]],[[481,26],[481,35]],["riscv_instr"],["localparam","logic"]],["FCVT_AH_AB",[[482,2],[482,84]],[[482,26],[482,36]],["riscv_instr"],["localparam","logic"]],["FCVT_AB_AH",[[483,2],[483,84]],[[483,26],[483,36]],["riscv_instr"],["localparam","logic"]],["FCVT_B_B",[[484,2],[484,84]],[[484,26],[484,34]],["riscv_instr"],["localparam","logic"]],["FCVT_AB_B",[[485,2],[485,84]],[[485,26],[485,35]],["riscv_instr"],["localparam","logic"]],["FCVT_B_AB",[[486,2],[486,84]],[[486,26],[486,35]],["riscv_instr"],["localparam","logic"]],["FCVT_AB_AB",[[487,2],[487,84]],[[487,26],[487,36]],["riscv_instr"],["localparam","logic"]],["VFADD_S",[[488,2],[488,84]],[[488,26],[488,33]],["riscv_instr"],["localparam","logic"]],["VFADD_R_S",[[489,2],[489,84]],[[489,26],[489,35]],["riscv_instr"],["localparam","logic"]],["VFSUB_S",[[490,2],[490,84]],[[490,26],[490,33]],["riscv_instr"],["localparam","logic"]],["VFSUB_R_S",[[491,2],[491,84]],[[491,26],[491,35]],["riscv_instr"],["localparam","logic"]],["VFMUL_S",[[492,2],[492,84]],[[492,26],[492,33]],["riscv_instr"],["localparam","logic"]],["VFMUL_R_S",[[493,2],[493,84]],[[493,26],[493,35]],["riscv_instr"],["localparam","logic"]],["VFDIV_S",[[494,2],[494,84]],[[494,26],[494,33]],["riscv_instr"],["localparam","logic"]],["VFDIV_R_S",[[495,2],[495,84]],[[495,26],[495,35]],["riscv_instr"],["localparam","logic"]],["VFMIN_S",[[496,2],[496,84]],[[496,26],[496,33]],["riscv_instr"],["localparam","logic"]],["VFMIN_R_S",[[497,2],[497,84]],[[497,26],[497,35]],["riscv_instr"],["localparam","logic"]],["VFMAX_S",[[498,2],[498,84]],[[498,26],[498,33]],["riscv_instr"],["localparam","logic"]],["VFMAX_R_S",[[499,2],[499,84]],[[499,26],[499,35]],["riscv_instr"],["localparam","logic"]],["VFSQRT_S",[[500,2],[500,84]],[[500,26],[500,34]],["riscv_instr"],["localparam","logic"]],["VFMAC_S",[[501,2],[501,84]],[[501,26],[501,33]],["riscv_instr"],["localparam","logic"]],["VFMAC_R_S",[[502,2],[502,84]],[[502,26],[502,35]],["riscv_instr"],["localparam","logic"]],["VFMRE_S",[[503,2],[503,84]],[[503,26],[503,33]],["riscv_instr"],["localparam","logic"]],["VFMRE_R_S",[[504,2],[504,84]],[[504,26],[504,35]],["riscv_instr"],["localparam","logic"]],["VFCLASS_S",[[505,2],[505,84]],[[505,26],[505,35]],["riscv_instr"],["localparam","logic"]],["VFSGNJ_S",[[506,2],[506,84]],[[506,26],[506,34]],["riscv_instr"],["localparam","logic"]],["VFSGNJ_R_S",[[507,2],[507,84]],[[507,26],[507,36]],["riscv_instr"],["localparam","logic"]],["VFSGNJN_S",[[508,2],[508,84]],[[508,26],[508,35]],["riscv_instr"],["localparam","logic"]],["VFSGNJN_R_S",[[509,2],[509,84]],[[509,26],[509,37]],["riscv_instr"],["localparam","logic"]],["VFSGNJX_S",[[510,2],[510,84]],[[510,26],[510,35]],["riscv_instr"],["localparam","logic"]],["VFSGNJX_R_S",[[511,2],[511,84]],[[511,26],[511,37]],["riscv_instr"],["localparam","logic"]],["VFEQ_S",[[512,2],[512,84]],[[512,26],[512,32]],["riscv_instr"],["localparam","logic"]],["VFEQ_R_S",[[513,2],[513,84]],[[513,26],[513,34]],["riscv_instr"],["localparam","logic"]],["VFNE_S",[[514,2],[514,84]],[[514,26],[514,32]],["riscv_instr"],["localparam","logic"]],["VFNE_R_S",[[515,2],[515,84]],[[515,26],[515,34]],["riscv_instr"],["localparam","logic"]],["VFLT_S",[[516,2],[516,84]],[[516,26],[516,32]],["riscv_instr"],["localparam","logic"]],["VFLT_R_S",[[517,2],[517,84]],[[517,26],[517,34]],["riscv_instr"],["localparam","logic"]],["VFGE_S",[[518,2],[518,84]],[[518,26],[518,32]],["riscv_instr"],["localparam","logic"]],["VFGE_R_S",[[519,2],[519,84]],[[519,26],[519,34]],["riscv_instr"],["localparam","logic"]],["VFLE_S",[[520,2],[520,84]],[[520,26],[520,32]],["riscv_instr"],["localparam","logic"]],["VFLE_R_S",[[521,2],[521,84]],[[521,26],[521,34]],["riscv_instr"],["localparam","logic"]],["VFGT_S",[[522,2],[522,84]],[[522,26],[522,32]],["riscv_instr"],["localparam","logic"]],["VFGT_R_S",[[523,2],[523,84]],[[523,26],[523,34]],["riscv_instr"],["localparam","logic"]],["VFMV_X_S",[[524,2],[524,84]],[[524,26],[524,34]],["riscv_instr"],["localparam","logic"]],["VFMV_S_X",[[525,2],[525,84]],[[525,26],[525,34]],["riscv_instr"],["localparam","logic"]],["VFCVT_X_S",[[526,2],[526,84]],[[526,26],[526,35]],["riscv_instr"],["localparam","logic"]],["VFCVT_XU_S",[[527,2],[527,84]],[[527,26],[527,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_S_X",[[528,2],[528,84]],[[528,26],[528,35]],["riscv_instr"],["localparam","logic"]],["VFCVT_S_XU",[[529,2],[529,84]],[[529,26],[529,36]],["riscv_instr"],["localparam","logic"]],["VFCPKA_S_S",[[530,2],[530,84]],[[530,26],[530,36]],["riscv_instr"],["localparam","logic"]],["VFCPKB_S_S",[[531,2],[531,84]],[[531,26],[531,36]],["riscv_instr"],["localparam","logic"]],["VFCPKC_S_S",[[532,2],[532,84]],[[532,26],[532,36]],["riscv_instr"],["localparam","logic"]],["VFCPKD_S_S",[[533,2],[533,84]],[[533,26],[533,36]],["riscv_instr"],["localparam","logic"]],["VFCPKA_S_D",[[534,2],[534,84]],[[534,26],[534,36]],["riscv_instr"],["localparam","logic"]],["VFCPKB_S_D",[[535,2],[535,84]],[[535,26],[535,36]],["riscv_instr"],["localparam","logic"]],["VFCPKC_S_D",[[536,2],[536,84]],[[536,26],[536,36]],["riscv_instr"],["localparam","logic"]],["VFCPKD_S_D",[[537,2],[537,84]],[[537,26],[537,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_H_H",[[538,2],[538,84]],[[538,26],[538,35]],["riscv_instr"],["localparam","logic"]],["VFCVT_H_AH",[[539,2],[539,84]],[[539,26],[539,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_AH_H",[[540,2],[540,84]],[[540,26],[540,36]],["riscv_instr"],["localparam","logic"]],["VFCVTU_H_H",[[541,2],[541,84]],[[541,26],[541,36]],["riscv_instr"],["localparam","logic"]],["VFCVTU_H_AH",[[542,2],[542,84]],[[542,26],[542,37]],["riscv_instr"],["localparam","logic"]],["VFCVTU_AH_H",[[543,2],[543,84]],[[543,26],[543,37]],["riscv_instr"],["localparam","logic"]],["VFADD_H",[[544,2],[544,84]],[[544,26],[544,33]],["riscv_instr"],["localparam","logic"]],["VFADD_R_H",[[545,2],[545,84]],[[545,26],[545,35]],["riscv_instr"],["localparam","logic"]],["VFSUB_H",[[546,2],[546,84]],[[546,26],[546,33]],["riscv_instr"],["localparam","logic"]],["VFSUB_R_H",[[547,2],[547,84]],[[547,26],[547,35]],["riscv_instr"],["localparam","logic"]],["VFMUL_H",[[548,2],[548,84]],[[548,26],[548,33]],["riscv_instr"],["localparam","logic"]],["VFMUL_R_H",[[549,2],[549,84]],[[549,26],[549,35]],["riscv_instr"],["localparam","logic"]],["VFDIV_H",[[550,2],[550,84]],[[550,26],[550,33]],["riscv_instr"],["localparam","logic"]],["VFDIV_R_H",[[551,2],[551,84]],[[551,26],[551,35]],["riscv_instr"],["localparam","logic"]],["VFMIN_H",[[552,2],[552,84]],[[552,26],[552,33]],["riscv_instr"],["localparam","logic"]],["VFMIN_R_H",[[553,2],[553,84]],[[553,26],[553,35]],["riscv_instr"],["localparam","logic"]],["VFMAX_H",[[554,2],[554,84]],[[554,26],[554,33]],["riscv_instr"],["localparam","logic"]],["VFMAX_R_H",[[555,2],[555,84]],[[555,26],[555,35]],["riscv_instr"],["localparam","logic"]],["VFSQRT_H",[[556,2],[556,84]],[[556,26],[556,34]],["riscv_instr"],["localparam","logic"]],["VFMAC_H",[[557,2],[557,84]],[[557,26],[557,33]],["riscv_instr"],["localparam","logic"]],["VFMAC_R_H",[[558,2],[558,84]],[[558,26],[558,35]],["riscv_instr"],["localparam","logic"]],["VFMRE_H",[[559,2],[559,84]],[[559,26],[559,33]],["riscv_instr"],["localparam","logic"]],["VFMRE_R_H",[[560,2],[560,84]],[[560,26],[560,35]],["riscv_instr"],["localparam","logic"]],["VFCLASS_H",[[561,2],[561,84]],[[561,26],[561,35]],["riscv_instr"],["localparam","logic"]],["VFSGNJ_H",[[562,2],[562,84]],[[562,26],[562,34]],["riscv_instr"],["localparam","logic"]],["VFSGNJ_R_H",[[563,2],[563,84]],[[563,26],[563,36]],["riscv_instr"],["localparam","logic"]],["VFSGNJN_H",[[564,2],[564,84]],[[564,26],[564,35]],["riscv_instr"],["localparam","logic"]],["VFSGNJN_R_H",[[565,2],[565,84]],[[565,26],[565,37]],["riscv_instr"],["localparam","logic"]],["VFSGNJX_H",[[566,2],[566,84]],[[566,26],[566,35]],["riscv_instr"],["localparam","logic"]],["VFSGNJX_R_H",[[567,2],[567,84]],[[567,26],[567,37]],["riscv_instr"],["localparam","logic"]],["VFEQ_H",[[568,2],[568,84]],[[568,26],[568,32]],["riscv_instr"],["localparam","logic"]],["VFEQ_R_H",[[569,2],[569,84]],[[569,26],[569,34]],["riscv_instr"],["localparam","logic"]],["VFNE_H",[[570,2],[570,84]],[[570,26],[570,32]],["riscv_instr"],["localparam","logic"]],["VFNE_R_H",[[571,2],[571,84]],[[571,26],[571,34]],["riscv_instr"],["localparam","logic"]],["VFLT_H",[[572,2],[572,84]],[[572,26],[572,32]],["riscv_instr"],["localparam","logic"]],["VFLT_R_H",[[573,2],[573,84]],[[573,26],[573,34]],["riscv_instr"],["localparam","logic"]],["VFGE_H",[[574,2],[574,84]],[[574,26],[574,32]],["riscv_instr"],["localparam","logic"]],["VFGE_R_H",[[575,2],[575,84]],[[575,26],[575,34]],["riscv_instr"],["localparam","logic"]],["VFLE_H",[[576,2],[576,84]],[[576,26],[576,32]],["riscv_instr"],["localparam","logic"]],["VFLE_R_H",[[577,2],[577,84]],[[577,26],[577,34]],["riscv_instr"],["localparam","logic"]],["VFGT_H",[[578,2],[578,84]],[[578,26],[578,32]],["riscv_instr"],["localparam","logic"]],["VFGT_R_H",[[579,2],[579,84]],[[579,26],[579,34]],["riscv_instr"],["localparam","logic"]],["VFMV_X_H",[[580,2],[580,84]],[[580,26],[580,34]],["riscv_instr"],["localparam","logic"]],["VFMV_H_X",[[581,2],[581,84]],[[581,26],[581,34]],["riscv_instr"],["localparam","logic"]],["VFCVT_X_H",[[582,2],[582,84]],[[582,26],[582,35]],["riscv_instr"],["localparam","logic"]],["VFCVT_XU_H",[[583,2],[583,84]],[[583,26],[583,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_H_X",[[584,2],[584,84]],[[584,26],[584,35]],["riscv_instr"],["localparam","logic"]],["VFCVT_H_XU",[[585,2],[585,84]],[[585,26],[585,36]],["riscv_instr"],["localparam","logic"]],["VFCPKA_H_S",[[586,2],[586,84]],[[586,26],[586,36]],["riscv_instr"],["localparam","logic"]],["VFCPKB_H_S",[[587,2],[587,84]],[[587,26],[587,36]],["riscv_instr"],["localparam","logic"]],["VFCPKC_H_S",[[588,2],[588,84]],[[588,26],[588,36]],["riscv_instr"],["localparam","logic"]],["VFCPKD_H_S",[[589,2],[589,84]],[[589,26],[589,36]],["riscv_instr"],["localparam","logic"]],["VFCPKA_H_D",[[590,2],[590,84]],[[590,26],[590,36]],["riscv_instr"],["localparam","logic"]],["VFCPKB_H_D",[[591,2],[591,84]],[[591,26],[591,36]],["riscv_instr"],["localparam","logic"]],["VFCPKC_H_D",[[592,2],[592,84]],[[592,26],[592,36]],["riscv_instr"],["localparam","logic"]],["VFCPKD_H_D",[[593,2],[593,84]],[[593,26],[593,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_S_H",[[594,2],[594,84]],[[594,26],[594,35]],["riscv_instr"],["localparam","logic"]],["VFCVTU_S_H",[[595,2],[595,84]],[[595,26],[595,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_H_S",[[596,2],[596,84]],[[596,26],[596,35]],["riscv_instr"],["localparam","logic"]],["VFCVTU_H_S",[[597,2],[597,84]],[[597,26],[597,36]],["riscv_instr"],["localparam","logic"]],["VFADD_AH",[[598,2],[598,84]],[[598,26],[598,34]],["riscv_instr"],["localparam","logic"]],["VFADD_R_AH",[[599,2],[599,84]],[[599,26],[599,36]],["riscv_instr"],["localparam","logic"]],["VFSUB_AH",[[600,2],[600,84]],[[600,26],[600,34]],["riscv_instr"],["localparam","logic"]],["VFSUB_R_AH",[[601,2],[601,84]],[[601,26],[601,36]],["riscv_instr"],["localparam","logic"]],["VFMUL_AH",[[602,2],[602,84]],[[602,26],[602,34]],["riscv_instr"],["localparam","logic"]],["VFMUL_R_AH",[[603,2],[603,84]],[[603,26],[603,36]],["riscv_instr"],["localparam","logic"]],["VFDIV_AH",[[604,2],[604,84]],[[604,26],[604,34]],["riscv_instr"],["localparam","logic"]],["VFDIV_R_AH",[[605,2],[605,84]],[[605,26],[605,36]],["riscv_instr"],["localparam","logic"]],["VFMIN_AH",[[606,2],[606,84]],[[606,26],[606,34]],["riscv_instr"],["localparam","logic"]],["VFMIN_R_AH",[[607,2],[607,84]],[[607,26],[607,36]],["riscv_instr"],["localparam","logic"]],["VFMAX_AH",[[608,2],[608,84]],[[608,26],[608,34]],["riscv_instr"],["localparam","logic"]],["VFMAX_R_AH",[[609,2],[609,84]],[[609,26],[609,36]],["riscv_instr"],["localparam","logic"]],["VFSQRT_AH",[[610,2],[610,84]],[[610,26],[610,35]],["riscv_instr"],["localparam","logic"]],["VFMAC_AH",[[611,2],[611,84]],[[611,26],[611,34]],["riscv_instr"],["localparam","logic"]],["VFMAC_R_AH",[[612,2],[612,84]],[[612,26],[612,36]],["riscv_instr"],["localparam","logic"]],["VFMRE_AH",[[613,2],[613,84]],[[613,26],[613,34]],["riscv_instr"],["localparam","logic"]],["VFMRE_R_AH",[[614,2],[614,84]],[[614,26],[614,36]],["riscv_instr"],["localparam","logic"]],["VFCLASS_AH",[[615,2],[615,84]],[[615,26],[615,36]],["riscv_instr"],["localparam","logic"]],["VFSGNJ_AH",[[616,2],[616,84]],[[616,26],[616,35]],["riscv_instr"],["localparam","logic"]],["VFSGNJ_R_AH",[[617,2],[617,84]],[[617,26],[617,37]],["riscv_instr"],["localparam","logic"]],["VFSGNJN_AH",[[618,2],[618,84]],[[618,26],[618,36]],["riscv_instr"],["localparam","logic"]],["VFSGNJN_R_AH",[[619,2],[619,84]],[[619,26],[619,38]],["riscv_instr"],["localparam","logic"]],["VFSGNJX_AH",[[620,2],[620,84]],[[620,26],[620,36]],["riscv_instr"],["localparam","logic"]],["VFSGNJX_R_AH",[[621,2],[621,84]],[[621,26],[621,38]],["riscv_instr"],["localparam","logic"]],["VFEQ_AH",[[622,2],[622,84]],[[622,26],[622,33]],["riscv_instr"],["localparam","logic"]],["VFEQ_R_AH",[[623,2],[623,84]],[[623,26],[623,35]],["riscv_instr"],["localparam","logic"]],["VFNE_AH",[[624,2],[624,84]],[[624,26],[624,33]],["riscv_instr"],["localparam","logic"]],["VFNE_R_AH",[[625,2],[625,84]],[[625,26],[625,35]],["riscv_instr"],["localparam","logic"]],["VFLT_AH",[[626,2],[626,84]],[[626,26],[626,33]],["riscv_instr"],["localparam","logic"]],["VFLT_R_AH",[[627,2],[627,84]],[[627,26],[627,35]],["riscv_instr"],["localparam","logic"]],["VFGE_AH",[[628,2],[628,84]],[[628,26],[628,33]],["riscv_instr"],["localparam","logic"]],["VFGE_R_AH",[[629,2],[629,84]],[[629,26],[629,35]],["riscv_instr"],["localparam","logic"]],["VFLE_AH",[[630,2],[630,84]],[[630,26],[630,33]],["riscv_instr"],["localparam","logic"]],["VFLE_R_AH",[[631,2],[631,84]],[[631,26],[631,35]],["riscv_instr"],["localparam","logic"]],["VFGT_AH",[[632,2],[632,84]],[[632,26],[632,33]],["riscv_instr"],["localparam","logic"]],["VFGT_R_AH",[[633,2],[633,84]],[[633,26],[633,35]],["riscv_instr"],["localparam","logic"]],["VFMV_X_AH",[[634,2],[634,84]],[[634,26],[634,35]],["riscv_instr"],["localparam","logic"]],["VFMV_AH_X",[[635,2],[635,84]],[[635,26],[635,35]],["riscv_instr"],["localparam","logic"]],["VFCVT_X_AH",[[636,2],[636,84]],[[636,26],[636,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_XU_AH",[[637,2],[637,84]],[[637,26],[637,37]],["riscv_instr"],["localparam","logic"]],["VFCVT_AH_X",[[638,2],[638,84]],[[638,26],[638,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_AH_XU",[[639,2],[639,84]],[[639,26],[639,37]],["riscv_instr"],["localparam","logic"]],["VFCPKA_AH_S",[[640,2],[640,84]],[[640,26],[640,37]],["riscv_instr"],["localparam","logic"]],["VFCPKB_AH_S",[[641,2],[641,84]],[[641,26],[641,37]],["riscv_instr"],["localparam","logic"]],["VFCPKC_AH_S",[[642,2],[642,84]],[[642,26],[642,37]],["riscv_instr"],["localparam","logic"]],["VFCPKD_AH_S",[[643,2],[643,84]],[[643,26],[643,37]],["riscv_instr"],["localparam","logic"]],["VFCPKA_AH_D",[[644,2],[644,84]],[[644,26],[644,37]],["riscv_instr"],["localparam","logic"]],["VFCPKB_AH_D",[[645,2],[645,84]],[[645,26],[645,37]],["riscv_instr"],["localparam","logic"]],["VFCPKC_AH_D",[[646,2],[646,84]],[[646,26],[646,37]],["riscv_instr"],["localparam","logic"]],["VFCPKD_AH_D",[[647,2],[647,84]],[[647,26],[647,37]],["riscv_instr"],["localparam","logic"]],["VFCVT_S_AH",[[648,2],[648,84]],[[648,26],[648,36]],["riscv_instr"],["localparam","logic"]],["VFCVTU_S_AH",[[649,2],[649,84]],[[649,26],[649,37]],["riscv_instr"],["localparam","logic"]],["VFCVT_AH_S",[[650,2],[650,84]],[[650,26],[650,36]],["riscv_instr"],["localparam","logic"]],["VFCVTU_AH_S",[[651,2],[651,84]],[[651,26],[651,37]],["riscv_instr"],["localparam","logic"]],["VFADD_B",[[652,2],[652,84]],[[652,26],[652,33]],["riscv_instr"],["localparam","logic"]],["VFADD_R_B",[[653,2],[653,84]],[[653,26],[653,35]],["riscv_instr"],["localparam","logic"]],["VFSUB_B",[[654,2],[654,84]],[[654,26],[654,33]],["riscv_instr"],["localparam","logic"]],["VFSUB_R_B",[[655,2],[655,84]],[[655,26],[655,35]],["riscv_instr"],["localparam","logic"]],["VFMUL_B",[[656,2],[656,84]],[[656,26],[656,33]],["riscv_instr"],["localparam","logic"]],["VFMUL_R_B",[[657,2],[657,84]],[[657,26],[657,35]],["riscv_instr"],["localparam","logic"]],["VFDIV_B",[[658,2],[658,84]],[[658,26],[658,33]],["riscv_instr"],["localparam","logic"]],["VFDIV_R_B",[[659,2],[659,84]],[[659,26],[659,35]],["riscv_instr"],["localparam","logic"]],["VFMIN_B",[[660,2],[660,84]],[[660,26],[660,33]],["riscv_instr"],["localparam","logic"]],["VFMIN_R_B",[[661,2],[661,84]],[[661,26],[661,35]],["riscv_instr"],["localparam","logic"]],["VFMAX_B",[[662,2],[662,84]],[[662,26],[662,33]],["riscv_instr"],["localparam","logic"]],["VFMAX_R_B",[[663,2],[663,84]],[[663,26],[663,35]],["riscv_instr"],["localparam","logic"]],["VFSQRT_B",[[664,2],[664,84]],[[664,26],[664,34]],["riscv_instr"],["localparam","logic"]],["VFMAC_B",[[665,2],[665,84]],[[665,26],[665,33]],["riscv_instr"],["localparam","logic"]],["VFMAC_R_B",[[666,2],[666,84]],[[666,26],[666,35]],["riscv_instr"],["localparam","logic"]],["VFMRE_B",[[667,2],[667,84]],[[667,26],[667,33]],["riscv_instr"],["localparam","logic"]],["VFMRE_R_B",[[668,2],[668,84]],[[668,26],[668,35]],["riscv_instr"],["localparam","logic"]],["VFSGNJ_B",[[669,2],[669,84]],[[669,26],[669,34]],["riscv_instr"],["localparam","logic"]],["VFSGNJ_R_B",[[670,2],[670,84]],[[670,26],[670,36]],["riscv_instr"],["localparam","logic"]],["VFSGNJN_B",[[671,2],[671,84]],[[671,26],[671,35]],["riscv_instr"],["localparam","logic"]],["VFSGNJN_R_B",[[672,2],[672,84]],[[672,26],[672,37]],["riscv_instr"],["localparam","logic"]],["VFSGNJX_B",[[673,2],[673,84]],[[673,26],[673,35]],["riscv_instr"],["localparam","logic"]],["VFSGNJX_R_B",[[674,2],[674,84]],[[674,26],[674,37]],["riscv_instr"],["localparam","logic"]],["VFEQ_B",[[675,2],[675,84]],[[675,26],[675,32]],["riscv_instr"],["localparam","logic"]],["VFEQ_R_B",[[676,2],[676,84]],[[676,26],[676,34]],["riscv_instr"],["localparam","logic"]],["VFNE_B",[[677,2],[677,84]],[[677,26],[677,32]],["riscv_instr"],["localparam","logic"]],["VFNE_R_B",[[678,2],[678,84]],[[678,26],[678,34]],["riscv_instr"],["localparam","logic"]],["VFLT_B",[[679,2],[679,84]],[[679,26],[679,32]],["riscv_instr"],["localparam","logic"]],["VFLT_R_B",[[680,2],[680,84]],[[680,26],[680,34]],["riscv_instr"],["localparam","logic"]],["VFGE_B",[[681,2],[681,84]],[[681,26],[681,32]],["riscv_instr"],["localparam","logic"]],["VFGE_R_B",[[682,2],[682,84]],[[682,26],[682,34]],["riscv_instr"],["localparam","logic"]],["VFLE_B",[[683,2],[683,84]],[[683,26],[683,32]],["riscv_instr"],["localparam","logic"]],["VFLE_R_B",[[684,2],[684,84]],[[684,26],[684,34]],["riscv_instr"],["localparam","logic"]],["VFGT_B",[[685,2],[685,84]],[[685,26],[685,32]],["riscv_instr"],["localparam","logic"]],["VFGT_R_B",[[686,2],[686,84]],[[686,26],[686,34]],["riscv_instr"],["localparam","logic"]],["VFMV_X_B",[[687,2],[687,84]],[[687,26],[687,34]],["riscv_instr"],["localparam","logic"]],["VFMV_B_X",[[688,2],[688,84]],[[688,26],[688,34]],["riscv_instr"],["localparam","logic"]],["VFCLASS_B",[[689,2],[689,84]],[[689,26],[689,35]],["riscv_instr"],["localparam","logic"]],["VFCVT_X_B",[[690,2],[690,84]],[[690,26],[690,35]],["riscv_instr"],["localparam","logic"]],["VFCVT_XU_B",[[691,2],[691,84]],[[691,26],[691,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_B_X",[[692,2],[692,84]],[[692,26],[692,35]],["riscv_instr"],["localparam","logic"]],["VFCVT_B_XU",[[693,2],[693,84]],[[693,26],[693,36]],["riscv_instr"],["localparam","logic"]],["VFCPKA_B_S",[[694,2],[694,84]],[[694,26],[694,36]],["riscv_instr"],["localparam","logic"]],["VFCPKB_B_S",[[695,2],[695,84]],[[695,26],[695,36]],["riscv_instr"],["localparam","logic"]],["VFCPKC_B_S",[[696,2],[696,84]],[[696,26],[696,36]],["riscv_instr"],["localparam","logic"]],["VFCPKD_B_S",[[697,2],[697,84]],[[697,26],[697,36]],["riscv_instr"],["localparam","logic"]],["VFCPKA_B_D",[[698,2],[698,84]],[[698,26],[698,36]],["riscv_instr"],["localparam","logic"]],["VFCPKB_B_D",[[699,2],[699,84]],[[699,26],[699,36]],["riscv_instr"],["localparam","logic"]],["VFCPKC_B_D",[[700,2],[700,84]],[[700,26],[700,36]],["riscv_instr"],["localparam","logic"]],["VFCPKD_B_D",[[701,2],[701,84]],[[701,26],[701,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_S_B",[[702,2],[702,84]],[[702,26],[702,35]],["riscv_instr"],["localparam","logic"]],["VFCVTU_S_B",[[703,2],[703,84]],[[703,26],[703,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_B_S",[[704,2],[704,84]],[[704,26],[704,35]],["riscv_instr"],["localparam","logic"]],["VFCVTU_B_S",[[705,2],[705,84]],[[705,26],[705,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_H_B",[[706,2],[706,84]],[[706,26],[706,35]],["riscv_instr"],["localparam","logic"]],["VFCVTU_H_B",[[707,2],[707,84]],[[707,26],[707,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_B_H",[[708,2],[708,84]],[[708,26],[708,35]],["riscv_instr"],["localparam","logic"]],["VFCVTU_B_H",[[709,2],[709,84]],[[709,26],[709,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_AH_B",[[710,2],[710,84]],[[710,26],[710,36]],["riscv_instr"],["localparam","logic"]],["VFCVTU_AH_B",[[711,2],[711,84]],[[711,26],[711,37]],["riscv_instr"],["localparam","logic"]],["VFCVT_B_AH",[[712,2],[712,84]],[[712,26],[712,36]],["riscv_instr"],["localparam","logic"]],["VFCVTU_B_AH",[[713,2],[713,84]],[[713,26],[713,37]],["riscv_instr"],["localparam","logic"]],["VFCVT_B_B",[[714,2],[714,84]],[[714,26],[714,35]],["riscv_instr"],["localparam","logic"]],["VFCVT_AB_B",[[715,2],[715,84]],[[715,26],[715,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_B_AB",[[716,2],[716,84]],[[716,26],[716,36]],["riscv_instr"],["localparam","logic"]],["VFCVTU_B_B",[[717,2],[717,84]],[[717,26],[717,36]],["riscv_instr"],["localparam","logic"]],["VFCVTU_AB_B",[[718,2],[718,84]],[[718,26],[718,37]],["riscv_instr"],["localparam","logic"]],["VFCVTU_B_AB",[[719,2],[719,84]],[[719,26],[719,37]],["riscv_instr"],["localparam","logic"]],["VFADD_AB",[[720,2],[720,84]],[[720,26],[720,34]],["riscv_instr"],["localparam","logic"]],["VFADD_R_AB",[[721,2],[721,84]],[[721,26],[721,36]],["riscv_instr"],["localparam","logic"]],["VFSUB_AB",[[722,2],[722,84]],[[722,26],[722,34]],["riscv_instr"],["localparam","logic"]],["VFSUB_R_AB",[[723,2],[723,84]],[[723,26],[723,36]],["riscv_instr"],["localparam","logic"]],["VFMUL_AB",[[724,2],[724,84]],[[724,26],[724,34]],["riscv_instr"],["localparam","logic"]],["VFMUL_R_AB",[[725,2],[725,84]],[[725,26],[725,36]],["riscv_instr"],["localparam","logic"]],["VFDIV_AB",[[726,2],[726,84]],[[726,26],[726,34]],["riscv_instr"],["localparam","logic"]],["VFDIV_R_AB",[[727,2],[727,84]],[[727,26],[727,36]],["riscv_instr"],["localparam","logic"]],["VFMIN_AB",[[728,2],[728,84]],[[728,26],[728,34]],["riscv_instr"],["localparam","logic"]],["VFMIN_R_AB",[[729,2],[729,84]],[[729,26],[729,36]],["riscv_instr"],["localparam","logic"]],["VFMAX_AB",[[730,2],[730,84]],[[730,26],[730,34]],["riscv_instr"],["localparam","logic"]],["VFMAX_R_AB",[[731,2],[731,84]],[[731,26],[731,36]],["riscv_instr"],["localparam","logic"]],["VFSQRT_AB",[[732,2],[732,84]],[[732,26],[732,35]],["riscv_instr"],["localparam","logic"]],["VFMAC_AB",[[733,2],[733,84]],[[733,26],[733,34]],["riscv_instr"],["localparam","logic"]],["VFMAC_R_AB",[[734,2],[734,84]],[[734,26],[734,36]],["riscv_instr"],["localparam","logic"]],["VFMRE_AB",[[735,2],[735,84]],[[735,26],[735,34]],["riscv_instr"],["localparam","logic"]],["VFMRE_R_AB",[[736,2],[736,84]],[[736,26],[736,36]],["riscv_instr"],["localparam","logic"]],["VFSGNJ_AB",[[737,2],[737,84]],[[737,26],[737,35]],["riscv_instr"],["localparam","logic"]],["VFSGNJ_R_AB",[[738,2],[738,84]],[[738,26],[738,37]],["riscv_instr"],["localparam","logic"]],["VFSGNJN_AB",[[739,2],[739,84]],[[739,26],[739,36]],["riscv_instr"],["localparam","logic"]],["VFSGNJN_R_AB",[[740,2],[740,84]],[[740,26],[740,38]],["riscv_instr"],["localparam","logic"]],["VFSGNJX_AB",[[741,2],[741,84]],[[741,26],[741,36]],["riscv_instr"],["localparam","logic"]],["VFSGNJX_R_AB",[[742,2],[742,84]],[[742,26],[742,38]],["riscv_instr"],["localparam","logic"]],["VFEQ_AB",[[743,2],[743,84]],[[743,26],[743,33]],["riscv_instr"],["localparam","logic"]],["VFEQ_R_AB",[[744,2],[744,84]],[[744,26],[744,35]],["riscv_instr"],["localparam","logic"]],["VFNE_AB",[[745,2],[745,84]],[[745,26],[745,33]],["riscv_instr"],["localparam","logic"]],["VFNE_R_AB",[[746,2],[746,84]],[[746,26],[746,35]],["riscv_instr"],["localparam","logic"]],["VFLT_AB",[[747,2],[747,84]],[[747,26],[747,33]],["riscv_instr"],["localparam","logic"]],["VFLT_R_AB",[[748,2],[748,84]],[[748,26],[748,35]],["riscv_instr"],["localparam","logic"]],["VFGE_AB",[[749,2],[749,84]],[[749,26],[749,33]],["riscv_instr"],["localparam","logic"]],["VFGE_R_AB",[[750,2],[750,84]],[[750,26],[750,35]],["riscv_instr"],["localparam","logic"]],["VFLE_AB",[[751,2],[751,84]],[[751,26],[751,33]],["riscv_instr"],["localparam","logic"]],["VFLE_R_AB",[[752,2],[752,84]],[[752,26],[752,35]],["riscv_instr"],["localparam","logic"]],["VFGT_AB",[[753,2],[753,84]],[[753,26],[753,33]],["riscv_instr"],["localparam","logic"]],["VFGT_R_AB",[[754,2],[754,84]],[[754,26],[754,35]],["riscv_instr"],["localparam","logic"]],["VFMV_X_AB",[[755,2],[755,84]],[[755,26],[755,35]],["riscv_instr"],["localparam","logic"]],["VFMV_AB_X",[[756,2],[756,84]],[[756,26],[756,35]],["riscv_instr"],["localparam","logic"]],["VFCLASS_AB",[[757,2],[757,84]],[[757,26],[757,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_X_AB",[[758,2],[758,84]],[[758,26],[758,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_XU_AB",[[759,2],[759,84]],[[759,26],[759,37]],["riscv_instr"],["localparam","logic"]],["VFCVT_AB_X",[[760,2],[760,84]],[[760,26],[760,36]],["riscv_instr"],["localparam","logic"]],["VFCVT_AB_XU",[[761,2],[761,84]],[[761,26],[761,37]],["riscv_instr"],["localparam","logic"]],["VFCPKA_AB_S",[[762,2],[762,84]],[[762,26],[762,37]],["riscv_instr"],["localparam","logic"]],["VFCPKB_AB_S",[[763,2],[763,84]],[[763,26],[763,37]],["riscv_instr"],["localparam","logic"]],["VFCPKC_AB_S",[[764,2],[764,84]],[[764,26],[764,37]],["riscv_instr"],["localparam","logic"]],["VFCPKD_AB_S",[[765,2],[765,84]],[[765,26],[765,37]],["riscv_instr"],["localparam","logic"]],["VFCPKA_AB_D",[[766,2],[766,84]],[[766,26],[766,37]],["riscv_instr"],["localparam","logic"]],["VFCPKB_AB_D",[[767,2],[767,84]],[[767,26],[767,37]],["riscv_instr"],["localparam","logic"]],["VFCPKC_AB_D",[[768,2],[768,84]],[[768,26],[768,37]],["riscv_instr"],["localparam","logic"]],["VFCPKD_AB_D",[[769,2],[769,84]],[[769,26],[769,37]],["riscv_instr"],["localparam","logic"]],["VFCVT_S_AB",[[770,2],[770,84]],[[770,26],[770,36]],["riscv_instr"],["localparam","logic"]],["VFCVTU_S_AB",[[771,2],[771,84]],[[771,26],[771,37]],["riscv_instr"],["localparam","logic"]],["VFCVT_AB_S",[[772,2],[772,84]],[[772,26],[772,36]],["riscv_instr"],["localparam","logic"]],["VFCVTU_AB_S",[[773,2],[773,84]],[[773,26],[773,37]],["riscv_instr"],["localparam","logic"]],["VFCVT_H_AB",[[774,2],[774,84]],[[774,26],[774,36]],["riscv_instr"],["localparam","logic"]],["VFCVTU_H_AB",[[775,2],[775,84]],[[775,26],[775,37]],["riscv_instr"],["localparam","logic"]],["VFCVT_AB_H",[[776,2],[776,84]],[[776,26],[776,36]],["riscv_instr"],["localparam","logic"]],["VFCVTU_AB_H",[[777,2],[777,84]],[[777,26],[777,37]],["riscv_instr"],["localparam","logic"]],["VFCVT_AH_AB",[[778,2],[778,84]],[[778,26],[778,37]],["riscv_instr"],["localparam","logic"]],["VFCVTU_AH_AB",[[779,2],[779,84]],[[779,26],[779,38]],["riscv_instr"],["localparam","logic"]],["VFCVT_AB_AH",[[780,2],[780,84]],[[780,26],[780,37]],["riscv_instr"],["localparam","logic"]],["VFCVTU_AB_AH",[[781,2],[781,84]],[[781,26],[781,38]],["riscv_instr"],["localparam","logic"]],["FMULEX_S_H",[[782,2],[782,84]],[[782,26],[782,36]],["riscv_instr"],["localparam","logic"]],["FMACEX_S_H",[[783,2],[783,84]],[[783,26],[783,36]],["riscv_instr"],["localparam","logic"]],["FMULEX_S_AH",[[784,2],[784,84]],[[784,26],[784,37]],["riscv_instr"],["localparam","logic"]],["FMACEX_S_AH",[[785,2],[785,84]],[[785,26],[785,37]],["riscv_instr"],["localparam","logic"]],["FMULEX_S_B",[[786,2],[786,84]],[[786,26],[786,36]],["riscv_instr"],["localparam","logic"]],["FMACEX_S_B",[[787,2],[787,84]],[[787,26],[787,36]],["riscv_instr"],["localparam","logic"]],["FMULEX_S_AB",[[788,2],[788,84]],[[788,26],[788,37]],["riscv_instr"],["localparam","logic"]],["FMACEX_S_AB",[[789,2],[789,84]],[[789,26],[789,37]],["riscv_instr"],["localparam","logic"]],["VFSUM_S",[[790,2],[790,84]],[[790,26],[790,33]],["riscv_instr"],["localparam","logic"]],["VFNSUM_S",[[791,2],[791,84]],[[791,26],[791,34]],["riscv_instr"],["localparam","logic"]],["VFSUM_H",[[792,2],[792,84]],[[792,26],[792,33]],["riscv_instr"],["localparam","logic"]],["VFNSUM_H",[[793,2],[793,84]],[[793,26],[793,34]],["riscv_instr"],["localparam","logic"]],["VFSUM_AH",[[794,2],[794,84]],[[794,26],[794,34]],["riscv_instr"],["localparam","logic"]],["VFNSUM_AH",[[795,2],[795,84]],[[795,26],[795,35]],["riscv_instr"],["localparam","logic"]],["VFSUM_B",[[796,2],[796,84]],[[796,26],[796,33]],["riscv_instr"],["localparam","logic"]],["VFNSUM_B",[[797,2],[797,84]],[[797,26],[797,34]],["riscv_instr"],["localparam","logic"]],["VFSUM_AB",[[798,2],[798,84]],[[798,26],[798,34]],["riscv_instr"],["localparam","logic"]],["VFNSUM_AB",[[799,2],[799,84]],[[799,26],[799,35]],["riscv_instr"],["localparam","logic"]],["VFSUMEX_S_H",[[800,2],[800,84]],[[800,26],[800,37]],["riscv_instr"],["localparam","logic"]],["VFNSUMEX_S_H",[[801,2],[801,84]],[[801,26],[801,38]],["riscv_instr"],["localparam","logic"]],["VFDOTPEX_S_H",[[802,2],[802,84]],[[802,26],[802,38]],["riscv_instr"],["localparam","logic"]],["VFDOTPEX_S_R_H",[[803,2],[803,84]],[[803,26],[803,40]],["riscv_instr"],["localparam","logic"]],["VFNDOTPEX_S_H",[[804,2],[804,84]],[[804,26],[804,39]],["riscv_instr"],["localparam","logic"]],["VFNDOTPEX_S_R_H",[[805,2],[805,84]],[[805,26],[805,41]],["riscv_instr"],["localparam","logic"]],["VFSUMEX_S_AH",[[806,2],[806,84]],[[806,26],[806,38]],["riscv_instr"],["localparam","logic"]],["VFNSUMEX_S_AH",[[807,2],[807,84]],[[807,26],[807,39]],["riscv_instr"],["localparam","logic"]],["VFDOTPEX_S_AH",[[808,2],[808,84]],[[808,26],[808,39]],["riscv_instr"],["localparam","logic"]],["VFDOTPEX_S_R_AH",[[809,2],[809,84]],[[809,26],[809,41]],["riscv_instr"],["localparam","logic"]],["VFNDOTPEX_S_AH",[[810,2],[810,84]],[[810,26],[810,40]],["riscv_instr"],["localparam","logic"]],["VFNDOTPEX_S_R_AH",[[811,2],[811,84]],[[811,26],[811,42]],["riscv_instr"],["localparam","logic"]],["VFSUMEX_H_B",[[812,2],[812,84]],[[812,26],[812,37]],["riscv_instr"],["localparam","logic"]],["VFNSUMEX_H_B",[[813,2],[813,84]],[[813,26],[813,38]],["riscv_instr"],["localparam","logic"]],["VFDOTPEX_H_B",[[814,2],[814,84]],[[814,26],[814,38]],["riscv_instr"],["localparam","logic"]],["VFDOTPEX_H_R_B",[[815,2],[815,84]],[[815,26],[815,40]],["riscv_instr"],["localparam","logic"]],["VFNDOTPEX_H_B",[[816,2],[816,84]],[[816,26],[816,39]],["riscv_instr"],["localparam","logic"]],["VFNDOTPEX_H_R_B",[[817,2],[817,84]],[[817,26],[817,41]],["riscv_instr"],["localparam","logic"]],["VFSUMEX_AH_B",[[818,2],[818,84]],[[818,26],[818,38]],["riscv_instr"],["localparam","logic"]],["VFNSUMEX_AH_B",[[819,2],[819,84]],[[819,26],[819,39]],["riscv_instr"],["localparam","logic"]],["VFDOTPEX_AH_B",[[820,2],[820,84]],[[820,26],[820,39]],["riscv_instr"],["localparam","logic"]],["VFDOTPEX_AH_R_B",[[821,2],[821,84]],[[821,26],[821,41]],["riscv_instr"],["localparam","logic"]],["VFNDOTPEX_AH_B",[[822,2],[822,84]],[[822,26],[822,40]],["riscv_instr"],["localparam","logic"]],["VFNDOTPEX_AH_R_B",[[823,2],[823,84]],[[823,26],[823,42]],["riscv_instr"],["localparam","logic"]],["VFSUMEX_H_AB",[[824,2],[824,84]],[[824,26],[824,38]],["riscv_instr"],["localparam","logic"]],["VFNSUMEX_H_AB",[[825,2],[825,84]],[[825,26],[825,39]],["riscv_instr"],["localparam","logic"]],["VFDOTPEX_H_AB",[[826,2],[826,84]],[[826,26],[826,39]],["riscv_instr"],["localparam","logic"]],["VFDOTPEX_H_R_AB",[[827,2],[827,84]],[[827,26],[827,41]],["riscv_instr"],["localparam","logic"]],["VFNDOTPEX_H_AB",[[828,2],[828,84]],[[828,26],[828,40]],["riscv_instr"],["localparam","logic"]],["VFNDOTPEX_H_R_AB",[[829,2],[829,84]],[[829,26],[829,42]],["riscv_instr"],["localparam","logic"]],["VFSUMEX_AH_AB",[[830,2],[830,84]],[[830,26],[830,39]],["riscv_instr"],["localparam","logic"]],["VFNSUMEX_AH_AB",[[831,2],[831,84]],[[831,26],[831,40]],["riscv_instr"],["localparam","logic"]],["VFDOTPEX_AH_AB",[[832,2],[832,84]],[[832,26],[832,40]],["riscv_instr"],["localparam","logic"]],["VFDOTPEX_AH_R_AB",[[833,2],[833,84]],[[833,26],[833,42]],["riscv_instr"],["localparam","logic"]],["VFNDOTPEX_AH_AB",[[834,2],[834,84]],[[834,26],[834,41]],["riscv_instr"],["localparam","logic"]],["VFNDOTPEX_AH_R_AB",[[835,2],[835,84]],[[835,26],[835,43]],["riscv_instr"],["localparam","logic"]],["VMVNFR_V",[[836,2],[836,84]],[[836,26],[836,34]],["riscv_instr"],["localparam","logic"]],["VL1R_V",[[837,2],[837,84]],[[837,26],[837,32]],["riscv_instr"],["localparam","logic"]],["VL2R_V",[[838,2],[838,84]],[[838,26],[838,32]],["riscv_instr"],["localparam","logic"]],["VL4R_V",[[839,2],[839,84]],[[839,26],[839,32]],["riscv_instr"],["localparam","logic"]],["VL8R_V",[[840,2],[840,84]],[[840,26],[840,32]],["riscv_instr"],["localparam","logic"]],["IMV_X_W",[[841,2],[841,84]],[[841,26],[841,33]],["riscv_instr"],["localparam","logic"]],["IMV_W_X",[[842,2],[842,84]],[[842,26],[842,33]],["riscv_instr"],["localparam","logic"]],["IADDI",[[843,2],[843,84]],[[843,26],[843,31]],["riscv_instr"],["localparam","logic"]],["ISLLI",[[844,2],[844,84]],[[844,26],[844,31]],["riscv_instr"],["localparam","logic"]],["ISLTI",[[845,2],[845,84]],[[845,26],[845,31]],["riscv_instr"],["localparam","logic"]],["ISLTIU",[[846,2],[846,84]],[[846,26],[846,32]],["riscv_instr"],["localparam","logic"]],["IXORI",[[847,2],[847,84]],[[847,26],[847,31]],["riscv_instr"],["localparam","logic"]],["ISRLI",[[848,2],[848,84]],[[848,26],[848,31]],["riscv_instr"],["localparam","logic"]],["ISRAI",[[849,2],[849,84]],[[849,26],[849,31]],["riscv_instr"],["localparam","logic"]],["IORI",[[850,2],[850,84]],[[850,26],[850,30]],["riscv_instr"],["localparam","logic"]],["IANDI",[[851,2],[851,84]],[[851,26],[851,31]],["riscv_instr"],["localparam","logic"]],["IADD",[[852,2],[852,84]],[[852,26],[852,30]],["riscv_instr"],["localparam","logic"]],["ISUB",[[853,2],[853,84]],[[853,26],[853,30]],["riscv_instr"],["localparam","logic"]],["ISLL",[[854,2],[854,84]],[[854,26],[854,30]],["riscv_instr"],["localparam","logic"]],["ISLT",[[855,2],[855,84]],[[855,26],[855,30]],["riscv_instr"],["localparam","logic"]],["ISLTU",[[856,2],[856,84]],[[856,26],[856,31]],["riscv_instr"],["localparam","logic"]],["IXOR",[[857,2],[857,84]],[[857,26],[857,30]],["riscv_instr"],["localparam","logic"]],["ISRL",[[858,2],[858,84]],[[858,26],[858,30]],["riscv_instr"],["localparam","logic"]],["ISRA",[[859,2],[859,84]],[[859,26],[859,30]],["riscv_instr"],["localparam","logic"]],["IOR",[[860,2],[860,84]],[[860,26],[860,29]],["riscv_instr"],["localparam","logic"]],["IAND",[[861,2],[861,84]],[[861,26],[861,30]],["riscv_instr"],["localparam","logic"]],["IMADD",[[862,2],[862,84]],[[862,26],[862,31]],["riscv_instr"],["localparam","logic"]],["IMSUB",[[863,2],[863,84]],[[863,26],[863,31]],["riscv_instr"],["localparam","logic"]],["INMSUB",[[864,2],[864,84]],[[864,26],[864,32]],["riscv_instr"],["localparam","logic"]],["INMADD",[[865,2],[865,84]],[[865,26],[865,32]],["riscv_instr"],["localparam","logic"]],["IMUL",[[866,2],[866,84]],[[866,26],[866,30]],["riscv_instr"],["localparam","logic"]],["IMULH",[[867,2],[867,84]],[[867,26],[867,31]],["riscv_instr"],["localparam","logic"]],["IMULHSU",[[868,2],[868,84]],[[868,26],[868,33]],["riscv_instr"],["localparam","logic"]],["IMULHU",[[869,2],[869,84]],[[869,26],[869,32]],["riscv_instr"],["localparam","logic"]],["IANDN",[[870,2],[870,84]],[[870,26],[870,31]],["riscv_instr"],["localparam","logic"]],["IORN",[[871,2],[871,84]],[[871,26],[871,30]],["riscv_instr"],["localparam","logic"]],["IXNOR",[[872,2],[872,84]],[[872,26],[872,31]],["riscv_instr"],["localparam","logic"]],["ISLO",[[873,2],[873,84]],[[873,26],[873,30]],["riscv_instr"],["localparam","logic"]],["ISRO",[[874,2],[874,84]],[[874,26],[874,30]],["riscv_instr"],["localparam","logic"]],["IROL",[[875,2],[875,84]],[[875,26],[875,30]],["riscv_instr"],["localparam","logic"]],["IROR",[[876,2],[876,84]],[[876,26],[876,30]],["riscv_instr"],["localparam","logic"]],["ISBCLR",[[877,2],[877,84]],[[877,26],[877,32]],["riscv_instr"],["localparam","logic"]],["ISBSET",[[878,2],[878,84]],[[878,26],[878,32]],["riscv_instr"],["localparam","logic"]],["ISBINV",[[879,2],[879,84]],[[879,26],[879,32]],["riscv_instr"],["localparam","logic"]],["ISBEXT",[[880,2],[880,84]],[[880,26],[880,32]],["riscv_instr"],["localparam","logic"]],["IGORC",[[881,2],[881,84]],[[881,26],[881,31]],["riscv_instr"],["localparam","logic"]],["IGREV",[[882,2],[882,84]],[[882,26],[882,31]],["riscv_instr"],["localparam","logic"]],["ISLOI",[[883,2],[883,84]],[[883,26],[883,31]],["riscv_instr"],["localparam","logic"]],["ISROI",[[884,2],[884,84]],[[884,26],[884,31]],["riscv_instr"],["localparam","logic"]],["IRORI",[[885,2],[885,84]],[[885,26],[885,31]],["riscv_instr"],["localparam","logic"]],["ISBCLRI",[[886,2],[886,84]],[[886,26],[886,33]],["riscv_instr"],["localparam","logic"]],["ISBSETI",[[887,2],[887,84]],[[887,26],[887,33]],["riscv_instr"],["localparam","logic"]],["ISBINVI",[[888,2],[888,84]],[[888,26],[888,33]],["riscv_instr"],["localparam","logic"]],["ISBEXTI",[[889,2],[889,84]],[[889,26],[889,33]],["riscv_instr"],["localparam","logic"]],["IGORCI",[[890,2],[890,84]],[[890,26],[890,32]],["riscv_instr"],["localparam","logic"]],["IGREVI",[[891,2],[891,84]],[[891,26],[891,32]],["riscv_instr"],["localparam","logic"]],["ICLZ",[[892,2],[892,84]],[[892,26],[892,30]],["riscv_instr"],["localparam","logic"]],["ICTZ",[[893,2],[893,84]],[[893,26],[893,30]],["riscv_instr"],["localparam","logic"]],["IPCNT",[[894,2],[894,84]],[[894,26],[894,31]],["riscv_instr"],["localparam","logic"]],["ISEXT_B",[[895,2],[895,84]],[[895,26],[895,33]],["riscv_instr"],["localparam","logic"]],["ISEXT_H",[[896,2],[896,84]],[[896,26],[896,33]],["riscv_instr"],["localparam","logic"]],["ICRC32_B",[[897,2],[897,84]],[[897,26],[897,34]],["riscv_instr"],["localparam","logic"]],["ICRC32_H",[[898,2],[898,84]],[[898,26],[898,34]],["riscv_instr"],["localparam","logic"]],["ICRC32_W",[[899,2],[899,84]],[[899,26],[899,34]],["riscv_instr"],["localparam","logic"]],["ICRC32C_B",[[900,2],[900,84]],[[900,26],[900,35]],["riscv_instr"],["localparam","logic"]],["ICRC32C_H",[[901,2],[901,84]],[[901,26],[901,35]],["riscv_instr"],["localparam","logic"]],["ICRC32C_W",[[902,2],[902,84]],[[902,26],[902,35]],["riscv_instr"],["localparam","logic"]],["ISH1ADD",[[903,2],[903,84]],[[903,26],[903,33]],["riscv_instr"],["localparam","logic"]],["ISH2ADD",[[904,2],[904,84]],[[904,26],[904,33]],["riscv_instr"],["localparam","logic"]],["ISH3ADD",[[905,2],[905,84]],[[905,26],[905,33]],["riscv_instr"],["localparam","logic"]],["ICLMUL",[[906,2],[906,84]],[[906,26],[906,32]],["riscv_instr"],["localparam","logic"]],["ICLMULR",[[907,2],[907,84]],[[907,26],[907,33]],["riscv_instr"],["localparam","logic"]],["ICLMULH",[[908,2],[908,84]],[[908,26],[908,33]],["riscv_instr"],["localparam","logic"]],["IMIN",[[909,2],[909,84]],[[909,26],[909,30]],["riscv_instr"],["localparam","logic"]],["IMAX",[[910,2],[910,84]],[[910,26],[910,30]],["riscv_instr"],["localparam","logic"]],["IMINU",[[911,2],[911,84]],[[911,26],[911,31]],["riscv_instr"],["localparam","logic"]],["IMAXU",[[912,2],[912,84]],[[912,26],[912,31]],["riscv_instr"],["localparam","logic"]],["ISHFL",[[913,2],[913,84]],[[913,26],[913,31]],["riscv_instr"],["localparam","logic"]],["IUNSHFL",[[914,2],[914,84]],[[914,26],[914,33]],["riscv_instr"],["localparam","logic"]],["IBEXT",[[915,2],[915,84]],[[915,26],[915,31]],["riscv_instr"],["localparam","logic"]],["IBDEP",[[916,2],[916,84]],[[916,26],[916,31]],["riscv_instr"],["localparam","logic"]],["IPACK",[[917,2],[917,84]],[[917,26],[917,31]],["riscv_instr"],["localparam","logic"]],["IPACKU",[[918,2],[918,84]],[[918,26],[918,32]],["riscv_instr"],["localparam","logic"]],["IPACKH",[[919,2],[919,84]],[[919,26],[919,32]],["riscv_instr"],["localparam","logic"]],["IBFP",[[920,2],[920,84]],[[920,26],[920,30]],["riscv_instr"],["localparam","logic"]],["ISHFLI",[[921,2],[921,84]],[[921,26],[921,32]],["riscv_instr"],["localparam","logic"]],["IUNSHFLI",[[922,2],[922,84]],[[922,26],[922,34]],["riscv_instr"],["localparam","logic"]],["CSR_FFLAGS",[[924,2],[924,45]],[[924,26],[924,36]],["riscv_instr"],["localparam","logic"]],["CSR_FRM",[[925,2],[925,42]],[[925,26],[925,33]],["riscv_instr"],["localparam","logic"]],["CSR_FCSR",[[926,2],[926,43]],[[926,26],[926,34]],["riscv_instr"],["localparam","logic"]],["CSR_USTATUS",[[927,2],[927,46]],[[927,26],[927,37]],["riscv_instr"],["localparam","logic"]],["CSR_UIE",[[928,2],[928,42]],[[928,26],[928,33]],["riscv_instr"],["localparam","logic"]],["CSR_UTVEC",[[929,2],[929,44]],[[929,26],[929,35]],["riscv_instr"],["localparam","logic"]],["CSR_VSTART",[[930,2],[930,45]],[[930,26],[930,36]],["riscv_instr"],["localparam","logic"]],["CSR_VXSAT",[[931,2],[931,44]],[[931,26],[931,35]],["riscv_instr"],["localparam","logic"]],["CSR_VXRM",[[932,2],[932,43]],[[932,26],[932,34]],["riscv_instr"],["localparam","logic"]],["CSR_VCSR",[[933,2],[933,43]],[[933,26],[933,34]],["riscv_instr"],["localparam","logic"]],["CSR_USCRATCH",[[934,2],[934,48]],[[934,26],[934,38]],["riscv_instr"],["localparam","logic"]],["CSR_UEPC",[[935,2],[935,44]],[[935,26],[935,34]],["riscv_instr"],["localparam","logic"]],["CSR_UCAUSE",[[936,2],[936,46]],[[936,26],[936,36]],["riscv_instr"],["localparam","logic"]],["CSR_UTVAL",[[937,2],[937,45]],[[937,26],[937,35]],["riscv_instr"],["localparam","logic"]],["CSR_UIP",[[938,2],[938,43]],[[938,26],[938,33]],["riscv_instr"],["localparam","logic"]],["CSR_FMODE",[[939,2],[939,46]],[[939,26],[939,35]],["riscv_instr"],["localparam","logic"]],["CSR_CYCLE",[[940,2],[940,46]],[[940,26],[940,35]],["riscv_instr"],["localparam","logic"]],["CSR_TIME",[[941,2],[941,45]],[[941,26],[941,34]],["riscv_instr"],["localparam","logic"]],["CSR_INSTRET",[[942,2],[942,48]],[[942,26],[942,37]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER3",[[943,2],[943,52]],[[943,26],[943,41]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER4",[[944,2],[944,52]],[[944,26],[944,41]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER5",[[945,2],[945,52]],[[945,26],[945,41]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER6",[[946,2],[946,52]],[[946,26],[946,41]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER7",[[947,2],[947,52]],[[947,26],[947,41]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER8",[[948,2],[948,52]],[[948,26],[948,41]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER9",[[949,2],[949,52]],[[949,26],[949,41]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER10",[[950,2],[950,53]],[[950,26],[950,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER11",[[951,2],[951,53]],[[951,26],[951,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER12",[[952,2],[952,53]],[[952,26],[952,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER13",[[953,2],[953,53]],[[953,26],[953,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER14",[[954,2],[954,53]],[[954,26],[954,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER15",[[955,2],[955,53]],[[955,26],[955,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER16",[[956,2],[956,53]],[[956,26],[956,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER17",[[957,2],[957,53]],[[957,26],[957,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER18",[[958,2],[958,53]],[[958,26],[958,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER19",[[959,2],[959,53]],[[959,26],[959,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER20",[[960,2],[960,53]],[[960,26],[960,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER21",[[961,2],[961,53]],[[961,26],[961,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER22",[[962,2],[962,53]],[[962,26],[962,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER23",[[963,2],[963,53]],[[963,26],[963,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER24",[[964,2],[964,53]],[[964,26],[964,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER25",[[965,2],[965,53]],[[965,26],[965,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER26",[[966,2],[966,53]],[[966,26],[966,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER27",[[967,2],[967,53]],[[967,26],[967,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER28",[[968,2],[968,53]],[[968,26],[968,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER29",[[969,2],[969,53]],[[969,26],[969,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER30",[[970,2],[970,53]],[[970,26],[970,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER31",[[971,2],[971,53]],[[971,26],[971,42]],["riscv_instr"],["localparam","logic"]],["CSR_VL",[[972,2],[972,43]],[[972,26],[972,32]],["riscv_instr"],["localparam","logic"]],["CSR_VTYPE",[[973,2],[973,46]],[[973,26],[973,35]],["riscv_instr"],["localparam","logic"]],["CSR_VLENB",[[974,2],[974,46]],[[974,26],[974,35]],["riscv_instr"],["localparam","logic"]],["CSR_SSTATUS",[[975,2],[975,48]],[[975,26],[975,37]],["riscv_instr"],["localparam","logic"]],["CSR_SEDELEG",[[976,2],[976,48]],[[976,26],[976,37]],["riscv_instr"],["localparam","logic"]],["CSR_SIDELEG",[[977,2],[977,48]],[[977,26],[977,37]],["riscv_instr"],["localparam","logic"]],["CSR_SIE",[[978,2],[978,44]],[[978,26],[978,33]],["riscv_instr"],["localparam","logic"]],["CSR_STVEC",[[979,2],[979,46]],[[979,26],[979,35]],["riscv_instr"],["localparam","logic"]],["CSR_SCOUNTEREN",[[980,2],[980,51]],[[980,26],[980,40]],["riscv_instr"],["localparam","logic"]],["CSR_SSCRATCH",[[981,2],[981,49]],[[981,26],[981,38]],["riscv_instr"],["localparam","logic"]],["CSR_SEPC",[[982,2],[982,45]],[[982,26],[982,34]],["riscv_instr"],["localparam","logic"]],["CSR_SCAUSE",[[983,2],[983,47]],[[983,26],[983,36]],["riscv_instr"],["localparam","logic"]],["CSR_STVAL",[[984,2],[984,46]],[[984,26],[984,35]],["riscv_instr"],["localparam","logic"]],["CSR_SIP",[[985,2],[985,44]],[[985,26],[985,33]],["riscv_instr"],["localparam","logic"]],["CSR_SATP",[[986,2],[986,45]],[[986,26],[986,34]],["riscv_instr"],["localparam","logic"]],["CSR_VSSTATUS",[[987,2],[987,49]],[[987,26],[987,38]],["riscv_instr"],["localparam","logic"]],["CSR_VSIE",[[988,2],[988,45]],[[988,26],[988,34]],["riscv_instr"],["localparam","logic"]],["CSR_VSTVEC",[[989,2],[989,47]],[[989,26],[989,36]],["riscv_instr"],["localparam","logic"]],["CSR_VSSCRATCH",[[990,2],[990,50]],[[990,26],[990,39]],["riscv_instr"],["localparam","logic"]],["CSR_VSEPC",[[991,2],[991,46]],[[991,26],[991,35]],["riscv_instr"],["localparam","logic"]],["CSR_VSCAUSE",[[992,2],[992,48]],[[992,26],[992,37]],["riscv_instr"],["localparam","logic"]],["CSR_VSTVAL",[[993,2],[993,47]],[[993,26],[993,36]],["riscv_instr"],["localparam","logic"]],["CSR_VSIP",[[994,2],[994,45]],[[994,26],[994,34]],["riscv_instr"],["localparam","logic"]],["CSR_VSATP",[[995,2],[995,46]],[[995,26],[995,35]],["riscv_instr"],["localparam","logic"]],["CSR_HSTATUS",[[996,2],[996,48]],[[996,26],[996,37]],["riscv_instr"],["localparam","logic"]],["CSR_HEDELEG",[[997,2],[997,48]],[[997,26],[997,37]],["riscv_instr"],["localparam","logic"]],["CSR_HIDELEG",[[998,2],[998,48]],[[998,26],[998,37]],["riscv_instr"],["localparam","logic"]],["CSR_HIE",[[999,2],[999,44]],[[999,26],[999,33]],["riscv_instr"],["localparam","logic"]],["CSR_HTIMEDELTA",[[1000,2],[1000,51]],[[1000,26],[1000,40]],["riscv_instr"],["localparam","logic"]],["CSR_HCOUNTEREN",[[1001,2],[1001,51]],[[1001,26],[1001,40]],["riscv_instr"],["localparam","logic"]],["CSR_HGEIE",[[1002,2],[1002,46]],[[1002,26],[1002,35]],["riscv_instr"],["localparam","logic"]],["CSR_HTVAL",[[1003,2],[1003,46]],[[1003,26],[1003,35]],["riscv_instr"],["localparam","logic"]],["CSR_HIP",[[1004,2],[1004,44]],[[1004,26],[1004,33]],["riscv_instr"],["localparam","logic"]],["CSR_HVIP",[[1005,2],[1005,45]],[[1005,26],[1005,34]],["riscv_instr"],["localparam","logic"]],["CSR_HTINST",[[1006,2],[1006,47]],[[1006,26],[1006,36]],["riscv_instr"],["localparam","logic"]],["CSR_HGATP",[[1007,2],[1007,46]],[[1007,26],[1007,35]],["riscv_instr"],["localparam","logic"]],["CSR_HGEIP",[[1008,2],[1008,46]],[[1008,26],[1008,35]],["riscv_instr"],["localparam","logic"]],["CSR_UTVT",[[1009,2],[1009,43]],[[1009,26],[1009,34]],["riscv_instr"],["localparam","logic"]],["CSR_UNXTI",[[1010,2],[1010,45]],[[1010,26],[1010,35]],["riscv_instr"],["localparam","logic"]],["CSR_UINTSTATUS",[[1011,2],[1011,50]],[[1011,26],[1011,40]],["riscv_instr"],["localparam","logic"]],["CSR_USCRATCHCSW",[[1012,2],[1012,51]],[[1012,26],[1012,41]],["riscv_instr"],["localparam","logic"]],["CSR_USCRATCHCSWL",[[1013,2],[1013,52]],[[1013,26],[1013,42]],["riscv_instr"],["localparam","logic"]],["CSR_STVT",[[1014,2],[1014,45]],[[1014,26],[1014,34]],["riscv_instr"],["localparam","logic"]],["CSR_SNXTI",[[1015,2],[1015,46]],[[1015,26],[1015,35]],["riscv_instr"],["localparam","logic"]],["CSR_SINTSTATUS",[[1016,2],[1016,51]],[[1016,26],[1016,40]],["riscv_instr"],["localparam","logic"]],["CSR_SSCRATCHCSW",[[1017,2],[1017,52]],[[1017,26],[1017,41]],["riscv_instr"],["localparam","logic"]],["CSR_SSCRATCHCSWL",[[1018,2],[1018,53]],[[1018,26],[1018,42]],["riscv_instr"],["localparam","logic"]],["CSR_MTVT",[[1019,2],[1019,45]],[[1019,26],[1019,34]],["riscv_instr"],["localparam","logic"]],["CSR_MNXTI",[[1020,2],[1020,46]],[[1020,26],[1020,35]],["riscv_instr"],["localparam","logic"]],["CSR_MINTSTATUS",[[1021,2],[1021,51]],[[1021,26],[1021,40]],["riscv_instr"],["localparam","logic"]],["CSR_MSCRATCHCSW",[[1022,2],[1022,52]],[[1022,26],[1022,41]],["riscv_instr"],["localparam","logic"]],["CSR_MSCRATCHCSWL",[[1023,2],[1023,53]],[[1023,26],[1023,42]],["riscv_instr"],["localparam","logic"]],["CSR_MSTATUS",[[1024,2],[1024,48]],[[1024,26],[1024,37]],["riscv_instr"],["localparam","logic"]],["CSR_MISA",[[1025,2],[1025,45]],[[1025,26],[1025,34]],["riscv_instr"],["localparam","logic"]],["CSR_MEDELEG",[[1026,2],[1026,48]],[[1026,26],[1026,37]],["riscv_instr"],["localparam","logic"]],["CSR_MIDELEG",[[1027,2],[1027,48]],[[1027,26],[1027,37]],["riscv_instr"],["localparam","logic"]],["CSR_MIE",[[1028,2],[1028,44]],[[1028,26],[1028,33]],["riscv_instr"],["localparam","logic"]],["CSR_MTVEC",[[1029,2],[1029,46]],[[1029,26],[1029,35]],["riscv_instr"],["localparam","logic"]],["CSR_MCOUNTEREN",[[1030,2],[1030,51]],[[1030,26],[1030,40]],["riscv_instr"],["localparam","logic"]],["CSR_MCOUNTINHIBIT",[[1031,2],[1031,54]],[[1031,26],[1031,43]],["riscv_instr"],["localparam","logic"]],["CSR_MSCRATCH",[[1032,2],[1032,49]],[[1032,26],[1032,38]],["riscv_instr"],["localparam","logic"]],["CSR_MEPC",[[1033,2],[1033,45]],[[1033,26],[1033,34]],["riscv_instr"],["localparam","logic"]],["CSR_MCAUSE",[[1034,2],[1034,47]],[[1034,26],[1034,36]],["riscv_instr"],["localparam","logic"]],["CSR_MTVAL",[[1035,2],[1035,46]],[[1035,26],[1035,35]],["riscv_instr"],["localparam","logic"]],["CSR_MIP",[[1036,2],[1036,44]],[[1036,26],[1036,33]],["riscv_instr"],["localparam","logic"]],["CSR_MTINST",[[1037,2],[1037,47]],[[1037,26],[1037,36]],["riscv_instr"],["localparam","logic"]],["CSR_MTVAL2",[[1038,2],[1038,47]],[[1038,26],[1038,36]],["riscv_instr"],["localparam","logic"]],["CSR_PMPCFG0",[[1039,2],[1039,48]],[[1039,26],[1039,37]],["riscv_instr"],["localparam","logic"]],["CSR_PMPCFG1",[[1040,2],[1040,48]],[[1040,26],[1040,37]],["riscv_instr"],["localparam","logic"]],["CSR_PMPCFG2",[[1041,2],[1041,48]],[[1041,26],[1041,37]],["riscv_instr"],["localparam","logic"]],["CSR_PMPCFG3",[[1042,2],[1042,48]],[[1042,26],[1042,37]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR0",[[1043,2],[1043,49]],[[1043,26],[1043,38]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR1",[[1044,2],[1044,49]],[[1044,26],[1044,38]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR2",[[1045,2],[1045,49]],[[1045,26],[1045,38]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR3",[[1046,2],[1046,49]],[[1046,26],[1046,38]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR4",[[1047,2],[1047,49]],[[1047,26],[1047,38]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR5",[[1048,2],[1048,49]],[[1048,26],[1048,38]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR6",[[1049,2],[1049,49]],[[1049,26],[1049,38]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR7",[[1050,2],[1050,49]],[[1050,26],[1050,38]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR8",[[1051,2],[1051,49]],[[1051,26],[1051,38]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR9",[[1052,2],[1052,49]],[[1052,26],[1052,38]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR10",[[1053,2],[1053,50]],[[1053,26],[1053,39]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR11",[[1054,2],[1054,50]],[[1054,26],[1054,39]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR12",[[1055,2],[1055,50]],[[1055,26],[1055,39]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR13",[[1056,2],[1056,50]],[[1056,26],[1056,39]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR14",[[1057,2],[1057,50]],[[1057,26],[1057,39]],["riscv_instr"],["localparam","logic"]],["CSR_PMPADDR15",[[1058,2],[1058,50]],[[1058,26],[1058,39]],["riscv_instr"],["localparam","logic"]],["CSR_TSELECT",[[1059,2],[1059,48]],[[1059,26],[1059,37]],["riscv_instr"],["localparam","logic"]],["CSR_TDATA1",[[1060,2],[1060,47]],[[1060,26],[1060,36]],["riscv_instr"],["localparam","logic"]],["CSR_TDATA2",[[1061,2],[1061,47]],[[1061,26],[1061,36]],["riscv_instr"],["localparam","logic"]],["CSR_TDATA3",[[1062,2],[1062,47]],[[1062,26],[1062,36]],["riscv_instr"],["localparam","logic"]],["CSR_DCSR",[[1063,2],[1063,45]],[[1063,26],[1063,34]],["riscv_instr"],["localparam","logic"]],["CSR_DPC",[[1064,2],[1064,44]],[[1064,26],[1064,33]],["riscv_instr"],["localparam","logic"]],["CSR_DSCRATCH0",[[1065,2],[1065,50]],[[1065,26],[1065,39]],["riscv_instr"],["localparam","logic"]],["CSR_DSCRATCH1",[[1066,2],[1066,50]],[[1066,26],[1066,39]],["riscv_instr"],["localparam","logic"]],["CSR_MCYCLE",[[1067,2],[1067,47]],[[1067,26],[1067,36]],["riscv_instr"],["localparam","logic"]],["CSR_MINSTRET",[[1068,2],[1068,49]],[[1068,26],[1068,38]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER3",[[1069,2],[1069,53]],[[1069,26],[1069,42]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER4",[[1070,2],[1070,53]],[[1070,26],[1070,42]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER5",[[1071,2],[1071,53]],[[1071,26],[1071,42]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER6",[[1072,2],[1072,53]],[[1072,26],[1072,42]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER7",[[1073,2],[1073,53]],[[1073,26],[1073,42]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER8",[[1074,2],[1074,53]],[[1074,26],[1074,42]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER9",[[1075,2],[1075,53]],[[1075,26],[1075,42]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER10",[[1076,2],[1076,54]],[[1076,26],[1076,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER11",[[1077,2],[1077,54]],[[1077,26],[1077,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER12",[[1078,2],[1078,54]],[[1078,26],[1078,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER13",[[1079,2],[1079,54]],[[1079,26],[1079,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER14",[[1080,2],[1080,54]],[[1080,26],[1080,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER15",[[1081,2],[1081,54]],[[1081,26],[1081,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER16",[[1082,2],[1082,54]],[[1082,26],[1082,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER17",[[1083,2],[1083,54]],[[1083,26],[1083,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER18",[[1084,2],[1084,54]],[[1084,26],[1084,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER19",[[1085,2],[1085,54]],[[1085,26],[1085,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER20",[[1086,2],[1086,54]],[[1086,26],[1086,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER21",[[1087,2],[1087,54]],[[1087,26],[1087,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER22",[[1088,2],[1088,54]],[[1088,26],[1088,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER23",[[1089,2],[1089,54]],[[1089,26],[1089,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER24",[[1090,2],[1090,54]],[[1090,26],[1090,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER25",[[1091,2],[1091,54]],[[1091,26],[1091,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER26",[[1092,2],[1092,54]],[[1092,26],[1092,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER27",[[1093,2],[1093,54]],[[1093,26],[1093,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER28",[[1094,2],[1094,54]],[[1094,26],[1094,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER29",[[1095,2],[1095,54]],[[1095,26],[1095,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER30",[[1096,2],[1096,54]],[[1096,26],[1096,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER31",[[1097,2],[1097,54]],[[1097,26],[1097,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT3",[[1098,2],[1098,51]],[[1098,26],[1098,40]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT4",[[1099,2],[1099,51]],[[1099,26],[1099,40]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT5",[[1100,2],[1100,51]],[[1100,26],[1100,40]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT6",[[1101,2],[1101,51]],[[1101,26],[1101,40]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT7",[[1102,2],[1102,51]],[[1102,26],[1102,40]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT8",[[1103,2],[1103,51]],[[1103,26],[1103,40]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT9",[[1104,2],[1104,51]],[[1104,26],[1104,40]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT10",[[1105,2],[1105,52]],[[1105,26],[1105,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT11",[[1106,2],[1106,52]],[[1106,26],[1106,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT12",[[1107,2],[1107,52]],[[1107,26],[1107,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT13",[[1108,2],[1108,52]],[[1108,26],[1108,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT14",[[1109,2],[1109,52]],[[1109,26],[1109,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT15",[[1110,2],[1110,52]],[[1110,26],[1110,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT16",[[1111,2],[1111,52]],[[1111,26],[1111,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT17",[[1112,2],[1112,52]],[[1112,26],[1112,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT18",[[1113,2],[1113,52]],[[1113,26],[1113,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT19",[[1114,2],[1114,52]],[[1114,26],[1114,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT20",[[1115,2],[1115,52]],[[1115,26],[1115,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT21",[[1116,2],[1116,52]],[[1116,26],[1116,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT22",[[1117,2],[1117,52]],[[1117,26],[1117,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT23",[[1118,2],[1118,52]],[[1118,26],[1118,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT24",[[1119,2],[1119,52]],[[1119,26],[1119,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT25",[[1120,2],[1120,52]],[[1120,26],[1120,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT26",[[1121,2],[1121,52]],[[1121,26],[1121,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT27",[[1122,2],[1122,52]],[[1122,26],[1122,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT28",[[1123,2],[1123,52]],[[1123,26],[1123,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT29",[[1124,2],[1124,52]],[[1124,26],[1124,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT30",[[1125,2],[1125,52]],[[1125,26],[1125,41]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMEVENT31",[[1126,2],[1126,52]],[[1126,26],[1126,41]],["riscv_instr"],["localparam","logic"]],["CSR_TRACE",[[1127,2],[1127,46]],[[1127,26],[1127,35]],["riscv_instr"],["localparam","logic"]],["CSR_STACKLIMIT",[[1128,2],[1128,51]],[[1128,26],[1128,40]],["riscv_instr"],["localparam","logic"]],["CSR_MVENDORID",[[1129,2],[1129,50]],[[1129,26],[1129,39]],["riscv_instr"],["localparam","logic"]],["CSR_MARCHID",[[1130,2],[1130,48]],[[1130,26],[1130,37]],["riscv_instr"],["localparam","logic"]],["CSR_MIMPID",[[1131,2],[1131,47]],[[1131,26],[1131,36]],["riscv_instr"],["localparam","logic"]],["CSR_MHARTID",[[1132,2],[1132,48]],[[1132,26],[1132,37]],["riscv_instr"],["localparam","logic"]],["CSR_SSR",[[1133,2],[1133,44]],[[1133,26],[1133,33]],["riscv_instr"],["localparam","logic"]],["CSR_FPMODE",[[1134,2],[1134,47]],[[1134,26],[1134,36]],["riscv_instr"],["localparam","logic"]],["CSR_BARRIER",[[1135,2],[1135,48]],[[1135,26],[1135,37]],["riscv_instr"],["localparam","logic"]],["CSR_HTIMEDELTAH",[[1136,2],[1136,52]],[[1136,26],[1136,41]],["riscv_instr"],["localparam","logic"]],["CSR_CYCLEH",[[1137,2],[1137,47]],[[1137,26],[1137,36]],["riscv_instr"],["localparam","logic"]],["CSR_TIMEH",[[1138,2],[1138,46]],[[1138,26],[1138,35]],["riscv_instr"],["localparam","logic"]],["CSR_INSTRETH",[[1139,2],[1139,49]],[[1139,26],[1139,38]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER3H",[[1140,2],[1140,53]],[[1140,26],[1140,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER4H",[[1141,2],[1141,53]],[[1141,26],[1141,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER5H",[[1142,2],[1142,53]],[[1142,26],[1142,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER6H",[[1143,2],[1143,53]],[[1143,26],[1143,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER7H",[[1144,2],[1144,53]],[[1144,26],[1144,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER8H",[[1145,2],[1145,53]],[[1145,26],[1145,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER9H",[[1146,2],[1146,53]],[[1146,26],[1146,42]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER10H",[[1147,2],[1147,54]],[[1147,26],[1147,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER11H",[[1148,2],[1148,54]],[[1148,26],[1148,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER12H",[[1149,2],[1149,54]],[[1149,26],[1149,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER13H",[[1150,2],[1150,54]],[[1150,26],[1150,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER14H",[[1151,2],[1151,54]],[[1151,26],[1151,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER15H",[[1152,2],[1152,54]],[[1152,26],[1152,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER16H",[[1153,2],[1153,54]],[[1153,26],[1153,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER17H",[[1154,2],[1154,54]],[[1154,26],[1154,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER18H",[[1155,2],[1155,54]],[[1155,26],[1155,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER19H",[[1156,2],[1156,54]],[[1156,26],[1156,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER20H",[[1157,2],[1157,54]],[[1157,26],[1157,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER21H",[[1158,2],[1158,54]],[[1158,26],[1158,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER22H",[[1159,2],[1159,54]],[[1159,26],[1159,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER23H",[[1160,2],[1160,54]],[[1160,26],[1160,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER24H",[[1161,2],[1161,54]],[[1161,26],[1161,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER25H",[[1162,2],[1162,54]],[[1162,26],[1162,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER26H",[[1163,2],[1163,54]],[[1163,26],[1163,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER27H",[[1164,2],[1164,54]],[[1164,26],[1164,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER28H",[[1165,2],[1165,54]],[[1165,26],[1165,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER29H",[[1166,2],[1166,54]],[[1166,26],[1166,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER30H",[[1167,2],[1167,54]],[[1167,26],[1167,43]],["riscv_instr"],["localparam","logic"]],["CSR_HPMCOUNTER31H",[[1168,2],[1168,54]],[[1168,26],[1168,43]],["riscv_instr"],["localparam","logic"]],["CSR_MSTATUSH",[[1169,2],[1169,49]],[[1169,26],[1169,38]],["riscv_instr"],["localparam","logic"]],["CSR_MCYCLEH",[[1170,2],[1170,48]],[[1170,26],[1170,37]],["riscv_instr"],["localparam","logic"]],["CSR_MINSTRETH",[[1171,2],[1171,50]],[[1171,26],[1171,39]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER3H",[[1172,2],[1172,54]],[[1172,26],[1172,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER4H",[[1173,2],[1173,54]],[[1173,26],[1173,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER5H",[[1174,2],[1174,54]],[[1174,26],[1174,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER6H",[[1175,2],[1175,54]],[[1175,26],[1175,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER7H",[[1176,2],[1176,54]],[[1176,26],[1176,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER8H",[[1177,2],[1177,54]],[[1177,26],[1177,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER9H",[[1178,2],[1178,54]],[[1178,26],[1178,43]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER10H",[[1179,2],[1179,55]],[[1179,26],[1179,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER11H",[[1180,2],[1180,55]],[[1180,26],[1180,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER12H",[[1181,2],[1181,55]],[[1181,26],[1181,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER13H",[[1182,2],[1182,55]],[[1182,26],[1182,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER14H",[[1183,2],[1183,55]],[[1183,26],[1183,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER15H",[[1184,2],[1184,55]],[[1184,26],[1184,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER16H",[[1185,2],[1185,55]],[[1185,26],[1185,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER17H",[[1186,2],[1186,55]],[[1186,26],[1186,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER18H",[[1187,2],[1187,55]],[[1187,26],[1187,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER19H",[[1188,2],[1188,55]],[[1188,26],[1188,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER20H",[[1189,2],[1189,55]],[[1189,26],[1189,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER21H",[[1190,2],[1190,55]],[[1190,26],[1190,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER22H",[[1191,2],[1191,55]],[[1191,26],[1191,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER23H",[[1192,2],[1192,55]],[[1192,26],[1192,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER24H",[[1193,2],[1193,55]],[[1193,26],[1193,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER25H",[[1194,2],[1194,55]],[[1194,26],[1194,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER26H",[[1195,2],[1195,55]],[[1195,26],[1195,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER27H",[[1196,2],[1196,55]],[[1196,26],[1196,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER28H",[[1197,2],[1197,55]],[[1197,26],[1197,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER29H",[[1198,2],[1198,55]],[[1198,26],[1198,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER30H",[[1199,2],[1199,55]],[[1199,26],[1199,44]],["riscv_instr"],["localparam","logic"]],["CSR_MHPMCOUNTER31H",[[1200,2],[1200,55]],[[1200,26],[1200,44]],["riscv_instr"],["localparam","logic"]]]]]]],[],0]],["/workspaces/stitch_cluster/hw/snitch/src/snitch_l0_tlb.sv",[[[[[["snitch_l0_tlb",[[8,0],[48,2]],[[8,7],[8,20]],[],["module"]],[162,9]],[[["NrEntries",[[9,2],[9,38]],[[9,25],[9,34]],["snitch_l0_tlb"],["parameter-port","unsigned"]],["pa_t",[[10,2],[10,42]],[[10,25],[10,29]],["snitch_l0_tlb"],["parameter-port","#Unknown"]],["l0_pte_t",[[11,2],[11,42]],[[11,25],[11,33]],["snitch_l0_tlb"],["parameter-port","#Unknown"]],["clk_i",[[13,2],[13,20]],[[13,15],[13,20]],["snitch_l0_tlb"],["port","logic"]],["rst_i",[[14,2],[14,20]],[[14,15],[14,20]],["snitch_l0_tlb"],["port","logic"]],["flush_i",[[16,2],[16,22]],[[16,15],[16,22]],["snitch_l0_tlb"],["port","logic"]],["priv_lvl_i",[[19,2],[19,30]],[[19,20],[19,30]],["snitch_l0_tlb"],["port","priv_lvl_t"]],["valid_i",[[21,2],[21,22]],[[21,15],[21,22]],["snitch_l0_tlb"],["port","logic"]],["ready_o",[[23,2],[23,22]],[[23,15],[23,22]],["snitch_l0_tlb"],["port","logic"]],["va_i",[[25,2],[25,19]],[[25,15],[25,19]],["snitch_l0_tlb"],["port","va_t"]],["read_i",[[27,2],[27,21]],[[27,15],[27,21]],["snitch_l0_tlb"],["port","logic"]],["write_i",[[29,2],[29,22]],[[29,15],[29,22]],["snitch_l0_tlb"],["port","logic"]],["execute_i",[[31,2],[31,24]],[[31,15],[31,24]],["snitch_l0_tlb"],["port","logic"]],["page_fault_o",[[33,2],[33,27]],[[33,15],[33,27]],["snitch_l0_tlb"],["port","logic"]],["pa_o",[[35,2],[35,19]],[[35,15],[35,19]],["snitch_l0_tlb"],["port","pa_t"]],["valid_o",[[38,2],[38,22]],[[38,15],[38,22]],["snitch_l0_tlb"],["port","logic"]],["ready_i",[[39,2],[39,22]],[[39,15],[39,22]],["snitch_l0_tlb"],["port","logic"]],["va_o",[[41,2],[41,19]],[[41,15],[41,19]],["snitch_l0_tlb"],["port","va_t"]],["pte_i",[[43,2],[43,23]],[[43,18],[43,23]],["snitch_l0_tlb"],["port","l0_pte_t"]],["is_4mega_i",[[45,2],[45,25]],[[45,15],[45,25]],["snitch_l0_tlb"],["port","logic"]],["tag_t",[[50,2],[55,10]],[[55,4],[55,9]],["snitch_l0_tlb"],["typedef","#AnonymousStructUnion162"]],["tag_d",[[56,2],[56,29]],[[56,24],[56,29]],["snitch_l0_tlb"],["variable","tag_t"]],["tag_q",[[56,2],[56,36]],[[56,31],[56,36]],["snitch_l0_tlb"],["variable","tag_d"]],["is_4mega_exp",[[57,2],[57,36]],[[57,24],[57,36]],["snitch_l0_tlb"],["variable","logic"]],["is_4mega",[[58,2],[58,16]],[[58,8],[58,16]],["snitch_l0_tlb"],["variable","logic"]],["tag_valid_d",[[60,2],[60,35]],[[60,24],[60,35]],["snitch_l0_tlb"],["variable","logic"]],["tag_valid_q",[[60,2],[60,48]],[[60,37],[60,48]],["snitch_l0_tlb"],["variable","tag_valid_d"]],["evict_d",[[61,2],[61,41]],[[61,34],[61,41]],["snitch_l0_tlb"],["variable","logic"]],["evict_q",[[61,2],[61,50]],[[61,43],[61,50]],["snitch_l0_tlb"],["variable","evict_d"]],["pte_q",[[63,2],[63,32]],[[63,27],[63,32]],["snitch_l0_tlb"],["variable","l0_pte_t"]],["pte_d",[[63,2],[63,39]],[[63,34],[63,39]],["snitch_l0_tlb"],["variable","pte_q"]],["pte",[[65,2],[65,14]],[[65,11],[65,14]],["snitch_l0_tlb"],["variable","l0_pte_t"]],["hit",[[71,2],[71,27]],[[71,24],[71,27]],["snitch_l0_tlb"],["variable","logic"]],["miss_d",[[72,2],[72,14]],[[72,8],[72,14]],["snitch_l0_tlb"],["variable","logic"]],["miss_q",[[72,2],[72,22]],[[72,16],[72,22]],["snitch_l0_tlb"],["variable","miss_d"]],["refill_d",[[73,2],[73,16]],[[73,8],[73,16]],["snitch_l0_tlb"],["variable","logic"]],["refill_q",[[73,2],[73,26]],[[73,18],[73,26]],["snitch_l0_tlb"],["variable","refill_d"]],["L0PteSize",[[88,2],[88,54]],[[88,26],[88,35]],["snitch_l0_tlb"],["localparam","unsigned"]],["access_allowed",[[100,2],[100,22]],[[100,8],[100,22]],["snitch_l0_tlb"],["variable","logic"]]],[["snitch_pkg",["*"]]],[[[["#AnonymousStructUnion162",[[50,10],[55,3]],[[50,10],[50,16]],["snitch_l0_tlb"],["struct"]],[55,2]],[[["va",[[52,4],[52,11]],[[52,9],[52,11]],["snitch_l0_tlb","#AnonymousStructUnion162"],["struct_union_member"]],["is_4mega",[[54,4],[54,18]],[[54,10],[54,18]],["snitch_l0_tlb","#AnonymousStructUnion162"],["struct_union_member"]]]]]]]]],["/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells/registers.svh"]],null,0]],["/workspaces/stitch_cluster/hw/snitch/src/snitch_lsu.sv",[[[[[["snitch_lsu",[[10,0],[50,2]],[[10,7],[10,17]],[],["module"]],[180,9]],[[["AddrWidth",[[11,2],[11,49]],[[11,25],[11,34]],["snitch_lsu"],["parameter-port","unsigned"]],["DataWidth",[[12,2],[12,49]],[[12,25],[12,34]],["snitch_lsu"],["parameter-port","unsigned"]],["tag_t",[[14,2],[14,58]],[[14,17],[14,22]],["snitch_lsu"],["parameter-port","#Unknown"]],["NumOutstandingMem",[[16,2],[16,48]],[[16,25],[16,42]],["snitch_lsu"],["parameter-port","#Unknown"]],["NumOutstandingLoads",[[18,2],[18,48]],[[18,25],[18,44]],["snitch_lsu"],["parameter-port","#Unknown"]],["NaNBox",[[20,2],[20,48]],[[20,25],[20,31]],["snitch_lsu"],["parameter-port","#Unknown"]],["dreq_t",[[21,2],[21,52]],[[21,25],[21,31]],["snitch_lsu"],["parameter-port","#Unknown"]],["drsp_t",[[22,2],[22,52]],[[22,25],[22,31]],["snitch_lsu"],["parameter-port","#Unknown"]],["addr_t",[[24,2],[24,47]],[[24,17],[24,23]],["snitch_lsu"],["parameter-port","#Unknown"]],["data_t",[[25,2],[25,47]],[[25,17],[25,23]],["snitch_lsu"],["parameter-port","#Unknown"]],["clk_i",[[27,2],[27,36]],[[27,31],[27,36]],["snitch_lsu"],["port","logic"]],["rst_i",[[28,2],[28,36]],[[28,31],[28,36]],["snitch_lsu"],["port","logic"]],["lsu_qtag_i",[[30,2],[30,41]],[[30,31],[30,41]],["snitch_lsu"],["port","tag_t"]],["lsu_qwrite_i",[[31,2],[31,43]],[[31,31],[31,43]],["snitch_lsu"],["port","logic"]],["lsu_qsigned_i",[[32,2],[32,44]],[[32,31],[32,44]],["snitch_lsu"],["port","logic"]],["lsu_qaddr_i",[[33,2],[33,42]],[[33,31],[33,42]],["snitch_lsu"],["port","addr_t"]],["lsu_qdata_i",[[34,2],[34,42]],[[34,31],[34,42]],["snitch_lsu"],["port","data_t"]],["lsu_qsize_i",[[35,2],[35,42]],[[35,31],[35,42]],["snitch_lsu"],["port","logic"]],["lsu_qamo_i",[[36,2],[36,41]],[[36,31],[36,41]],["snitch_lsu"],["port","reqrsp_pkg::amo_op_e"]],["lsu_qvalid_i",[[37,2],[37,43]],[[37,31],[37,43]],["snitch_lsu"],["port","logic"]],["lsu_qready_o",[[38,2],[38,43]],[[38,31],[38,43]],["snitch_lsu"],["port","logic"]],["lsu_pdata_o",[[40,2],[40,42]],[[40,31],[40,42]],["snitch_lsu"],["port","data_t"]],["lsu_ptag_o",[[41,2],[41,41]],[[41,31],[41,41]],["snitch_lsu"],["port","tag_t"]],["lsu_perror_o",[[42,2],[42,43]],[[42,31],[42,43]],["snitch_lsu"],["port","logic"]],["lsu_pvalid_o",[[43,2],[43,43]],[[43,31],[43,43]],["snitch_lsu"],["port","logic"]],["lsu_pready_i",[[44,2],[44,43]],[[44,31],[44,43]],["snitch_lsu"],["port","logic"]],["lsu_empty_o",[[46,2],[46,42]],[[46,31],[46,42]],["snitch_lsu"],["port","logic"]],["data_req_o",[[48,2],[48,41]],[[48,31],[48,41]],["snitch_lsu"],["port","dreq_t"]],["data_rsp_i",[[49,2],[49,41]],[[49,31],[49,41]],["snitch_lsu"],["port","drsp_t"]],["DataAlign",[[52,2],[52,58]],[[52,26],[52,35]],["snitch_lsu"],["localparam","unsigned"]],["ld_result",[[53,2],[53,24]],[[53,15],[53,24]],["snitch_lsu"],["variable","logic"]],["lsu_qdata",[[54,2],[54,24]],[[54,15],[54,24]],["snitch_lsu"],["variable","logic"]],["data_qdata",[[54,2],[54,36]],[[54,26],[54,36]],["snitch_lsu"],["variable","lsu_qdata"]],["laq_t",[[56,2],[61,10]],[[61,4],[61,9]],["snitch_lsu"],["typedef","#AnonymousStructUnion163"]],["laq_in",[[64,2],[64,14]],[[64,8],[64,14]],["snitch_lsu"],["variable","laq_t"]],["laq_out",[[64,2],[64,23]],[[64,16],[64,23]],["snitch_lsu"],["variable","laq_in"]],["mem_out",[[65,2],[65,15]],[[65,8],[65,15]],["snitch_lsu"],["variable","logic"]],["laq_full",[[66,2],[66,16]],[[66,8],[66,16]],["snitch_lsu"],["variable","logic"]],["mem_full",[[66,2],[66,26]],[[66,18],[66,26]],["snitch_lsu"],["variable","laq_full"]],["laq_push",[[67,2],[67,16]],[[67,8],[67,16]],["snitch_lsu"],["variable","logic"]],["i_fifo_laq",[[69,2],[85,3]],[[73,4],[73,14]],["snitch_lsu"],["instance","fifo_v3"]],["i_fifo_mem",[[89,2],[105,3]],[[93,4],[93,14]],["snitch_lsu"],["instance","fifo_v3"]],["shifted_data",[[160,2],[160,27]],[[160,15],[160,27]],["snitch_lsu"],["variable","logic"]]],[],[[[["#AnonymousStructUnion163",[[56,10],[61,3]],[[56,10],[56,16]],["snitch_lsu"],["struct"]],[61,2]],[[["tag",[[57,4],[57,30]],[[57,27],[57,30]],["snitch_lsu","#AnonymousStructUnion163"],["struct_union_member"]],["sign_ext",[[58,4],[58,35]],[[58,27],[58,35]],["snitch_lsu","#AnonymousStructUnion163"],["struct_union_member"]],["offset",[[59,4],[59,32]],[[59,26],[59,32]],["snitch_lsu","#AnonymousStructUnion163"],["struct_union_member"]],["size",[[60,4],[60,31]],[[60,27],[60,31]],["snitch_lsu","#AnonymousStructUnion163"],["struct_union_member"]]]]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch/src/snitch_pkg.sv",[[[[[["snitch_pkg",[[7,0],[7,19]],[[7,8],[7,18]],[],["package"]],[385,10]],[[["SnitchHartinfo",[[9,2],[16,4]],[[9,28],[9,42]],["snitch_pkg"],["localparam","dm::hartinfo_t"]],["interrupts_t",[[19,2],[30,17]],[[30,4],[30,16]],["snitch_pkg"],["typedef","#AnonymousStructUnion164"]],["FP_SS",[[33,4],[33,13]],[[33,4],[33,9]],["snitch_pkg"],["enum_member","#AnonymousEnum74"]],["SHARED_MULDIV",[[34,4],[34,21]],[[34,4],[34,17]],["snitch_pkg"],["enum_member","#AnonymousEnum74"]],["DMA_SS",[[35,4],[35,14]],[[35,4],[35,10]],["snitch_pkg"],["enum_member","#AnonymousEnum74"]],["INT_SS",[[36,4],[36,14]],[[36,4],[36,10]],["snitch_pkg"],["enum_member","#AnonymousEnum74"]],["SSR_CFG",[[37,4],[37,15]],[[37,4],[37,11]],["snitch_pkg"],["enum_member","#AnonymousEnum74"]],["acc_addr_e",[[32,2],[38,15]],[[38,4],[38,14]],["snitch_pkg"],["typedef","#AnonymousEnum74"]],["PrivLvlM",[[41,4],[41,20]],[[41,4],[41,12]],["snitch_pkg"],["enum_member","#AnonymousEnum75"]],["PrivLvlS",[[42,4],[42,20]],[[42,4],[42,12]],["snitch_pkg"],["enum_member","#AnonymousEnum75"]],["PrivLvlU",[[43,4],[43,20]],[[43,4],[43,12]],["snitch_pkg"],["enum_member","#AnonymousEnum75"]],["priv_lvl_t",[[40,2],[44,15]],[[44,4],[44,14]],["snitch_pkg"],["typedef","#AnonymousEnum75"]],["XOff",[[48,4],[48,16]],[[48,4],[48,8]],["snitch_pkg"],["enum_member","#AnonymousEnum76"]],["XInitial",[[49,4],[49,20]],[[49,4],[49,12]],["snitch_pkg"],["enum_member","#AnonymousEnum76"]],["XClean",[[50,4],[50,18]],[[50,4],[50,10]],["snitch_pkg"],["enum_member","#AnonymousEnum76"]],["XDirty",[[51,4],[51,18]],[[51,4],[51,10]],["snitch_pkg"],["enum_member","#AnonymousEnum76"]],["x_state_e",[[47,2],[52,14]],[[52,4],[52,13]],["snitch_pkg"],["typedef","#AnonymousEnum76"]],["status_rv32_t",[[54,2],[76,18]],[[76,4],[76,17]],["snitch_pkg"],["typedef","#AnonymousStructUnion165"]],["PageShift",[[79,2],[79,41]],[[79,26],[79,35]],["snitch_pkg"],["localparam","unsigned"]],["VpnSize",[[81,2],[81,39]],[[81,26],[81,33]],["snitch_pkg"],["localparam","unsigned"]],["va_t",[[84,2],[89,9]],[[89,4],[89,8]],["snitch_pkg"],["typedef","#AnonymousStructUnion166"]],["pte_flags_t",[[91,2],[98,16]],[[98,4],[98,15]],["snitch_pkg"],["typedef","#AnonymousStructUnion167"]],["InstrAddrMisaligned",[[100,2],[100,50]],[[100,25],[100,44]],["snitch_pkg"],["localparam","logic"]],["InstrAccessFault",[[101,2],[101,50]],[[101,25],[101,41]],["snitch_pkg"],["localparam","logic"]],["IllegalInstr",[[102,2],[102,50]],[[102,25],[102,37]],["snitch_pkg"],["localparam","logic"]],["Breakpoint",[[103,2],[103,50]],[[103,25],[103,35]],["snitch_pkg"],["localparam","logic"]],["LoadAddrMisaligned",[[104,2],[104,50]],[[104,25],[104,43]],["snitch_pkg"],["localparam","logic"]],["LoadAccessFault",[[105,2],[105,50]],[[105,25],[105,40]],["snitch_pkg"],["localparam","logic"]],["StoreAddrMisaligned",[[106,2],[106,50]],[[106,25],[106,44]],["snitch_pkg"],["localparam","logic"]],["StoreAccessFault",[[107,2],[107,50]],[[107,25],[107,41]],["snitch_pkg"],["localparam","logic"]],["EnvCallUMode",[[108,2],[108,50]],[[108,25],[108,37]],["snitch_pkg"],["localparam","logic"]],["EnvCallSMode",[[109,2],[109,50]],[[109,25],[109,37]],["snitch_pkg"],["localparam","logic"]],["EnvCallMMode",[[110,2],[110,51]],[[110,25],[110,37]],["snitch_pkg"],["localparam","logic"]],["InstrPageFault",[[111,2],[111,51]],[[111,25],[111,39]],["snitch_pkg"],["localparam","logic"]],["LoadPageFault",[[112,2],[112,51]],[[112,25],[112,38]],["snitch_pkg"],["localparam","logic"]],["StorePageFault",[[113,2],[113,51]],[[113,25],[113,39]],["snitch_pkg"],["localparam","logic"]],["MSI",[[115,2],[115,33]],[[115,25],[115,28]],["snitch_pkg"],["localparam","logic"]],["MTI",[[116,2],[116,33]],[[116,25],[116,28]],["snitch_pkg"],["localparam","logic"]],["MEI",[[117,2],[117,34]],[[117,25],[117,28]],["snitch_pkg"],["localparam","logic"]],["MCI",[[118,2],[118,34]],[[118,25],[118,28]],["snitch_pkg"],["localparam","logic"]],["SSI",[[119,2],[119,33]],[[119,25],[119,28]],["snitch_pkg"],["localparam","logic"]],["STI",[[120,2],[120,33]],[[120,25],[120,28]],["snitch_pkg"],["localparam","logic"]],["SEI",[[121,2],[121,33]],[[121,25],[121,28]],["snitch_pkg"],["localparam","logic"]],["SCI",[[122,2],[122,34]],[[122,25],[122,28]],["snitch_pkg"],["localparam","logic"]],["TCDM",[[126,4],[126,26]],[[126,4],[126,8]],["snitch_pkg"],["enum_member","#AnonymousEnum77"]],["ClusterPeripherals",[[127,4],[127,26]],[[127,4],[127,22]],["snitch_pkg"],["enum_member","#AnonymousEnum77"]],["SoC",[[128,4],[128,26]],[[128,4],[128,7]],["snitch_pkg"],["enum_member","#AnonymousEnum77"]],["cluster_slave_e",[[125,2],[129,20]],[[129,4],[129,19]],["snitch_pkg"],["typedef","#AnonymousEnum77"]],["CoreReq",[[132,4],[132,15]],[[132,4],[132,11]],["snitch_pkg"],["enum_member","#AnonymousEnum78"]],["AXISoC",[[133,4],[133,15]],[[133,4],[133,10]],["snitch_pkg"],["enum_member","#AnonymousEnum78"]],["PTW",[[134,4],[134,15]],[[134,4],[134,7]],["snitch_pkg"],["enum_member","#AnonymousEnum78"]],["cluster_master_e",[[131,2],[135,21]],[[135,4],[135,20]],["snitch_pkg"],["typedef","#AnonymousEnum78"]],["TCDMDMA",[[139,4],[139,18]],[[139,4],[139,11]],["snitch_pkg"],["enum_member","#AnonymousEnum79"]],["SoCDMAOut",[[140,4],[140,18]],[[140,4],[140,13]],["snitch_pkg"],["enum_member","#AnonymousEnum79"]],["ZeroMemory",[[141,4],[141,18]],[[141,4],[141,14]],["snitch_pkg"],["enum_member","#AnonymousEnum79"]],["cluster_slave_dma_e",[[138,2],[142,24]],[[142,4],[142,23]],["snitch_pkg"],["typedef","#AnonymousEnum79"]],["SDMAMst",[[145,4],[145,20]],[[145,4],[145,11]],["snitch_pkg"],["enum_member","#AnonymousEnum80"]],["SoCDMAIn",[[146,4],[146,20]],[[146,4],[146,12]],["snitch_pkg"],["enum_member","#AnonymousEnum80"]],["ICache",[[147,4],[147,20]],[[147,4],[147,10]],["snitch_pkg"],["enum_member","#AnonymousEnum80"]],["cluster_master_dma_e",[[144,2],[148,25]],[[148,4],[148,24]],["snitch_pkg"],["typedef","#AnonymousEnum80"]],["LogarithmicInterconnect",[[154,4],[154,27]],[[154,4],[154,27]],["snitch_pkg"],["enum_member","#AnonymousEnum81"]],["OmegaNet",[[156,4],[156,12]],[[156,4],[156,12]],["snitch_pkg"],["enum_member","#AnonymousEnum81"]],["topo_e",[[151,2],[157,11]],[[157,4],[157,10]],["snitch_pkg"],["typedef","#AnonymousEnum81"]],["core_events_t",[[161,2],[169,18]],[[169,4],[169,17]],["snitch_pkg"],["typedef","#AnonymousStructUnion168"]],["CsrMseg",[[172,2],[172,44]],[[172,26],[172,33]],["snitch_pkg"],["localparam","logic"]],["SrcSnitch",[[179,4],[179,18]],[[179,4],[179,13]],["snitch_pkg"],["enum_member","#AnonymousEnum82"]],["SrcFpu",[[180,4],[180,14]],[[180,4],[180,10]],["snitch_pkg"],["enum_member","#AnonymousEnum82"]],["SrcFpuSeq",[[181,4],[181,17]],[[181,4],[181,13]],["snitch_pkg"],["enum_member","#AnonymousEnum82"]],["SrcFpuSB",[[182,4],[182,16]],[[182,4],[182,12]],["snitch_pkg"],["enum_member","#AnonymousEnum82"]],["trace_src_e",[[178,2],[183,16]],[[183,4],[183,15]],["snitch_pkg"],["typedef","#AnonymousEnum82"]],["snitch_trace_port_t",[[185,2],[215,24]],[[215,4],[215,23]],["snitch_pkg"],["typedef","#AnonymousStructUnion169"]],["fpu_trace_port_t",[[255,2],[291,21]],[[291,4],[291,20]],["snitch_pkg"],["typedef","#AnonymousStructUnion170"]],["fpu_sequencer_trace_port_t",[[334,2],[342,31]],[[342,4],[342,30]],["snitch_pkg"],["typedef","#AnonymousStructUnion171"]],["fpu_sb_trace_port_t",[[357,2],[367,24]],[[367,4],[367,23]],["snitch_pkg"],["typedef","#AnonymousStructUnion172"]]],[],[[[["#AnonymousStructUnion164",[[19,10],[30,3]],[[19,10],[19,16]],["snitch_pkg"],["struct"]],[30,2]],[[["debug",[[21,4],[21,15]],[[21,10],[21,15]],["snitch_pkg","#AnonymousStructUnion164"],["struct_union_member"]],["meip",[[23,4],[23,14]],[[23,10],[23,14]],["snitch_pkg","#AnonymousStructUnion164"],["struct_union_member"]],["mtip",[[25,4],[25,14]],[[25,10],[25,14]],["snitch_pkg","#AnonymousStructUnion164"],["struct_union_member"]],["msip",[[27,4],[27,14]],[[27,10],[27,14]],["snitch_pkg","#AnonymousStructUnion164"],["struct_union_member"]],["mcip",[[29,4],[29,14]],[[29,10],[29,14]],["snitch_pkg","#AnonymousStructUnion164"],["struct_union_member"]]]]],[[["#AnonymousStructUnion165",[[54,10],[76,3]],[[54,10],[54,16]],["snitch_pkg"],["struct"]],[76,2]],[[["sd",[[55,4],[55,20]],[[55,18],[55,20]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["wpri3",[[56,4],[56,23]],[[56,18],[56,23]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["tsr",[[57,4],[57,21]],[[57,18],[57,21]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["tw",[[58,4],[58,20]],[[58,18],[58,20]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["tvm",[[59,4],[59,21]],[[59,18],[59,21]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["mxr",[[60,4],[60,21]],[[60,18],[60,21]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["sum",[[61,4],[61,21]],[[61,18],[61,21]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["mprv",[[62,4],[62,22]],[[62,18],[62,22]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["xs",[[63,4],[63,20]],[[63,18],[63,20]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["fs",[[64,4],[64,20]],[[64,18],[64,20]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["mpp",[[65,4],[65,21]],[[65,18],[65,21]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["wpri2",[[66,4],[66,23]],[[66,18],[66,23]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["spp",[[67,4],[67,21]],[[67,18],[67,21]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["mpie",[[68,4],[68,22]],[[68,18],[68,22]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["wpri1",[[69,4],[69,23]],[[69,18],[69,23]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["spie",[[70,4],[70,22]],[[70,18],[70,22]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["upie",[[71,4],[71,22]],[[71,18],[71,22]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["mie",[[72,4],[72,21]],[[72,18],[72,21]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["wpri0",[[73,4],[73,23]],[[73,18],[73,23]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["sie",[[74,4],[74,21]],[[74,18],[74,21]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]],["uie",[[75,4],[75,21]],[[75,18],[75,21]],["snitch_pkg","#AnonymousStructUnion165"],["struct_union_member"]]]]],[[["#AnonymousStructUnion166",[[84,10],[89,3]],[[84,10],[84,16]],["snitch_pkg"],["struct"]],[89,2]],[[["vpn1",[[86,4],[86,30]],[[86,26],[86,30]],["snitch_pkg","#AnonymousStructUnion166"],["struct_union_member"]],["vpn0",[[88,4],[88,46]],[[88,42],[88,46]],["snitch_pkg","#AnonymousStructUnion166"],["struct_union_member"]]]]],[[["#AnonymousStructUnion167",[[91,10],[98,3]],[[91,10],[91,16]],["snitch_pkg"],["struct"]],[98,2]],[[["d",[[92,4],[92,25]],[[92,24],[92,25]],["snitch_pkg","#AnonymousStructUnion167"],["struct_union_member"]],["a",[[93,4],[93,25]],[[93,24],[93,25]],["snitch_pkg","#AnonymousStructUnion167"],["struct_union_member"]],["u",[[94,4],[94,25]],[[94,24],[94,25]],["snitch_pkg","#AnonymousStructUnion167"],["struct_union_member"]],["x",[[95,4],[95,25]],[[95,24],[95,25]],["snitch_pkg","#AnonymousStructUnion167"],["struct_union_member"]],["w",[[96,4],[96,25]],[[96,24],[96,25]],["snitch_pkg","#AnonymousStructUnion167"],["struct_union_member"]],["r",[[97,4],[97,25]],[[97,24],[97,25]],["snitch_pkg","#AnonymousStructUnion167"],["struct_union_member"]]]]],[[["#AnonymousStructUnion168",[[161,10],[169,3]],[[161,10],[161,16]],["snitch_pkg"],["struct"]],[169,2]],[[["issue_fpu",[[162,4],[162,19]],[[162,10],[162,19]],["snitch_pkg","#AnonymousStructUnion168"],["struct_union_member"]],["issue_fpu_seq",[[163,4],[163,23]],[[163,10],[163,23]],["snitch_pkg","#AnonymousStructUnion168"],["struct_union_member"]],["issue_core_to_fpu",[[164,4],[164,27]],[[164,10],[164,27]],["snitch_pkg","#AnonymousStructUnion168"],["struct_union_member"]],["retired_instr",[[165,4],[165,23]],[[165,10],[165,23]],["snitch_pkg","#AnonymousStructUnion168"],["struct_union_member"]],["retired_load",[[166,4],[166,22]],[[166,10],[166,22]],["snitch_pkg","#AnonymousStructUnion168"],["struct_union_member"]],["retired_i",[[167,4],[167,19]],[[167,10],[167,19]],["snitch_pkg","#AnonymousStructUnion168"],["struct_union_member"]],["retired_acc",[[168,4],[168,21]],[[168,10],[168,21]],["snitch_pkg","#AnonymousStructUnion168"],["struct_union_member"]]]]],[[["#AnonymousStructUnion169",[[185,10],[215,3]],[[185,10],[185,16]],["snitch_pkg"],["struct"]],[215,2]],[[["source",[[186,4],[186,18]],[[186,12],[186,18]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["stall",[[187,4],[187,17]],[[187,12],[187,17]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["exception",[[188,4],[188,21]],[[188,12],[188,21]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["rs1",[[189,4],[189,15]],[[189,12],[189,15]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["rs2",[[190,4],[190,15]],[[190,12],[190,15]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["rd",[[191,4],[191,14]],[[191,12],[191,14]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["is_load",[[192,4],[192,19]],[[192,12],[192,19]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["is_store",[[193,4],[193,20]],[[193,12],[193,20]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["is_branch",[[194,4],[194,21]],[[194,12],[194,21]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["pc_d",[[195,4],[195,16]],[[195,12],[195,16]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["opa",[[196,4],[196,15]],[[196,12],[196,15]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["opb",[[197,4],[197,15]],[[197,12],[197,15]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["opa_select",[[198,4],[198,22]],[[198,12],[198,22]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["opb_select",[[199,4],[199,22]],[[199,12],[199,22]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["write_rd",[[200,4],[200,20]],[[200,12],[200,20]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["csr_addr",[[201,4],[201,20]],[[201,12],[201,20]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["writeback",[[202,4],[202,21]],[[202,12],[202,21]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["gpr_rdata_1",[[203,4],[203,23]],[[203,12],[203,23]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["ls_size",[[204,4],[204,19]],[[204,12],[204,19]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["ld_result_32",[[205,4],[205,24]],[[205,12],[205,24]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["lsu_rd",[[206,4],[206,18]],[[206,12],[206,18]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["retire_load",[[207,4],[207,23]],[[207,12],[207,23]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["alu_result",[[208,4],[208,22]],[[208,12],[208,22]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["ls_amo",[[209,4],[209,18]],[[209,12],[209,18]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["retire_acc",[[210,4],[210,22]],[[210,12],[210,22]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["acc_pid",[[211,4],[211,19]],[[211,12],[211,19]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["acc_pdata_32",[[212,4],[212,24]],[[212,12],[212,24]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["fpu_offload",[[213,4],[213,23]],[[213,12],[213,23]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]],["is_seq_insn",[[214,4],[214,23]],[[214,12],[214,23]],["snitch_pkg","#AnonymousStructUnion169"],["struct_union_member"]]]]],[[["print_snitch_trace",[[218,2],[218,80]],[[218,28],[218,46]],["snitch_pkg"],["function"]],[251,12]],[[["snitch_trace",[[218,47],[218,79]],[[218,67],[218,79]],["snitch_pkg","print_snitch_trace"],["port","snitch_trace_port_t"]],["extras_str",[[219,4],[219,27]],[[219,11],[219,21]],["snitch_pkg","print_snitch_trace"],["variable","string"]]]]],[[["#AnonymousStructUnion170",[[255,10],[291,3]],[[255,10],[255,16]],["snitch_pkg"],["struct"]],[291,2]],[[["source",[[256,4],[256,18]],[[256,12],[256,18]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["acc_q_hs",[[257,4],[257,20]],[[257,12],[257,20]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["fpu_out_hs",[[258,4],[258,22]],[[258,12],[258,22]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["lsu_q_hs",[[259,4],[259,20]],[[259,12],[259,20]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["op_in",[[260,4],[260,17]],[[260,12],[260,17]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["rs1",[[261,4],[261,15]],[[261,12],[261,15]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["rs2",[[262,4],[262,15]],[[262,12],[262,15]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["rs3",[[263,4],[263,15]],[[263,12],[263,15]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["rd",[[264,4],[264,14]],[[264,12],[264,14]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["op_sel_0",[[265,4],[265,20]],[[265,12],[265,20]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["op_sel_1",[[266,4],[266,20]],[[266,12],[266,20]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["op_sel_2",[[267,4],[267,20]],[[267,12],[267,20]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["src_fmt",[[268,4],[268,19]],[[268,12],[268,19]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["dst_fmt",[[269,4],[269,19]],[[269,12],[269,19]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["int_fmt",[[270,4],[270,19]],[[270,12],[270,19]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["acc_qdata_0",[[271,4],[271,23]],[[271,12],[271,23]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["acc_qdata_1",[[272,4],[272,23]],[[272,12],[272,23]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["acc_qdata_2",[[273,4],[273,23]],[[273,12],[273,23]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["op_0",[[274,4],[274,16]],[[274,12],[274,16]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["op_1",[[275,4],[275,16]],[[275,12],[275,16]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["op_2",[[276,4],[276,16]],[[276,12],[276,16]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["use_fpu",[[277,4],[277,19]],[[277,12],[277,19]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["fpu_in_rd",[[278,4],[278,21]],[[278,12],[278,21]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["fpu_in_acc",[[279,4],[279,22]],[[279,12],[279,22]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["ls_size",[[280,4],[280,19]],[[280,12],[280,19]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["is_load",[[281,4],[281,19]],[[281,12],[281,19]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["is_store",[[282,4],[282,20]],[[282,12],[282,20]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["lsu_qaddr",[[283,4],[283,21]],[[283,12],[283,21]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["lsu_rd",[[284,4],[284,18]],[[284,12],[284,18]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["acc_wb_ready",[[285,4],[285,24]],[[285,12],[285,24]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["fpu_out_acc",[[286,4],[286,23]],[[286,12],[286,23]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["fpu_out_rd",[[287,4],[287,22]],[[287,12],[287,22]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["fpr_waddr",[[288,4],[288,21]],[[288,12],[288,21]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["fpr_wdata",[[289,4],[289,21]],[[289,12],[289,21]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]],["fpr_we",[[290,4],[290,18]],[[290,12],[290,18]],["snitch_pkg","#AnonymousStructUnion170"],["struct_union_member"]]]]],[[["print_fpu_trace",[[293,2],[293,71]],[[293,28],[293,43]],["snitch_pkg"],["function"]],[332,12]],[[["fpu_trace",[[293,44],[293,70]],[[293,61],[293,70]],["snitch_pkg","print_fpu_trace"],["port","fpu_trace_port_t"]],["extras_str",[[294,4],[294,27]],[[294,11],[294,21]],["snitch_pkg","print_fpu_trace"],["variable","string"]]]]],[[["#AnonymousStructUnion171",[[334,10],[342,3]],[[334,10],[334,16]],["snitch_pkg"],["struct"]],[342,2]],[[["source",[[335,4],[335,18]],[[335,12],[335,18]],["snitch_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["cbuf_push",[[336,4],[336,21]],[[336,12],[336,21]],["snitch_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["is_outer",[[337,4],[337,20]],[[337,12],[337,20]],["snitch_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["max_inst",[[338,4],[338,20]],[[338,12],[338,20]],["snitch_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["max_rpt",[[339,4],[339,19]],[[339,12],[339,19]],["snitch_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["stg_max",[[340,4],[340,19]],[[340,12],[340,19]],["snitch_pkg","#AnonymousStructUnion171"],["struct_union_member"]],["stg_mask",[[341,4],[341,20]],[[341,12],[341,20]],["snitch_pkg","#AnonymousStructUnion171"],["struct_union_member"]]]]],[[["print_fpu_sequencer_trace",[[344,2],[344,95]],[[344,28],[344,53]],["snitch_pkg"],["function"]],[355,12]],[[["fpu_sequencer",[[344,54],[344,94]],[[344,81],[344,94]],["snitch_pkg","print_fpu_sequencer_trace"],["port","fpu_sequencer_trace_port_t"]],["extras_str",[[345,4],[345,27]],[[345,11],[345,21]],["snitch_pkg","print_fpu_sequencer_trace"],["variable","string"]]]]],[[["#AnonymousStructUnion172",[[357,10],[367,3]],[[357,10],[357,16]],["snitch_pkg"],["struct"]],[367,2]],[[["source",[[358,4],[358,18]],[[358,12],[358,18]],["snitch_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["push_rd_addr_i",[[359,4],[359,26]],[[359,12],[359,26]],["snitch_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["push_valid_i",[[360,4],[360,24]],[[360,12],[360,24]],["snitch_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["entry_index_o",[[361,4],[361,25]],[[361,12],[361,25]],["snitch_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["pop_index_i",[[362,4],[362,23]],[[362,12],[362,23]],["snitch_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["pop_valid_i",[[363,4],[363,23]],[[363,12],[363,23]],["snitch_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["test_addr_i",[[364,4],[364,23]],[[364,12],[364,23]],["snitch_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["test_addr_present_o",[[365,4],[365,31]],[[365,12],[365,31]],["snitch_pkg","#AnonymousStructUnion172"],["struct_union_member"]],["full_o",[[366,4],[366,18]],[[366,12],[366,18]],["snitch_pkg","#AnonymousStructUnion172"],["struct_union_member"]]]]],[[["print_fpu_sb_trace",[[370,2],[370,74]],[[370,28],[370,46]],["snitch_pkg"],["function"]],[383,12]],[[["fpu_sb",[[370,47],[370,73]],[[370,67],[370,73]],["snitch_pkg","print_fpu_sb_trace"],["port","fpu_sb_trace_port_t"]],["extras_str",[[371,4],[371,27]],[[371,11],[371,21]],["snitch_pkg","print_fpu_sb_trace"],["variable","string"]]]]]]]]]],["dm"],0]],["/workspaces/stitch_cluster/hw/snitch/src/snitch_pma_pkg.sv",[[[[[["snitch_pma_pkg",[[7,0],[7,23]],[[7,8],[7,22]],[],["package"]],[65,10]],[[["NrMaxRules",[[9,2],[9,41]],[[9,26],[9,36]],["snitch_pma_pkg"],["localparam","unsigned"]],["rule_t",[[11,2],[14,11]],[[14,4],[14,10]],["snitch_pma_pkg"],["typedef","#AnonymousStructUnion173"]],["snitch_pma_t",[[16,2],[30,17]],[[30,4],[30,16]],["snitch_pma_pkg"],["typedef","#AnonymousStructUnion174"]],["pass",[[55,2],[58,41]],[[58,37],[58,41]],["snitch_pma_pkg"],["variable","logic"]],["pass",[[63,4],[63,16]],[[63,12],[63,16]],["snitch_pma_pkg"],["variable","return"]]],[],[[[["#AnonymousStructUnion173",[[11,10],[14,3]],[[11,10],[11,16]],["snitch_pma_pkg"],["struct"]],[14,2]],[[["base",[[12,6],[12,23]],[[12,19],[12,23]],["snitch_pma_pkg","#AnonymousStructUnion173"],["struct_union_member"]],["mask",[[13,6],[13,23]],[[13,19],[13,23]],["snitch_pma_pkg","#AnonymousStructUnion173"],["struct_union_member"]]]]],[[["#AnonymousStructUnion174",[[16,10],[30,3]],[[16,10],[16,16]],["snitch_pma_pkg"],["struct"]],[30,2]],[[["NrNonIdempotentRegionRules",[[19,4],[19,54]],[[19,28],[19,54]],["snitch_pma_pkg","#AnonymousStructUnion174"],["struct_union_member"]],["NonIdempotentRegion",[[20,4],[20,47]],[[20,28],[20,47]],["snitch_pma_pkg","#AnonymousStructUnion174"],["struct_union_member"]],["NrExecuteRegionRules",[[22,4],[22,48]],[[22,28],[22,48]],["snitch_pma_pkg","#AnonymousStructUnion174"],["struct_union_member"]],["ExecuteRegion",[[23,4],[23,41]],[[23,28],[23,41]],["snitch_pma_pkg","#AnonymousStructUnion174"],["struct_union_member"]],["NrCachedRegionRules",[[25,4],[25,47]],[[25,28],[25,47]],["snitch_pma_pkg","#AnonymousStructUnion174"],["struct_union_member"]],["CachedRegion",[[26,4],[26,40]],[[26,28],[26,40]],["snitch_pma_pkg","#AnonymousStructUnion174"],["struct_union_member"]],["NrAMORegionRules",[[28,4],[28,44]],[[28,28],[28,44]],["snitch_pma_pkg","#AnonymousStructUnion174"],["struct_union_member"]],["AMORegion",[[29,4],[29,37]],[[29,28],[29,37]],["snitch_pma_pkg","#AnonymousStructUnion174"],["struct_union_member"]]]]],[[["range_check",[[33,2],[33,95]],[[33,27],[33,38]],["snitch_pma_pkg"],["function"]],[35,12]],[[["base",[[33,39],[33,55]],[[33,51],[33,55]],["snitch_pma_pkg","range_check"],["port","logic"]],["mask",[[33,57],[33,73]],[[33,69],[33,73]],["snitch_pma_pkg","range_check"],["port","logic"]],["address",[[33,75],[33,94]],[[33,87],[33,94]],["snitch_pma_pkg","range_check"],["port","logic"]]]]]]]]]],[],0]],["/workspaces/stitch_cluster/hw/snitch/src/snitch_regfile_ff.sv",[[[[[["snitch_regfile",[[7,0],[23,2]],[[7,7],[7,21]],[],["module"]],[58,9]],[[["DATA_WIDTH",[[8,2],[8,44]],[[8,25],[8,35]],["snitch_regfile"],["parameter-port","unsigned"]],["NR_READ_PORTS",[[9,2],[9,43]],[[9,25],[9,38]],["snitch_regfile"],["parameter-port","unsigned"]],["NR_WRITE_PORTS",[[10,2],[10,43]],[[10,25],[10,39]],["snitch_regfile"],["parameter-port","unsigned"]],["ZERO_REG_ZERO",[[11,2],[11,43]],[[11,25],[11,38]],["snitch_regfile"],["parameter-port","bit"]],["ADDR_WIDTH",[[12,2],[12,43]],[[12,25],[12,35]],["snitch_regfile"],["parameter-port","unsigned"]],["clk_i",[[15,2],[15,57]],[[15,52],[15,57]],["snitch_regfile"],["port","logic"]],["raddr_i",[[17,2],[17,59]],[[17,52],[17,59]],["snitch_regfile"],["port","logic"]],["rdata_o",[[18,2],[18,59]],[[18,52],[18,59]],["snitch_regfile"],["port","logic"]],["waddr_i",[[20,2],[20,59]],[[20,52],[20,59]],["snitch_regfile"],["port","logic"]],["wdata_i",[[21,2],[21,59]],[[21,52],[21,59]],["snitch_regfile"],["port","logic"]],["we_i",[[22,2],[22,56]],[[22,52],[22,56]],["snitch_regfile"],["port","logic"]],["NumWords",[[25,2],[25,52]],[[25,26],[25,34]],["snitch_regfile"],["localparam","unsigned"]],["mem",[[27,2],[27,46]],[[27,43],[27,46]],["snitch_regfile"],["variable","logic"]],["we_dec",[[28,2],[28,49]],[[28,43],[28,49]],["snitch_regfile"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch/src/snitch_regfile_fpga.sv",[[[[[["snitch_regfile",[[23,0],[39,2]],[[23,7],[23,21]],[],["module"]],[110,9]],[[["DATA_WIDTH",[[24,2],[24,44]],[[24,25],[24,35]],["snitch_regfile"],["parameter-port","unsigned"]],["NR_READ_PORTS",[[25,2],[25,43]],[[25,25],[25,38]],["snitch_regfile"],["parameter-port","unsigned"]],["NR_WRITE_PORTS",[[26,2],[26,43]],[[26,25],[26,39]],["snitch_regfile"],["parameter-port","unsigned"]],["ZERO_REG_ZERO",[[27,2],[27,43]],[[27,25],[27,38]],["snitch_regfile"],["parameter-port","bit"]],["ADDR_WIDTH",[[28,2],[28,43]],[[28,25],[28,35]],["snitch_regfile"],["parameter-port","unsigned"]],["clk_i",[[31,2],[31,57]],[[31,52],[31,57]],["snitch_regfile"],["port","logic"]],["raddr_i",[[33,2],[33,59]],[[33,52],[33,59]],["snitch_regfile"],["port","logic"]],["rdata_o",[[34,2],[34,59]],[[34,52],[34,59]],["snitch_regfile"],["port","logic"]],["waddr_i",[[36,2],[36,59]],[[36,52],[36,59]],["snitch_regfile"],["port","logic"]],["wdata_i",[[37,2],[37,59]],[[37,52],[37,59]],["snitch_regfile"],["port","logic"]],["we_i",[[38,2],[38,56]],[[38,52],[38,56]],["snitch_regfile"],["port","logic"]],["NumWords",[[41,2],[41,58]],[[41,26],[41,34]],["snitch_regfile"],["localparam","unsigned"]],["LogNrWritePorts",[[42,2],[42,93]],[[42,26],[42,41]],["snitch_regfile"],["localparam","unsigned"]],["mem",[[49,2],[49,63]],[[49,43],[49,46]],["snitch_regfile"],["variable","logic"]],["we_dec",[[52,2],[52,53]],[[52,47],[52,53]],["snitch_regfile"],["variable","logic"]],["mem_block_sel",[[53,2],[53,57]],[[53,44],[53,57]],["snitch_regfile"],["variable","logic"]],["mem_block_sel_q",[[54,2],[54,59]],[[54,44],[54,59]],["snitch_regfile"],["variable","logic"]],["mem_read",[[90,2],[90,70]],[[90,45],[90,53]],["snitch_regfile"],["variable","logic"]],["block_addr",[[103,2],[103,59]],[[103,49],[103,59]],["snitch_regfile"],["variable","logic"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch/src/snitch_regfile_latch.sv",[[[[[["snitch_regfile",[[7,0],[23,2]],[[7,7],[7,21]],[],["module"]],[85,9]],[[["DATA_WIDTH",[[8,2],[8,44]],[[8,25],[8,35]],["snitch_regfile"],["parameter-port","unsigned"]],["NR_READ_PORTS",[[9,2],[9,43]],[[9,25],[9,38]],["snitch_regfile"],["parameter-port","unsigned"]],["NR_WRITE_PORTS",[[10,2],[10,43]],[[10,25],[10,39]],["snitch_regfile"],["parameter-port","unsigned"]],["ZERO_REG_ZERO",[[11,2],[11,43]],[[11,25],[11,38]],["snitch_regfile"],["parameter-port","bit"]],["ADDR_WIDTH",[[12,2],[12,43]],[[12,25],[12,35]],["snitch_regfile"],["parameter-port","unsigned"]],["clk_i",[[15,2],[15,57]],[[15,52],[15,57]],["snitch_regfile"],["port","logic"]],["raddr_i",[[17,2],[17,59]],[[17,52],[17,59]],["snitch_regfile"],["port","logic"]],["rdata_o",[[18,2],[18,59]],[[18,52],[18,59]],["snitch_regfile"],["port","logic"]],["waddr_i",[[20,2],[20,59]],[[20,52],[20,59]],["snitch_regfile"],["port","logic"]],["wdata_i",[[21,2],[21,59]],[[21,52],[21,59]],["snitch_regfile"],["port","logic"]],["we_i",[[22,2],[22,56]],[[22,52],[22,56]],["snitch_regfile"],["port","logic"]],["NumWords",[[25,2],[25,52]],[[25,26],[25,34]],["snitch_regfile"],["localparam","unsigned"]],["clk",[[27,2],[27,11]],[[27,8],[27,11]],["snitch_regfile"],["variable","logic"]],["mem_clocks",[[28,2],[28,33]],[[28,23],[28,33]],["snitch_regfile"],["variable","logic"]],["mem",[[30,2],[30,47]],[[30,44],[30,47]],["snitch_regfile"],["variable","logic"]],["wdata_q",[[32,2],[32,52]],[[32,45],[32,52]],["snitch_regfile"],["variable","logic"]],["waddr_onehot",[[33,2],[33,56]],[[33,44],[33,56]],["snitch_regfile"],["variable","logic"]],["waddr_onehot_trans",[[34,2],[34,62]],[[34,44],[34,62]],["snitch_regfile"],["variable","logic"]],["i_regfile_cg",[[62,4],[67,5]],[[62,18],[62,30]],["snitch_regfile"],["instance","tc_clk_gating"]]]]]]],null,0]],["/workspaces/stitch_cluster/hw/snitch/src/snitch.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/tcdm_interface/include/tcdm_interface/assign.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/hw/tcdm_interface/include/tcdm_interface/assign.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["TCDM_ASSIGN_SVH_",[[10,0],[12,0]],[[10,8],[10,24]],["source.systemverilog"],["macro"]],["TCDM_ASSIGN_VALID",[[13,0],[15,0]],[[13,8],[13,25]],["source.systemverilog"],["macro"]],["TCDM_ASSIGN_READY",[[15,0],[18,0]],[[15,8],[15,25]],["source.systemverilog"],["macro"]],["TCDM_ASSIGN_HANDSHAKE",[[18,0],[22,0]],[[18,8],[18,29]],["source.systemverilog"],["macro"]],["TCDM_ASSIGN_Q_CHAN",[[34,0],[41,0]],[[34,8],[34,26]],["source.systemverilog"],["macro"]],["TCDM_ASSIGN_P_CHAN",[[41,0],[43,0]],[[41,8],[41,26]],["source.systemverilog"],["macro"]],["TCDM_ASSIGN",[[43,0],[48,0]],[[43,8],[43,19]],["source.systemverilog"],["macro"]],["TCDM_ASSIGN_FROM_REQ",[[63,0],[67,0]],[[63,8],[63,28]],["source.systemverilog"],["macro"]],["TCDM_ASSIGN_FROM_RESP",[[67,0],[72,0]],[[67,8],[67,29]],["source.systemverilog"],["macro"]],["TCDM_ASSIGN_TO_REQ",[[87,0],[91,0]],[[87,8],[87,26]],["source.systemverilog"],["macro"]],["TCDM_ASSIGN_TO_RESP",[[91,0],[95,0]],[[91,8],[91,27]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/hw/tcdm_interface/include/tcdm_interface/typedef.svh",[[null,[],null,null,[["/workspaces/stitch_cluster/hw/tcdm_interface/include/tcdm_interface/typedef.svh",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["TCDM_INTERFACE_TYPEDEF_SVH_",[[8,0],[10,0]],[[8,8],[8,35]],["source.systemverilog"],["macro"]],["TCDM_TYPEDEF_REQ_CHAN_T",[[10,0],[20,0]],[[10,8],[10,31]],["source.systemverilog"],["macro"]],["TCDM_TYPEDEF_RSP_CHAN_T",[[20,0],[25,0]],[[20,8],[20,31]],["source.systemverilog"],["macro"]],["TCDM_TYPEDEF_REQ_T",[[25,0],[31,0]],[[25,8],[25,26]],["source.systemverilog"],["macro"]],["TCDM_TYPEDEF_RSP_T",[[31,0],[38,0]],[[31,8],[31,26]],["source.systemverilog"],["macro"]],["TCDM_TYPEDEF_ALL",[[38,0],[44,0]],[[38,8],[38,24]],["source.systemverilog"],["macro"]]]],null,0]],["/workspaces/stitch_cluster/hw/tcdm_interface/src/axi_to_tcdm.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/tcdm_interface/src/reqrsp_to_tcdm.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/tcdm_interface/src/tcdm_interface.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/tcdm_interface/src/tcdm_mux.sv",[[],null,0]],["/workspaces/stitch_cluster/hw/tcdm_interface/src/tcdm_test.sv",[[[[[["tcdm_test",[[5,0],[5,18]],[[5,8],[5,17]],[],["package"]],[405,10]],[]]]],["reqrsp_pkg","tcdm_test","std"],0]],["/workspaces/stitch_cluster/target/snitch_cluster/generated/snitch_cluster_wrapper.sv",[[],null,0]]]}