// Seed: 748245694
module module_0 ();
  assign id_1 = id_1;
  wire id_2, id_3;
  wor id_4, id_5;
  always
    if (id_5);
    else;
  wire id_6;
  wire id_7;
  wire id_8, id_9, id_10, id_11;
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wand id_4,
    input uwire id_5,
    output supply1 id_6,
    input wand id_7,
    input tri1 id_8,
    input tri1 id_9,
    output wor id_10,
    output wor id_11,
    output uwire id_12,
    output tri0 id_13,
    input supply0 id_14,
    output tri1 id_15,
    input supply1 id_16,
    output uwire id_17
);
  id_19 :
  assert property (@(1 or posedge 1) 1) return 1;
  assign id_3 = 1'd0;
  module_0 modCall_1 ();
  assign id_3 = id_7 | id_0;
endmodule
