<stg><name>aqed_in</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="20">
<or_exp><and_exp><literal name="issue_orig" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="1" to="3">
<condition id="21">
<or_exp><and_exp><literal name="issue_orig" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="24">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="5">
<condition id="25">
<or_exp><and_exp><literal name="issue_dup" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="4" to="5">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:0  %dup_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dup)

]]></Node>
<StgValue><ssdm name="dup_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1  %orig_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %orig)

]]></Node>
<StgValue><ssdm name="orig_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:2  %bmc_in_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %bmc_in_offset)

]]></Node>
<StgValue><ssdm name="bmc_in_offset_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:3  %bmc_in_offset_cast1 = zext i3 %bmc_in_offset_read to i64

]]></Node>
<StgValue><ssdm name="bmc_in_offset_cast1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %bmc_in_addr = getelementptr [8 x i16]* %bmc_in, i64 0, i64 %bmc_in_offset_cast1

]]></Node>
<StgValue><ssdm name="bmc_in_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:5  %state_orig_issued_lo = load i1* @state_orig_issued, align 2

]]></Node>
<StgValue><ssdm name="state_orig_issued_lo"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:6  %tmp = xor i1 %state_orig_issued_lo, true

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:7  %issue_orig = and i1 %orig_read, %tmp

]]></Node>
<StgValue><ssdm name="issue_orig"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:8  %state_dup_issued_loa = load i1* @state_dup_issued, align 1

]]></Node>
<StgValue><ssdm name="state_dup_issued_loa"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %not_state_dup_issued = xor i1 %state_dup_issued_loa, true

]]></Node>
<StgValue><ssdm name="not_state_dup_issued"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %tmp9 = and i1 %dup_read, %not_state_dup_issued

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %issue_dup = and i1 %tmp9, %state_orig_issued_lo

]]></Node>
<StgValue><ssdm name="issue_dup"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:12  %state_in_count_load = load i16* @state_in_count, align 2

]]></Node>
<StgValue><ssdm name="state_in_count_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:13  br i1 %issue_orig, label %0, label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="issue_orig" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @state_orig_issued, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="issue_orig" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %state_in_count_load, i16* @state_orig_in, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="issue_orig" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="3">
<![CDATA[
:2  %bmc_in_load = load i16* %bmc_in_addr, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="issue_orig" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %sum = add i3 %bmc_in_offset_read, 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="issue_orig" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="3">
<![CDATA[
:5  %sum_cast = zext i3 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="issue_orig" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %bmc_in_addr_4 = getelementptr [8 x i16]* %bmc_in, i64 0, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="issue_orig" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="3">
<![CDATA[
:7  %bmc_in_load_1 = load i16* %bmc_in_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="3">
<![CDATA[
:2  %bmc_in_load = load i16* %bmc_in_addr, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  store i16 %bmc_in_load, i16* @state_orig_val_0, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="3">
<![CDATA[
:7  %bmc_in_load_1 = load i16* %bmc_in_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  store i16 %bmc_in_load_1, i16* @state_orig_val_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %sum2 = add i3 %bmc_in_offset_read, 2

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
:10  %sum2_cast = zext i3 %sum2 to i64

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bmc_in_addr_5 = getelementptr [8 x i16]* %bmc_in, i64 0, i64 %sum2_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_5"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="3">
<![CDATA[
:12  %bmc_in_load_2 = load i16* %bmc_in_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:14  %sum4 = add i3 %bmc_in_offset_read, 3

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="3">
<![CDATA[
:15  %sum4_cast = zext i3 %sum4 to i64

]]></Node>
<StgValue><ssdm name="sum4_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bmc_in_addr_6 = getelementptr [8 x i16]* %bmc_in, i64 0, i64 %sum4_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_6"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="3">
<![CDATA[
:17  %bmc_in_load_3 = load i16* %bmc_in_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="issue_orig" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="3">
<![CDATA[
:12  %bmc_in_load_2 = load i16* %bmc_in_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="issue_orig" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  store i16 %bmc_in_load_2, i16* @state_orig_val_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="issue_orig" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="3">
<![CDATA[
:17  %bmc_in_load_3 = load i16* %bmc_in_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_3"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="issue_orig" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  store i16 %bmc_in_load_3, i16* @state_orig_val_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="issue_orig" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3:0  br i1 %issue_dup, label %_ifconv1, label %._crit_edge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:1  %bmc_in_load_4 = load i16* %bmc_in_addr, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_4"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:4  %sum6 = add i3 %bmc_in_offset_read, 1

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="3">
<![CDATA[
_ifconv1:5  %sum6_cast = zext i3 %sum6 to i64

]]></Node>
<StgValue><ssdm name="sum6_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:6  %bmc_in_addr_7 = getelementptr [8 x i16]* %bmc_in, i64 0, i64 %sum6_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_7"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:7  %bmc_in_load_5 = load i16* %bmc_in_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:0  %state_orig_val_0_loa = load i16* @state_orig_val_0, align 8

]]></Node>
<StgValue><ssdm name="state_orig_val_0_loa"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:1  %bmc_in_load_4 = load i16* %bmc_in_addr, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_4"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:2  %tmp_s = icmp eq i16 %state_orig_val_0_loa, %bmc_in_load_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:3  %state_orig_val_1_loa = load i16* @state_orig_val_1, align 2

]]></Node>
<StgValue><ssdm name="state_orig_val_1_loa"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:7  %bmc_in_load_5 = load i16* %bmc_in_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:8  %tmp_4 = icmp eq i16 %state_orig_val_1_loa, %bmc_in_load_5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:10  %sum8 = add i3 %bmc_in_offset_read, 2

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="3">
<![CDATA[
_ifconv1:11  %sum8_cast = zext i3 %sum8 to i64

]]></Node>
<StgValue><ssdm name="sum8_cast"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:12  %bmc_in_addr_8 = getelementptr [8 x i16]* %bmc_in, i64 0, i64 %sum8_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_8"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:13  %bmc_in_load_6 = load i16* %bmc_in_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:16  %sum1 = add i3 %bmc_in_offset_read, 3

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="3">
<![CDATA[
_ifconv1:17  %sum1_cast = zext i3 %sum1 to i64

]]></Node>
<StgValue><ssdm name="sum1_cast"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:18  %bmc_in_addr_9 = getelementptr [8 x i16]* %bmc_in, i64 0, i64 %sum1_cast

]]></Node>
<StgValue><ssdm name="bmc_in_addr_9"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:19  %bmc_in_load_7 = load i16* %bmc_in_addr_9, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:9  %state_orig_val_2_loa = load i16* @state_orig_val_2, align 4

]]></Node>
<StgValue><ssdm name="state_orig_val_2_loa"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:13  %bmc_in_load_6 = load i16* %bmc_in_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_6"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:14  %tmp_5 = icmp eq i16 %state_orig_val_2_loa, %bmc_in_load_6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:15  %state_orig_val_3_loa = load i16* @state_orig_val_3, align 2

]]></Node>
<StgValue><ssdm name="state_orig_val_3_loa"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:19  %bmc_in_load_7 = load i16* %bmc_in_addr_9, align 2

]]></Node>
<StgValue><ssdm name="bmc_in_load_7"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:20  %tmp_6 = icmp eq i16 %state_orig_val_3_loa, %bmc_in_load_7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:21  %tmp1 = and i1 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:22  %tmp2 = and i1 %tmp_s, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:23  %tmp_7 = and i1 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:24  store i1 %tmp_7, i1* @state_dup_issued, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:25  br i1 %tmp_7, label %1, label %._crit_edge8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %state_in_count_load, i16* @state_dup_in, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="issue_dup" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge8:0  br label %._crit_edge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge4:0  %tmp_8 = add i16 %state_in_count_load, 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge4:1  store i16 %tmp_8, i16* @state_in_count, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
._crit_edge4:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
