Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Projectos_VHDL/P_29_Memory_IPCore/Memory_vtb_isim_beh.exe -prj C:/Projectos_VHDL/P_29_Memory_IPCore/Memory_vtb_beh.prj work.Memory_vtb 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Projectos_VHDL/P_29_Memory_IPCore/ipcore_dir/Memory.vhd" into library work
Parsing VHDL file "C:/Projectos_VHDL/P_29_Memory_IPCore/Memory_IP.vhd" into library work
Parsing VHDL file "C:/Projectos_VHDL/P_29_Memory_IPCore/Memory_vtb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 116512 KB
Fuse CPU Usage: 281 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture memory_a of entity Memory [memory_default]
Compiling architecture behavioral of entity Memory_IP [memory_ip_default]
Compiling architecture behavior of entity memory_vtb
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
ERROR:Simulator:861 - Failed to link the design
