// Seed: 1950065268
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_4;
  tri0 id_5 = id_3;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    output tri1 id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri0 id_7,
    input uwire id_8,
    output tri1 id_9
    , id_13,
    output tri0 id_10,
    input supply1 id_11
);
  id_14(
      id_13, id_11
  );
  final begin : LABEL_0
    assign id_4 = 1;
  end
  wire id_15;
  assign id_0 = 1'd0 / 1;
  wire id_16;
  assign id_0 = id_6;
  module_0 modCall_1 (
      id_16,
      id_15
  );
  wire id_17;
  assign id_1 = id_6;
  supply0 id_18;
  supply1 id_19 = 1;
  assign id_19 = id_18;
endmodule
