{:input (genetic.crossover/dumb-crossover 691503206 (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_9 , \\wire1_:missing , \\wire:missing_edge , wire22_39, wire23_31, wire24_31);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_9 ;\n  wire \\wire0_:missing_9 ;\n  wire \\wire10_:missing ;\n  wire \\wire11_:missing_8 ;\n  wire wire12_13_0;\n  wire wire14;\n  wire wire16_31;\n  wire wire19_21;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  input wire22_39;\n  wire wire22_39;\n  output wire23_31;\n  wire wire23_31;\n  output wire24_31;\n  wire wire24_31;\n  wire wire26_34;\n  wire \\wire26_:missing ;\n  wire wire27_31;\n  wire \\wire27_:missing ;\n  wire wire28_44;\n  wire \\wire28_:missing ;\n  wire wire29_31;\n  wire \\wire29_:missing ;\n  wire wire3;\n  wire wire30_31;\n  wire wire30_42;\n  wire \\wire31_38_:missing ;\n  wire \\wire33_:missing ;\n  wire \\wire36_:missing ;\n  wire \\wire36_:missing_37_39 ;\n  wire \\wire36_:missing_37_8 ;\n  wire wire40;\n  wire wire41;\n  wire wire43_10;\n  wire \\wire43_14_17_:missing ;\n  wire \\wire43_32_34_:missing ;\n  wire \\wire43_33_:missing ;\n  wire wire43_35;\n  wire \\wire43_40_:missing ;\n  wire \\wire43_41_:missing_45 ;\n  wire wire43_7_8_9;\n  wire \\wire43_7_8_:missing ;\n  wire \\wire43_:missing_18 ;\n  wire wire44_31;\n  wire wire4_8;\n  wire wire5_15;\n  wire \\wire6_13_:missing ;\n  wire \\wire7_:missing ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_31_21 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_9 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire4_8;\n  assign \\wire6_13_:missing  = 4'h8 >> { wire12_13_0, \\wire:missing_edge  };\n  assign \\wire26_:missing  = 2'h1 >> wire26_34;\n  assign wire5_15 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire27_:missing  = 2'h1 >> wire27_31;\n  assign \\wire28_:missing  = 2'h1 >> wire28_44;\n  assign \\wire29_:missing  = 2'h1 >> wire29_31;\n  assign wire30_42 = 2'h1 >> wire30_31;\n  assign \\wire:missing_31_21  = 2'h1 >> \\wire31_38_:missing ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire43_32_34_:missing , \\wire43_32_34_:missing  };\n  assign \\wire33_:missing  = 4'h6 >> { \\wire43_33_:missing , \\wire:missing_edge  };\n  assign wire26_34 = 4'h8 >> { \\wire43_32_34_:missing , \\wire43_32_34_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire43_35 };\n  assign \\wire36_:missing  = 4'h4 >> { \\wire36_:missing_37_39 , \\wire36_:missing_37_8  };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire6_13_:missing ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire36_:missing_37_39 , \\wire36_:missing_37_8  };\n  assign \\wire31_38_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire43_41_:missing_45 ;\n  assign \\wire7_:missing  = 4'h6 >> { \\wire43_7_8_:missing , wire43_7_8_9 };\n  assign wire4_8 = 4'h8 >> { \\wire43_7_8_:missing , wire43_7_8_9 };\n  assign \\wire:missing_9  = 4'h8 >> { \\wire0_:missing_9 , wire43_7_8_9 };\n  assign \\wire10_:missing  = 4'h8 >> { wire43_10, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire11_:missing_8 , \\wire11_:missing_8  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , wire12_13_0 };\n  assign wire3 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire28_44 = wire44_31;\n  assign wire43_7_8_9 = \\wire43_40_:missing ;\n  assign \\wire:missing_42  = wire30_42;\n  assign wire41 = \\wire43_41_:missing_45 ;\n  assign wire40 = \\wire43_40_:missing ;\n  assign \\wire36_:missing_37_39  = wire22_39;\n  assign wire19_21 = \\wire:missing_31_21 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_19  = wire19_21;\n  assign \\wire:missing_edge  = \\wire43_:missing_18 ;\n  assign \\wire:missing_edge  = \\wire43_14_17_:missing ;\n  assign \\wire:missing_16  = wire16_31;\n  assign \\wire:missing_edge  = wire5_15;\n  assign wire14 = \\wire43_14_17_:missing ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:3.1-103.10\" *)\nmodule postsynth(\\wire0_:missing_9 , \\wire1_:missing , \\wire:missing_edge , wire22_39, wire23_31, wire24_31);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:5.9-5.26\" *)\n  input \\wire0_:missing_9 ;\n  wire \\wire0_:missing_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:10.8-10.14\" *)\n  wire wire14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:12.8-12.17\" *)\n  wire wire19_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:13.9-13.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:15.9-15.18\" *)\n  input wire22_39;\n  wire wire22_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:17.10-17.19\" *)\n  output wire23_31;\n  wire wire23_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:19.10-19.19\" *)\n  output wire24_31;\n  wire wire24_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:29.8-29.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:32.8-32.27\" *)\n  wire \\wire31_38_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:35.8-35.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire36_:missing_37_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:40.8-40.30\" *)\n  wire \\wire43_14_17_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:48.8-48.27\" *)\n  wire \\wire43_:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:51.8-51.16\" *)\n  wire wire5_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:55.8-55.24\" *)\n  wire \\wire:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:56.8-56.27\" *)\n  wire \\wire:missing_31_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/226B0F14.v:59.10-59.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire14 = 1'h1;\n  assign wire19_21 = 1'h0;\n  assign wire23_31 = 1'hx;\n  assign wire24_31 = 1'hx;\n  assign wire3 = 1'h0;\n  assign \\wire31_38_:missing  = 1'h1;\n  assign \\wire36_:missing_37_39  = wire22_39;\n  assign \\wire43_14_17_:missing  = 1'h1;\n  assign \\wire43_:missing_18  = 1'h1;\n  assign wire5_15 = 1'h1;\n  assign \\wire:missing_19  = 1'h0;\n  assign \\wire:missing_31_21  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:36:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2/src/top.v'.\nSBY  3:36:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] Copy '/tmp/fuzzmount2DDF5D8C/226B0F14.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2/src/226B0F14.v'.\nSBY  3:36:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] Copy '/tmp/fuzzmount2DDF5D8C/226B0F14.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2/src/226B0F14.post.v'.\nSBY  3:36:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] engine_0: abc pdr\nSBY  3:36:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:36:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:78$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:78$40.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:36:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:83$45_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:83$45.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:36:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:76$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:76$38.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:36:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:75$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:75$37.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:36:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:73$35_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:73$35.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:36:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:70$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:70$32.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:36:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:84$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:84$46.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:36:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:61$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/226B0F14.v:61$23.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:36:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] base: Warning: Wire presynth.\\wire24_31 is used but has no driver.\nSBY  3:36:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] base: Warning: Wire presynth.\\wire23_31 is used but has no driver.\nSBY  3:36:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] base: finished (returncode=0)\nSBY  3:36:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:36:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] aig: Warning: Wire presynth.\\wire24_31 is used but has no driver.\nSBY  3:36:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] aig: Warning: Wire presynth.\\wire23_31 is used but has no driver.\nSBY  3:36:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] aig: finished (returncode=0)\nSBY  3:36:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:36:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:36:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] engine_0: Warning: The network has no constraints.\nSBY  3:36:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:36:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] engine_0: finished (returncode=0)\nSBY  3:36:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] engine_0: Status returned by engine: FAIL\nSBY  3:36:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:36:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:36:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:36:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2'.\nSBY  3:36:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxsiftwd2] DONE (FAIL, rc=2)\n", :err ""}}}