

*** CYCLE 0
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000000
ifid:
	instr	NOP
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000004
ifid:
	instr	LW R1 (28)R0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	LW R2 (32)R0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, LW R1 (28)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 3
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	LW R3 (36)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, LW R1 (28)R0
		name 'INT', stage 1 (from end), cycle 0/1, LW R2 (32)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 4
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	ADD R4 R1 R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, LW R2 (32)R0
		name 'INT', stage 1 (from end), cycle 0/1, LW R3 (36)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		LW R1 (28)R0


*** CYCLE 5
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000032	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	ADD R4 R1 R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, LW R3 (36)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		LW R2 (32)R0


*** CYCLE 6
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000032	R2=0x0000001E	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	SUB R5 R4 R3
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, ADD R4 R1 R2
ADD fu:
MULT fu:
DIV fu:
wb:
		LW R3 (36)R0


*** CYCLE 7
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000032	R2=0x0000001E	R3=0x00000014
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	SUB R5 R4 R3
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADD R4 R1 R2
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 8
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000032	R2=0x0000001E	R3=0x00000014
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	SUB R5 R4 R3
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD R4 R1 R2


*** CYCLE 9
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000032	R2=0x0000001E	R3=0x00000014
	R4=0x00000050	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	SW R5 (40)R0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUB R5 R4 R3
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 10
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000032	R2=0x0000001E	R3=0x00000014
	R4=0x00000050	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	SW R5 (40)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUB R5 R4 R3
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 11
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000032	R2=0x0000001E	R3=0x00000014
	R4=0x00000050	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	SW R5 (40)R0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		SUB R5 R4 R3


*** CYCLE 12
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000032	R2=0x0000001E	R3=0x00000014
	R4=0x00000050	R5=0x0000003C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	HALT
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SW R5 (40)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 13
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000032	R2=0x0000001E	R3=0x00000014
	R4=0x00000050	R5=0x0000003C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	0x00000032
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SW R5 (40)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 14
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000032	R2=0x0000001E	R3=0x00000014
	R4=0x00000050	R5=0x0000003C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	0x00000032
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		SW R5 (40)R0


*** CYCLE 15
Memory
	Address		Data
	0x00000000	8C 01 00 1C 8C 02 00 20 8C 03 00 24 00 22 20 20
	0x00000010	00 83 28 22 AC 05 00 28 FC 00 00 00 00 00 00 32
	0x00000020	00 00 00 1E 00 00 00 14 00 00 00 3C
Registers (integer):
	R0=0x00000000	R1=0x00000032	R2=0x0000001E	R3=0x00000014
	R4=0x00000050	R5=0x0000003C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	0x00000032
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:

SIMULATION COMPLETE!
EXECUTED 7 INSTRUCTIONS IN 15 CYCLES
CPI:  2.14
