// Seed: 3896796927
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_8 = 32'd40
) (
    output tri0 id_0,
    output tri0 id_1,
    input wor id_2
    , id_12,
    input tri1 id_3,
    input supply1 id_4,
    input wor id_5,
    input supply0 id_6,
    output tri0 id_7,
    input tri0 _id_8,
    input wand id_9,
    output uwire id_10
);
  wire id_13;
  ;
  wire id_14;
  tri  [  id_8  :  id_8  ]  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ;
  assign id_44 = 1'b0;
  logic [1 'd0 : 1] id_56 = -1'b0;
  logic id_57;
  module_0 modCall_1 (
      id_40,
      id_22,
      id_55,
      id_13,
      id_37,
      id_25
  );
endmodule
