

================================================================
== Vitis HLS Report for 'writeBackCacheDataDR_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s'
================================================================
* Date:           Mon Nov 28 17:13:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.649 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       32|       33|  0.640 us|  0.660 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeBackCacheDataDR_LOverRLoop  |       32|       32|         2|          1|          1|    32|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     144|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      82|    -|
|Register         |        -|     -|      15|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      15|     226|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |r_fu_230_p2                       |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_96                   |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op43          |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op44          |       and|   0|  0|   2|           1|           1|
    |icmp_ln319_fu_236_p2              |      icmp|   0|  0|   9|           5|           2|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |p_outData_0_0_0_0_03_din          |    select|   0|  0|  27|           1|          27|
    |p_outData_0_0_0_0_0_din           |    select|   0|  0|  27|           1|          27|
    |p_outData_0_1_0_0_04_din          |    select|   0|  0|  27|           1|          27|
    |p_outData_0_1_0_0_0_din           |    select|   0|  0|  27|           1|          27|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln150_fu_200_p2               |       xor|   0|  0|   3|           2|           3|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 144|          22|         121|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_r21_phi_fu_146_p6  |  14|          3|    5|         15|
    |p_outData_0_0_0_0_03_blk_n    |   9|          2|    1|          2|
    |p_outData_0_0_0_0_0_blk_n     |   9|          2|    1|          2|
    |p_outData_0_1_0_0_04_blk_n    |   9|          2|    1|          2|
    |p_outData_0_1_0_0_0_blk_n     |   9|          2|    1|          2|
    |r21_reg_142                   |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  82|         18|   16|         38|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln319_reg_309       |  1|   0|    1|          0|
    |r21_reg_142              |  5|   0|    5|          0|
    |r_reg_304                |  5|   0|    5|          0|
    |tmp_2_reg_276            |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |                                    Source Object                                   |    C Type    |
+----------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|  writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> >|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|  writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> >|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|  writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> >|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|  writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> >|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|  writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> >|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|  writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> >|  return value|
|p_outData_0_0_0_0_0_din                       |  out|   27|     ap_fifo|                                                                 p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_0_full_n                    |   in|    1|     ap_fifo|                                                                 p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_0_write                     |  out|    1|     ap_fifo|                                                                 p_outData_0_0_0_0_0|       pointer|
|p_outData_0_1_0_0_0_din                       |  out|   27|     ap_fifo|                                                                 p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_0_full_n                    |   in|    1|     ap_fifo|                                                                 p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_0_write                     |  out|    1|     ap_fifo|                                                                 p_outData_0_1_0_0_0|       pointer|
|p_outData_0_0_0_0_03_din                      |  out|   27|     ap_fifo|                                                                p_outData_0_0_0_0_03|       pointer|
|p_outData_0_0_0_0_03_full_n                   |   in|    1|     ap_fifo|                                                                p_outData_0_0_0_0_03|       pointer|
|p_outData_0_0_0_0_03_write                    |  out|    1|     ap_fifo|                                                                p_outData_0_0_0_0_03|       pointer|
|p_outData_0_1_0_0_04_din                      |  out|   27|     ap_fifo|                                                                p_outData_0_1_0_0_04|       pointer|
|p_outData_0_1_0_0_04_full_n                   |   in|    1|     ap_fifo|                                                                p_outData_0_1_0_0_04|       pointer|
|p_outData_0_1_0_0_04_write                    |  out|    1|     ap_fifo|                                                                p_outData_0_1_0_0_04|       pointer|
|p_digitReseversedOutputBuff_M_real_address0   |  out|    5|   ap_memory|                                                  p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_ce0        |  out|    1|   ap_memory|                                                  p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_q0         |   in|   27|   ap_memory|                                                  p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real1_address0  |  out|    5|   ap_memory|                                                 p_digitReseversedOutputBuff_M_real1|         array|
|p_digitReseversedOutputBuff_M_real1_ce0       |  out|    1|   ap_memory|                                                 p_digitReseversedOutputBuff_M_real1|         array|
|p_digitReseversedOutputBuff_M_real1_q0        |   in|   27|   ap_memory|                                                 p_digitReseversedOutputBuff_M_real1|         array|
|p_digitReseversedOutputBuff_M_imag_address0   |  out|    5|   ap_memory|                                                  p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_ce0        |  out|    1|   ap_memory|                                                  p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_q0         |   in|   27|   ap_memory|                                                  p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag2_address0  |  out|    5|   ap_memory|                                                 p_digitReseversedOutputBuff_M_imag2|         array|
|p_digitReseversedOutputBuff_M_imag2_ce0       |  out|    1|   ap_memory|                                                 p_digitReseversedOutputBuff_M_imag2|         array|
|p_digitReseversedOutputBuff_M_imag2_q0        |   in|   27|   ap_memory|                                                 p_digitReseversedOutputBuff_M_imag2|         array|
+----------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_1_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%br_ln319 = br void %.split12" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 8 'br' 'br_ln319' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%r21 = phi i5 0, void, i5 %r, void %.split12, i5 0, void"   --->   Operation 9 'phi' 'r21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %r21, i32 4" [../fixed/vitis_fft/hls_ssr_fft_utilities.hpp:208]   --->   Operation 10 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i5 %r21" [../fixed/vitis_fft/hls_ssr_fft_utilities.hpp:150]   --->   Operation 11 'trunc' 'trunc_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_2, i1 %trunc_ln150" [../fixed/vitis_fft/hls_ssr_fft_utilities.hpp:150]   --->   Operation 12 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %r21, i32 3, i32 0" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:342]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%out_r = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_2, i4 %tmp" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:342]   --->   Operation 14 'bitconcatenate' 'out_r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i5 %out_r" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 15 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real_addr = getelementptr i27 %p_digitReseversedOutputBuff_M_real, i64 0, i64 %zext_ln344" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 16 'getelementptr' 'p_digitReseversedOutputBuff_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag_addr = getelementptr i27 %p_digitReseversedOutputBuff_M_imag, i64 0, i64 %zext_ln344" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 17 'getelementptr' 'p_digitReseversedOutputBuff_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.67ns)   --->   "%temp_M_real_V_0 = load i5 %p_digitReseversedOutputBuff_M_real_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 18 'load' 'temp_M_real_V_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_2 : Operation 19 [2/2] (0.67ns)   --->   "%temp_M_imag_V_0 = load i5 %p_digitReseversedOutputBuff_M_imag_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 19 'load' 'temp_M_imag_V_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_2 : Operation 20 [1/1] (0.28ns)   --->   "%xor_ln150 = xor i2 %or_ln, i2 2" [../fixed/vitis_fft/hls_ssr_fft_utilities.hpp:150]   --->   Operation 20 'xor' 'xor_ln150' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %r21, i32 3, i32 1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:342]   --->   Operation 21 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_r_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %xor_ln150, i3 %tmp_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:342]   --->   Operation 22 'bitconcatenate' 'out_r_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i5 %out_r_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 23 'zext' 'zext_ln344_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real1_addr = getelementptr i27 %p_digitReseversedOutputBuff_M_real1, i64 0, i64 %zext_ln344_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 24 'getelementptr' 'p_digitReseversedOutputBuff_M_real1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag2_addr = getelementptr i27 %p_digitReseversedOutputBuff_M_imag2, i64 0, i64 %zext_ln344_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 25 'getelementptr' 'p_digitReseversedOutputBuff_M_imag2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.67ns)   --->   "%temp_M_real_V_0_1 = load i5 %p_digitReseversedOutputBuff_M_real1_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 26 'load' 'temp_M_real_V_0_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_2 : Operation 27 [2/2] (0.67ns)   --->   "%temp_M_imag_V_0_1 = load i5 %p_digitReseversedOutputBuff_M_imag2_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 27 'load' 'temp_M_imag_V_0_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%r = add i5 %r21, i5 1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 28 'add' 'r' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.75ns)   --->   "%icmp_ln319 = icmp_eq  i5 %r21, i5 31" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 29 'icmp' 'icmp_ln319' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln319 = br i1 %icmp_ln319, void %.split12, void" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 30 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln351 = br void %.split12" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:351]   --->   Operation 31 'br' 'br_ln351' <Predicate = (icmp_ln319)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.64>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln322 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:322]   --->   Operation 33 'specpipeline' 'specpipeline_ln322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:322]   --->   Operation 34 'specloopname' 'specloopname_ln322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (0.67ns)   --->   "%temp_M_real_V_0 = load i5 %p_digitReseversedOutputBuff_M_real_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 35 'load' 'temp_M_real_V_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 36 [1/2] (0.67ns)   --->   "%temp_M_imag_V_0 = load i5 %p_digitReseversedOutputBuff_M_imag_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 36 'load' 'temp_M_imag_V_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 37 [1/2] (0.67ns)   --->   "%temp_M_real_V_0_1 = load i5 %p_digitReseversedOutputBuff_M_real1_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 37 'load' 'temp_M_real_V_0_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 38 [1/2] (0.67ns)   --->   "%temp_M_imag_V_0_1 = load i5 %p_digitReseversedOutputBuff_M_imag2_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 38 'load' 'temp_M_imag_V_0_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 39 [1/1] (0.32ns)   --->   "%temp_M_real_V_1_2 = select i1 %tmp_2, i27 %temp_M_real_V_0, i27 %temp_M_real_V_0_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 39 'select' 'temp_M_real_V_1_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.32ns)   --->   "%temp_M_real_V_1_3 = select i1 %tmp_2, i27 %temp_M_real_V_0_1, i27 %temp_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 40 'select' 'temp_M_real_V_1_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.32ns)   --->   "%temp_M_imag_V_1_2 = select i1 %tmp_2, i27 %temp_M_imag_V_0, i27 %temp_M_imag_V_0_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 41 'select' 'temp_M_imag_V_1_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.32ns)   --->   "%temp_M_imag_V_1_3 = select i1 %tmp_2, i27 %temp_M_imag_V_0_1, i27 %temp_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 42 'select' 'temp_M_imag_V_1_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.64ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outData_0_0_0_0_0, i27 %p_outData_0_1_0_0_0, i27 %temp_M_real_V_1_3, i27 %temp_M_imag_V_1_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'write' 'write_ln174' <Predicate = true> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_3 : Operation 44 [1/1] (1.64ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outData_0_0_0_0_03, i27 %p_outData_0_1_0_0_04, i27 %temp_M_real_V_1_2, i27 %temp_M_imag_V_1_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'write' 'write_ln174' <Predicate = true> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%return_ln351 = return void @_ssdm_op_Return" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:351]   --->   Operation 45 'return' 'return_ln351' <Predicate = (icmp_ln319)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_digitReseversedOutputBuff_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_real1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_imag2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_outData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_1_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                        (specinterface    ) [ 0000]
specinterface_ln0                        (specinterface    ) [ 0000]
specinterface_ln0                        (specinterface    ) [ 0000]
specinterface_ln0                        (specinterface    ) [ 0000]
br_ln319                                 (br               ) [ 0111]
r21                                      (phi              ) [ 0011]
tmp_2                                    (bitselect        ) [ 0011]
trunc_ln150                              (trunc            ) [ 0000]
or_ln                                    (bitconcatenate   ) [ 0000]
tmp                                      (partselect       ) [ 0000]
out_r                                    (bitconcatenate   ) [ 0000]
zext_ln344                               (zext             ) [ 0000]
p_digitReseversedOutputBuff_M_real_addr  (getelementptr    ) [ 0011]
p_digitReseversedOutputBuff_M_imag_addr  (getelementptr    ) [ 0011]
xor_ln150                                (xor              ) [ 0000]
tmp_1                                    (partselect       ) [ 0000]
out_r_1                                  (bitconcatenate   ) [ 0000]
zext_ln344_1                             (zext             ) [ 0000]
p_digitReseversedOutputBuff_M_real1_addr (getelementptr    ) [ 0011]
p_digitReseversedOutputBuff_M_imag2_addr (getelementptr    ) [ 0011]
r                                        (add              ) [ 0111]
icmp_ln319                               (icmp             ) [ 0011]
br_ln319                                 (br               ) [ 0111]
br_ln351                                 (br               ) [ 0111]
empty                                    (speclooptripcount) [ 0000]
specpipeline_ln322                       (specpipeline     ) [ 0000]
specloopname_ln322                       (specloopname     ) [ 0000]
temp_M_real_V_0                          (load             ) [ 0000]
temp_M_imag_V_0                          (load             ) [ 0000]
temp_M_real_V_0_1                        (load             ) [ 0000]
temp_M_imag_V_0_1                        (load             ) [ 0000]
temp_M_real_V_1_2                        (select           ) [ 0000]
temp_M_real_V_1_3                        (select           ) [ 0000]
temp_M_imag_V_1_2                        (select           ) [ 0000]
temp_M_imag_V_1_3                        (select           ) [ 0000]
write_ln174                              (write            ) [ 0000]
write_ln174                              (write            ) [ 0000]
return_ln351                             (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_digitReseversedOutputBuff_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_digitReseversedOutputBuff_M_real1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_real1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_digitReseversedOutputBuff_M_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_digitReseversedOutputBuff_M_imag2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_imag2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_outData_0_0_0_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_outData_0_0_0_0_03">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_outData_0_1_0_0_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_outData_0_1_0_0_04">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_1_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln174_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="27" slack="0"/>
<pin id="73" dir="0" index="2" bw="27" slack="0"/>
<pin id="74" dir="0" index="3" bw="27" slack="0"/>
<pin id="75" dir="0" index="4" bw="27" slack="0"/>
<pin id="76" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln174_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="27" slack="0"/>
<pin id="83" dir="0" index="2" bw="27" slack="0"/>
<pin id="84" dir="0" index="3" bw="27" slack="0"/>
<pin id="85" dir="0" index="4" bw="27" slack="0"/>
<pin id="86" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_digitReseversedOutputBuff_M_real_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="27" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="5" slack="0"/>
<pin id="94" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_real_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_digitReseversedOutputBuff_M_imag_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="27" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_0/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_0/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_digitReseversedOutputBuff_M_real1_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="27" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_real1_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_digitReseversedOutputBuff_M_imag2_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="27" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_imag2_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_0_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_0_1/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="r21_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="1"/>
<pin id="144" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r21 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="r21_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r21/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln150_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln150/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="or_ln_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="0" index="3" bw="1" slack="0"/>
<pin id="181" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="out_r_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_r/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln344_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="xor_ln150_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="2" slack="0"/>
<pin id="203" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="0" index="3" bw="1" slack="0"/>
<pin id="211" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="out_r_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_r_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln344_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="r_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln319_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln319/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="temp_M_real_V_1_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="27" slack="0"/>
<pin id="245" dir="0" index="2" bw="27" slack="0"/>
<pin id="246" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_M_real_V_1_2/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="temp_M_real_V_1_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="27" slack="0"/>
<pin id="253" dir="0" index="2" bw="27" slack="0"/>
<pin id="254" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_M_real_V_1_3/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="temp_M_imag_V_1_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="27" slack="0"/>
<pin id="261" dir="0" index="2" bw="27" slack="0"/>
<pin id="262" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_M_imag_V_1_2/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="temp_M_imag_V_1_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="27" slack="0"/>
<pin id="269" dir="0" index="2" bw="27" slack="0"/>
<pin id="270" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_M_imag_V_1_3/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="return_ln351_fu_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln351/3 "/>
</bind>
</comp>

<comp id="276" class="1005" name="tmp_2_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_digitReseversedOutputBuff_M_real_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="1"/>
<pin id="286" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_digitReseversedOutputBuff_M_real_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="p_digitReseversedOutputBuff_M_imag_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="1"/>
<pin id="291" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_digitReseversedOutputBuff_M_imag_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="p_digitReseversedOutputBuff_M_real1_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="1"/>
<pin id="296" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_digitReseversedOutputBuff_M_real1_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="p_digitReseversedOutputBuff_M_imag2_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="1"/>
<pin id="301" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_digitReseversedOutputBuff_M_imag2_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="r_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="309" class="1005" name="icmp_ln319_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln319 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="68" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="87"><net_src comp="68" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="90" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="97" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="116" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="123" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="146" pin="6"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="146" pin="6"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="156" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="146" pin="6"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="156" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="176" pin="4"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="204"><net_src comp="168" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="146" pin="6"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="200" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="206" pin="4"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="234"><net_src comp="146" pin="6"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="146" pin="6"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="104" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="130" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="80" pin=3"/></net>

<net id="255"><net_src comp="130" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="104" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="70" pin=3"/></net>

<net id="263"><net_src comp="110" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="136" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="80" pin=4"/></net>

<net id="271"><net_src comp="136" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="110" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="70" pin=4"/></net>

<net id="279"><net_src comp="156" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="287"><net_src comp="90" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="292"><net_src comp="97" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="297"><net_src comp="116" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="302"><net_src comp="123" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="307"><net_src comp="230" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="312"><net_src comp="236" pin="2"/><net_sink comp="309" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_outData_0_0_0_0_0 | {3 }
	Port: p_outData_0_0_0_0_03 | {3 }
	Port: p_outData_0_1_0_0_0 | {3 }
	Port: p_outData_0_1_0_0_04 | {3 }
 - Input state : 
	Port: writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> > : p_digitReseversedOutputBuff_M_real | {2 3 }
	Port: writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> > : p_digitReseversedOutputBuff_M_real1 | {2 3 }
	Port: writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> > : p_digitReseversedOutputBuff_M_imag | {2 3 }
	Port: writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> > : p_digitReseversedOutputBuff_M_imag2 | {2 3 }
	Port: writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> > : p_outData_0_0_0_0_0 | {}
	Port: writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> > : p_outData_0_0_0_0_03 | {}
	Port: writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> > : p_outData_0_1_0_0_0 | {}
	Port: writeBackCacheDataDR<64, 2, ap_fixed<27, 14, 5, 3, 0>, ap_fixed<27, 14, 5, 3, 0> > : p_outData_0_1_0_0_04 | {}
  - Chain level:
	State 1
	State 2
		tmp_2 : 1
		trunc_ln150 : 1
		or_ln : 2
		tmp : 1
		out_r : 2
		zext_ln344 : 3
		p_digitReseversedOutputBuff_M_real_addr : 4
		p_digitReseversedOutputBuff_M_imag_addr : 4
		temp_M_real_V_0 : 5
		temp_M_imag_V_0 : 5
		xor_ln150 : 3
		tmp_1 : 1
		out_r_1 : 3
		zext_ln344_1 : 4
		p_digitReseversedOutputBuff_M_real1_addr : 5
		p_digitReseversedOutputBuff_M_imag2_addr : 5
		temp_M_real_V_0_1 : 6
		temp_M_imag_V_0_1 : 6
		r : 1
		icmp_ln319 : 1
		br_ln319 : 2
	State 3
		temp_M_real_V_1_2 : 1
		temp_M_real_V_1_3 : 1
		temp_M_imag_V_1_2 : 1
		temp_M_imag_V_1_3 : 1
		write_ln174 : 2
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          | temp_M_real_V_1_2_fu_242 |    0    |    27   |
|  select  | temp_M_real_V_1_3_fu_250 |    0    |    27   |
|          | temp_M_imag_V_1_2_fu_258 |    0    |    27   |
|          | temp_M_imag_V_1_3_fu_266 |    0    |    27   |
|----------|--------------------------|---------|---------|
|    add   |         r_fu_230         |    0    |    12   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln319_fu_236    |    0    |    9    |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln150_fu_200     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln174_write_fu_70 |    0    |    0    |
|          |  write_ln174_write_fu_80 |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|       tmp_2_fu_156       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln150_fu_164    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       or_ln_fu_168       |    0    |    0    |
|bitconcatenate|       out_r_fu_186       |    0    |    0    |
|          |      out_r_1_fu_216      |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|        tmp_fu_176        |    0    |    0    |
|          |       tmp_1_fu_206       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln344_fu_194    |    0    |    0    |
|          |    zext_ln344_1_fu_224   |    0    |    0    |
|----------|--------------------------|---------|---------|
|  return  |    return_ln351_fu_274   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   131   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------+--------+
|                                                |   FF   |
+------------------------------------------------+--------+
|               icmp_ln319_reg_309               |    1   |
|p_digitReseversedOutputBuff_M_imag2_addr_reg_299|    5   |
| p_digitReseversedOutputBuff_M_imag_addr_reg_289|    5   |
|p_digitReseversedOutputBuff_M_real1_addr_reg_294|    5   |
| p_digitReseversedOutputBuff_M_real_addr_reg_284|    5   |
|                   r21_reg_142                  |    5   |
|                    r_reg_304                   |    5   |
|                  tmp_2_reg_276                 |    1   |
+------------------------------------------------+--------+
|                      Total                     |   32   |
+------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_110 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_130 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_136 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   131  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   32   |   167  |
+-----------+--------+--------+--------+
