
Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: analysis_normal_slow_max.
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: bch_32_bits_v2
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2338.16)
Total number of fetched objects 1998
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2349.67 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2349.67 CPU=0:00:00.1 REAL=0:00:00.0)
Set Default Frequency 100MHz.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1826.41MB/3871.86MB/1826.41MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1826.41MB/3871.86MB/1826.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1826.41MB/3871.86MB/1826.41MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT)
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 10%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 20%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 30%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 40%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 50%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 60%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 70%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 80%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 90%

Finished Levelizing
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT)

Starting Activity Propagation
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 10%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 20%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 30%

Finished Activity Propagation
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1826.41MB/3871.86MB/1826.41MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT)
 ... Calculating switching power
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 10%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 20%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 30%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 40%
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 50%
 ... Calculating internal and leakage power
2025-Oct-13 15:28:42 (2025-Oct-13 18:28:42 GMT): 60%
2025-Oct-13 15:28:43 (2025-Oct-13 18:28:43 GMT): 70%
2025-Oct-13 15:28:43 (2025-Oct-13 18:28:43 GMT): 80%
2025-Oct-13 15:28:43 (2025-Oct-13 18:28:43 GMT): 90%

Finished Calculating power
2025-Oct-13 15:28:43 (2025-Oct-13 18:28:43 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1828.06MB/3879.87MB/1828.06MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1828.06MB/3879.87MB/1828.06MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1828.06MB/3879.87MB/1828.06MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1828.06MB/3879.87MB/1828.06MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Oct-13 15:28:43 (2025-Oct-13 18:28:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: bch_32_bits_v2
*
*	Liberty Libraries used:
*	        analysis_normal_slow_max: /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing//slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*       Power View : analysis_normal_slow_max
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1uW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.57829631 	   29.7469%
Total Switching Power:     197.32624893 	   70.2317%
Total Leakage Power:         0.05996254 	    0.0213%
Total Power:               280.96450778
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                             0           0           0           0           0
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      83.58       197.3     0.05996    2.81e+05         100
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                          8.358e+04   1.973e+05       59.96    2.81e+05       1e+05
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  8.358e+04   1.973e+05       59.96    2.81e+05       1e+05
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:             u_bch5/cr/g51 (CLKXOR2X2):            3.023
*              Highest Leakage Power: u_bch1/bm/u_div2/g2050__9315 (ADDFX1):        0.0001012
*                Total Cap:      4.96243e-12 F
*                Total instances in design:  1916
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1829.55MB/3879.87MB/1829.55MB)

