/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Aug 15 15:20:53 2014
 *                 Full Compile MD5 Checksum  a68bc62e9dd3be19fcad480c369d60fd
 *                     (minus title and desc)
 *                 MD5 Checksum               14382795d76d8497c2dd1bcf3f5d36da
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_H__
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_H__

/***************************************************************************
 *XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR - CPU Interrupt Aggregator
 ***************************************************************************/
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS 0x00a60000 /* [RO] Interrupt Status Register */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_STATUS 0x00a60004 /* [RO] Interrupt Status Register */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS 0x00a60008 /* [RO] Interrupt Mask Status Register */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS 0x00a6000c /* [RO] Interrupt Mask Status Register */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET 0x00a60010 /* [WO] Interrupt Mask Set Register */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_MASK_SET 0x00a60014 /* [WO] Interrupt Mask Set Register */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR 0x00a60018 /* [WO] Interrupt Mask Clear Register */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_MASK_CLEAR 0x00a6001c /* [WO] Interrupt Mask Clear Register */

/***************************************************************************
 *INTR_W0_STATUS - Interrupt Status Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: reserved0 [31:18] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_reserved0_MASK 0xfffc0000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_reserved0_SHIFT 18

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_CRC_COMPARE_ERROR_INTR [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_CRC_COMPARE_ERROR_INTR_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_CRC_COMPARE_ERROR_INTR_SHIFT 17
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_CRC_COMPARE_ERROR_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_FALSE_WAKE_INTR [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_FALSE_WAKE_INTR_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_FALSE_WAKE_INTR_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_FALSE_WAKE_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_OOS_INTR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_OOS_INTR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_OOS_INTR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_OOS_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_TS_PARITY_ERR_INTR [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_TS_PARITY_ERR_INTR_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_TS_PARITY_ERR_INTR_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_TS_PARITY_ERR_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_TEI_INTR [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_TEI_INTR_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_TEI_INTR_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_TEI_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_ASF_LEN_ERR_INTR [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_ASF_LEN_ERR_INTR_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_ASF_LEN_ERR_INTR_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_ASF_LEN_ERR_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_ASF_PROTOCOL_ERR_INTR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_ASF_PADDING_LEN_ERR_INTR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_TS_RANGE_ERR_INTR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_TS_RANGE_ERR_INTR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_TS_RANGE_ERR_INTR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_TS_RANGE_ERR_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_PAUSE_AT_DESC_READ_INTR [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_PAUSE_AT_DESC_END_INTR [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_PAUSE_AT_DESC_END_INTR_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_PAUSE_AT_DESC_END_INTR_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_PAUSE_AT_DESC_END_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_DESC_TAGID_MISMATCH_INTR [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_MISC_DATA_TAGID_MISMATCH_INTR [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_DEFAULT 0x00000000

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: MCPB_DESC_DONE_INTR [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_DESC_DONE_INTR_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_DESC_DONE_INTR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_MCPB_DESC_DONE_INTR_DEFAULT 0x00000000

/***************************************************************************
 *INTR_W1_STATUS - Interrupt Status Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W1_STATUS :: reserved0 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_STATUS_reserved0_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_STATUS_reserved0_SHIFT 0

/***************************************************************************
 *INTR_W0_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: reserved0 [31:18] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_reserved0_MASK 0xfffc0000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_reserved0_SHIFT 18

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_CRC_COMPARE_ERROR_INTR [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_CRC_COMPARE_ERROR_INTR_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_CRC_COMPARE_ERROR_INTR_SHIFT 17
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_CRC_COMPARE_ERROR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_FALSE_WAKE_INTR [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_FALSE_WAKE_INTR_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_FALSE_WAKE_INTR_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_FALSE_WAKE_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_OOS_INTR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_OOS_INTR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_OOS_INTR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_OOS_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_TS_PARITY_ERR_INTR [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_TS_PARITY_ERR_INTR_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_TS_PARITY_ERR_INTR_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_TS_PARITY_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_TEI_INTR [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_TEI_INTR_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_TEI_INTR_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_TEI_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_ASF_LEN_ERR_INTR [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_ASF_LEN_ERR_INTR_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_ASF_LEN_ERR_INTR_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_ASF_LEN_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_ASF_PROTOCOL_ERR_INTR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_ASF_PADDING_LEN_ERR_INTR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_TS_RANGE_ERR_INTR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_TS_RANGE_ERR_INTR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_TS_RANGE_ERR_INTR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_TS_RANGE_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_PAUSE_AT_DESC_READ_INTR [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_PAUSE_AT_DESC_END_INTR [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_PAUSE_AT_DESC_END_INTR_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_PAUSE_AT_DESC_END_INTR_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_PAUSE_AT_DESC_END_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_DESC_TAGID_MISMATCH_INTR [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_MISC_DATA_TAGID_MISMATCH_INTR [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: MCPB_DESC_DONE_INTR [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_DESC_DONE_INTR_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_DESC_DONE_INTR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_MCPB_DESC_DONE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W1_MASK_STATUS :: reserved0 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS_reserved0_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS_reserved0_SHIFT 0

/***************************************************************************
 *INTR_W0_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: reserved0 [31:18] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_reserved0_MASK 0xfffc0000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_reserved0_SHIFT 18

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_CRC_COMPARE_ERROR_INTR [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_CRC_COMPARE_ERROR_INTR_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_CRC_COMPARE_ERROR_INTR_SHIFT 17
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_CRC_COMPARE_ERROR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_FALSE_WAKE_INTR [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_FALSE_WAKE_INTR_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_FALSE_WAKE_INTR_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_FALSE_WAKE_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_OOS_INTR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_OOS_INTR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_OOS_INTR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_OOS_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_TS_PARITY_ERR_INTR [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_TS_PARITY_ERR_INTR_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_TS_PARITY_ERR_INTR_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_TS_PARITY_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_TEI_INTR [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_TEI_INTR_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_TEI_INTR_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_TEI_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_ASF_LEN_ERR_INTR [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_ASF_LEN_ERR_INTR_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_ASF_LEN_ERR_INTR_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_ASF_LEN_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_ASF_PROTOCOL_ERR_INTR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_ASF_PADDING_LEN_ERR_INTR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_TS_RANGE_ERR_INTR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_TS_RANGE_ERR_INTR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_TS_RANGE_ERR_INTR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_TS_RANGE_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_PAUSE_AT_DESC_READ_INTR [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_PAUSE_AT_DESC_END_INTR [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_PAUSE_AT_DESC_END_INTR_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_PAUSE_AT_DESC_END_INTR_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_PAUSE_AT_DESC_END_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_DESC_TAGID_MISMATCH_INTR [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_MISC_DATA_TAGID_MISMATCH_INTR [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: MCPB_DESC_DONE_INTR [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_DESC_DONE_INTR_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_DESC_DONE_INTR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_MCPB_DESC_DONE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W1_MASK_SET :: reserved0 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_MASK_SET_reserved0_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_MASK_SET_reserved0_SHIFT 0

/***************************************************************************
 *INTR_W0_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: reserved0 [31:18] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_reserved0_MASK 0xfffc0000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_reserved0_SHIFT 18

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_CRC_COMPARE_ERROR_INTR [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_CRC_COMPARE_ERROR_INTR_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_CRC_COMPARE_ERROR_INTR_SHIFT 17
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_CRC_COMPARE_ERROR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_FALSE_WAKE_INTR [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_FALSE_WAKE_INTR_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_FALSE_WAKE_INTR_SHIFT 16
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_FALSE_WAKE_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_OOS_INTR [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_OOS_INTR_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_OOS_INTR_SHIFT 15
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_OOS_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_TS_PARITY_ERR_INTR [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_TS_PARITY_ERR_INTR_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_TS_PARITY_ERR_INTR_SHIFT 14
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_TS_PARITY_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_TEI_INTR [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_TEI_INTR_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_TEI_INTR_SHIFT 13
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_TEI_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_ASF_LEN_ERR_INTR [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_ASF_LEN_ERR_INTR_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_ASF_LEN_ERR_INTR_SHIFT 12
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_ASF_LEN_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_SHIFT 11
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_SHIFT 10
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_ASF_PROTOCOL_ERR_INTR [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_SHIFT 9
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_ASF_PADDING_LEN_ERR_INTR [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_SHIFT 8
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_TS_RANGE_ERR_INTR [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_TS_RANGE_ERR_INTR_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_TS_RANGE_ERR_INTR_SHIFT 7
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_TS_RANGE_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_SHIFT 6
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_PAUSE_AT_DESC_READ_INTR [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_SHIFT 5
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_PAUSE_AT_DESC_END_INTR [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_PAUSE_AT_DESC_END_INTR_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_PAUSE_AT_DESC_END_INTR_SHIFT 4
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_PAUSE_AT_DESC_END_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_SHIFT 3
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_DESC_TAGID_MISMATCH_INTR [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_SHIFT 2
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_MISC_DATA_TAGID_MISMATCH_INTR [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_SHIFT 1
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_DEFAULT 0x00000001

/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: MCPB_DESC_DONE_INTR [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_DESC_DONE_INTR_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_DESC_DONE_INTR_SHIFT 0
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_MCPB_DESC_DONE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR :: INTR_W1_MASK_CLEAR :: reserved0 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_MASK_CLEAR_reserved0_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_MASK_CLEAR_reserved0_SHIFT 0

#endif /* #ifndef BCHP_XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_H__ */

/* End of File */
