$comment
	File created using the following command:
		vcd file temporizador.msim.vcd -direction
$end
$date
	Thu Sep 06 14:49:49 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module temporizador_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " A2 $end
$var reg 1 # B $end
$var reg 1 $ B2 $end
$var reg 1 % C $end
$var reg 1 & C2 $end
$var reg 1 ' D $end
$var wire 1 ( Y $end
$var wire 1 ) Y2 $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 Y~output_o $end
$var wire 1 1 Y2~output_o $end
$var wire 1 2 C~input_o $end
$var wire 1 3 B~input_o $end
$var wire 1 4 D~input_o $end
$var wire 1 5 A~input_o $end
$var wire 1 6 inst1~0_combout $end
$var wire 1 7 B2~input_o $end
$var wire 1 8 C2~input_o $end
$var wire 1 9 A2~input_o $end
$var wire 1 : inst6~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
x(
x)
0*
1+
x,
1-
1.
1/
x0
x1
02
03
04
05
x6
07
08
09
x:
$end
#832
06
#3269
1:
#3759
00
0(
#6123
11
1)
#10000
1#
1$
1&
#10596
18
17
13
#20000
1!
1"
0#
0$
0&
#20594
15
#20596
19
#20761
08
07
03
#24148
0:
#26988
01
0)
#30000
1#
1$
1&
#30596
18
17
13
#33727
1:
#36581
11
1)
#40000
1%
0!
0"
0#
0$
0&
#40596
12
#40759
05
#40761
08
07
03
09
#50000
1#
1$
1&
#50596
18
17
13
#60000
1!
1"
0#
0$
0&
#60594
15
#60596
19
#60761
08
07
03
#64148
0:
#66988
01
0)
#70000
1#
1$
1&
#70596
18
17
13
#73727
1:
#76581
11
1)
#80000
1'
0%
0!
0"
0#
0$
0&
#80596
14
#80759
05
#80761
08
07
03
09
02
#81439
16
#84102
06
#84387
10
1(
#87029
00
0(
#90000
1#
1$
1&
#90596
18
17
13
#100000
1!
1"
0#
0$
0&
#100594
15
#100596
19
#100761
08
07
03
#103650
16
#104102
06
#104148
0:
#106988
01
0)
#110000
1#
1$
1&
#110596
18
17
13
#113688
16
#113727
1:
#116581
11
1)
#116636
10
1(
#120000
