{
  "Top": "divide_sum",
  "RtlTop": "divide_sum",
  "RtlPrefix": "",
  "RtlSubPrefix": "divide_sum_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_val1": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "in_val1_address0",
          "name": "in_val1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_val1_ce0",
          "name": "in_val1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_val1_q0",
          "name": "in_val1_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "in_val2": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "in_val2_address0",
          "name": "in_val2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_val2_ce0",
          "name": "in_val2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_val2_q0",
          "name": "in_val2_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out_result1": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_result1",
          "name": "out_result1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_result1_ap_vld",
          "name": "out_result1_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "out_result2": {
      "index": "3",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_result2",
          "name": "out_result2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_result2_ap_vld",
          "name": "out_result2_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_cosim -trace_level=all",
      "config_cosim -wave_debug=1",
      "config_export -format=ip_catalog",
      "config_export -output=C:\/works\/verilog\/kria_prj\/spi_add_100\/vitis_hls",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "divide_sum"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "48",
    "Latency": "47"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "divide_sum",
    "Version": "1.0",
    "DisplayName": "Divide_sum",
    "Revision": "2113647946",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_divide_sum_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src_hls\/divide_sum.cpp"],
    "Vhdl": [
      "impl\/vhdl\/divide_sum_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/divide_sum_sdiv_32ns_32ns_32_36_1.vhd",
      "impl\/vhdl\/divide_sum.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/divide_sum_flow_control_loop_pipe.v",
      "impl\/verilog\/divide_sum_sdiv_32ns_32ns_32_36_1.v",
      "impl\/verilog\/divide_sum.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/arith.protoinst",
      ".debug\/compute_elementwise_operations_sum.protoinst",
      ".debug\/divide_sum.protoinst",
      ".debug\/dot_product.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_val1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"in_val1_address0": "DATA"},
      "ports": ["in_val1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in_val1"
        }]
    },
    "in_val1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"in_val1_q0": "DATA"},
      "ports": ["in_val1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in_val1"
        }]
    },
    "in_val2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"in_val2_address0": "DATA"},
      "ports": ["in_val2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in_val2"
        }]
    },
    "in_val2_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"in_val2_q0": "DATA"},
      "ports": ["in_val2_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in_val2"
        }]
    },
    "out_result1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_result1": "DATA"},
      "ports": ["out_result1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "out_result1"
        }]
    },
    "out_result2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_result2": "DATA"},
      "ports": ["out_result2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "out_result2"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_val1_address0": {
      "dir": "out",
      "width": "4"
    },
    "in_val1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "in_val1_q0": {
      "dir": "in",
      "width": "32"
    },
    "in_val2_address0": {
      "dir": "out",
      "width": "4"
    },
    "in_val2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "in_val2_q0": {
      "dir": "in",
      "width": "32"
    },
    "out_result1": {
      "dir": "out",
      "width": "32"
    },
    "out_result1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "out_result2": {
      "dir": "out",
      "width": "32"
    },
    "out_result2_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "divide_sum"},
    "Info": {"divide_sum": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"divide_sum": {
        "Latency": {
          "LatencyBest": "47",
          "LatencyAvg": "47",
          "LatencyWorst": "47",
          "PipelineII": "48",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.896"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_10_1",
            "TripCount": "10",
            "Latency": "45",
            "PipelineII": "1",
            "PipelineDepth": "37"
          }],
        "Area": {
          "FF": "4966",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "3848",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-16 11:46:18 +0900",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
