# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../28_binary_counter.srcs/sources_1/new/binary_counter.vhd" \
"../../../../28_binary_counter.srcs/sim_1/new/binary_counter_sim.vhd" \

# Do not sort compile order
nosort
