/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [8:0] _01_;
  wire [12:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire [10:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_35z;
  wire [22:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _02_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_31z[3:1];
  assign out_data[34:32] = _02_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 3'h0;
    else _00_ <= celloutsig_1_0z[4:2];
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 9'h000;
    else _01_ <= { celloutsig_0_9z[2], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[64:52] % { 1'h1, in_data[85:74] };
  assign celloutsig_0_3z = { in_data[37:36], celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, in_data[24:16], celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_17z[1:0], celloutsig_0_15z } % { 1'h1, celloutsig_0_9z[7], celloutsig_0_31z };
  assign celloutsig_1_0z = in_data[190:180] % { 1'h1, in_data[171:162] };
  assign celloutsig_1_1z = { celloutsig_1_0z[10:5], celloutsig_1_0z } % { 1'h1, in_data[165:161], celloutsig_1_0z[10:1], in_data[96] };
  assign celloutsig_1_2z = in_data[183:176] % { 1'h1, celloutsig_1_0z[6:0] };
  assign celloutsig_1_3z = celloutsig_1_2z[5:2] % { 1'h1, celloutsig_1_2z[3:1] };
  assign celloutsig_1_4z = celloutsig_1_2z[5:1] % { 1'h1, celloutsig_1_0z[9:6] };
  assign celloutsig_1_5z = { celloutsig_1_4z[3:0], celloutsig_1_4z } % { 1'h1, celloutsig_1_4z[3:0], celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_1z[11:3] % { 1'h1, celloutsig_1_0z[8:1] };
  assign celloutsig_1_9z = in_data[178:165] % { 1'h1, celloutsig_1_1z[7:6], celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_9z[6:2] % { 1'h1, celloutsig_1_5z[4:1] };
  assign celloutsig_1_14z = celloutsig_1_12z % { 1'h1, celloutsig_1_8z[7:4] };
  assign celloutsig_0_5z = celloutsig_0_1z[12:2] % { 1'h1, in_data[21:12] };
  assign celloutsig_1_18z = celloutsig_1_9z[9:2] % { 1'h1, celloutsig_1_14z[3:2], celloutsig_1_14z };
  assign celloutsig_1_19z = celloutsig_1_9z[4:1] % { 1'h1, _00_ };
  assign celloutsig_0_6z = in_data[49:41] % { 1'h1, celloutsig_0_3z[18:11] };
  assign celloutsig_0_9z = celloutsig_0_0z % { 1'h1, celloutsig_0_0z[11:1], in_data[0] };
  assign celloutsig_0_1z = celloutsig_0_0z % { 1'h1, in_data[47:36] };
  assign celloutsig_0_15z = celloutsig_0_5z[3:0] % { 1'h1, celloutsig_0_3z[12:10] };
  assign celloutsig_0_17z = celloutsig_0_1z[11:3] % { 1'h1, celloutsig_0_6z[6:3], celloutsig_0_15z };
  assign celloutsig_0_19z = { celloutsig_0_5z[2:1], _01_ } % { 1'h1, celloutsig_0_3z[17:8] };
  assign celloutsig_0_2z = celloutsig_0_0z[7:0] % { 1'h1, celloutsig_0_0z[10:4] };
  assign celloutsig_0_31z = celloutsig_0_17z[7:4] % { 1'h1, celloutsig_0_19z[6:4] };
  assign { out_data[135:128], out_data[99:96], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z };
endmodule
