MODULE = riscv_top

VERILOG_SRC = 	./rtl/include/alu_defines.sv 		\
				./rtl/include/riscv_defines.sv		\
				./rtl/alu.sv 				\
				./rtl/reg_file.sv			\
				./rtl/riscv_core.sv			\
				./rtl/decoder.sv			\
				./rtl/decompressor.sv			\
				./rtl/controller.sv			\
				./rtl/lsu.sv			\
				./rtl/csr.sv			\
				./rtl/fetch_stage.sv		\
				./rtl/realign_buffer.sv		\
				./rtl/dp_ram.sv				\
				./rtl/riscv_top.sv

TESTNAMES = $(wildcard ./tests/*.S)
MODE=soft

.PHONY: coremark dhrystone

sim_verilator: compile_sim_verilator compile_$(MODE)
	-./obj_dir/V$(MODULE)
	gtkwave V$(MODULE).vcd wave.gtkw

clean:
	rm -rf obj_dir
	rm -f *.vcd test.elf test.bin test.dump test.result

verilate: clean
	verilator --cc --trace $(VERILOG_SRC) -I./rtl/include --exe $(MODULE)_tb.cpp --top-module $(MODULE)

compile_sim_verilator: verilate
	make -j -C obj_dir/ -f V$(MODULE).mk V$(MODULE)

lint:
	verilator -I./rtl/include --lint-only $(VERILOG_SRC)

compile_soft:
	riscv32-unknown-elf-gcc -I./software -O3 -g0 -march=rv32ec -mabi=ilp32e -nostartfiles -T software/link.ld software/start.S software/handlers.c $(SRC) -o test.elf
	riscv32-unknown-elf-objdump --disassembler-options=no-aliases,numeric -D test.elf > test.dump
	riscv32-unknown-elf-objcopy -O binary test.elf test.bin

test_all: clean compile_sim_verilator
	echo $$(date) >> test.result
	$(foreach var,$(TESTNAMES), (echo -n $(var) >> test.result; (riscv32-unknown-elf-gcc -g0 -march=rv32e -mabi=ilp32e -T software/link.ld $(var) -nostdlib -o test.elf && \
																 riscv32-unknown-elf-objcopy -O binary test.elf test.bin && \
																 ./obj_dir/V$(MODULE) && echo -e "\t\tOK"  >> test.result || echo -e "\t\tFAILED"  >> test.result));)
compile_test:
	riscv32-unknown-elf-gcc -march=rv32ec -mabi=ilp32e -nostdlib -nostartfiles -T software/link.ld tests/$(SRC).S -o test.elf
	riscv32-unknown-elf-objdump --disassembler-options=no-aliases,numeric -D test.elf > test.dump
	riscv32-unknown-elf-objcopy -O binary test.elf test.bin

dhrystone:
	make sim_verilator MODE=soft SRC="dhrystone/dhrystone.c dhrystone/dhrystone_main.c"


COREMARK_SRC = "coremark/core_list_join.c \
				coremark/core_main.c \
				coremark/core_matrix.c \
				coremark/core_portme.c \
				coremark/core_state.c \
				coremark/core_util.c \
				coremark/cvt.c \
				coremark/ee_printf.c"

coremark:
	make sim_verilator MODE=soft SRC=$(COREMARK_SRC)

iverilog:
	iverilog $(VERILOG_SRC) riscv_top_tb.sv
