set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/talha/volare_pdks/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/talha/volare_pdks/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/project_2"
set ::env(DESIGN_NAME) "ALU"
set ::env(VERILOG_FILES) "/openlane/designs/project_2/src/ALU.v"
set ::env(CLOCK_TREE_SYNTH) "0"
set ::env(CLOCK_PORT) ""
set ::env(PL_RANDOM_GLB_PLACEMENT) "1"
set ::env(FP_SIZING) "absolute"
set ::env(ROUTING_STRATEGY) "1"
set ::env(DRT_MAX_DRC) "10000"
set ::env(DRT_MAX_ITERATION) "20"
set ::env(DIE_AREA) "0 0 100 150"
set ::env(PL_TARGET_DENSITY) "0.65"
set ::env(FP_PDN_AUTO_ADJUST) "0"
set ::env(FP_PDN_VPITCH) "25"
set ::env(FP_PDN_HPITCH) "25"
set ::env(FP_PDN_VOFFSET) "5"
set ::env(FP_PDN_HOFFSET) "5"
set ::env(DIODE_INSERTION_STRATEGY) "3"
set ::env(ROUTING_LAYER_ADJUSTMENT) "2"
set ::env(MIN_ROUTING_LAYER) "met1"
set ::env(MAX_ROUTING_LAYER) "met5"
set ::env(GRT_ALLOW_CONGESTION) "1"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/project_2/pin_order.cfg"
set ::env(FP_CORE_UTIL) "40"
