GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/babelstream/sm86_rtx3070/input-arraysize-102400-numtimes-1/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
Processing kernel /benchrun/accelsim-sass/babelstream/sm86_rtx3070/input-arraysize-102400-numtimes-1/results/traces/kernel-1.traceg
-kernel name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
-kernel id = 1
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 14
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f49ec000000
-local mem base_addr = 0x00007f49ea000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm86_rtx3070/input-arraysize-102400-numtimes-1/results/traces/kernel-1.traceg
launching kernel name: _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 99,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 9404
gpu_sim_insn = 2457600
gpu_ipc =     261.3356
gpu_tot_sim_cycle = 9404
gpu_tot_sim_insn = 2457600
gpu_tot_ipc =     261.3356
gpu_tot_issued_cta = 100
gpu_occupancy = 57.6746% 
gpu_tot_occupancy = 57.6746% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.1667
partiton_level_parallism_total  =       8.1667
partiton_level_parallism_util =      19.7480
partiton_level_parallism_util_total  =      19.7480
L2_BW  =     295.8319 GB/Sec
L2_BW_total  =     295.8319 GB/Sec
gpu_total_sim_rate=204800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3366
	L1D_cache_core[1]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[2]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[3]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[4]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[5]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[6]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[7]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[8]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[9]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3366
	L1D_cache_core[10]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[11]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[12]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[13]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[14]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[15]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3366
	L1D_cache_core[16]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[17]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[18]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3366
	L1D_cache_core[19]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[20]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3366
	L1D_cache_core[21]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[22]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[23]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[24]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[25]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3366
	L1D_cache_core[26]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[27]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[28]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[29]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[30]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[31]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[32]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[33]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[34]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[35]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[36]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[37]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3366
	L1D_cache_core[38]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[39]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[40]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[41]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[42]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3366
	L1D_cache_core[43]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[44]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[45]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_total_cache_accesses = 76800
	L1D_total_cache_misses = 76800
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 112200
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76800

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112200
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 
gpgpu_n_tot_thrd_icount = 2457600
gpgpu_n_tot_w_icount = 76800
gpgpu_n_stall_shd_mem = 56373
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 76800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 307200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 46773
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218045	W0_Idle:357658	W0_Scoreboard:885	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:76800
single_issue_nums: WS0:19200	WS1:19200	WS2:19200	WS3:19200	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3072000 {40:76800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 614400 {8:76800,}
maxmflatency = 1080 
max_icnt2mem_latency = 827 
maxmrqlatency = 0 
max_icnt2sh_latency = 249 
averagemflatency = 569 
avg_icnt2mem_latency = 362 
avg_icnt2sh_latency = 25 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1313 	32777 	42548 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3462 	7680 	17327 	29540 	18791 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11494 	13289 	16700 	16709 	12255 	4613 	1740 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        995       979      1009      1031       989      1007       933       951       975       989       994      1009      1000      1021      1029      1047
dram[1]:        982       982      1011      1005       985       987      1026       992       949       951       981       978      1004      1002      1017      1019
dram[2]:       1001      1002      1038      1028      1014      1010      1043      1056      1008       995      1022      1019      1035      1028      1054      1062
dram[3]:        989       989      1005      1020       991       993       934       950       977       979       994      1010      1005      1012      1023      1041
dram[4]:        984       969      1001       992      1015      1017      1018      1028       959       969      1009      1011       971       979      1025      1027
dram[5]:        994       997      1020      1023      1027      1037       999       987       993      1028      1017      1042      1018      1030      1028      1040
dram[6]:       1011      1017      1034      1027      1052      1061       999      1017       990      1028      1025      1057      1032      1049      1059      1075
dram[7]:       1009      1012      1027      1029      1038      1044      1037      1008      1026      1028      1031      1041      1018      1020      1052      1059
dram[8]:        993       992      1003      1028      1033      1017      1058      1023       998       981      1027      1004      1017      1011      1044      1046
dram[9]:        971       988      1018      1031      1036      1008      1061      1032       986       977      1036      1006      1005      1001      1035      1049
dram[10]:        957       985      1001      1001      1035      1026      1049      1026       983       955      1016      1012      1008       991      1036      1034
dram[11]:        980      1000      1011      1031      1017      1004      1052      1080       985       985      1011      1003      1013      1006      1048      1075
dram[12]:        985       985      1009      1016      1011       998      1048      1059       986       988      1001      1003      1005      1012      1025      1039
dram[13]:       1020       996      1008      1004      1008      1034      1029       966      1006      1015      1023      1034      1004      1046      1036      1047
dram[14]:        978       990       970       994       998       986       992      1025       984       972      1024      1004      1024      1003      1044      1039
dram[15]:        990       970      1001       992      1000      1009      1054      1000       973       991      1013      1020      1011      1035      1048      1062
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29078 n_nop=29078 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29078i bk1: 0a 29078i bk2: 0a 29078i bk3: 0a 29078i bk4: 0a 29078i bk5: 0a 29078i bk6: 0a 29078i bk7: 0a 29078i bk8: 0a 29078i bk9: 0a 29078i bk10: 0a 29078i bk11: 0a 29078i bk12: 0a 29078i bk13: 0a 29078i bk14: 0a 29078i bk15: 0a 29078i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29078 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29078 
n_nop = 29078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 76800
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76800
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=76800
icnt_total_pkts_simt_to_mem=76800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 76800
Req_Network_cycles = 9404
Req_Network_injected_packets_per_cycle =       8.1667 
Req_Network_conflicts_per_cycle =       6.0191
Req_Network_conflicts_per_cycle_util =      14.5549
Req_Bank_Level_Parallism =      19.7480
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      42.7397
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2552

Reply_Network_injected_packets_num = 76800
Reply_Network_cycles = 9404
Reply_Network_injected_packets_per_cycle =        8.1667
Reply_Network_conflicts_per_cycle =        7.0393
Reply_Network_conflicts_per_cycle_util =      16.4182
Reply_Bank_Level_Parallism =      19.0476
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.7205
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1775
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 204800 (inst/sec)
gpgpu_simulation_rate = 783 (cycle/sec)
gpgpu_silicon_slowdown = 1445721x
Processing kernel /benchrun/accelsim-sass/babelstream/sm86_rtx3070/input-arraysize-102400-numtimes-1/results/traces/kernel-2.traceg
-kernel name = _Z11copy_kernelIdEvPKT_PS0_
-kernel id = 2
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f49ec000000
-local mem base_addr = 0x00007f49ea000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm86_rtx3070/input-arraysize-102400-numtimes-1/results/traces/kernel-2.traceg
launching kernel name: _Z11copy_kernelIdEvPKT_PS0_ uid: 2
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 99,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 8470
gpu_sim_insn = 1536000
gpu_ipc =     181.3459
gpu_tot_sim_cycle = 17874
gpu_tot_sim_insn = 3993600
gpu_tot_ipc =     223.4307
gpu_tot_issued_cta = 200
gpu_occupancy = 56.8132% 
gpu_tot_occupancy = 57.2981% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.0449
partiton_level_parallism_total  =       7.1612
partiton_level_parallism_util =      17.3207
partiton_level_parallism_util_total  =      18.6998
L2_BW  =     218.9692 GB/Sec
L2_BW_total  =     259.4088 GB/Sec
gpu_total_sim_rate=199680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4591
	L1D_cache_core[1]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3467
	L1D_cache_core[2]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3519
	L1D_cache_core[3]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3465
	L1D_cache_core[4]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3466
	L1D_cache_core[5]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3467
	L1D_cache_core[6]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4144
	L1D_cache_core[7]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3516
	L1D_cache_core[8]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3453
	L1D_cache_core[9]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4617
	L1D_cache_core[10]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4256
	L1D_cache_core[11]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3549
	L1D_cache_core[12]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3498
	L1D_cache_core[13]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3373
	L1D_cache_core[14]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3542
	L1D_cache_core[15]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4541
	L1D_cache_core[16]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3473
	L1D_cache_core[17]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4134
	L1D_cache_core[18]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4583
	L1D_cache_core[19]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3593
	L1D_cache_core[20]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4518
	L1D_cache_core[21]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3436
	L1D_cache_core[22]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3448
	L1D_cache_core[23]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3487
	L1D_cache_core[24]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4240
	L1D_cache_core[25]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4621
	L1D_cache_core[26]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3471
	L1D_cache_core[27]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3508
	L1D_cache_core[28]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3433
	L1D_cache_core[29]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3463
	L1D_cache_core[30]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3565
	L1D_cache_core[31]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3518
	L1D_cache_core[32]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3507
	L1D_cache_core[33]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3508
	L1D_cache_core[34]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3473
	L1D_cache_core[35]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3516
	L1D_cache_core[36]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4123
	L1D_cache_core[37]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4592
	L1D_cache_core[38]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3513
	L1D_cache_core[39]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3462
	L1D_cache_core[40]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3474
	L1D_cache_core[41]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4200
	L1D_cache_core[42]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4706
	L1D_cache_core[43]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4118
	L1D_cache_core[44]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3534
	L1D_cache_core[45]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4177
	L1D_total_cache_accesses = 128000
	L1D_total_cache_misses = 128000
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 174858
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 139358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 76800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 102400

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35500
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 139358
ctas_completed 200, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 
gpgpu_n_tot_thrd_icount = 3993600
gpgpu_n_tot_w_icount = 124800
gpgpu_n_stall_shd_mem = 74769
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25600
gpgpu_n_mem_write_global = 102400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 102400
gpgpu_n_store_insn = 409600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 58769
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:276157	W0_Idle:568049	W0_Scoreboard:191742	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:124800
single_issue_nums: WS0:31200	WS1:31200	WS2:31200	WS3:31200	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 204800 {8:25600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4096000 {40:102400,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1024000 {40:25600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 819200 {8:102400,}
maxmflatency = 1080 
max_icnt2mem_latency = 827 
maxmrqlatency = 0 
max_icnt2sh_latency = 265 
averagemflatency = 501 
avg_icnt2mem_latency = 291 
avg_icnt2sh_latency = 22 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3751 	76378 	47709 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7795 	17780 	41871 	41763 	18791 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20098 	22225 	27169 	29671 	20465 	6460 	1900 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        995       979      1009      1031       989      1007       933       951       975       989       994      1009      1000      1021      1029      1047
dram[1]:        982       982      1011      1005       985       987      1026       992       949       951       981       978      1004      1002      1017      1019
dram[2]:       1001      1002      1038      1028      1014      1010      1043      1056      1008       995      1022      1019      1035      1028      1054      1062
dram[3]:        989       989      1005      1020       991       993       934       950       977       979       994      1010      1005      1012      1023      1041
dram[4]:        984       969      1001       992      1015      1017      1018      1028       959       969      1009      1011       971       979      1025      1027
dram[5]:        994       997      1020      1023      1027      1037       999       987       993      1028      1017      1042      1018      1030      1028      1040
dram[6]:       1011      1017      1034      1027      1052      1061       999      1017       990      1028      1025      1057      1032      1049      1059      1075
dram[7]:       1009      1012      1027      1029      1038      1044      1037      1008      1026      1028      1031      1041      1018      1020      1052      1059
dram[8]:        993       992      1003      1028      1033      1017      1058      1023       998       981      1027      1004      1017      1011      1044      1046
dram[9]:        971       988      1018      1031      1036      1008      1061      1032       986       977      1036      1006      1005      1001      1035      1049
dram[10]:        957       985      1001      1001      1035      1026      1049      1026       983       955      1016      1012      1008       991      1036      1034
dram[11]:        980      1000      1011      1031      1017      1004      1052      1080       985       985      1011      1003      1013      1006      1048      1075
dram[12]:        985       985      1009      1016      1011       998      1048      1059       986       988      1001      1003      1005      1012      1025      1039
dram[13]:       1020       996      1008      1004      1008      1034      1029       966      1006      1015      1023      1034      1004      1046      1036      1047
dram[14]:        978       990       970       994       998       986       992      1025       984       972      1024      1004      1024      1003      1044      1039
dram[15]:        990       970      1001       992      1000      1009      1054      1000       973       991      1013      1020      1011      1035      1048      1062
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55269 n_nop=55269 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55269i bk1: 0a 55269i bk2: 0a 55269i bk3: 0a 55269i bk4: 0a 55269i bk5: 0a 55269i bk6: 0a 55269i bk7: 0a 55269i bk8: 0a 55269i bk9: 0a 55269i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55269i bk14: 0a 55269i bk15: 0a 55269i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55269 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55269 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55269 
n_nop = 55269 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 128000
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.6000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 102400
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=128000
icnt_total_pkts_simt_to_mem=128000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 128000
Req_Network_cycles = 17874
Req_Network_injected_packets_per_cycle =       7.1612 
Req_Network_conflicts_per_cycle =       5.5966
Req_Network_conflicts_per_cycle_util =      14.6140
Req_Bank_Level_Parallism =      18.6998
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      28.7544
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2238

Reply_Network_injected_packets_num = 128000
Reply_Network_cycles = 17874
Reply_Network_injected_packets_per_cycle =        7.1612
Reply_Network_conflicts_per_cycle =        6.3778
Reply_Network_conflicts_per_cycle_util =      16.0671
Reply_Bank_Level_Parallism =      18.0409
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.6044
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1557
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 199680 (inst/sec)
gpgpu_simulation_rate = 893 (cycle/sec)
gpgpu_silicon_slowdown = 1267637x
Processing kernel /benchrun/accelsim-sass/babelstream/sm86_rtx3070/input-arraysize-102400-numtimes-1/results/traces/kernel-3.traceg
-kernel name = _Z10mul_kernelIdEvPT_PKS0_
-kernel id = 3
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f49ec000000
-local mem base_addr = 0x00007f49ea000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm86_rtx3070/input-arraysize-102400-numtimes-1/results/traces/kernel-3.traceg
launching kernel name: _Z10mul_kernelIdEvPT_PKS0_ uid: 3
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 99,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 8509
gpu_sim_insn = 1638400
gpu_ipc =     192.5491
gpu_tot_sim_cycle = 26383
gpu_tot_sim_insn = 5632000
gpu_tot_ipc =     213.4708
gpu_tot_issued_cta = 300
gpu_occupancy = 56.6155% 
gpu_tot_occupancy = 57.0884% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.0172
partiton_level_parallism_total  =       6.7923
partiton_level_parallism_util =      16.5002
partiton_level_parallism_util_total  =      18.0137
L2_BW  =     217.9655 GB/Sec
L2_BW_total  =     246.0426 GB/Sec
gpu_total_sim_rate=201142

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5833
	L1D_cache_core[1]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4677
	L1D_cache_core[2]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5441
	L1D_cache_core[3]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4751
	L1D_cache_core[4]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4671
	L1D_cache_core[5]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4594
	L1D_cache_core[6]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5414
	L1D_cache_core[7]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4782
	L1D_cache_core[8]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4736
	L1D_cache_core[9]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5925
	L1D_cache_core[10]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5571
	L1D_cache_core[11]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4713
	L1D_cache_core[12]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4685
	L1D_cache_core[13]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5199
	L1D_cache_core[14]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4844
	L1D_cache_core[15]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5725
	L1D_cache_core[16]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4731
	L1D_cache_core[17]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5252
	L1D_cache_core[18]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6542
	L1D_cache_core[19]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4849
	L1D_cache_core[20]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6465
	L1D_cache_core[21]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4676
	L1D_cache_core[22]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4653
	L1D_cache_core[23]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5459
	L1D_cache_core[24]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5545
	L1D_cache_core[25]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5857
	L1D_cache_core[26]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4631
	L1D_cache_core[27]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4703
	L1D_cache_core[28]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4741
	L1D_cache_core[29]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4688
	L1D_cache_core[30]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5447
	L1D_cache_core[31]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4800
	L1D_cache_core[32]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4784
	L1D_cache_core[33]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4796
	L1D_cache_core[34]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4703
	L1D_cache_core[35]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4714
	L1D_cache_core[36]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5306
	L1D_cache_core[37]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5805
	L1D_cache_core[38]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4824
	L1D_cache_core[39]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4673
	L1D_cache_core[40]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4758
	L1D_cache_core[41]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5446
	L1D_cache_core[42]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5941
	L1D_cache_core[43]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6061
	L1D_cache_core[44]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4661
	L1D_cache_core[45]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6114
	L1D_total_cache_accesses = 179200
	L1D_total_cache_misses = 179200
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 237186
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 166186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 71000
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 166186
ctas_completed 300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 
gpgpu_n_tot_thrd_icount = 5632000
gpgpu_n_tot_w_icount = 176000
gpgpu_n_stall_shd_mem = 93085
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51200
gpgpu_n_mem_write_global = 128000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 204800
gpgpu_n_store_insn = 512000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 70685
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:334101	W0_Idle:779140	W0_Scoreboard:386411	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:176000
single_issue_nums: WS0:44000	WS1:44000	WS2:44000	WS3:44000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 409600 {8:51200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5120000 {40:128000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2048000 {40:51200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024000 {8:128000,}
maxmflatency = 1080 
max_icnt2mem_latency = 827 
maxmrqlatency = 0 
max_icnt2sh_latency = 265 
averagemflatency = 469 
avg_icnt2mem_latency = 256 
avg_icnt2sh_latency = 23 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5951 	120116 	52971 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12165 	28441 	67781 	52022 	18791 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27229 	29384 	36321 	41235 	32254 	10443 	2322 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	19 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        995       979      1009      1031       989      1007       933       951       975       989       994      1009      1000      1021      1029      1047
dram[1]:        982       982      1011      1005       985       987      1026       992       949       951       981       978      1004      1002      1017      1019
dram[2]:       1001      1002      1038      1028      1014      1010      1043      1056      1008       995      1022      1019      1035      1028      1054      1062
dram[3]:        989       989      1005      1020       991       993       934       950       977       979       994      1010      1005      1012      1023      1041
dram[4]:        984       969      1001       992      1015      1017      1018      1028       959       969      1009      1011       971       979      1025      1027
dram[5]:        994       997      1020      1023      1027      1037       999       987       993      1028      1017      1042      1018      1030      1028      1040
dram[6]:       1011      1017      1034      1027      1052      1061       999      1017       990      1028      1025      1057      1032      1049      1059      1075
dram[7]:       1009      1012      1027      1029      1038      1044      1037      1008      1026      1028      1031      1041      1018      1020      1052      1059
dram[8]:        993       992      1003      1028      1033      1017      1058      1023       998       981      1027      1004      1017      1011      1044      1046
dram[9]:        971       988      1018      1031      1036      1008      1061      1032       986       977      1036      1006      1005      1001      1035      1049
dram[10]:        957       985      1001      1001      1035      1026      1049      1026       983       955      1016      1012      1008       991      1036      1034
dram[11]:        980      1000      1011      1031      1017      1004      1052      1080       985       985      1011      1003      1013      1006      1048      1075
dram[12]:        985       985      1009      1016      1011       998      1048      1059       986       988      1001      1003      1005      1012      1025      1039
dram[13]:       1020       996      1008      1004      1008      1034      1029       966      1006      1015      1023      1034      1004      1046      1036      1047
dram[14]:        978       990       970       994       998       986       992      1025       984       972      1024      1004      1024      1003      1044      1039
dram[15]:        990       970      1001       992      1000      1009      1054      1000       973       991      1013      1020      1011      1035      1048      1062
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81582 n_nop=81582 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81582i bk1: 0a 81582i bk2: 0a 81582i bk3: 0a 81582i bk4: 0a 81582i bk5: 0a 81582i bk6: 0a 81582i bk7: 0a 81582i bk8: 0a 81582i bk9: 0a 81582i bk10: 0a 81582i bk11: 0a 81582i bk12: 0a 81582i bk13: 0a 81582i bk14: 0a 81582i bk15: 0a 81582i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81582 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81582 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81582 
n_nop = 81582 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 179200
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.4286
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128000
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=179200
icnt_total_pkts_simt_to_mem=179200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 179200
Req_Network_cycles = 26383
Req_Network_injected_packets_per_cycle =       6.7923 
Req_Network_conflicts_per_cycle =       5.3862
Req_Network_conflicts_per_cycle_util =      14.2848
Req_Bank_Level_Parallism =      18.0137
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      23.4778
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2123

Reply_Network_injected_packets_num = 179200
Reply_Network_cycles = 26383
Reply_Network_injected_packets_per_cycle =        6.7923
Reply_Network_conflicts_per_cycle =        6.2096
Reply_Network_conflicts_per_cycle_util =      15.9521
Reply_Bank_Level_Parallism =      17.4489
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.5894
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1477
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 201142 (inst/sec)
gpgpu_simulation_rate = 942 (cycle/sec)
gpgpu_silicon_slowdown = 1201698x
Processing kernel /benchrun/accelsim-sass/babelstream/sm86_rtx3070/input-arraysize-102400-numtimes-1/results/traces/kernel-4.traceg
-kernel name = _Z10add_kernelIdEvPKT_S2_PS0_
-kernel id = 4
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f49ec000000
-local mem base_addr = 0x00007f49ea000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm86_rtx3070/input-arraysize-102400-numtimes-1/results/traces/kernel-4.traceg
launching kernel name: _Z10add_kernelIdEvPKT_S2_PS0_ uid: 4
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 99,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 9634
gpu_sim_insn = 1945600
gpu_ipc =     201.9514
gpu_tot_sim_cycle = 36017
gpu_tot_sim_insn = 7577600
gpu_tot_ipc =     210.3895
gpu_tot_issued_cta = 400
gpu_occupancy = 57.3922% 
gpu_tot_occupancy = 57.1774% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.9718
partiton_level_parallism_total  =       7.1078
partiton_level_parallism_util =      18.0494
partiton_level_parallism_util_total  =      18.0244
L2_BW  =     288.7693 GB/Sec
L2_BW_total  =     257.4713 GB/Sec
gpu_total_sim_rate=194297

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7773
	L1D_cache_core[1]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6642
	L1D_cache_core[2]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7359
	L1D_cache_core[3]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7543
	L1D_cache_core[4]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6566
	L1D_cache_core[5]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7363
	L1D_cache_core[6]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7224
	L1D_cache_core[7]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6598
	L1D_cache_core[8]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6719
	L1D_cache_core[9]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7814
	L1D_cache_core[10]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7553
	L1D_cache_core[11]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6553
	L1D_cache_core[12]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6603
	L1D_cache_core[13]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7078
	L1D_cache_core[14]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6681
	L1D_cache_core[15]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7608
	L1D_cache_core[16]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6657
	L1D_cache_core[17]: Access = 6400, Miss = 6400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7957
	L1D_cache_core[18]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9124
	L1D_cache_core[19]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6725
	L1D_cache_core[20]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9268
	L1D_cache_core[21]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6484
	L1D_cache_core[22]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6479
	L1D_cache_core[23]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7404
	L1D_cache_core[24]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7326
	L1D_cache_core[25]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8001
	L1D_cache_core[26]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7338
	L1D_cache_core[27]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6566
	L1D_cache_core[28]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6650
	L1D_cache_core[29]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6665
	L1D_cache_core[30]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7285
	L1D_cache_core[31]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6682
	L1D_cache_core[32]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6645
	L1D_cache_core[33]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6668
	L1D_cache_core[34]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6462
	L1D_cache_core[35]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6609
	L1D_cache_core[36]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7213
	L1D_cache_core[37]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7641
	L1D_cache_core[38]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6667
	L1D_cache_core[39]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6530
	L1D_cache_core[40]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7431
	L1D_cache_core[41]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7313
	L1D_cache_core[42]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8700
	L1D_cache_core[43]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8125
	L1D_cache_core[44]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6535
	L1D_cache_core[45]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7990
	L1D_total_cache_accesses = 256000
	L1D_total_cache_misses = 256000
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 330817
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.173
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 145907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 38400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 184910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 102400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 144157
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1750
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 184910
ctas_completed 400, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 
gpgpu_n_tot_thrd_icount = 7577600
gpgpu_n_tot_w_icount = 236800
gpgpu_n_stall_shd_mem = 137220
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 102400
gpgpu_n_mem_write_global = 153600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 409600
gpgpu_n_store_insn = 614400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 105220
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:457841	W0_Idle:994091	W0_Scoreboard:680864	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236800
single_issue_nums: WS0:59200	WS1:59200	WS2:59200	WS3:59200	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 819200 {8:102400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6144000 {40:153600,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4096000 {40:102400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1228800 {8:153600,}
maxmflatency = 1080 
max_icnt2mem_latency = 827 
maxmrqlatency = 0 
max_icnt2sh_latency = 265 
averagemflatency = 470 
avg_icnt2mem_latency = 254 
avg_icnt2sh_latency = 26 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8272 	168902 	78664 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17174 	38148 	97551 	79819 	23308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	37929 	39873 	47898 	55087 	48751 	22736 	3714 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	27 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        995       979      1009      1031       989      1007       950       951       975       989       994      1009      1000      1021      1029      1047
dram[1]:        982       982      1011      1005       985       987      1026       992       949       951       981       978      1004      1002      1017      1019
dram[2]:       1001      1002      1038      1028      1014      1010      1043      1056      1008       995      1022      1019      1035      1028      1054      1062
dram[3]:        989       989      1005      1020       991       993       947       950       977       979       994      1010      1005      1012      1023      1041
dram[4]:        984       969      1001       992      1015      1017      1018      1028       959       969      1009      1011       971       979      1025      1027
dram[5]:        994       997      1020      1023      1027      1037       999       987       993      1028      1017      1042      1018      1030      1028      1040
dram[6]:       1011      1017      1034      1027      1052      1061       999      1017       990      1028      1025      1057      1032      1049      1059      1075
dram[7]:       1009      1012      1027      1029      1038      1044      1037      1008      1026      1028      1031      1041      1018      1020      1052      1059
dram[8]:        993       992      1003      1028      1033      1017      1058      1023       998       981      1027      1004      1017      1011      1044      1046
dram[9]:        971       988      1018      1031      1036      1008      1061      1032       986       977      1036      1006      1005      1001      1035      1049
dram[10]:        957       985      1001      1001      1035      1026      1049      1026       983       955      1016      1012      1008       991      1036      1034
dram[11]:        980      1000      1011      1031      1017      1004      1052      1080       985       985      1011      1003      1013      1006      1048      1075
dram[12]:        985       985      1009      1016      1011       998      1048      1059       986       988      1001      1003      1005      1012      1025      1039
dram[13]:       1020       996      1008      1004      1008      1034      1029       966      1006      1015      1023      1034      1004      1046      1036      1047
dram[14]:        978       990       970       994       998       986       992      1025       984       972      1024      1004      1024      1003      1044      1039
dram[15]:        990       970      1001       992      1000      1009      1054      1000       973       991      1013      1020      1011      1035      1048      1062
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111373 n_nop=111373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111373i bk1: 0a 111373i bk2: 0a 111373i bk3: 0a 111373i bk4: 0a 111373i bk5: 0a 111373i bk6: 0a 111373i bk7: 0a 111373i bk8: 0a 111373i bk9: 0a 111373i bk10: 0a 111373i bk11: 0a 111373i bk12: 0a 111373i bk13: 0a 111373i bk14: 0a 111373i bk15: 0a 111373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111373 
n_nop = 111373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 256000
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.3000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 102400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153600
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.155
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=256000
icnt_total_pkts_simt_to_mem=256000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 256000
Req_Network_cycles = 36017
Req_Network_injected_packets_per_cycle =       7.1078 
Req_Network_conflicts_per_cycle =       5.7849
Req_Network_conflicts_per_cycle_util =      14.6698
Req_Bank_Level_Parallism =      18.0244
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      24.4618
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2221

Reply_Network_injected_packets_num = 256000
Reply_Network_cycles = 36017
Reply_Network_injected_packets_per_cycle =        7.1078
Reply_Network_conflicts_per_cycle =        6.4150
Reply_Network_conflicts_per_cycle_util =      15.8796
Reply_Bank_Level_Parallism =      17.5945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.4439
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1545
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 39 sec (39 sec)
gpgpu_simulation_rate = 194297 (inst/sec)
gpgpu_simulation_rate = 923 (cycle/sec)
gpgpu_silicon_slowdown = 1226435x
Processing kernel /benchrun/accelsim-sass/babelstream/sm86_rtx3070/input-arraysize-102400-numtimes-1/results/traces/kernel-5.traceg
-kernel name = _Z12triad_kernelIdEvPT_PKS0_S3_
-kernel id = 5
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f49ec000000
-local mem base_addr = 0x00007f49ea000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm86_rtx3070/input-arraysize-102400-numtimes-1/results/traces/kernel-5.traceg
launching kernel name: _Z12triad_kernelIdEvPT_PKS0_S3_ uid: 5
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 99,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 9633
gpu_sim_insn = 1945600
gpu_ipc =     201.9724
gpu_tot_sim_cycle = 45650
gpu_tot_sim_insn = 9523200
gpu_tot_ipc =     208.6134
gpu_tot_issued_cta = 500
gpu_occupancy = 57.9070% 
gpu_tot_occupancy = 57.3430% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.9726
partiton_level_parallism_total  =       7.2903
partiton_level_parallism_util =      17.9230
partiton_level_parallism_util_total  =      18.0009
L2_BW  =     288.7993 GB/Sec
L2_BW_total  =     264.0821 GB/Sec
gpu_total_sim_rate=190464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9668
	L1D_cache_core[1]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8580
	L1D_cache_core[2]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9324
	L1D_cache_core[3]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9460
	L1D_cache_core[4]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8394
	L1D_cache_core[5]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9251
	L1D_cache_core[6]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9139
	L1D_cache_core[7]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9401
	L1D_cache_core[8]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8571
	L1D_cache_core[9]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9739
	L1D_cache_core[10]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9331
	L1D_cache_core[11]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8506
	L1D_cache_core[12]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9505
	L1D_cache_core[13]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9074
	L1D_cache_core[14]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8654
	L1D_cache_core[15]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9462
	L1D_cache_core[16]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8658
	L1D_cache_core[17]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10853
	L1D_cache_core[18]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10970
	L1D_cache_core[19]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8631
	L1D_cache_core[20]: Access = 8704, Miss = 8704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11259
	L1D_cache_core[21]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8341
	L1D_cache_core[22]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8405
	L1D_cache_core[23]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9319
	L1D_cache_core[24]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9154
	L1D_cache_core[25]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9952
	L1D_cache_core[26]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9312
	L1D_cache_core[27]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8465
	L1D_cache_core[28]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9411
	L1D_cache_core[29]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8586
	L1D_cache_core[30]: Access = 7936, Miss = 7936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10046
	L1D_cache_core[31]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8663
	L1D_cache_core[32]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8611
	L1D_cache_core[33]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8665
	L1D_cache_core[34]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8325
	L1D_cache_core[35]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9341
	L1D_cache_core[36]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9159
	L1D_cache_core[37]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9544
	L1D_cache_core[38]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8665
	L1D_cache_core[39]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8376
	L1D_cache_core[40]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9327
	L1D_cache_core[41]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9208
	L1D_cache_core[42]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11335
	L1D_cache_core[43]: Access = 7680, Miss = 7680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10129
	L1D_cache_core[44]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9459
	L1D_cache_core[45]: Access = 7680, Miss = 7680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9884
	L1D_total_cache_accesses = 332800
	L1D_total_cache_misses = 332800
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 426112
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.200
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 220357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 115200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 205755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 134400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 153600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 217678
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2679
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 205755
ctas_completed 500, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 
gpgpu_n_tot_thrd_icount = 9523200
gpgpu_n_tot_w_icount = 297600
gpgpu_n_stall_shd_mem = 181654
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 153600
gpgpu_n_mem_write_global = 179200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 614400
gpgpu_n_store_insn = 716800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 140054
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 41600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:581696	W0_Idle:1211354	W0_Scoreboard:974602	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:297600
single_issue_nums: WS0:74400	WS1:74400	WS2:74400	WS3:74400	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1228800 {8:153600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7168000 {40:179200,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6144000 {40:153600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1433600 {8:179200,}
maxmflatency = 1080 
max_icnt2mem_latency = 827 
maxmrqlatency = 0 
max_icnt2sh_latency = 265 
averagemflatency = 471 
avg_icnt2mem_latency = 255 
avg_icnt2sh_latency = 26 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9798 	217175 	105665 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22080 	46533 	125353 	111570 	27264 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	49456 	50995 	61147 	72807 	62203 	31059 	5121 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	35 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        995       979      1009      1031       989      1007       950       951       975       989       994      1009      1000      1021      1029      1047
dram[1]:        982       982      1011      1005       985       987      1026       992       949       951       981       978      1004      1002      1017      1019
dram[2]:       1001      1002      1038      1028      1014      1010      1043      1056      1008       995      1022      1019      1035      1028      1054      1062
dram[3]:        989       989      1005      1020       991       993       947       950       977       979       994      1010      1005      1012      1023      1041
dram[4]:        984       969      1001       992      1015      1017      1018      1028       959       969      1009      1011       971       979      1025      1027
dram[5]:        994       997      1020      1023      1027      1037       999       987       993      1028      1017      1042      1018      1030      1028      1040
dram[6]:       1011      1017      1034      1027      1052      1061       999      1017       990      1028      1025      1057      1032      1049      1059      1075
dram[7]:       1009      1012      1027      1029      1038      1044      1037      1008      1026      1028      1031      1041      1018      1020      1052      1059
dram[8]:        993       992      1003      1028      1033      1017      1058      1023       998       981      1027      1004      1017      1011      1044      1046
dram[9]:        971       988      1018      1031      1036      1008      1061      1032       986       977      1036      1006      1005      1001      1035      1049
dram[10]:        957       985      1001      1001      1035      1026      1049      1026       983       955      1016      1012      1008       991      1036      1034
dram[11]:        980      1000      1011      1031      1017      1004      1052      1080       985       985      1011      1003      1013      1006      1048      1075
dram[12]:        985       985      1009      1016      1011       998      1048      1059       986       988      1001      1003      1005      1012      1025      1039
dram[13]:       1020       996      1008      1004      1008      1034      1029       966      1006      1015      1023      1034      1004      1046      1036      1047
dram[14]:        978       990       970       994       998       986       992      1025       984       972      1024      1004      1024      1003      1044      1039
dram[15]:        990       970      1001       992      1000      1009      1054      1000       973       991      1013      1020      1011      1035      1048      1062
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141162 n_nop=141162 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 141162i bk1: 0a 141162i bk2: 0a 141162i bk3: 0a 141162i bk4: 0a 141162i bk5: 0a 141162i bk6: 0a 141162i bk7: 0a 141162i bk8: 0a 141162i bk9: 0a 141162i bk10: 0a 141162i bk11: 0a 141162i bk12: 0a 141162i bk13: 0a 141162i bk14: 0a 141162i bk15: 0a 141162i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 141162 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 141162 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141162 
n_nop = 141162 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 332800
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.2308
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 153600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179200
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.175
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=332800
icnt_total_pkts_simt_to_mem=332800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 332800
Req_Network_cycles = 45650
Req_Network_injected_packets_per_cycle =       7.2903 
Req_Network_conflicts_per_cycle =       6.0166
Req_Network_conflicts_per_cycle_util =      14.8561
Req_Bank_Level_Parallism =      18.0009
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      25.3100
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2278

Reply_Network_injected_packets_num = 332800
Reply_Network_cycles = 45650
Reply_Network_injected_packets_per_cycle =        7.2903
Reply_Network_conflicts_per_cycle =        6.6309
Reply_Network_conflicts_per_cycle_util =      16.0482
Reply_Bank_Level_Parallism =      17.6439
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.6700
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1585
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 50 sec (50 sec)
gpgpu_simulation_rate = 190464 (inst/sec)
gpgpu_simulation_rate = 913 (cycle/sec)
gpgpu_silicon_slowdown = 1239868x
Processing kernel /benchrun/accelsim-sass/babelstream/sm86_rtx3070/input-arraysize-102400-numtimes-1/results/traces/kernel-6.traceg
-kernel name = _Z10dot_kernelIdEvPKT_S2_PS0_i
-kernel id = 6
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 8192
-nregs = 13
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f49ec000000
-local mem base_addr = 0x00007f49ea000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm86_rtx3070/input-arraysize-102400-numtimes-1/results/traces/kernel-6.traceg
launching kernel name: _Z10dot_kernelIdEvPKT_S2_PS0_i uid: 6
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 99,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 100,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 101,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 102,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 103,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 104,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 105,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 106,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 107,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 108,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 109,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 110,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 111,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 112,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 113,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 114,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 115,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 116,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 117,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 118,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 119,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 120,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 121,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 122,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 123,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 124,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 125,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 126,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 127,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 128,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 129,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 130,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 131,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 132,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 133,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 134,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 135,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 136,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 137,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 138,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 139,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 140,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 141,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 142,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 143,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 144,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 145,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 146,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 147,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 148,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 149,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 150,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 151,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 152,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 153,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 154,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 155,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 156,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 157,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 158,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 159,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 160,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 161,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 162,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 163,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 164,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 165,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 166,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 167,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 168,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 169,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 170,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 171,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 172,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 173,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 174,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 175,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 176,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 177,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 178,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 179,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 180,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 181,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 182,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 183,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 184,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 185,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 186,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 187,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 188,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 189,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 190,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 191,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 192,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 193,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 194,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 195,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 196,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 197,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 198,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 199,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 200,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 201,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 202,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 203,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 204,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 205,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 206,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 207,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 208,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 209,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 210,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 211,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 212,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 213,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 214,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 215,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 216,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 217,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 218,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 219,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 220,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 221,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 222,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 223,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 224,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 225,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 226,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 227,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 228,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 229,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 230,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 231,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 232,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 233,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 234,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 235,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 236,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 237,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 238,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 239,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 240,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 241,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 242,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 243,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 244,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 245,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 246,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 247,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 248,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 249,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 250,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 251,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 252,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 253,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 254,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 255,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 21027
gpu_sim_insn = 31670528
gpu_ipc =    1506.1838
gpu_tot_sim_cycle = 66677
gpu_tot_sim_insn = 41193728
gpu_tot_ipc =     617.8102
gpu_tot_issued_cta = 756
gpu_occupancy = 60.2051% 
gpu_tot_occupancy = 58.7022% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4471
partiton_level_parallism_total  =       5.7629
partiton_level_parallism_util =      16.9375
partiton_level_parallism_util_total  =      17.8508
L2_BW  =      88.6452 GB/Sec
L2_BW_total  =     208.7570 GB/Sec
gpu_total_sim_rate=232732

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8453, Miss = 8453, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11212
	L1D_cache_core[1]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10048
	L1D_cache_core[2]: Access = 8197, Miss = 8197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10851
	L1D_cache_core[3]: Access = 8454, Miss = 8454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10938
	L1D_cache_core[4]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9862
	L1D_cache_core[5]: Access = 8965, Miss = 8965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11468
	L1D_cache_core[6]: Access = 8198, Miss = 8198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10601
	L1D_cache_core[7]: Access = 8453, Miss = 8453, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10879
	L1D_cache_core[8]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10039
	L1D_cache_core[9]: Access = 8454, Miss = 8454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11207
	L1D_cache_core[10]: Access = 8198, Miss = 8198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10809
	L1D_cache_core[11]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9967
	L1D_cache_core[12]: Access = 8454, Miss = 8454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10977
	L1D_cache_core[13]: Access = 8198, Miss = 8198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10552
	L1D_cache_core[14]: Access = 8197, Miss = 8197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10864
	L1D_cache_core[15]: Access = 8453, Miss = 8453, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10940
	L1D_cache_core[16]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10118
	L1D_cache_core[17]: Access = 9733, Miss = 9733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12309
	L1D_cache_core[18]: Access = 9734, Miss = 9734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12448
	L1D_cache_core[19]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10103
	L1D_cache_core[20]: Access = 10245, Miss = 10245, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13464
	L1D_cache_core[21]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9802
	L1D_cache_core[22]: Access = 8197, Miss = 8197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10600
	L1D_cache_core[23]: Access = 8709, Miss = 8709, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11530
	L1D_cache_core[24]: Access = 8198, Miss = 8198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10632
	L1D_cache_core[25]: Access = 8454, Miss = 8454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11424
	L1D_cache_core[26]: Access = 8453, Miss = 8453, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10790
	L1D_cache_core[27]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9936
	L1D_cache_core[28]: Access = 8453, Miss = 8453, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10886
	L1D_cache_core[29]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10054
	L1D_cache_core[30]: Access = 8965, Miss = 8965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11643
	L1D_cache_core[31]: Access = 8197, Miss = 8197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10880
	L1D_cache_core[32]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10085
	L1D_cache_core[33]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10123
	L1D_cache_core[34]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9799
	L1D_cache_core[35]: Access = 8454, Miss = 8454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10802
	L1D_cache_core[36]: Access = 8197, Miss = 8197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10617
	L1D_cache_core[37]: Access = 8454, Miss = 8454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11089
	L1D_cache_core[38]: Access = 8197, Miss = 8197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10862
	L1D_cache_core[39]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9847
	L1D_cache_core[40]: Access = 8454, Miss = 8454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10773
	L1D_cache_core[41]: Access = 8198, Miss = 8198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10680
	L1D_cache_core[42]: Access = 9990, Miss = 9990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12801
	L1D_cache_core[43]: Access = 8710, Miss = 8710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11603
	L1D_cache_core[44]: Access = 8454, Miss = 8454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10921
	L1D_cache_core[45]: Access = 9221, Miss = 9221, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12091
	L1D_total_cache_accesses = 384256
	L1D_total_cache_misses = 384256
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 499926
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 294171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 205755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 134400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179456

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 290991
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3180
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 205755
ctas_completed 756, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1139, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 1099, 
gpgpu_n_tot_thrd_icount = 56143872
gpgpu_n_tot_w_icount = 1754496
gpgpu_n_stall_shd_mem = 257585
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 204800
gpgpu_n_mem_write_global = 179456
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 819200
gpgpu_n_store_insn = 717056
gpgpu_n_shmem_insn = 1150464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 174385
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1750662	W0_Idle:1505866	W0_Scoreboard:1284828	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:1285504
single_issue_nums: WS0:440160	WS1:438112	WS2:438112	WS3:438112	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1638400 {8:204800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7178240 {40:179456,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8192000 {40:204800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1435648 {8:179456,}
maxmflatency = 1080 
max_icnt2mem_latency = 827 
maxmrqlatency = 0 
max_icnt2sh_latency = 265 
averagemflatency = 472 
avg_icnt2mem_latency = 257 
avg_icnt2sh_latency = 25 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12378 	245212 	126504 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25649 	53285 	139686 	134823 	30813 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	58259 	60552 	72124 	84243 	71245 	32692 	5129 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	42 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        995       979      1009      1031       989      1007       950       951       975       989       994      1009      1000      1021      1029      1047
dram[1]:        982       982      1011      1005       985       987      1026       992       949       951       981       978      1004      1002      1017      1019
dram[2]:       1001      1002      1038      1028      1014      1010      1043      1056      1008       995      1022      1019      1035      1028      1054      1062
dram[3]:        989       989      1005      1020       991       993       947       950       977       979       994      1010      1005      1012      1023      1041
dram[4]:        984       969      1001       992      1015      1017      1018      1028       959       969      1009      1011       971       979      1025      1027
dram[5]:        994       997      1020      1023      1027      1037       999       987       993      1028      1017      1042      1018      1030      1028      1040
dram[6]:       1011      1017      1034      1027      1052      1061       999      1017       990      1028      1025      1057      1032      1049      1059      1075
dram[7]:       1009      1012      1027      1029      1038      1044      1037      1008      1026      1028      1031      1041      1018      1020      1052      1059
dram[8]:        993       992      1003      1028      1033      1017      1058      1023       998       981      1027      1004      1017      1011      1044      1046
dram[9]:        971       988      1018      1031      1036      1008      1061      1032       986       977      1036      1006      1005      1001      1035      1049
dram[10]:        957       985      1001      1001      1035      1026      1049      1026       983       955      1016      1012      1008       991      1036      1034
dram[11]:        980      1000      1011      1031      1017      1004      1052      1080       985       985      1011      1003      1013      1006      1048      1075
dram[12]:        985       985      1009      1016      1011       998      1048      1059       986       988      1001      1003      1005      1012      1025      1039
dram[13]:       1020       996      1008      1004      1008      1034      1029       966      1006      1015      1023      1034      1004      1046      1036      1047
dram[14]:        978       990       970       994       998       986       992      1025       984       972      1024      1004      1024      1003      1044      1039
dram[15]:        990       970      1001       992      1000      1009      1054      1000       973       991      1013      1020      1011      1035      1048      1062
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206184 n_nop=206184 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 206184i bk1: 0a 206184i bk2: 0a 206184i bk3: 0a 206184i bk4: 0a 206184i bk5: 0a 206184i bk6: 0a 206184i bk7: 0a 206184i bk8: 0a 206184i bk9: 0a 206184i bk10: 0a 206184i bk11: 0a 206184i bk12: 0a 206184i bk13: 0a 206184i bk14: 0a 206184i bk15: 0a 206184i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 206184 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 206184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206184 
n_nop = 206184 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 384256
L2_total_cache_misses = 76864
L2_total_cache_miss_rate = 0.2000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179456
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.144
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=384256
icnt_total_pkts_simt_to_mem=384256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 384256
Req_Network_cycles = 66677
Req_Network_injected_packets_per_cycle =       5.7629 
Req_Network_conflicts_per_cycle =       4.6829
Req_Network_conflicts_per_cycle_util =      14.5053
Req_Bank_Level_Parallism =      17.8508
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      20.1008
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1801

Reply_Network_injected_packets_num = 384256
Reply_Network_cycles = 66677
Reply_Network_injected_packets_per_cycle =        5.7629
Reply_Network_conflicts_per_cycle =        5.1745
Reply_Network_conflicts_per_cycle_util =      15.6548
Reply_Bank_Level_Parallism =      17.4353
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.2893
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1253
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 57 sec (177 sec)
gpgpu_simulation_rate = 232732 (inst/sec)
gpgpu_simulation_rate = 376 (cycle/sec)
gpgpu_silicon_slowdown = 3010638x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
