5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd long_sig.vcd -o long_sig.cdd -v long_sig.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" long_sig.v 1 20 1
2 1 7 b000e 1 0 21004 0 0 1 16 0
2 2 7 70007 0 1 1410 0 0 1 9 a
2 3 7 7000e 1 35 6 1 2
1 a 3 30011 1 0 0 0 1 25 2
4 3 f 3 3
3 1 main.$u0 "main.$u0" long_sig.v 0 18 1
