 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : adder_dsr
Version: T-2022.03-SP2
Date   : Tue May 13 12:37:46 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DATA_1[11] (input port)
  Endpoint: reg_0_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  DATA_1[11] (in)                          0.00      0.00       0.00 f
  DATA_1[11] (net)               4                   0.00       0.00 f
  add_11_U90/ZN (OAI22_X1)                 0.03      0.06       0.06 r
  add_11_n57 (net)               1                   0.00       0.06 r
  add_11_U91/ZN (INV_X1)                   0.01      0.03       0.08 f
  add_11_n357 (net)              2                   0.00       0.08 f
  add_11_U350/ZN (NAND2_X1)                0.01      0.03       0.11 r
  add_11_n312 (net)              1                   0.00       0.11 r
  add_11_U349/ZN (NOR2_X1)                 0.01      0.02       0.13 f
  add_11_n310 (net)              1                   0.00       0.13 f
  add_11_U407/ZN (NAND3_X1)                0.02      0.03       0.16 r
  add_11_n238 (net)              3                   0.00       0.16 r
  add_11_U127/ZN (AND3_X1)                 0.01      0.06       0.22 r
  add_11_n95 (net)               3                   0.00       0.22 r
  add_11_U113/ZN (AND2_X1)                 0.01      0.04       0.27 r
  add_11_n70 (net)               1                   0.00       0.27 r
  add_11_U362/ZN (AOI21_X1)                0.01      0.03       0.29 f
  add_11_n303 (net)              1                   0.00       0.29 f
  add_11_U345/ZN (INV_X1)                  0.01      0.02       0.32 r
  add_11_n302 (net)              1                   0.00       0.32 r
  add_11_U332/ZN (NAND2_X1)                0.01      0.03       0.34 f
  add_11_n300 (net)              1                   0.00       0.34 f
  add_11_U336/ZN (XNOR2_X1)                0.01      0.05       0.39 f
  N22 (net)                      1                   0.00       0.39 f
  U176/ZN (AOI22_X1)                       0.03      0.04       0.44 r
  n146 (net)                     1                   0.00       0.44 r
  U87/ZN (NAND2_X1)                        0.01      0.03       0.47 f
  n195 (net)                     1                   0.00       0.47 f
  reg_0_reg_18_/D (DFF_X1)                 0.01      0.01       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: DATA_1[11] (input port)
  Endpoint: reg_0_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  DATA_1[11] (in)                          0.00      0.00       0.00 f
  DATA_1[11] (net)               4                   0.00       0.00 f
  add_11_U90/ZN (OAI22_X1)                 0.03      0.06       0.06 r
  add_11_n57 (net)               1                   0.00       0.06 r
  add_11_U91/ZN (INV_X1)                   0.01      0.03       0.08 f
  add_11_n357 (net)              2                   0.00       0.08 f
  add_11_U350/ZN (NAND2_X1)                0.01      0.03       0.11 r
  add_11_n312 (net)              1                   0.00       0.11 r
  add_11_U349/ZN (NOR2_X1)                 0.01      0.02       0.13 f
  add_11_n310 (net)              1                   0.00       0.13 f
  add_11_U407/ZN (NAND3_X1)                0.02      0.03       0.16 r
  add_11_n238 (net)              3                   0.00       0.16 r
  add_11_U127/ZN (AND3_X1)                 0.01      0.06       0.22 r
  add_11_n95 (net)               3                   0.00       0.22 r
  add_11_U14/ZN (AND2_X1)                  0.01      0.05       0.27 r
  add_11_n7 (net)                2                   0.00       0.27 r
  add_11_U361/ZN (OAI211_X1)               0.02      0.04       0.31 f
  add_11_n272 (net)              2                   0.00       0.31 f
  add_11_U343/ZN (AOI21_X1)                0.03      0.05       0.36 r
  add_11_n268 (net)              1                   0.00       0.36 r
  add_11_U334/ZN (XNOR2_X1)                0.02      0.06       0.42 r
  N26 (net)                      1                   0.00       0.42 r
  U188/ZN (NAND2_X1)                       0.01      0.03       0.45 f
  n155 (net)                     1                   0.00       0.45 f
  U81/ZN (NAND2_X1)                        0.01      0.03       0.47 r
  n191 (net)                     1                   0.00       0.47 r
  reg_0_reg_22_/D (DFF_X1)                 0.01      0.01       0.48 r
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: DATA_1[6] (input port)
  Endpoint: reg_0_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  DATA_1[6] (in)                           0.00      0.00       0.00 r
  DATA_1[6] (net)                6                   0.00       0.00 r
  add_11_U12/ZN (INV_X1)                   0.01      0.03       0.03 f
  add_11_n6 (net)                2                   0.00       0.03 f
  add_11_U100/ZN (OAI21_X1)                0.02      0.04       0.07 r
  add_11_n381 (net)              1                   0.00       0.07 r
  add_11_U103/ZN (INV_X1)                  0.01      0.03       0.10 f
  add_11_n60 (net)               2                   0.00       0.10 f
  add_11_U83/ZN (NAND3_X1)                 0.01      0.03       0.13 r
  add_11_n54 (net)               1                   0.00       0.13 r
  add_11_U84/ZN (NAND4_X1)                 0.02      0.04       0.17 f
  add_11_n243 (net)              2                   0.00       0.17 f
  add_11_U127/ZN (AND3_X1)                 0.01      0.05       0.22 f
  add_11_n95 (net)               3                   0.00       0.22 f
  add_11_U14/ZN (AND2_X1)                  0.01      0.04       0.26 f
  add_11_n7 (net)                2                   0.00       0.26 f
  add_11_U360/ZN (OAI21_X1)                0.03      0.05       0.32 r
  add_11_n227 (net)              2                   0.00       0.32 r
  add_11_U333/ZN (AOI21_X1)                0.01      0.04       0.35 f
  add_11_n224 (net)              1                   0.00       0.35 f
  add_11_U331/ZN (XNOR2_X1)                0.01      0.05       0.41 f
  N30 (net)                      1                   0.00       0.41 f
  U200/ZN (NAND2_X1)                       0.01      0.03       0.44 r
  n165 (net)                     1                   0.00       0.44 r
  U92/ZN (NAND3_X1)                        0.01      0.03       0.46 f
  n187 (net)                     1                   0.00       0.46 f
  reg_0_reg_26_/D (DFF_X1)                 0.01      0.01       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: DATA_1[5] (input port)
  Endpoint: reg_0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  DATA_1[5] (in)                           0.00      0.00       0.00 r
  DATA_1[5] (net)                6                   0.00       0.00 r
  add_11_U317/ZN (INV_X1)                  0.00      0.02       0.02 f
  add_11_n380 (net)              1                   0.00       0.02 f
  add_11_U316/ZN (NAND2_X1)                0.01      0.03       0.05 r
  add_11_n125 (net)              2                   0.00       0.05 r
  add_11_U420/ZN (NAND3_X1)                0.02      0.04       0.09 f
  add_11_n374 (net)              2                   0.00       0.09 f
  add_11_U102/ZN (NAND3_X1)                0.02      0.04       0.14 r
  add_11_n319 (net)              3                   0.00       0.14 r
  add_11_U132/ZN (NAND2_X1)                0.01      0.03       0.17 f
  add_11_n113 (net)              1                   0.00       0.17 f
  add_11_U89/ZN (NAND2_X1)                 0.01      0.03       0.19 r
  add_11_n353 (net)              1                   0.00       0.19 r
  add_11_U92/ZN (NOR2_X1)                  0.01      0.02       0.22 f
  add_11_n347 (net)              1                   0.00       0.22 f
  add_11_U321/ZN (NOR2_X1)                 0.03      0.05       0.27 r
  add_11_n338 (net)              3                   0.00       0.27 r
  add_11_U288/ZN (OAI21_X1)                0.01      0.03       0.30 f
  add_11_n342 (net)              1                   0.00       0.30 f
  add_11_U124/ZN (AND2_X1)                 0.01      0.04       0.34 f
  add_11_n79 (net)               1                   0.00       0.34 f
  add_11_U123/ZN (XNOR2_X1)                0.01      0.05       0.39 f
  N18 (net)                      1                   0.00       0.39 f
  U166/ZN (AOI22_X1)                       0.03      0.04       0.43 r
  n138 (net)                     1                   0.00       0.43 r
  U76/ZN (NAND2_X1)                        0.01      0.03       0.46 f
  n199 (net)                     1                   0.00       0.46 f
  reg_0_reg_14_/D (DFF_X1)                 0.01      0.01       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: DATA_1[5] (input port)
  Endpoint: reg_0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  DATA_1[5] (in)                           0.00      0.00       0.00 r
  DATA_1[5] (net)                6                   0.00       0.00 r
  add_11_U317/ZN (INV_X1)                  0.00      0.02       0.02 f
  add_11_n380 (net)              1                   0.00       0.02 f
  add_11_U316/ZN (NAND2_X1)                0.01      0.03       0.05 r
  add_11_n125 (net)              2                   0.00       0.05 r
  add_11_U420/ZN (NAND3_X1)                0.02      0.04       0.09 f
  add_11_n374 (net)              2                   0.00       0.09 f
  add_11_U102/ZN (NAND3_X1)                0.02      0.04       0.14 r
  add_11_n319 (net)              3                   0.00       0.14 r
  add_11_U132/ZN (NAND2_X1)                0.01      0.03       0.17 f
  add_11_n113 (net)              1                   0.00       0.17 f
  add_11_U89/ZN (NAND2_X1)                 0.01      0.03       0.19 r
  add_11_n353 (net)              1                   0.00       0.19 r
  add_11_U92/ZN (NOR2_X1)                  0.01      0.02       0.22 f
  add_11_n347 (net)              1                   0.00       0.22 f
  add_11_U321/ZN (NOR2_X1)                 0.03      0.05       0.27 r
  add_11_n338 (net)              3                   0.00       0.27 r
  add_11_U287/ZN (OAI21_X1)                0.01      0.03       0.30 f
  add_11_n337 (net)              1                   0.00       0.30 f
  add_11_U118/ZN (AND2_X1)                 0.01      0.04       0.34 f
  add_11_n73 (net)               1                   0.00       0.34 f
  add_11_U117/ZN (XNOR2_X1)                0.01      0.05       0.39 f
  N19 (net)                      1                   0.00       0.39 f
  U168/ZN (AOI22_X1)                       0.03      0.04       0.43 r
  n140 (net)                     1                   0.00       0.43 r
  U74/ZN (NAND2_X1)                        0.01      0.03       0.46 f
  n198 (net)                     1                   0.00       0.46 f
  reg_0_reg_15_/D (DFF_X1)                 0.01      0.01       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: DATA_1[1] (input port)
  Endpoint: reg_0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  DATA_1[1] (in)                           0.00      0.00       0.00 f
  DATA_1[1] (net)                5                   0.00       0.00 f
  add_11_U67/ZN (OR2_X1)                   0.01      0.06       0.06 f
  add_11_n315 (net)              1                   0.00       0.06 f
  add_11_U115/ZN (NAND3_X1)                0.01      0.03       0.09 r
  add_11_n139 (net)              2                   0.00       0.09 r
  add_11_U77/ZN (AND4_X1)                  0.02      0.07       0.15 r
  add_11_n90 (net)               2                   0.00       0.15 r
  add_11_U73/ZN (OR2_X1)                   0.02      0.05       0.20 r
  add_11_n114 (net)              3                   0.00       0.20 r
  add_11_U286/ZN (INV_X1)                  0.01      0.03       0.23 f
  add_11_n369 (net)              1                   0.00       0.23 f
  add_11_U145/ZN (OAI21_X1)                0.02      0.03       0.26 r
  add_11_n368 (net)              1                   0.00       0.26 r
  add_11_U111/ZN (AND2_X1)                 0.01      0.05       0.31 r
  add_11_n68 (net)               2                   0.00       0.31 r
  add_11_U337/ZN (OAI21_X1)                0.01      0.03       0.34 f
  add_11_n362 (net)              1                   0.00       0.34 f
  add_11_U419/ZN (XNOR2_X1)                0.01      0.05       0.39 f
  N15 (net)                      1                   0.00       0.39 f
  U159/ZN (AOI22_X1)                       0.03      0.04       0.43 r
  n132 (net)                     1                   0.00       0.43 r
  U119/ZN (NAND2_X1)                       0.01      0.03       0.46 f
  n202 (net)                     1                   0.00       0.46 f
  reg_0_reg_11_/D (DFF_X1)                 0.01      0.01       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: DATA_1[11] (input port)
  Endpoint: reg_0_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  DATA_1[11] (in)                          0.00      0.00       0.00 f
  DATA_1[11] (net)               4                   0.00       0.00 f
  add_11_U90/ZN (OAI22_X1)                 0.03      0.06       0.06 r
  add_11_n57 (net)               1                   0.00       0.06 r
  add_11_U91/ZN (INV_X1)                   0.01      0.03       0.08 f
  add_11_n357 (net)              2                   0.00       0.08 f
  add_11_U350/ZN (NAND2_X1)                0.01      0.03       0.11 r
  add_11_n312 (net)              1                   0.00       0.11 r
  add_11_U349/ZN (NOR2_X1)                 0.01      0.02       0.13 f
  add_11_n310 (net)              1                   0.00       0.13 f
  add_11_U407/ZN (NAND3_X1)                0.02      0.03       0.16 r
  add_11_n238 (net)              3                   0.00       0.16 r
  add_11_U96/ZN (AND3_X1)                  0.02      0.06       0.22 r
  add_11_n71 (net)               2                   0.00       0.22 r
  add_11_U11/ZN (AND2_X2)                  0.02      0.06       0.28 r
  add_11_n148 (net)              5                   0.00       0.28 r
  add_11_U357/ZN (OAI21_X1)                0.01      0.03       0.31 f
  add_11_n169 (net)              1                   0.00       0.31 f
  add_11_U323/ZN (AOI21_X1)                0.03      0.04       0.35 r
  add_11_n166 (net)              1                   0.00       0.35 r
  add_11_U290/ZN (XNOR2_X1)                0.02      0.06       0.41 r
  N34 (net)                      1                   0.00       0.41 r
  U211/ZN (NAND2_X1)                       0.01      0.03       0.44 f
  n174 (net)                     1                   0.00       0.44 f
  U90/ZN (NAND3_X1)                        0.01      0.03       0.47 r
  n183 (net)                     1                   0.00       0.47 r
  reg_0_reg_30_/D (DFF_X1)                 0.01      0.01       0.48 r
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: DATA_1[5] (input port)
  Endpoint: reg_0_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  DATA_1[5] (in)                           0.00      0.00       0.00 r
  DATA_1[5] (net)                6                   0.00       0.00 r
  add_11_U317/ZN (INV_X1)                  0.00      0.02       0.02 f
  add_11_n380 (net)              1                   0.00       0.02 f
  add_11_U316/ZN (NAND2_X1)                0.01      0.03       0.05 r
  add_11_n125 (net)              2                   0.00       0.05 r
  add_11_U420/ZN (NAND3_X1)                0.02      0.04       0.09 f
  add_11_n374 (net)              2                   0.00       0.09 f
  add_11_U102/ZN (NAND3_X1)                0.02      0.04       0.14 r
  add_11_n319 (net)              3                   0.00       0.14 r
  add_11_U132/ZN (NAND2_X1)                0.01      0.03       0.17 f
  add_11_n113 (net)              1                   0.00       0.17 f
  add_11_U89/ZN (NAND2_X1)                 0.01      0.03       0.19 r
  add_11_n353 (net)              1                   0.00       0.19 r
  add_11_U92/ZN (NOR2_X1)                  0.01      0.02       0.22 f
  add_11_n347 (net)              1                   0.00       0.22 f
  add_11_U321/ZN (NOR2_X1)                 0.03      0.05       0.27 r
  add_11_n338 (net)              3                   0.00       0.27 r
  add_11_U13/Z (CLKBUF_X1)                 0.01      0.05       0.32 r
  add_11_n75 (net)               1                   0.00       0.32 r
  add_11_U289/ZN (NOR2_X1)                 0.01      0.02       0.34 f
  add_11_n344 (net)              1                   0.00       0.34 f
  add_11_U239/ZN (XNOR2_X1)                0.01      0.05       0.39 f
  N17 (net)                      1                   0.00       0.39 f
  U164/ZN (AOI22_X1)                       0.03      0.04       0.43 r
  n136 (net)                     1                   0.00       0.43 r
  U72/ZN (NAND2_X1)                        0.01      0.03       0.46 f
  n200 (net)                     1                   0.00       0.46 f
  reg_0_reg_13_/D (DFF_X1)                 0.01      0.01       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: DATA_1[1] (input port)
  Endpoint: reg_0_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  DATA_1[1] (in)                           0.00      0.00       0.00 f
  DATA_1[1] (net)                5                   0.00       0.00 f
  add_11_U67/ZN (OR2_X1)                   0.01      0.06       0.06 f
  add_11_n315 (net)              1                   0.00       0.06 f
  add_11_U115/ZN (NAND3_X1)                0.01      0.03       0.09 r
  add_11_n139 (net)              2                   0.00       0.09 r
  add_11_U77/ZN (AND4_X1)                  0.02      0.07       0.15 r
  add_11_n90 (net)               2                   0.00       0.15 r
  add_11_U73/ZN (OR2_X1)                   0.02      0.05       0.20 r
  add_11_n114 (net)              3                   0.00       0.20 r
  add_11_U286/ZN (INV_X1)                  0.01      0.03       0.23 f
  add_11_n369 (net)              1                   0.00       0.23 f
  add_11_U145/ZN (OAI21_X1)                0.02      0.03       0.26 r
  add_11_n368 (net)              1                   0.00       0.26 r
  add_11_U111/ZN (AND2_X1)                 0.01      0.05       0.31 r
  add_11_n68 (net)               2                   0.00       0.31 r
  add_11_U8/ZN (INV_X1)                    0.01      0.02       0.33 f
  add_11_n4 (net)                1                   0.00       0.33 f
  add_11_U246/ZN (XNOR2_X1)                0.01      0.05       0.38 f
  N14 (net)                      1                   0.00       0.38 f
  U156/ZN (AOI22_X1)                       0.03      0.04       0.43 r
  n130 (net)                     1                   0.00       0.43 r
  U157/ZN (OAI21_X1)                       0.01      0.03       0.46 f
  n203 (net)                     1                   0.00       0.46 f
  reg_0_reg_10_/D (DFF_X1)                 0.01      0.01       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: DATA_1[14] (input port)
  Endpoint: reg_0_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  DATA_1[14] (in)                          0.00      0.00       0.00 r
  DATA_1[14] (net)               3                   0.00       0.00 r
  add_11_U225/ZN (OR2_X2)                  0.01      0.04       0.04 r
  add_11_n327 (net)              6                   0.00       0.04 r
  add_11_U299/ZN (NAND4_X1)                0.02      0.05       0.09 f
  add_11_n311 (net)              1                   0.00       0.09 f
  add_11_U349/ZN (NOR2_X1)                 0.02      0.04       0.14 r
  add_11_n310 (net)              1                   0.00       0.14 r
  add_11_U407/ZN (NAND3_X1)                0.02      0.04       0.18 f
  add_11_n238 (net)              3                   0.00       0.18 f
  add_11_U112/Z (CLKBUF_X1)                0.01      0.04       0.22 f
  add_11_n69 (net)               1                   0.00       0.22 f
  add_11_U164/ZN (NAND2_X1)                0.01      0.03       0.24 r
  add_11_n236 (net)              1                   0.00       0.24 r
  add_11_U388/ZN (NOR2_X1)                 0.01      0.02       0.26 f
  add_11_n233 (net)              1                   0.00       0.26 f
  add_11_U148/ZN (OAI21_X1)                0.02      0.04       0.30 r
  add_11_n232 (net)              1                   0.00       0.30 r
  add_11_U147/ZN (AOI21_X1)                0.01      0.03       0.33 f
  add_11_n229 (net)              1                   0.00       0.33 f
  add_11_U280/ZN (XNOR2_X1)                0.01      0.05       0.39 f
  N29 (net)                      1                   0.00       0.39 f
  U197/ZN (AOI22_X1)                       0.03      0.04       0.43 r
  n163 (net)                     1                   0.00       0.43 r
  U80/ZN (NAND2_X1)                        0.01      0.03       0.46 f
  n188 (net)                     1                   0.00       0.46 f
  reg_0_reg_25_/D (DFF_X1)                 0.01      0.01       0.47 f
  data arrival time                                             0.47

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: reg_0_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_9_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_9_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[9] (net)                 1                   0.00       0.08 r
  reg_0[9] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_8_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_8_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[8] (net)                 1                   0.00       0.08 r
  reg_0[8] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_7_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[7] (net)                 1                   0.00       0.08 r
  reg_0[7] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_6_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_6_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[6] (net)                 1                   0.00       0.08 r
  reg_0[6] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_5_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_5_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[5] (net)                 1                   0.00       0.08 r
  reg_0[5] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_4_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_4_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[4] (net)                 1                   0.00       0.08 r
  reg_0[4] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_3_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_3_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[3] (net)                 1                   0.00       0.08 r
  reg_0[3] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_2_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_2_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[2] (net)                 1                   0.00       0.08 r
  reg_0[2] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_1_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[1] (net)                 1                   0.00       0.08 r
  reg_0[1] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_dsr          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_0_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_0_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[0] (net)                 1                   0.00       0.08 r
  reg_0[0] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


1
