<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/PS2_module.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/SERIAL_module.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/SOUND_module.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/SPI_module.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/TIMER_module.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/gowin_clkdiv/gowin_clkdiv.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/gowin_dpb/gowin_dpb.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/gowin_rpll/gowin_rpll.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_defines.vh<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_enc.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_openldi.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_tcard.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_term.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_tmds.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_utils.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/hdmi/svo_vdma.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/svo_hdmi.v<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/termfont_new.vh<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/termfont_old.vh<br>
/home/milton/kraft80/hardware/TANG-NANO-VIDEO/hdmi/src/top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Oct  3 17:03:25 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 445.762MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.087s, Elapsed time = 0h 0m 0.086s, Peak memory usage = 445.762MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.02s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 445.762MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.084s, Elapsed time = 0h 0m 0.083s, Peak memory usage = 445.762MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.023s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 445.762MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.008s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 445.762MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 445.762MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.007s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 445.762MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.088s, Elapsed time = 0h 0m 0.087s, Peak memory usage = 445.762MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.014s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 445.762MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.012s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 445.762MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 5s, Elapsed time = 0h 0m 5s, Peak memory usage = 445.762MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.178s, Elapsed time = 0h 0m 0.177s, Peak memory usage = 445.762MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.074s, Elapsed time = 0h 0m 0.074s, Peak memory usage = 445.762MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 445.762MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>46</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>42</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1054</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>378</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>158</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>447</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1542</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>200</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>496</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>844</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT5</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>144</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>144</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>361</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>361</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>26</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2153(1714 LUT, 361 ALU, 13 RAM16) / 8640</td>
<td>25%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1054 / 6693</td>
<td>16%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1054 / 6693</td>
<td>16%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>20 / 26</td>
<td>77%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>cpuclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>cpuclk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>test1/wng1/fsr_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>test1/wng1/fsr_clk_s0/Q </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>6</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>7</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000</td>
<td>0.000</td>
<td>7.937</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>8</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000</td>
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>9</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200</td>
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cpuclk</td>
<td>50.000(MHz)</td>
<td>24.142(MHz)</td>
<td>25</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>test1/wng1/fsr_clk</td>
<td>50.000(MHz)</td>
<td>257.909(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>30.672(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s3/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s3/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s1/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w001_6_s1/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s0/I2</td>
</tr>
<tr>
<td>7.084</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w001_6_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n376_s/I0</td>
</tr>
<tr>
<td>9.027</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n376_s/SUM</td>
</tr>
<tr>
<td>9.987</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s5/I1</td>
</tr>
<tr>
<td>11.086</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s5/F</td>
</tr>
<tr>
<td>12.046</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s2/I2</td>
</tr>
<tr>
<td>12.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>test1/w002_6_s2/F</td>
</tr>
<tr>
<td>13.828</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s6/I3</td>
</tr>
<tr>
<td>14.454</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w002_6_s6/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n552_s/I0</td>
</tr>
<tr>
<td>16.372</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n552_s/COUT</td>
</tr>
<tr>
<td>16.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n551_s/CIN</td>
</tr>
<tr>
<td>16.935</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/n551_s/SUM</td>
</tr>
<tr>
<td>17.895</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s4/I1</td>
</tr>
<tr>
<td>18.994</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s4/F</td>
</tr>
<tr>
<td>19.954</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s1/I3</td>
</tr>
<tr>
<td>20.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s1/F</td>
</tr>
<tr>
<td>21.540</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s0/I2</td>
</tr>
<tr>
<td>22.362</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w003_7_s0/F</td>
</tr>
<tr>
<td>23.322</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n669_1_s/I0</td>
</tr>
<tr>
<td>24.280</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n669_1_s/COUT</td>
</tr>
<tr>
<td>24.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n668_1_s/CIN</td>
</tr>
<tr>
<td>24.843</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n668_1_s/SUM</td>
</tr>
<tr>
<td>25.803</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w004_8_s2/I2</td>
</tr>
<tr>
<td>26.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w004_8_s2/F</td>
</tr>
<tr>
<td>27.585</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w004_8_s0/I2</td>
</tr>
<tr>
<td>28.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w004_8_s0/F</td>
</tr>
<tr>
<td>29.367</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n702_1_s/I0</td>
</tr>
<tr>
<td>30.325</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n702_1_s/COUT</td>
</tr>
<tr>
<td>30.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n701_1_s/CIN</td>
</tr>
<tr>
<td>30.888</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/n701_1_s/SUM</td>
</tr>
<tr>
<td>31.848</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_9_s2/I2</td>
</tr>
<tr>
<td>32.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_9_s2/F</td>
</tr>
<tr>
<td>33.630</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_9_s0/I3</td>
</tr>
<tr>
<td>34.256</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_9_s0/F</td>
</tr>
<tr>
<td>35.216</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n735_1_s/I0</td>
</tr>
<tr>
<td>36.174</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n735_1_s/COUT</td>
</tr>
<tr>
<td>36.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n734_1_s/CIN</td>
</tr>
<tr>
<td>36.737</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n734_1_s/SUM</td>
</tr>
<tr>
<td>37.697</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n19_s5/I1</td>
</tr>
<tr>
<td>38.796</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n19_s5/F</td>
</tr>
<tr>
<td>39.756</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n19_s0/I0</td>
</tr>
<tr>
<td>40.788</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n19_s0/F</td>
</tr>
<tr>
<td>41.748</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/outshr_10_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>test1/dac1/outshr_10_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>test1/dac1/outshr_10_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 20.404, 49.739%; route: 20.160, 49.144%; tC2Q: 0.458, 1.117%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s3/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s3/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s1/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w001_6_s1/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s0/I2</td>
</tr>
<tr>
<td>7.084</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w001_6_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n376_s/I0</td>
</tr>
<tr>
<td>9.027</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n376_s/SUM</td>
</tr>
<tr>
<td>9.987</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s5/I1</td>
</tr>
<tr>
<td>11.086</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s5/F</td>
</tr>
<tr>
<td>12.046</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s2/I2</td>
</tr>
<tr>
<td>12.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>test1/w002_6_s2/F</td>
</tr>
<tr>
<td>13.828</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s6/I3</td>
</tr>
<tr>
<td>14.454</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w002_6_s6/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n552_s/I0</td>
</tr>
<tr>
<td>16.372</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n552_s/COUT</td>
</tr>
<tr>
<td>16.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n551_s/CIN</td>
</tr>
<tr>
<td>16.935</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/n551_s/SUM</td>
</tr>
<tr>
<td>17.895</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s4/I1</td>
</tr>
<tr>
<td>18.994</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s4/F</td>
</tr>
<tr>
<td>19.954</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s1/I3</td>
</tr>
<tr>
<td>20.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s1/F</td>
</tr>
<tr>
<td>21.540</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s0/I2</td>
</tr>
<tr>
<td>22.362</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w003_7_s0/F</td>
</tr>
<tr>
<td>23.322</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n669_1_s/I0</td>
</tr>
<tr>
<td>24.280</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n669_1_s/COUT</td>
</tr>
<tr>
<td>24.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n668_1_s/CIN</td>
</tr>
<tr>
<td>24.843</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n668_1_s/SUM</td>
</tr>
<tr>
<td>25.803</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w004_8_s2/I2</td>
</tr>
<tr>
<td>26.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w004_8_s2/F</td>
</tr>
<tr>
<td>27.585</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w004_8_s0/I2</td>
</tr>
<tr>
<td>28.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w004_8_s0/F</td>
</tr>
<tr>
<td>29.367</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n702_1_s/I0</td>
</tr>
<tr>
<td>30.325</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n702_1_s/COUT</td>
</tr>
<tr>
<td>30.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n701_1_s/CIN</td>
</tr>
<tr>
<td>30.888</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/n701_1_s/SUM</td>
</tr>
<tr>
<td>31.848</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_9_s2/I2</td>
</tr>
<tr>
<td>32.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_9_s2/F</td>
</tr>
<tr>
<td>33.630</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_9_s0/I3</td>
</tr>
<tr>
<td>34.256</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_9_s0/F</td>
</tr>
<tr>
<td>35.216</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n735_1_s/I0</td>
</tr>
<tr>
<td>36.199</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n735_1_s/SUM</td>
</tr>
<tr>
<td>37.159</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n20_s3/I0</td>
</tr>
<tr>
<td>38.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n20_s3/F</td>
</tr>
<tr>
<td>39.151</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n20_s0/I0</td>
</tr>
<tr>
<td>40.183</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n20_s0/F</td>
</tr>
<tr>
<td>41.143</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/outshr_9_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>test1/dac1/outshr_9_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>test1/dac1/outshr_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.799, 48.986%; route: 20.160, 49.880%; tC2Q: 0.458, 1.134%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>test1/env1/env_amp_1_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>test1/env1/env_amp_1_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/ampA_1_s0/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>test1/ampA_1_s0/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_11_s1/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>test1/w001_11_s1/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_8_s2/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>test1/w001_8_s2/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_8_s7/I3</td>
</tr>
<tr>
<td>8.880</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w001_8_s7/F</td>
</tr>
<tr>
<td>9.840</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n374_s/I0</td>
</tr>
<tr>
<td>10.798</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n374_s/COUT</td>
</tr>
<tr>
<td>10.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n373_s/CIN</td>
</tr>
<tr>
<td>10.855</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n373_s/COUT</td>
</tr>
<tr>
<td>10.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n372_s/CIN</td>
</tr>
<tr>
<td>11.418</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/n372_s/SUM</td>
</tr>
<tr>
<td>12.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_10_s2/I1</td>
</tr>
<tr>
<td>13.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w002_10_s2/F</td>
</tr>
<tr>
<td>14.437</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_10_s3/I3</td>
</tr>
<tr>
<td>15.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_10_s3/F</td>
</tr>
<tr>
<td>16.023</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_10_s0/I2</td>
</tr>
<tr>
<td>16.845</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w002_10_s0/F</td>
</tr>
<tr>
<td>17.805</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n548_s/I0</td>
</tr>
<tr>
<td>18.788</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/n548_s/SUM</td>
</tr>
<tr>
<td>19.748</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_10_s5/I2</td>
</tr>
<tr>
<td>20.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w003_10_s5/F</td>
</tr>
<tr>
<td>21.530</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_10_s4/I3</td>
</tr>
<tr>
<td>22.156</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_10_s4/F</td>
</tr>
<tr>
<td>23.116</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_10_s2/I3</td>
</tr>
<tr>
<td>23.742</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>test1/w003_10_s2/F</td>
</tr>
<tr>
<td>24.702</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_10_s8/I3</td>
</tr>
<tr>
<td>25.328</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_10_s8/F</td>
</tr>
<tr>
<td>26.288</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n666_1_s/I0</td>
</tr>
<tr>
<td>27.271</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/n666_1_s/SUM</td>
</tr>
<tr>
<td>28.231</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w004_10_s0/I2</td>
</tr>
<tr>
<td>29.053</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w004_10_s0/F</td>
</tr>
<tr>
<td>30.013</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n700_1_s/I0</td>
</tr>
<tr>
<td>30.996</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n700_1_s/SUM</td>
</tr>
<tr>
<td>31.956</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_10_s2/I2</td>
</tr>
<tr>
<td>32.778</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w005_10_s2/F</td>
</tr>
<tr>
<td>33.738</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_10_s0/I2</td>
</tr>
<tr>
<td>34.560</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_10_s0/F</td>
</tr>
<tr>
<td>35.520</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n734_1_s/I0</td>
</tr>
<tr>
<td>36.478</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n734_1_s/COUT</td>
</tr>
<tr>
<td>36.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n733_1_s/CIN</td>
</tr>
<tr>
<td>37.041</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n733_1_s/SUM</td>
</tr>
<tr>
<td>38.001</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n18_s1/I1</td>
</tr>
<tr>
<td>39.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n18_s1/F</td>
</tr>
<tr>
<td>40.060</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/outshr_11_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>test1/dac1/outshr_11_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>test1/dac1/outshr_11_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.716, 47.582%; route: 20.160, 51.253%; tC2Q: 0.458, 1.165%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s3/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s3/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s1/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w001_6_s1/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s0/I2</td>
</tr>
<tr>
<td>7.084</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w001_6_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n376_s/I0</td>
</tr>
<tr>
<td>9.027</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n376_s/SUM</td>
</tr>
<tr>
<td>9.987</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s5/I1</td>
</tr>
<tr>
<td>11.086</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s5/F</td>
</tr>
<tr>
<td>12.046</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s2/I2</td>
</tr>
<tr>
<td>12.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>test1/w002_6_s2/F</td>
</tr>
<tr>
<td>13.828</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s6/I3</td>
</tr>
<tr>
<td>14.454</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w002_6_s6/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n552_s/I0</td>
</tr>
<tr>
<td>16.372</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n552_s/COUT</td>
</tr>
<tr>
<td>16.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n551_s/CIN</td>
</tr>
<tr>
<td>16.935</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/n551_s/SUM</td>
</tr>
<tr>
<td>17.895</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s4/I1</td>
</tr>
<tr>
<td>18.994</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s4/F</td>
</tr>
<tr>
<td>19.954</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s1/I3</td>
</tr>
<tr>
<td>20.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s1/F</td>
</tr>
<tr>
<td>21.540</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_7_s0/I2</td>
</tr>
<tr>
<td>22.362</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w003_7_s0/F</td>
</tr>
<tr>
<td>23.322</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n669_1_s/I0</td>
</tr>
<tr>
<td>24.280</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n669_1_s/COUT</td>
</tr>
<tr>
<td>24.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n668_1_s/CIN</td>
</tr>
<tr>
<td>24.843</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n668_1_s/SUM</td>
</tr>
<tr>
<td>25.803</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w004_8_s2/I2</td>
</tr>
<tr>
<td>26.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w004_8_s2/F</td>
</tr>
<tr>
<td>27.585</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w004_8_s0/I2</td>
</tr>
<tr>
<td>28.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w004_8_s0/F</td>
</tr>
<tr>
<td>29.367</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n702_1_s/I0</td>
</tr>
<tr>
<td>30.350</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/n702_1_s/SUM</td>
</tr>
<tr>
<td>31.310</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_8_s2/I1</td>
</tr>
<tr>
<td>32.409</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_8_s2/F</td>
</tr>
<tr>
<td>33.369</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n736_1_s/I0</td>
</tr>
<tr>
<td>34.352</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n736_1_s/SUM</td>
</tr>
<tr>
<td>35.312</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n21_s3/I0</td>
</tr>
<tr>
<td>36.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n21_s3/F</td>
</tr>
<tr>
<td>37.304</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n21_s0/I0</td>
</tr>
<tr>
<td>38.336</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n21_s0/F</td>
</tr>
<tr>
<td>39.296</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/outshr_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>test1/dac1/outshr_8_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>test1/dac1/outshr_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.912, 49.033%; route: 19.200, 49.779%; tC2Q: 0.458, 1.188%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s3/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s3/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s1/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w001_6_s1/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w001_6_s0/I2</td>
</tr>
<tr>
<td>7.084</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w001_6_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n376_s/I0</td>
</tr>
<tr>
<td>9.027</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n376_s/SUM</td>
</tr>
<tr>
<td>9.987</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s5/I1</td>
</tr>
<tr>
<td>11.086</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s5/F</td>
</tr>
<tr>
<td>12.046</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s2/I2</td>
</tr>
<tr>
<td>12.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>test1/w002_6_s2/F</td>
</tr>
<tr>
<td>13.828</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w002_6_s6/I3</td>
</tr>
<tr>
<td>14.454</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w002_6_s6/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n552_s/I0</td>
</tr>
<tr>
<td>16.397</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n552_s/SUM</td>
</tr>
<tr>
<td>17.357</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_6_s6/I1</td>
</tr>
<tr>
<td>18.456</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>test1/w003_6_s6/F</td>
</tr>
<tr>
<td>19.416</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_6_s0/I2</td>
</tr>
<tr>
<td>20.238</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w003_6_s0/F</td>
</tr>
<tr>
<td>21.198</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n670_1_s/I0</td>
</tr>
<tr>
<td>22.181</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/n670_1_s/SUM</td>
</tr>
<tr>
<td>23.141</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w004_6_s6/I1</td>
</tr>
<tr>
<td>24.240</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w004_6_s6/F</td>
</tr>
<tr>
<td>25.200</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n704_1_s/I0</td>
</tr>
<tr>
<td>26.183</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n704_1_s/SUM</td>
</tr>
<tr>
<td>27.143</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_6_s4/I0</td>
</tr>
<tr>
<td>28.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>test1/w005_6_s4/F</td>
</tr>
<tr>
<td>29.135</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_6_s0/I2</td>
</tr>
<tr>
<td>29.957</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/w005_6_s0/F</td>
</tr>
<tr>
<td>30.917</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n738_1_s/I0</td>
</tr>
<tr>
<td>31.875</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n738_1_s/COUT</td>
</tr>
<tr>
<td>31.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>test1/n737_1_s/CIN</td>
</tr>
<tr>
<td>32.438</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/n737_1_s/SUM</td>
</tr>
<tr>
<td>33.398</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n22_s1/I1</td>
</tr>
<tr>
<td>34.497</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n22_s1/F</td>
</tr>
<tr>
<td>35.457</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n22_s0/I1</td>
</tr>
<tr>
<td>36.556</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/n22_s0/F</td>
</tr>
<tr>
<td>37.516</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>test1/dac1/outshr_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>562</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>test1/dac1/outshr_7_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>test1/dac1/outshr_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.092, 49.176%; route: 18.240, 49.578%; tC2Q: 0.458, 1.246%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
