// Seed: 1562860880
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  logic id_3;
  logic id_4;
  logic id_5;
  logic id_6;
endmodule
`resetall `timescale 1ps / 1ps `resetall
