<p><strong>Topic:</strong> Electronics: VHDL</p>
<p><strong>Language Used:</strong> VHDL</p>
<p>Folder contains all the code submitted for Final Evaluation during Semester III Electronics Lab</p>
<p>Code is documented and can refer to the associated PDF for documentation</p>
<p>Each Assignment contains:</p>
<ol>
  <li>PDF File: Contains 
      <ul>
        <li>Module File Code</li>
        <li>Test Bench Code</li>
        <li>Output</li>
      </ul>
  </li>
  <li>(Optional)Program Code</li>
</ol>
<p><strong>Contents:</strong></p>
<ul>
  <li><a href="VHDL/or.pdf">OR</a> Implementation</p></li>
  <li><a href="VHDL/and.pdf">AND</a> Implementation</p></li>
  <li><a href="VHDL/xor.pdf">XOR</a> Implementation</p></li>
  <li><a href="VHDL/nand.pdf">NAND</a> Implementation</p></li>
  <li><a href="VHDL/halfadd.pdf">Half Adder</a> Implementation</p></li>
  <li><a href="VHDL/halfsub.pdf">Half Subtracter</a> Implementation</p></li>
  <li><a href="VHDL/fulladd.pdf">Full Adder</a> Implementation</p></li>
</ul>
