# Asynchronous-FIFO
-an intermediate FIFO used between a fast sender clock domain and a receiving slower clock domain.
-it operates with a clock for read and a different one for wirte, with 2 different ports for write and read data.
