simSeconds 0.03364197081499999
simTicks 33642024323.211502
finalTick 1084393135810399.9
simFreq 1000001000000.0
hostSeconds 229.80827411
hostTickRate 148533997.334059
hostMemory 54734051.90772801
simInsts 110000132.05869299
simOps 112445306.623721
hostInstRate 521730.6852429999
hostOpRate 533734.4441430001
system.clk_domain.clock 1000.0009999999999
system.cpu_clk_domain.clock 500.00049999999993
system.cpu_voltage_domain.voltage 1.000001
system.l2.demandMisses::cpu.inst 2.4257880000000003
system.l2.demandMisses::cpu.data 3.407985
system.l2.demandMisses::switch_cpus.inst 32.215707
system.l2.demandMisses::switch_cpus.data 156474.495741
system.l2.demandMisses::total 156505.090726
system.l2.overallMisses::cpu.inst 2.4257880000000003
system.l2.overallMisses::cpu.data 3.407985
system.l2.overallMisses::switch_cpus.inst 32.215707
system.l2.overallMisses::switch_cpus.data 156474.495741
system.l2.overallMisses::total 156505.090726
system.l2.demandMissLatency::switch_cpus.inst 3411516.6350000002
system.l2.demandMissLatency::switch_cpus.data 15006190048.601501
system.l2.demandMissLatency::total 15009481421.954002
system.l2.overallMissLatency::switch_cpus.inst 3411516.6350000002
system.l2.overallMissLatency::switch_cpus.data 15006190048.601501
system.l2.overallMissLatency::total 15009481421.954002
system.l2.demandAccesses::cpu.inst 2.4257880000000003
system.l2.demandAccesses::cpu.data 3.407985
system.l2.demandAccesses::switch_cpus.inst 32.5437
system.l2.demandAccesses::switch_cpus.data 506735.05825700006
system.l2.demandAccesses::total 506765.981235
system.l2.overallAccesses::cpu.inst 2.4257880000000003
system.l2.overallAccesses::cpu.data 3.407985
system.l2.overallAccesses::switch_cpus.inst 32.5437
system.l2.overallAccesses::switch_cpus.data 506735.05825700006
system.l2.overallAccesses::total 506765.981235
system.l2.demandMissRate::cpu.inst 1.000001
system.l2.demandMissRate::cpu.data 0.9999029999999999
system.l2.demandMissRate::switch_cpus.inst 0.9881902929040001
system.l2.demandMissRate::switch_cpus.data 0.362473504905
system.l2.demandMissRate::total 0.362620130105
system.l2.overallMissRate::cpu.inst 1.000001
system.l2.overallMissRate::cpu.data 0.9999029999999999
system.l2.overallMissRate::switch_cpus.inst 0.9881902929040001
system.l2.overallMissRate::switch_cpus.data 0.362473504905
system.l2.overallMissRate::total 0.362620130105
system.l2.demandAvgMissLatency::switch_cpus.inst 106237.06407779532
system.l2.demandAvgMissLatency::switch_cpus.data 94257.92781584033
system.l2.demandAvgMissLatency::total 94264.37655743465
system.l2.overallAvgMissLatency::switch_cpus.inst 106237.06407779532
system.l2.overallAvgMissLatency::switch_cpus.data 94257.92781584033
system.l2.overallAvgMissLatency::total 94264.37655743465
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 89497.07597
system.l2.writebacks::total 89497.07597
system.l2.demandMshrMisses::switch_cpus.inst 32.215707
system.l2.demandMshrMisses::switch_cpus.data 156474.495741
system.l2.demandMshrMisses::total 156505.090628
system.l2.overallMshrMisses::switch_cpus.inst 32.215707
system.l2.overallMshrMisses::switch_cpus.data 156474.495741
system.l2.overallMshrMisses::total 156505.090628
system.l2.demandMshrMissLatency::switch_cpus.inst 3089359.5650000004
system.l2.demandMshrMissLatency::switch_cpus.data 13441442225.840038
system.l2.demandMshrMissLatency::total 13444427650.322536
system.l2.overallMshrMissLatency::switch_cpus.inst 3089359.5650000004
system.l2.overallMshrMissLatency::switch_cpus.data 13441442225.840038
system.l2.overallMshrMissLatency::total 13444427650.322536
system.l2.demandMshrMissRate::switch_cpus.inst 0.9881902929040001
system.l2.demandMshrMissRate::switch_cpus.data 0.362473504905
system.l2.demandMshrMissRate::total 0.36257113010500003
system.l2.overallMshrMissRate::switch_cpus.inst 0.9881902929040001
system.l2.overallMshrMissRate::switch_cpus.data 0.362473504905
system.l2.overallMshrMissRate::total 0.36257113010500003
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 96237.0540777953
system.l2.demandAvgMshrMissLatency::switch_cpus.data 84258.88942916985
system.l2.demandAvgMshrMissLatency::total 84268.47417335123
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 96237.0540777953
system.l2.overallAvgMshrMissLatency::switch_cpus.data 84258.88942916985
system.l2.overallAvgMshrMissLatency::total 84268.47417335123
system.l2.replacements 121642.896195
system.l2.InvalidateReq.misses::switch_cpus.data 2775.6938839999993
system.l2.InvalidateReq.misses::total 2775.6938839999993
system.l2.InvalidateReq.accesses::switch_cpus.data 2801.6951000000004
system.l2.InvalidateReq.accesses::total 2801.6951000000004
system.l2.InvalidateReq.missRate::switch_cpus.data 0.8234502543259999
system.l2.InvalidateReq.missRate::total 0.8234502543259999
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 2775.6938839999993
system.l2.InvalidateReq.mshrMisses::total 2775.6938839999993
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 54125937.098
system.l2.InvalidateReq.mshrMissLatency::total 54125937.098
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.8234502543259999
system.l2.InvalidateReq.mshrMissRate::total 0.8234502543259999
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 17451.07938601458
system.l2.InvalidateReq.avgMshrMissLatency::total 17451.07938601458
system.l2.ReadCleanReq.misses::cpu.inst 2.4257880000000003
system.l2.ReadCleanReq.misses::switch_cpus.inst 32.215707
system.l2.ReadCleanReq.misses::total 32.458928
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 3411516.6350000002
system.l2.ReadCleanReq.missLatency::total 3411516.6350000002
system.l2.ReadCleanReq.accesses::cpu.inst 2.4257880000000003
system.l2.ReadCleanReq.accesses::switch_cpus.inst 32.5437
system.l2.ReadCleanReq.accesses::total 32.78692100000001
system.l2.ReadCleanReq.missRate::cpu.inst 1.000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.9881902929040001
system.l2.ReadCleanReq.missRate::total 0.9881902929040001
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 106237.06407779532
system.l2.ReadCleanReq.avgMissLatency::total 105449.40493104562
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 32.215707
system.l2.ReadCleanReq.mshrMisses::total 32.215707
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 3089359.5650000004
system.l2.ReadCleanReq.mshrMissLatency::total 3089359.5650000004
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.9881902929040001
system.l2.ReadCleanReq.mshrMissRate::total 0.9775707100690001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 96237.0540777953
system.l2.ReadCleanReq.avgMshrMissLatency::total 96237.0540777953
system.l2.ReadExReq.misses::cpu.data 0.6473260000000001
system.l2.ReadExReq.misses::switch_cpus.data 38342.686345
system.l2.ReadExReq.misses::total 38342.686345
system.l2.ReadExReq.missLatency::switch_cpus.data 3516231035.3605
system.l2.ReadExReq.missLatency::total 3516231035.3605
system.l2.ReadExReq.accesses::cpu.data 0.6473260000000001
system.l2.ReadExReq.accesses::switch_cpus.data 76396.744837
system.l2.ReadExReq.accesses::total 76396.744837
system.l2.ReadExReq.missRate::cpu.data 0.291215
system.l2.ReadExReq.missRate::switch_cpus.data 0.49800872346400005
system.l2.ReadExReq.missRate::total 0.49800872346400005
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 88942.74920672255
system.l2.ReadExReq.avgMissLatency::total 88942.74920672255
system.l2.ReadExReq.mshrMisses::switch_cpus.data 38342.686345
system.l2.ReadExReq.mshrMisses::total 38342.686345
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 3132801488.86725
system.l2.ReadExReq.mshrMissLatency::total 3132801488.86725
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.49800872346400005
system.l2.ReadExReq.mshrMissRate::total 0.49800872346400005
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 78943.67135127561
system.l2.ReadExReq.avgMshrMissLatency::total 78943.67135127561
system.l2.ReadSharedReq.misses::cpu.data 2.760659000000001
system.l2.ReadSharedReq.misses::switch_cpus.data 118131.89043700001
system.l2.ReadSharedReq.misses::total 118131.89043700001
system.l2.ReadSharedReq.missLatency::switch_cpus.data 11489964848.193
system.l2.ReadSharedReq.missLatency::total 11489964848.193
system.l2.ReadSharedReq.accesses::cpu.data 2.760659000000001
system.l2.ReadSharedReq.accesses::switch_cpus.data 430338.39446100005
system.l2.ReadSharedReq.accesses::total 430338.39446100005
system.l2.ReadSharedReq.missRate::cpu.data 0.9999029999999999
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.32541870164500003
system.l2.ReadSharedReq.missRate::total 0.32541870164500003
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 95987.36083332483
system.l2.ReadSharedReq.avgMissLatency::total 95987.36083332483
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 118131.89043700001
system.l2.ReadSharedReq.mshrMisses::total 118131.89043700001
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 10308645761.514788
system.l2.ReadSharedReq.mshrMissLatency::total 10308645761.514788
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.32541870164500003
system.l2.ReadSharedReq.mshrMissRate::total 0.32541870164500003
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 85988.32861915552
system.l2.ReadSharedReq.avgMshrMissLatency::total 85988.32861915552
system.l2.WritebackDirty.hits::writebacks 372620.183078
system.l2.WritebackDirty.hits::total 372620.183078
system.l2.WritebackDirty.accesses::writebacks 372620.183078
system.l2.WritebackDirty.accesses::total 372620.183078
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 33642024323.211502
system.l2.tags.tagsInUse 56879.81482290998
system.l2.tags.totalRefs 1117154.777131
system.l2.tags.sampledRefs 186942.843917
system.l2.tags.avgRefs 6.1712538590340005
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 104.12976443062401
system.l2.tags.occupancies::cpu.inst 1.156914640371
system.l2.tags.occupancies::cpu.data 2.6593606321970005
system.l2.tags.occupancies::switch_cpus.inst 102.55593156711402
system.l2.tags.occupancies::switch_cpus.data 56669.4325398119
system.l2.tags.avgOccs::writebacks 0.001588960315
system.l2.tags.avgOccs::cpu.inst 1.7558243e-05
system.l2.tags.avgOccs::cpu.data 4.0637576000000006e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.0015648459570000001
system.l2.tags.avgOccs::switch_cpus.data 0.864706763835
system.l2.tags.avgOccs::total 0.8679170667960002
system.l2.tags.occupanciesTaskId::1024 65273.94650599999
system.l2.tags.ageTaskId_1024::0 31.090283
system.l2.tags.ageTaskId_1024::1 335.25093899999996
system.l2.tags.ageTaskId_1024::2 3533.032264
system.l2.tags.ageTaskId_1024::3 32743.596436000003
system.l2.tags.ratioOccsTaskId::1024 0.9960014422829999
system.l2.tags.tagAccesses 8311845.138668999
system.l2.tags.dataAccesses 8311845.138668999
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 33642024323.211502
system.mem_ctrls.avgPriority_writebacks::samples 89497.041364
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 32.215707
system.mem_ctrls.avgPriority_switch_cpus.data::samples 156439.697392
system.mem_ctrls.priorityMinLatency 1.875276275e-08
system.mem_ctrls.priorityMaxLatency 0.0024903609229135
system.mem_ctrls.numReadWriteTurnArounds 5165.361767
system.mem_ctrls.numWriteReadTurnArounds 5165.361767
system.mem_ctrls.numStayReadState 390586.492961
system.mem_ctrls.numStayWriteState 84580.297142
system.mem_ctrls.readReqs 156505.130649
system.mem_ctrls.writeReqs 89497.075775
system.mem_ctrls.readBursts 156505.130649
system.mem_ctrls.writeBursts 89497.075775
system.mem_ctrls.servicedByWrQ 34.838468
system.mem_ctrls.mergedWrBursts 0.034411
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.2667395
system.mem_ctrls.avgWrQLen 22.026853000000003
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 2.5333
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 156505.130649
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 89497.075775
system.mem_ctrls.rdQLenPdf::0 112725.542126
system.mem_ctrls.rdQLenPdf::1 32390.056786999994
system.mem_ctrls.rdQLenPdf::2 8520.157968
system.mem_ctrls.rdQLenPdf::3 2825.880378
system.mem_ctrls.rdQLenPdf::4 7.665724
system.mem_ctrls.rdQLenPdf::5 0.849187
system.mem_ctrls.rdQLenPdf::6 0.140011
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.191981
system.mem_ctrls.wrQLenPdf::1 0.191981
system.mem_ctrls.wrQLenPdf::2 0.191981
system.mem_ctrls.wrQLenPdf::3 0.191981
system.mem_ctrls.wrQLenPdf::4 0.191981
system.mem_ctrls.wrQLenPdf::5 0.191981
system.mem_ctrls.wrQLenPdf::6 0.191981
system.mem_ctrls.wrQLenPdf::7 0.191981
system.mem_ctrls.wrQLenPdf::8 0.191981
system.mem_ctrls.wrQLenPdf::9 0.191981
system.mem_ctrls.wrQLenPdf::10 0.191981
system.mem_ctrls.wrQLenPdf::11 0.191981
system.mem_ctrls.wrQLenPdf::12 0.226392
system.mem_ctrls.wrQLenPdf::13 0.226392
system.mem_ctrls.wrQLenPdf::14 0.226392
system.mem_ctrls.wrQLenPdf::15 2088.175352
system.mem_ctrls.wrQLenPdf::16 2217.621774
system.mem_ctrls.wrQLenPdf::17 4151.324473
system.mem_ctrls.wrQLenPdf::18 4811.408987000001
system.mem_ctrls.wrQLenPdf::19 5094.294577
system.mem_ctrls.wrQLenPdf::20 5261.537431000001
system.mem_ctrls.wrQLenPdf::21 5278.387651999999
system.mem_ctrls.wrQLenPdf::22 5332.175798
system.mem_ctrls.wrQLenPdf::23 5351.283743
system.mem_ctrls.wrQLenPdf::24 5332.676885999999
system.mem_ctrls.wrQLenPdf::25 5437.226335
system.mem_ctrls.wrQLenPdf::26 5431.761065999999
system.mem_ctrls.wrQLenPdf::27 5433.747928
system.mem_ctrls.wrQLenPdf::28 5482.212973
system.mem_ctrls.wrQLenPdf::29 5694.905682
system.mem_ctrls.wrQLenPdf::30 5540.323294000001
system.mem_ctrls.wrQLenPdf::31 5476.841622999999
system.mem_ctrls.wrQLenPdf::32 5428.943773000001
system.mem_ctrls.wrQLenPdf::33 141.70861600000003
system.mem_ctrls.wrQLenPdf::34 102.57685500000001
system.mem_ctrls.wrQLenPdf::35 64.80351399999999
system.mem_ctrls.wrQLenPdf::36 37.931084
system.mem_ctrls.wrQLenPdf::37 23.34766
system.mem_ctrls.wrQLenPdf::38 11.208756
system.mem_ctrls.wrQLenPdf::39 8.666063
system.mem_ctrls.wrQLenPdf::40 9.728075
system.mem_ctrls.wrQLenPdf::41 11.242417999999999
system.mem_ctrls.wrQLenPdf::42 10.456572
system.mem_ctrls.wrQLenPdf::43 15.477128
system.mem_ctrls.wrQLenPdf::44 9.982034
system.mem_ctrls.wrQLenPdf::45 10.211597
system.mem_ctrls.wrQLenPdf::46 13.333070000000001
system.mem_ctrls.wrQLenPdf::47 6.831851
system.mem_ctrls.wrQLenPdf::48 10.206102999999999
system.mem_ctrls.wrQLenPdf::49 10.485555999999999
system.mem_ctrls.wrQLenPdf::50 11.610842
system.mem_ctrls.wrQLenPdf::51 15.129239
system.mem_ctrls.wrQLenPdf::52 10.97698
system.mem_ctrls.wrQLenPdf::53 14.847392
system.mem_ctrls.wrQLenPdf::54 14.143752
system.mem_ctrls.wrQLenPdf::55 9.992276
system.mem_ctrls.wrQLenPdf::56 11.118198
system.mem_ctrls.wrQLenPdf::57 9.570386
system.mem_ctrls.wrQLenPdf::58 8.585192
system.mem_ctrls.wrQLenPdf::59 10.555776
system.mem_ctrls.wrQLenPdf::60 16.044363999999998
system.mem_ctrls.wrQLenPdf::61 5.066992
system.mem_ctrls.wrQLenPdf::62 4.926264
system.mem_ctrls.wrQLenPdf::63 8.444464
system.mem_ctrls.rdPerTurnAround::samples 5165.361767
system.mem_ctrls.rdPerTurnAround::mean 40.910975834154
system.mem_ctrls.rdPerTurnAround::gmean 25.110391053460997
system.mem_ctrls.rdPerTurnAround::stdev 326.852365746145
system.mem_ctrls.rdPerTurnAround::0-2047 228.360441
system.mem_ctrls.rdPerTurnAround::63488-65535 0.000537
system.mem_ctrls.rdPerTurnAround::total 5165.361767
system.mem_ctrls.wrPerTurnAround::samples 5165.361767
system.mem_ctrls.wrPerTurnAround::mean 15.641426189096
system.mem_ctrls.wrPerTurnAround::gmean 15.609239868823002
system.mem_ctrls.wrPerTurnAround::stdev 1.00616015847
system.mem_ctrls.wrPerTurnAround::16 2941.795885
system.mem_ctrls.wrPerTurnAround::17 112.04937899999999
system.mem_ctrls.wrPerTurnAround::total 5165.361767
system.mem_ctrls.bytesReadWrQ 2229.661952
system.mem_ctrls.bytesReadSys 10016328.361536
system.mem_ctrls.bytesWrittenSys 5727812.8496
system.mem_ctrls.avgRdBWSys 268680814.5315588
system.mem_ctrls.avgWrBWSys 140909952.2085738
system.mem_ctrls.totGap 33641854396.572502
system.mem_ctrls.avgGap 182333.51747443003
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 2061.805248
system.mem_ctrls.requestorReadBytes::switch_cpus.data 10012140.633088
system.mem_ctrls.requestorWriteBytes::writebacks 5727294.544384
system.mem_ctrls.requestorReadRate::switch_cpus.inst 120350.12923746712
system.mem_ctrls.requestorReadRate::switch_cpus.data 268562184.29754955
system.mem_ctrls.requestorWriteRate::writebacks 140894331.58566803
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 32.215707
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 156474.53586
system.mem_ctrls.requestorWriteAccesses::writebacks 89497.075775
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 1755161.0230000003
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 6971203753.34325
system.mem_ctrls.requestorWriteTotalLat::writebacks 748819319232.7189
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 54822.785780390004
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 42946.19239209001
system.mem_ctrls.requestorWriteAvgLat::writebacks 12161677.003098251
system.mem_ctrls.dram.bytesRead::cpu.inst 155.25043200000002
system.mem_ctrls.dram.bytesRead::cpu.data 218.11104
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 2061.805248
system.mem_ctrls.dram.bytesRead::switch_cpus.data 10014370.329408001
system.mem_ctrls.dram.bytesRead::total 10016328.408448
system.mem_ctrls.dram.bytesInstRead::cpu.inst 155.25043200000002
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 2061.805248
system.mem_ctrls.dram.bytesInstRead::total 2077.371392
system.mem_ctrls.dram.bytesWritten::writebacks 5727812.8496
system.mem_ctrls.dram.bytesWritten::total 5727812.8496
system.mem_ctrls.dram.numReads::cpu.inst 2.4257880000000003
system.mem_ctrls.dram.numReads::cpu.data 3.407985
system.mem_ctrls.dram.numReads::switch_cpus.inst 32.215707
system.mem_ctrls.dram.numReads::switch_cpus.data 156474.53639700002
system.mem_ctrls.dram.numReads::total 156505.131382
system.mem_ctrls.dram.numWrites::writebacks 89497.075775
system.mem_ctrls.dram.numWrites::total 89497.075775
system.mem_ctrls.dram.bwRead::cpu.inst 43695.21648799999
system.mem_ctrls.dram.bwRead::cpu.data 60247.464392999995
system.mem_ctrls.dram.bwRead::switch_cpus.inst 120350.10104599998
system.mem_ctrls.dram.bwRead::switch_cpus.data 268624193.016493
system.mem_ctrls.dram.bwRead::total 268680815.182281
system.mem_ctrls.dram.bwInstRead::cpu.inst 43695.21648799999
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 120350.10104599998
system.mem_ctrls.dram.bwInstRead::total 129909.60384099999
system.mem_ctrls.dram.bwWrite::writebacks 140909952.121541
system.mem_ctrls.dram.bwWrite::total 140909952.121541
system.mem_ctrls.dram.bwTotal::writebacks 140909952.121541
system.mem_ctrls.dram.bwTotal::cpu.inst 43695.21648799999
system.mem_ctrls.dram.bwTotal::cpu.data 60247.464392999995
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 120350.10104599998
system.mem_ctrls.dram.bwTotal::switch_cpus.data 268624193.016493
system.mem_ctrls.dram.bwTotal::total 409590766.741389
system.mem_ctrls.dram.readBursts 156470.292181
system.mem_ctrls.dram.writeBursts 89488.977256
system.mem_ctrls.dram.perBankRdBursts::0 9832.798988
system.mem_ctrls.dram.perBankRdBursts::1 9524.102662000001
system.mem_ctrls.dram.perBankRdBursts::2 9963.606053
system.mem_ctrls.dram.perBankRdBursts::3 9666.79885
system.mem_ctrls.dram.perBankRdBursts::4 9961.308239
system.mem_ctrls.dram.perBankRdBursts::5 10035.018719999998
system.mem_ctrls.dram.perBankRdBursts::6 9782.407974
system.mem_ctrls.dram.perBankRdBursts::7 9891.510891999998
system.mem_ctrls.dram.perBankRdBursts::8 9544.379851
system.mem_ctrls.dram.perBankRdBursts::9 9725.232207000001
system.mem_ctrls.dram.perBankRdBursts::10 9678.782595
system.mem_ctrls.dram.perBankRdBursts::11 9846.438916000001
system.mem_ctrls.dram.perBankRdBursts::12 9883.61715
system.mem_ctrls.dram.perBankRdBursts::13 9847.060152999999
system.mem_ctrls.dram.perBankRdBursts::14 9516.027987999998
system.mem_ctrls.dram.perBankRdBursts::15 9771.200943000002
system.mem_ctrls.dram.perBankWrBursts::0 5685.615372
system.mem_ctrls.dram.perBankWrBursts::1 5346.882325
system.mem_ctrls.dram.perBankWrBursts::2 5721.499164000001
system.mem_ctrls.dram.perBankWrBursts::3 5548.244521
system.mem_ctrls.dram.perBankWrBursts::4 5777.9126049999995
system.mem_ctrls.dram.perBankWrBursts::5 5943.158534
system.mem_ctrls.dram.perBankWrBursts::6 5641.908760999999
system.mem_ctrls.dram.perBankWrBursts::7 5692.536907000001
system.mem_ctrls.dram.perBankWrBursts::8 5408.346705
system.mem_ctrls.dram.perBankWrBursts::9 5553.188973
system.mem_ctrls.dram.perBankWrBursts::10 5519.788932
system.mem_ctrls.dram.perBankWrBursts::11 5558.533371999999
system.mem_ctrls.dram.perBankWrBursts::12 5662.214491999999
system.mem_ctrls.dram.perBankWrBursts::13 5505.839633999999
system.mem_ctrls.dram.perBankWrBursts::14 5324.1811830000015
system.mem_ctrls.dram.perBankWrBursts::15 5599.125776000001
system.mem_ctrls.dram.totQLat 4039103572.8865004
system.mem_ctrls.dram.totBusLat 782351460.905
system.mem_ctrls.dram.totMemAccLat 6972921551.28025
system.mem_ctrls.dram.avgQLat 24210.92859839
system.mem_ctrls.dram.avgBusLat 4999.515
system.mem_ctrls.dram.avgMemAccLat 42959.109848390006
system.mem_ctrls.dram.readRowHits 50505.986493000004
system.mem_ctrls.dram.writeRowHits 19180.582085000002
system.mem_ctrls.dram.readRowHitRate 31.581183059999994
system.mem_ctrls.dram.writeRowHitRate 13.84393486
system.mem_ctrls.dram.bytesPerActivate::samples 176271.473216
system.mem_ctrls.dram.bytesPerActivate::mean 162.56955480350103
system.mem_ctrls.dram.bytesPerActivate::gmean 140.29941012217702
system.mem_ctrls.dram.bytesPerActivate::stdev 101.76651972588002
system.mem_ctrls.dram.bytesPerActivate::0-127 156960.883869
system.mem_ctrls.dram.bytesPerActivate::128-255 13639.939054000002
system.mem_ctrls.dram.bytesPerActivate::256-383 1557.665383
system.mem_ctrls.dram.bytesPerActivate::384-511 671.613004
system.mem_ctrls.dram.bytesPerActivate::512-639 465.39408899999995
system.mem_ctrls.dram.bytesPerActivate::640-767 315.950158
system.mem_ctrls.dram.bytesPerActivate::768-895 286.72636
system.mem_ctrls.dram.bytesPerActivate::896-1023 398.623661
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1974.6776379999997
system.mem_ctrls.dram.bytesPerActivate::total 176271.473216
system.mem_ctrls.dram.dramBytesRead 10014098.699584
system.mem_ctrls.dram.dramBytesWritten 5727294.544384
system.mem_ctrls.dram.avgRdBW 268.61880576186303
system.mem_ctrls.dram.avgWrBW 140.89433153335202
system.mem_ctrls.dram.peakBW 12800.012799999999
system.mem_ctrls.dram.busUtil 3.19948854
system.mem_ctrls.dram.busUtilRead 2.0985115
system.mem_ctrls.dram.busUtilWrite 1.10109532
system.mem_ctrls.dram.pageHitRate 28.141210570000002
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 33642024323.211502
system.mem_ctrls.dram.rank0.actEnergy 636657132.2340599
system.mem_ctrls.dram.rank0.preEnergy 338390635.21395
system.mem_ctrls.dram.rank0.readEnergy 561614927.8131001
system.mem_ctrls.dram.rank0.writeEnergy 236767498.25814
system.mem_ctrls.dram.rank0.refreshEnergy 2655634098.83928
system.mem_ctrls.dram.rank0.actBackEnergy 13135180677.34497
system.mem_ctrls.dram.rank0.preBackEnergy 1857333532.4073596
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 19421578502.11086
system.mem_ctrls.dram.rank0.averagePower 570.422747847264
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 4698451112.441999
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1123361718.674
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 27820211492.095505
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 621929955.73338
system.mem_ctrls.dram.rank1.preEnergy 330559605.26886004
system.mem_ctrls.dram.rank1.readEnergy 555582962.1934199
system.mem_ctrls.dram.rank1.writeEnergy 230364963.52973998
system.mem_ctrls.dram.rank1.refreshEnergy 2655634098.83928
system.mem_ctrls.dram.rank1.actBackEnergy 13179645095.844751
system.mem_ctrls.dram.rank1.preBackEnergy 1819889811.5654402
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 19393606492.97487
system.mem_ctrls.dram.rank1.averagePower 569.985627495073
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 4600155722.2282505
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1123361718.674
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 27918506882.309254
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 33642024323.211502
system.membus.transDist::ReadResp 118162.48644800001
system.membus.transDist::WritebackDirty 89497.075775
system.membus.transDist::CleanEvict 31755.836353
system.membus.transDist::ReadExReq 38342.72578
system.membus.transDist::ReadExResp 38342.820331
system.membus.transDist::ReadSharedReq 118162.48610600001
system.membus.transDist::InvalidateReq 2775.6938839999993
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 437039.601359
system.membus.pktCount::total 437039.601359
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 15744147.284287998
system.membus.pktSize::total 15744147.284287998
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 159281.46368900003
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 159281.46368900003
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 159281.46368900003
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 33642024323.211502
system.membus.reqLayer0.occupancy 682934732.4994999
system.membus.reqLayer0.utilization 0.00022480000000000002
system.membus.respLayer1.occupancy 857041108.7715001
system.membus.respLayer1.utilization 0.0001464
system.membus.snoop_filter.totRequests 280536.90911699994
system.membus.snoop_filter.hitSingleRequests 121290.23110399999
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 67284048.646423
system.switch_cpus.cpi 0.672806138018
system.switch_cpus.ipc 1.617692138952
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 210860794.787213
system.switch_cpus.instsIssued 161071634.981614
system.switch_cpus.squashedInstsIssued 816276.074688
system.switch_cpus.squashedInstsExamined 108644296.457752
system.switch_cpus.squashedOperandsExamined 117606131.314679
system.switch_cpus.numIssuedDist::samples 67282543.03112401
system.switch_cpus.numIssuedDist::mean 2.489144404301
system.switch_cpus.numIssuedDist::stdev 2.5021131614799996
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 24440060.292002
system.switch_cpus.numIssuedDist::1 8021141.441824
system.switch_cpus.numIssuedDist::2 7039580.950175001
system.switch_cpus.numIssuedDist::3 6324763.755170001
system.switch_cpus.numIssuedDist::4 6812087.161176998
system.switch_cpus.numIssuedDist::5 4521850.886785001
system.switch_cpus.numIssuedDist::6 4606569.150997
system.switch_cpus.numIssuedDist::7 3155809.5407020003
system.switch_cpus.numIssuedDist::8 1283928.11778
system.switch_cpus.numIssuedDist::9 650975.359405
system.switch_cpus.numIssuedDist::10 408411.994818
system.switch_cpus.numIssuedDist::11 13340.084132000002
system.switch_cpus.numIssuedDist::12 4024.2961569999998
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 11.835682000000002
system.switch_cpus.numIssuedDist::total 67282543.03112401
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 2321583.128493
system.switch_cpus.statFuBusy::IntMult 4298.96958
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 261.27008700000005
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 4.251931
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 22.631413000000002
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 329.11271600000003
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 1526653.7961390002
system.switch_cpus.statFuBusy::MemWrite 204353.763087
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 117.57859300000001
system.switch_cpus.statIssuedInstType_0::IntAlu 115608325.95392501
system.switch_cpus.statIssuedInstType_0::IntMult 1394536.2756770004
system.switch_cpus.statIssuedInstType_0::IntDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 68851.68100400001
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 16404.535971
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.045654
system.switch_cpus.statIssuedInstType_0::SimdAlu 59973.856953
system.switch_cpus.statIssuedInstType_0::SimdCmp 9290.587231999998
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.022827
system.switch_cpus.statIssuedInstType_0::SimdMisc 146589.25209300002
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.310751
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 45489.800168
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.022827
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.276973
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.600502
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.022827
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 35680383.442767
system.switch_cpus.statIssuedInstType_0::MemWrite 8041670.714870002
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 161071634.981614
system.switch_cpus.issueRate 2.4890925924259997
system.switch_cpus.fuBusy 4057506.923446
system.switch_cpus.fuBusyRate 0.024494966218
system.switch_cpus.intInstQueueReads 389631630.20143497
system.switch_cpus.intInstQueueWrites 318020572.574616
system.switch_cpus.intInstQueueWakeupAccesses 152691835.890397
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 4667966.562055001
system.switch_cpus.vecInstQueueWrites 1509474.967236
system.switch_cpus.vecInstQueueWakeupAccesses 882012.518501
system.switch_cpus.intAluAccesses 162578174.483247
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 2550849.8432199997
system.switch_cpus.numSquashedInsts 3311103.9903359995
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 25.30144
system.switch_cpus.idleCycles 1641.0348099999999
system.switch_cpus.MemDepUnit__0.insertedLoads 45064795.123092
system.switch_cpus.MemDepUnit__0.insertedStores 10490838.546284001
system.switch_cpus.MemDepUnit__0.conflictingLoads 3724655.2745519998
system.switch_cpus.MemDepUnit__0.conflictingStores 1693322.0306179998
system.switch_cpus.MemDepUnit__0.MDPLookups 55555632.321773
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 17564191.141510002
system.switch_cpus.MemDepUnit__0.LFSTWrites 7385629.089837999
system.switch_cpus.MemDepUnit__0.hits 5419228.395215
system.switch_cpus.MemDepUnit__0.predictions 55555632.321773
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.hits 0.0
system.switch_cpus.MemDepUnit__1.predictions 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.hits 0.0
system.switch_cpus.MemDepUnit__2.predictions 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.hits 0.0
system.switch_cpus.MemDepUnit__3.predictions 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 177532.81104600005
system.switch_cpus.branchPred.lookups_0::CallDirect 61020.990493000005
system.switch_cpus.branchPred.lookups_0::CallIndirect 68937.03220500001
system.switch_cpus.branchPred.lookups_0::DirectCond 44851661.63879601
system.switch_cpus.branchPred.lookups_0::DirectUncond 1510882.695902
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 8998.425557999999
system.switch_cpus.branchPred.lookups_0::total 46679033.594
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 102885.04835800003
system.switch_cpus.branchPred.squashes_0::CallDirect 25759.43981
system.switch_cpus.branchPred.squashes_0::CallIndirect 29550.921506
system.switch_cpus.branchPred.squashes_0::DirectCond 29747127.030437
system.switch_cpus.branchPred.squashes_0::DirectUncond 834408.4714009999
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 4340.937647
system.switch_cpus.branchPred.squashes_0::total 30744071.849159
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 13.746585999999999
system.switch_cpus.branchPred.corrected_0::CallDirect 25.677478999999998
system.switch_cpus.branchPred.corrected_0::CallIndirect 112.56142
system.switch_cpus.branchPred.corrected_0::DirectCond 1800778.171129
system.switch_cpus.branchPred.corrected_0::DirectUncond 182.73733800000002
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 27.346126
system.switch_cpus.branchPred.corrected_0::total 1801140.240078
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 74647.84372900001
system.switch_cpus.branchPred.committed_0::CallDirect 35261.631724
system.switch_cpus.branchPred.committed_0::CallIndirect 39386.110699000004
system.switch_cpus.branchPred.committed_0::DirectCond 15104541.328555
system.switch_cpus.branchPred.committed_0::DirectUncond 676474.008081
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 4657.487910999998
system.switch_cpus.branchPred.committed_0::total 15934968.410699
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 3.033536
system.switch_cpus.branchPred.mispredicted_0::CallDirect 16.699168
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 92.057813
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1414642.205539
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 100.417432
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 14.273531000000004
system.switch_cpus.branchPred.mispredicted_0::total 1414868.6870189998
system.switch_cpus.branchPred.targetProvider_0::NoTarget 22378974.531116
system.switch_cpus.branchPred.targetProvider_0::BTB 24046019.71591
system.switch_cpus.branchPred.targetProvider_0::RAS 177532.71849100004
system.switch_cpus.branchPred.targetProvider_0::Indirect 76506.62848300001
system.switch_cpus.branchPred.targetProvider_0::total 46679033.594
system.switch_cpus.branchPred.targetWrong_0::NoBranch 908880.2597970001
system.switch_cpus.branchPred.targetWrong_0::Return 892239.147149
system.switch_cpus.branchPred.targetWrong_0::CallDirect 13.726123999999999
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 7.107008
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1801140.240078
system.switch_cpus.branchPred.condPredicted 44851661.63879601
system.switch_cpus.branchPred.condPredictedTaken 22515986.860779002
system.switch_cpus.branchPred.condIncorrect 1801140.240078
system.switch_cpus.branchPred.predTakenBTBMiss 5678.828038000001
system.switch_cpus.branchPred.NotTakenMispredicted 908901.1157559999
system.switch_cpus.branchPred.TakenMispredicted 892239.1243219998
system.switch_cpus.branchPred.BTBLookups 46679033.594
system.switch_cpus.branchPred.BTBUpdates 908747.4616239999
system.switch_cpus.branchPred.BTBHits 45230467.859101005
system.switch_cpus.branchPred.BTBHitRatio 0.964553156369
system.switch_cpus.branchPred.BTBMispredicted 7387.107401000001
system.switch_cpus.branchPred.indirectLookups 77935.457763
system.switch_cpus.branchPred.indirectHits 76506.62848300001
system.switch_cpus.branchPred.indirectMisses 1428.8292800000002
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 177532.81104600005
system.switch_cpus.branchPred.btb.lookups::CallDirect 61020.990493000005
system.switch_cpus.branchPred.btb.lookups::CallIndirect 68937.03220500001
system.switch_cpus.branchPred.btb.lookups::DirectCond 44851661.63879601
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1510882.695902
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 8998.425557999999
system.switch_cpus.branchPred.btb.lookups::total 46679033.594
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 177532.81104600005
system.switch_cpus.branchPred.btb.misses::CallDirect 222.57884800000005
system.switch_cpus.branchPred.btb.misses::CallIndirect 68937.03220500001
system.switch_cpus.branchPred.btb.misses::DirectCond 1192496.431223
system.switch_cpus.branchPred.btb.misses::DirectUncond 378.4560190000001
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 8998.425557999999
system.switch_cpus.branchPred.btb.misses::total 1448565.734899
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 25.677478999999998
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 908539.0468070001
system.switch_cpus.branchPred.btb.updates::DirectUncond 182.73733800000002
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 908747.4616239999
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 25.677478999999998
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 908539.0468070001
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 182.73733800000002
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 908747.4616239999
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 33642024323.211502
system.switch_cpus.branchPred.indirectBranchPred.lookups 77935.457763
system.switch_cpus.branchPred.indirectBranchPred.hits 76506.62848300001
system.switch_cpus.branchPred.indirectBranchPred.misses 1428.8292800000002
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 139.90754599999997
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 78075.36530900002
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.005955
system.switch_cpus.branchPred.ras.pushes 232843.07105600002
system.switch_cpus.branchPred.ras.pops 232843.172362
system.switch_cpus.branchPred.ras.squashes 158195.409674
system.switch_cpus.branchPred.ras.used 74647.84372900001
system.switch_cpus.branchPred.ras.correct 74644.810193
system.switch_cpus.branchPred.ras.incorrect 3.033536
system.switch_cpus.commit.commitSquashedInsts 108646914.21418501
system.switch_cpus.commit.branchMispredicts 1801046.815404
system.switch_cpus.commit.numCommittedDist::samples 56265424.16143001
system.switch_cpus.commit.numCommittedDist::mean 1.949370104076
system.switch_cpus.commit.numCommittedDist::stdev 3.257404852
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 31305404.70139501
system.switch_cpus.commit.numCommittedDist::1 8086854.353238001
system.switch_cpus.commit.numCommittedDist::2 4691934.623328
system.switch_cpus.commit.numCommittedDist::3 3047265.108737
system.switch_cpus.commit.numCommittedDist::4 1339624.67593
system.switch_cpus.commit.numCommittedDist::5 1252488.158932
system.switch_cpus.commit.numCommittedDist::6 704942.4290690002
system.switch_cpus.commit.numCommittedDist::7 1197956.3116879999
system.switch_cpus.commit.numCommittedDist::8 646328.73739
system.switch_cpus.commit.numCommittedDist::9 249737.95519300003
system.switch_cpus.commit.numCommittedDist::10 263583.40149200003
system.switch_cpus.commit.numCommittedDist::11 433444.32852700003
system.switch_cpus.commit.numCommittedDist::12 3045859.376511
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 11.999228000000002
system.switch_cpus.commit.numCommittedDist::total 56265424.16143001
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.000537
system.switch_cpus.commit.functionCalls 74647.742423
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.002391
system.switch_cpus.commit.committedInstType_0::IntAlu 74369515.941535
system.switch_cpus.commit.committedInstType_0::IntMult 1013738.679555
system.switch_cpus.commit.committedInstType_0::IntDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 58332.09878500001
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 9974.557739999998
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 50680.544446
system.switch_cpus.commit.committedInstType_0::SimdCmp 7236.867799000001
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 113543.32306099999
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 39653.099347999996
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 21003085.071001
system.switch_cpus.commit.committedInstType_0::MemWrite 5555352.637759999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 102221112.823421
system.switch_cpus.commit.commitEligibleSamples 3045859.376511
system.switch_cpus.commitStats0.numInsts 100004733.18299599
system.switch_cpus.commitStats0.numOps 102221112.823421
system.switch_cpus.commitStats0.numInstsNotNOP 100000099.444219
system.switch_cpus.commitStats0.numOpsNotNOP 102216479.08464399
system.switch_cpus.commitStats0.cpi 0.672806138018
system.switch_cpus.commitStats0.ipc 1.617692138952
system.switch_cpus.commitStats0.numMemRefs 26558437.708761
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 87942834.277396
system.switch_cpus.commitStats0.numLoadInsts 21003085.071001
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5555352.635759
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 746968.9496380001
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.002391
system.switch_cpus.commitStats0.committedInstType::IntAlu 74369515.941535
system.switch_cpus.commitStats0.committedInstType::IntMult 1013738.679555
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 58332.09878500001
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 9974.557739999998
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 50680.544446
system.switch_cpus.commitStats0.committedInstType::SimdCmp 7236.867799000001
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 113543.32306099999
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 39653.099347999996
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 21003085.071001
system.switch_cpus.commitStats0.committedInstType::MemWrite 5555352.637759999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 102221112.823421
system.switch_cpus.commitStats0.committedControl::IsControl 15934968.126725
system.switch_cpus.commitStats0.committedControl::IsDirectControl 15816276.684385998
system.switch_cpus.commitStats0.committedControl::IsCondControl 15104541.073212
system.switch_cpus.decode.idleCycles 17973736.974983
system.switch_cpus.decode.blockedCycles 14555810.743447
system.switch_cpus.decode.runCycles 31377323.192777
system.switch_cpus.decode.unblockCycles 1554463.3243820001
system.switch_cpus.decode.squashCycles 1821208.819741
system.switch_cpus.decode.branchResolved 22152278.520659998
system.switch_cpus.decode.decodedInsts 237905055.007091
system.switch_cpus.executeStats0.numInsts 157760531.772474
system.switch_cpus.executeStats0.numNop 5666.159101
system.switch_cpus.executeStats0.numBranches 25235512.844070002
system.switch_cpus.executeStats0.numLoadInsts 34376557.506449
system.switch_cpus.executeStats0.numStoreInsts 7845533.833516002
system.switch_cpus.executeStats0.instRate 2.4411243493300003
system.switch_cpus.executeStats0.numCCRegReads 75347134.465008
system.switch_cpus.executeStats0.numCCRegWrites 77869407.595653
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 207039301.224115
system.switch_cpus.executeStats0.numIntRegWrites 98121216.098883
system.switch_cpus.executeStats0.numMemRefs 42222091.339965
system.switch_cpus.executeStats0.numMiscRegReads 15366471.940644
system.switch_cpus.executeStats0.numMiscRegWrites 1.003271
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 701755.0198170001
system.switch_cpus.executeStats0.numVecRegWrites 388928.80146899994
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 24300059.062884
system.switch_cpus.fetch.cycles 43874559.421492
system.switch_cpus.fetch.squashCycles 3642834.5147700002
system.switch_cpus.fetch.cacheLines 20691429.205203
system.switch_cpus.fetch.icacheSquashes 535374.214872
system.switch_cpus.fetch.nisnDist::samples 67282543.03112401
system.switch_cpus.fetch.nisnDist::mean 3.8486043325979997
system.switch_cpus.fetch.nisnDist::stdev 4.048551400409
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 28672200.475692004
system.switch_cpus.fetch.nisnDist::1 1785397.2330460001
system.switch_cpus.fetch.nisnDist::2 2717408.692189
system.switch_cpus.fetch.nisnDist::3 2873653.4964539995
system.switch_cpus.fetch.nisnDist::4 4286665.89331
system.switch_cpus.fetch.nisnDist::5 2284024.2253
system.switch_cpus.fetch.nisnDist::6 1096933.20919
system.switch_cpus.fetch.nisnDist::7 12039098.432512
system.switch_cpus.fetch.nisnDist::8 3032624.0300459997
system.switch_cpus.fetch.nisnDist::9 1455067.927178
system.switch_cpus.fetch.nisnDist::10 393078.677131
system.switch_cpus.fetch.nisnDist::11 1476668.012844
system.switch_cpus.fetch.nisnDist::12 5169722.726232
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 11.999228000000002
system.switch_cpus.fetch.nisnDist::total 67282543.03112401
system.switch_cpus.fetchStats0.numInsts 250744770.449854
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 3.7857687047909994
system.switch_cpus.fetchStats0.numBranches 46679033.594
system.switch_cpus.fetchStats0.branchRate 0.6789279863340001
system.switch_cpus.fetchStats0.icacheStallCycles 21585723.444732
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1821208.818467
system.switch_cpus.iew.blockCycles 10562429.507057
system.switch_cpus.iew.unblockCycles 196049.597681
system.switch_cpus.iew.dispatchedInsts 210866462.21507502
system.switch_cpus.iew.dispSquashedInsts 1029130.283382
system.switch_cpus.iew.dispLoadInsts 45064795.123092
system.switch_cpus.iew.dispStoreInsts 10490838.546284001
system.switch_cpus.iew.dispNonSpecInsts 1.268761
system.switch_cpus.iew.iqFullEvents 35128.35664700001
system.switch_cpus.iew.lsqFullEvents 148340.93393199999
system.switch_cpus.iew.memOrderViolationEvents 25473.777022000002
system.switch_cpus.iew.predictedTakenIncorrect 1389727.1833110002
system.switch_cpus.iew.predictedNotTakenIncorrect 1037361.6589059999
system.switch_cpus.iew.PNDLoadViolations 0.0
system.switch_cpus.iew.branchMispredicts 2427088.8422170007
system.switch_cpus.iew.instsToCommit 154503860.035878
system.switch_cpus.iew.writebackCount 153573848.408898
system.switch_cpus.iew.producerInst 107191129.023146
system.switch_cpus.iew.consumerInst 214544138.770621
system.switch_cpus.iew.wbRate 2.391684494132
system.switch_cpus.iew.wbFanout 0.508194439739
system.switch_cpus.lsq0.forwLoads 1018407.328506
system.switch_cpus.lsq0.squashedLoads 24061706.496762004
system.switch_cpus.lsq0.ignoredResponses 17378.086918
system.switch_cpus.lsq0.memOrderViolation 25473.777022000002
system.switch_cpus.lsq0.squashedStores 4935484.347608
system.switch_cpus.lsq0.rescheduledLoads 146064.635448
system.switch_cpus.lsq0.blockedByCache 34588.352810000004
system.switch_cpus.lsq0.loadToUse::samples 21003084.587752998
system.switch_cpus.lsq0.loadToUse::mean 7.735957351218
system.switch_cpus.lsq0.loadToUse::stdev 41.563024881802995
system.switch_cpus.lsq0.loadToUse::0-9 20331420.910216
system.switch_cpus.lsq0.loadToUse::10-19 57165.45331600001
system.switch_cpus.lsq0.loadToUse::60-69 3497.0118640000005
system.switch_cpus.lsq0.loadToUse::80-89 3673.176803
system.switch_cpus.lsq0.loadToUse::100-109 3959.8763979999994
system.switch_cpus.lsq0.loadToUse::110-119 5088.954927
system.switch_cpus.lsq0.loadToUse::120-129 5804.827115
system.switch_cpus.lsq0.loadToUse::130-139 18714.894989
system.switch_cpus.lsq0.loadToUse::140-149 25367.695258999996
system.switch_cpus.lsq0.loadToUse::150-159 7001.900452000001
system.switch_cpus.lsq0.loadToUse::160-169 6286.408566999999
system.switch_cpus.lsq0.loadToUse::170-179 31620.548066
system.switch_cpus.lsq0.loadToUse::180-189 4216.111136
system.switch_cpus.lsq0.loadToUse::190-199 2387.6426460000002
system.switch_cpus.lsq0.loadToUse::200-209 36574.106488
system.switch_cpus.lsq0.loadToUse::210-219 2801.111924
system.switch_cpus.lsq0.loadToUse::220-229 801.3397490000001
system.switch_cpus.lsq0.loadToUse::230-239 586.99084
system.switch_cpus.lsq0.loadToUse::240-249 565.206811
system.switch_cpus.lsq0.loadToUse::250-259 856.831782
system.switch_cpus.lsq0.loadToUse::260-269 1077.7852729999997
system.switch_cpus.lsq0.loadToUse::270-279 1062.770006
system.switch_cpus.lsq0.loadToUse::280-289 1108.230424
system.switch_cpus.lsq0.loadToUse::290-299 1047.7412020000002
system.switch_cpus.lsq0.loadToUse::overflows 61627.94265599999
system.switch_cpus.lsq0.loadToUse::min_value 1.116429
system.switch_cpus.lsq0.loadToUse::max_value 3257.469035
system.switch_cpus.lsq0.loadToUse::total 21003084.587752998
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.000195
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 33642024323.211502
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.000195
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 33642024323.211502
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.000195
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.000195
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 33642024323.211502
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.000195
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 33642024323.211502
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 33642024323.211502
system.switch_cpus.rename.squashCycles 1821208.819741
system.switch_cpus.rename.idleCycles 19283526.339688
system.switch_cpus.rename.blockCycles 11516500.68083
system.switch_cpus.rename.serializeStallCycles 4637.390194
system.switch_cpus.rename.runCycles 31294925.686529
system.switch_cpus.rename.unblockCycles 3361761.329017999
system.switch_cpus.rename.renamedInsts 229009247.930771
system.switch_cpus.rename.ROBFullEvents 28430.034269000003
system.switch_cpus.rename.SQFullEvents 1215326.493548
system.switch_cpus.rename.renamedOperands 303642063.035917
system.switch_cpus.rename.lookups 446808166.655073
system.switch_cpus.rename.intLookups 303724151.057507
system.switch_cpus.rename.vecLookups 967374.270645
system.switch_cpus.rename.vecPredLookups 18894.691247
system.switch_cpus.rename.committedMaps 130132880.40073
system.switch_cpus.rename.undoneMaps 173509173.07472602
system.switch_cpus.rename.serializing 48.361839
system.switch_cpus.rename.tempSerializing 0.894547
system.switch_cpus.rename.skidInsts 4516824.564827999
system.switch_cpus.rob.reads 264086489.507922
system.switch_cpus.rob.writes 432808053.67454106
system.switch_cpus.rob.squashedLoads 27499706.485239007
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 5447533.435839001
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000099.444219
system.switch_cpus.thread_0.numOps 102216479.08464399
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 430378.22265099996
system.tol2bus.transDist::WritebackDirty 462117.259048
system.tol2bus.transDist::CleanEvict 169060.69711200002
system.tol2bus.transDist::ReadExReq 76396.744837
system.tol2bus.transDist::ReadExResp 76396.878628
system.tol2bus.transDist::ReadCleanReq 41.691107
system.tol2bus.transDist::ReadSharedReq 430338.39446100005
system.tol2bus.transDist::InvalidateReq 2801.6951000000004
system.tol2bus.transDist::InvalidateResp 2801.6951000000004
system.tol2bus.pktCount::total 1528696.563661
system.tol2bus.pktSize::total 56280732.09248
system.tol2bus.snoops 121651.80038099998
system.tol2bus.snoopTraffic 5728382.729984
system.tol2bus.snoopFanout::samples 631227.96282
system.tol2bus.snoopFanout::mean 0.001159768549
system.tol2bus.snoopFanout::stdev 0.031896658868
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 630678.7743390001
system.tol2bus.snoopFanout::1 549.0971730000001
system.tol2bus.snoopFanout::2 0.091308
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.02273
system.tol2bus.snoopFanout::total 631227.96282
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 33642024323.211502
system.tol2bus.reqLayer0.occupancy 882180456.2915
system.tol2bus.reqLayer0.utilization 9.28e-05
system.tol2bus.respLayer0.occupancy 62375.948442999994
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 761507880.311
system.tol2bus.respLayer1.utilization 8.300000000000001e-05
system.tol2bus.snoop_filter.totRequests 1019120.2664050002
system.tol2bus.snoop_filter.hitSingleRequests 509535.49562900007
system.tol2bus.snoop_filter.hitMultiRequests 153.966202
system.tol2bus.snoop_filter.totSnoops 394.949257
system.tol2bus.snoop_filter.hitSingleSnoops 394.85794899999996
system.tol2bus.snoop_filter.hitMultiSnoops 0.091308
system.voltage_domain.voltage 1.000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.mem_ctrls.rdPerTurnAround::0-127 419.47540200000003
system.mem_ctrls.rdPerTurnAround::128-255 0.003222
system.mem_ctrls.rdPerTurnAround::256-383 0.002148
system.mem_ctrls.rdPerTurnAround::512-639 0.001074
system.mem_ctrls.rdPerTurnAround::640-767 0.001074
system.mem_ctrls.rdPerTurnAround::768-895 0.0026850000000000003
system.mem_ctrls.rdPerTurnAround::1024-1151 0.000537
system.mem_ctrls.rdPerTurnAround::1152-1279 0.000537
system.mem_ctrls.rdPerTurnAround::1536-1663 0.000537
system.mem_ctrls.rdPerTurnAround::1664-1791 0.001611
system.mem_ctrls.rdPerTurnAround::1920-2047 0.000537
system.mem_ctrls.rdPerTurnAround::2304-2431 0.000537
system.mem_ctrls.rdPerTurnAround::3712-3839 0.000537
system.mem_ctrls.wrPerTurnAround::18 1781.0933690000002
system.mem_ctrls.wrPerTurnAround::19 276.206055
system.switch_cpus.nonSpecInstsAdded 1.7371759999999998
system.switch_cpus.squashedNonSpecRemoved 1.7322469999999996
system.switch_cpus.commit.commitNonSpecStalls 0.004929
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 118691.44233899997
system.switch_cpus.commitStats0.committedControl::IsUncondControl 830427.0535129999
system.switch_cpus.commitStats0.committedControl::IsCall 74647.742423
system.switch_cpus.commitStats0.committedControl::IsReturn 74647.84372900001
system.switch_cpus.decode.branchMispred 215.43171999999998
system.switch_cpus.decode.squashedInsts 693.592549
system.switch_cpus.executeStats0.numVecPredRegReads 23301.905677
system.switch_cpus.executeStats0.numVecPredRegWrites 8992.591680999998
system.switch_cpus.lsq0.loadToUse::20-29 338976.00011900003
system.switch_cpus.lsq0.loadToUse::30-39 36247.207365
system.switch_cpus.lsq0.loadToUse::40-49 3462.676893
system.switch_cpus.lsq0.loadToUse::50-59 3518.9849919999997
system.switch_cpus.lsq0.loadToUse::70-79 2982.6261010000003
system.switch_cpus.lsq0.loadToUse::90-99 3583.3252350000002
system.l2.demandHits::switch_cpus.data 350260.562516
system.l2.demandHits::total 350260.89050900005
system.l2.overallHits::switch_cpus.data 350260.562516
system.l2.overallHits::total 350260.89050900005
system.l2.ReadExReq.hits::switch_cpus.data 38054.058492000004
system.l2.ReadExReq.hits::total 38054.058492000004
system.l2.ReadSharedReq.hits::switch_cpus.data 312206.504024
system.l2.ReadSharedReq.hits::total 312206.504024
system.mem_ctrls.rdPerTurnAround::0-1023 1350.491686
system.mem_ctrls.rdPerTurnAround::1024-2047 1.495977
system.mem_ctrls.rdPerTurnAround::27648-28671 0.308093
system.switch_cpus.fetch.miscStallCycles 123.298487
system.switch_cpus.fetch.pendingTrapStallCycles 720.5224320000001
system.switch_cpus.rename.IQFullEvents 1172173.8855559998
system.switch_cpus.rename.LQFullEvents 514406.073392
system.l2.CleanEvict.mshrMisses::writebacks 4.932900000000001
system.l2.CleanEvict.mshrMisses::total 4.932900000000001
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.InvalidateReq.hits::switch_cpus.data 26.001216000000003
system.l2.InvalidateReq.hits::total 26.001216000000003
system.l2.UpgradeReq.hits::switch_cpus.data 8.362502
system.l2.UpgradeReq.hits::total 8.362502
system.l2.UpgradeReq.accesses::switch_cpus.data 9.030289
system.l2.UpgradeReq.accesses::total 9.030289
system.l2.WritebackClean.hits::writebacks 0.140011
system.l2.WritebackClean.hits::total 0.140011
system.l2.WritebackClean.accesses::writebacks 0.140011
system.l2.WritebackClean.accesses::total 0.140011
system.l2.tags.ageTaskId_1024::4 28630.976584000007
system.mem_ctrls.rdPerTurnAround::0-15 0.840066
system.mem_ctrls.rdPerTurnAround::16-31 727.7771779999999
system.mem_ctrls.rdPerTurnAround::32-47 54.60429
system.mem_ctrls.rdPerTurnAround::48-63 12.741000999999999
system.mem_ctrls.rdPerTurnAround::64-79 6.720528
system.mem_ctrls.rdPerTurnAround::80-95 3.220253
system.mem_ctrls.rdPerTurnAround::96-111 2.5201979999999997
system.mem_ctrls.rdPerTurnAround::112-127 2.100165
system.mem_ctrls.rdPerTurnAround::128-143 1.8201429999999998
system.mem_ctrls.rdPerTurnAround::144-159 0.560044
system.mem_ctrls.rdPerTurnAround::160-175 0.560044
system.mem_ctrls.rdPerTurnAround::176-191 0.840066
system.mem_ctrls.rdPerTurnAround::192-207 0.420033
system.mem_ctrls.rdPerTurnAround::208-223 0.420033
system.mem_ctrls.rdPerTurnAround::224-239 0.560044
system.mem_ctrls.rdPerTurnAround::240-255 0.280022
system.mem_ctrls.rdPerTurnAround::272-287 0.280022
system.mem_ctrls.rdPerTurnAround::288-303 0.140011
system.mem_ctrls.rdPerTurnAround::304-319 0.420033
system.mem_ctrls.rdPerTurnAround::320-335 0.140011
system.mem_ctrls.rdPerTurnAround::336-351 0.280022
system.mem_ctrls.rdPerTurnAround::352-367 0.140011
system.mem_ctrls.rdPerTurnAround::368-383 0.140011
system.mem_ctrls.rdPerTurnAround::400-415 0.140011
system.mem_ctrls.rdPerTurnAround::432-447 0.140011
system.mem_ctrls.wrPerTurnAround::20 32.445843
system.mem_ctrls.wrPerTurnAround::21 4.7594140000000005
system.tol2bus.transDist::WritebackClean 0.140011
system.tol2bus.transDist::UpgradeReq 9.030289
system.tol2bus.transDist::UpgradeResp 9.030289
system.l2.demandHits::switch_cpus.inst 0.327993
system.l2.overallHits::switch_cpus.inst 0.327993
system.l2.ReadCleanReq.hits::switch_cpus.inst 0.327993
system.l2.ReadCleanReq.hits::total 0.327993
system.l2.UpgradeReq.misses::switch_cpus.data 0.667787
system.l2.UpgradeReq.misses::total 0.667787
system.l2.UpgradeReq.missRate::switch_cpus.data 0.004751353956
system.l2.UpgradeReq.missRate::total 0.004751353956
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 0.667787
system.l2.UpgradeReq.mshrMisses::total 0.667787
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 13261.53
system.l2.UpgradeReq.mshrMissLatency::total 13261.53
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.004751353956
system.l2.UpgradeReq.mshrMissRate::total 0.004751353956
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 1011.991125
system.l2.UpgradeReq.avgMshrMissLatency::total 1011.991125
system.membus.transDist::UpgradeReq 0.667787
system.switch_cpus.fetch.icacheWaitRetryStallCycles 13.973596000000002
system.mem_ctrls.rdPerTurnAround::2048-4095 0.051458000000000004
system.mem_ctrls.rdPerTurnAround::34816-36863 0.022827
system.mem_ctrls.wrPerTurnAround::22 0.358794
system.mem_ctrls.wrPerTurnAround::23 0.045654
system.mem_ctrls.rdPerTurnAround::0-31 186.629268
system.mem_ctrls.rdPerTurnAround::32-63 18.746868
system.mem_ctrls.rdPerTurnAround::64-95 3.477564
system.mem_ctrls.rdPerTurnAround::96-127 1.079244
system.mem_ctrls.rdPerTurnAround::128-159 0.839412
system.mem_ctrls.rdPerTurnAround::160-191 0.279804
system.mem_ctrls.rdPerTurnAround::192-223 0.519636
system.mem_ctrls.rdPerTurnAround::224-255 0.319776
system.mem_ctrls.rdPerTurnAround::256-287 0.039972
system.mem_ctrls.rdPerTurnAround::288-319 0.119916
system.mem_ctrls.rdPerTurnAround::320-351 0.159888
system.mem_ctrls.rdPerTurnAround::352-383 0.039972
system.mem_ctrls.rdPerTurnAround::384-415 0.039972
system.mem_ctrls.rdPerTurnAround::480-511 0.039972
system.mem_ctrls.rdPerTurnAround::512-543 0.119916
system.mem_ctrls.rdPerTurnAround::544-575 0.039972
system.mem_ctrls.rdPerTurnAround::608-639 0.039972
system.mem_ctrls.rdPerTurnAround::768-799 0.039972
system.mem_ctrls.rdPerTurnAround::832-863 0.039972
system.switch_cpus.rename.fullRegistersEvents 190811.815424
system.mem_ctrls.rdPerTurnAround::0-4095 76.40919
system.mem_ctrls.rdPerTurnAround::102400-106495 0.000195
system.mem_ctrls.rdPerTurnAround::2048-3071 0.257633
system.mem_ctrls.rdPerTurnAround::26624-27647 0.276826
system.mem_ctrls.rdPerTurnAround::0-63 905.303806
system.mem_ctrls.rdPerTurnAround::64-127 27.466440999999996
system.mem_ctrls.rdPerTurnAround::128-191 5.338681
system.mem_ctrls.rdPerTurnAround::192-255 2.368505
system.mem_ctrls.rdPerTurnAround::256-319 1.277243
system.mem_ctrls.rdPerTurnAround::320-383 1.136062
system.mem_ctrls.rdPerTurnAround::384-447 0.173666
system.mem_ctrls.rdPerTurnAround::448-511 0.468344
system.mem_ctrls.rdPerTurnAround::512-575 0.11316
system.mem_ctrls.rdPerTurnAround::576-639 0.258805
system.mem_ctrls.rdPerTurnAround::704-767 0.31931099999999996
system.mem_ctrls.rdPerTurnAround::896-959 0.20615099999999997
system.mem_ctrls.rdPerTurnAround::1024-1087 0.22632
system.l2.InvalidateReq.misses::cpu.data 0.00049
system.l2.InvalidateReq.accesses::cpu.data 0.00049
system.l2.InvalidateReq.missRate::cpu.data 9.8e-05
system.mem_ctrls.rdPerTurnAround::0 16.607374
system.mem_ctrls.rdPerTurnAround::1 9.8e-05
system.mem_ctrls.wrPerTurnAround::72-79 9.8e-05
system.mem_ctrls.wrPerTurnAround::88-95 0.281456
system.mem_ctrls.wrPerTurnAround::96-103 0.140728
system.mem_ctrls.wrPerTurnAround::104-111 9.8e-05
system.mem_ctrls.wrPerTurnAround::112-119 0.422282
system.mem_ctrls.wrPerTurnAround::120-127 0.000294
system.mem_ctrls.wrPerTurnAround::128-135 12.244218
system.mem_ctrls.wrPerTurnAround::144-151 0.8444659999999999
system.mem_ctrls.wrPerTurnAround::152-159 0.140826
system.mem_ctrls.wrPerTurnAround::160-167 0.281456
system.mem_ctrls.wrPerTurnAround::168-175 9.8e-05
system.mem_ctrls.wrPerTurnAround::216-223 9.8e-05
system.mem_ctrls.wrPerTurnAround::224-231 0.703836
system.mem_ctrls.wrPerTurnAround::232-239 0.140728
system.mem_ctrls.wrPerTurnAround::240-247 0.281456
system.mem_ctrls.wrPerTurnAround::248-255 0.140728
system.mem_ctrls.wrPerTurnAround::256-263 0.140728
system.mem_ctrls.wrPerTurnAround::272-279 0.422282
system.mem_ctrls.wrPerTurnAround::288-295 0.140728
system.mem_ctrls.wrPerTurnAround::296-303 9.8e-05
system.mem_ctrls.wrPerTurnAround::360-367 9.8e-05
system.mem_ctrls.wrPerTurnAround::368-375 0.000196
system.mem_ctrls.wrPerTurnAround::376-383 0.281456
system.membus.transDist::InvalidateResp 0.00049
system.mem_ctrls.rdPerTurnAround::47104-49151 0.028631
system.mem_ctrls.rdPerTurnAround::30720-31743 0.28175300000000003
system.mem_ctrls.rdPerTurnAround::960-1023 0.060506
system.mem_ctrls.rdPerTurnAround::1088-1151 0.060506
system.mem_ctrls.rdPerTurnAround::768-831 0.032485
system.mem_ctrls.rdPerTurnAround::1216-1279 0.032485
system.mem_ctrls.rdPerTurnAround::1344-1407 0.032485
system.mem_ctrls.rdPerTurnAround::12-15 2.199375
system.mem_ctrls.rdPerTurnAround::16-19 195.84
system.mem_ctrls.rdPerTurnAround::20-23 521.92125
system.mem_ctrls.rdPerTurnAround::24-27 314.60625
system.mem_ctrls.rdPerTurnAround::28-31 77.551875
system.mem_ctrls.rdPerTurnAround::32-35 20.941875
system.mem_ctrls.rdPerTurnAround::36-39 10.71
system.mem_ctrls.rdPerTurnAround::40-43 6.885
system.mem_ctrls.rdPerTurnAround::44-47 5.641875
system.mem_ctrls.rdPerTurnAround::48-51 2.86875
system.mem_ctrls.rdPerTurnAround::52-55 1.625625
system.mem_ctrls.rdPerTurnAround::56-59 1.53
system.mem_ctrls.rdPerTurnAround::60-63 0.860625
system.mem_ctrls.rdPerTurnAround::64-67 0.095625
system.mem_ctrls.rdPerTurnAround::68-71 0.095625
system.mem_ctrls.rdPerTurnAround::72-75 0.095625
system.mem_ctrls.rdPerTurnAround::76-79 0.19125
system.mem_ctrls.rdPerTurnAround::80-83 0.095625
system.mem_ctrls.rdPerTurnAround::84-87 0.095625
CPI 0.6728398173639285
