<!-- A diagram for the SLICEL is shown in;
    7 Series FPGAs CLB User Guide UG474 (v1.8) September 27, 2016
    Figure 2-4: Diagram of SLICEL
  -->
<pb_type name="SLICE_L" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">

  <input name="DX" num_pins="1" equivalent="false"/>
  <input name="D1" num_pins="1" equivalent="false"/>
  <input name="D2" num_pins="1" equivalent="false"/>
  <input name="D3" num_pins="1" equivalent="false"/>
  <input name="D4" num_pins="1" equivalent="false"/>
  <input name="D5" num_pins="1" equivalent="false"/>
  <input name="D6" num_pins="1" equivalent="false"/>

  <input name="CX" num_pins="1" equivalent="false"/>
  <input name="C1" num_pins="1" equivalent="false"/>
  <input name="C2" num_pins="1" equivalent="false"/>
  <input name="C3" num_pins="1" equivalent="false"/>
  <input name="C4" num_pins="1" equivalent="false"/>
  <input name="C5" num_pins="1" equivalent="false"/>
  <input name="C6" num_pins="1" equivalent="false"/>

  <input name="BX" num_pins="1" equivalent="false"/>
  <input name="B1" num_pins="1" equivalent="false"/>
  <input name="B2" num_pins="1" equivalent="false"/>
  <input name="B3" num_pins="1" equivalent="false"/>
  <input name="B4" num_pins="1" equivalent="false"/>
  <input name="B5" num_pins="1" equivalent="false"/>
  <input name="B6" num_pins="1" equivalent="false"/>

  <input name="AX" num_pins="1" equivalent="false"/>
  <input name="A1" num_pins="1" equivalent="false"/>
  <input name="A2" num_pins="1" equivalent="false"/>
  <input name="A3" num_pins="1" equivalent="false"/>
  <input name="A4" num_pins="1" equivalent="false"/>
  <input name="A5" num_pins="1" equivalent="false"/>
  <input name="A6" num_pins="1" equivalent="false"/>

  <input name="SR" num_pins="1" equivalent="false"/>
  <input name="CE" num_pins="1" equivalent="false"/>

  <clock name="CLK" num_pins="1" equivalent="false"/>

  <input  name="CARRY_IN"  num_pins="1" equivalent="false"/>
  <output name="CARRY_OUT" num_pins="1" equivalent="false"/>

  <output name="DMUX" num_pins="1" equivalent="false"/>
  <output name="D"    num_pins="1" equivalent="false"/>
  <output name="DQ"   num_pins="1" equivalent="false"/>

  <output name="CMUX" num_pins="1" equivalent="false"/>
  <output name="C"    num_pins="1" equivalent="false"/>
  <output name="CQ"   num_pins="1" equivalent="false"/>

  <output name="BMUX" num_pins="1" equivalent="false"/>
  <output name="B"    num_pins="1" equivalent="false"/>
  <output name="BQ"   num_pins="1" equivalent="false"/>

  <output name="AMUX" num_pins="1" equivalent="false"/>
  <output name="A"    num_pins="1" equivalent="false"/>
  <output name="AQ"   num_pins="1" equivalent="false"/>

  <!-- D6LUT, C6LUT, B6LUT, A6LUT == W6LUT
       A fracturable 6 input LUT. Can either be;
        - 2 * 5 input, 1 output LUT
        - 1 * 6 input, 1 output LUT
    -->
  <xi:include href="wlut/pb_type.ALUT.xml"/>
  <xi:include href="wlut/pb_type.BLUT.xml"/>
  <xi:include href="muxes/f7amux/pb_type.xml"/>
  <xi:include href="wlut/pb_type.CLUT.xml"/>
  <xi:include href="wlut/pb_type.DLUT.xml"/>
  <xi:include href="muxes/f7bmux/pb_type.xml"/>
  <xi:include href="muxes/f8mux/pb_type.xml"/>

  <!-- D5FF, C5FF, B5FF, A5FF == W5FF -->
  <xi:include href="routing/w5ffmux/pb_type.A5FFMUX.xml"/>
  <xi:include href="routing/w5ffmux/pb_type.B5FFMUX.xml"/>
  <xi:include href="routing/w5ffmux/pb_type.C5FFMUX.xml"/>
  <xi:include href="routing/w5ffmux/pb_type.D5FFMUX.xml"/>

  <xi:include href="w5ff/pb_type.A5FF.xml"/>
  <xi:include href="w5ff/pb_type.B5FF.xml"/>
  <xi:include href="w5ff/pb_type.C5FF.xml"/>
  <xi:include href="w5ff/pb_type.D5FF.xml"/>

  <!-- DFF, CFF, BFF, AFF == WFF -->
  <xi:include href="wff/pb_type.AFF.xml"/>
  <xi:include href="wff/pb_type.BFF.xml"/>
  <xi:include href="wff/pb_type.CFF.xml"/>
  <xi:include href="wff/pb_type.DFF.xml"/>

  <!-- CARRY4 logic -->
  <xi:include href="routing/precyinit_mux/pb_type.xml"/>
  <xi:include href="routing/wcy0/pb_type.ACY0.xml"/>
  <xi:include href="routing/wcy0/pb_type.BCY0.xml"/>
  <xi:include href="routing/wcy0/pb_type.CCY0.xml"/>
  <xi:include href="routing/wcy0/pb_type.DCY0.xml"/>
  <xi:include href="carry4/pb_type.xml"/>

  <!-- WOUTMUX -->
  <xi:include href="routing/aoutmux/pb_type.xml"/>
  <xi:include href="routing/boutmux/pb_type.xml"/>
  <xi:include href="routing/coutmux/pb_type.xml"/>
  <xi:include href="routing/doutmux/pb_type.xml"/>

  <!-- WFFMUX -->
  <xi:include href="routing/affmux/pb_type.xml"/>
  <xi:include href="routing/bffmux/pb_type.xml"/>
  <xi:include href="routing/cffmux/pb_type.xml"/>
  <xi:include href="routing/dffmux/pb_type.xml"/>


  <!--
  <pb_type name="COUT_USED" num_pb="1" blif_model="">
    <input name="I0" num_pins="1"/>
    <input name="O0" num_pins="1"/>
  </pb_type>
  -->

  <!-- DUSED, CUSED, BUSED, AUSED
  <pb_type name="USED" num_pb="4" blif_model="">
    <input name="I0" num_pins="1"/>
    <input name="O0" num_pins="1"/>
  </pb_type>
  -->

  <interconnect>
    <!-- Repeat 4 times -->
    <direct name="D" input="SLICE_L.D" output="DLUT.A" />
    <direct name="C" input="SLICE_L.C" output="CLUT.A" />
    <direct name="B" input="SLICE_L.B" output="BLUT.A" />
    <direct name="A" input="SLICE_L.A" output="ALUT.A" />

    <direct name="D5FFMUX_IN_B" input="SLICE_L.DX"  output="D5FFMUX.IN_B"/>
    <direct name="D5FFMUX_IN_A" input="DLUT.O5"     output="D5FFMUX.IN_A"/>
    <direct name="D5FFMUX_OUT"  input="D5FFMUX.O"   output="D5FF.D"      />

    <direct name="C5FFMUX_IN_B" input="SLICE_L.CX"  output="C5FFMUX.IN_B"/>
    <direct name="C5FFMUX_IN_A" input="CLUT.O5"     output="C5FFMUX.IN_A"/>
    <direct name="C5FFMUX_OUT"  input="C5FFMUX.O"   output="C5FF.D"      />

    <direct name="B5FFMUX_IN_B" input="SLICE_L.BX"  output="B5FFMUX.IN_B"/>
    <direct name="B5FFMUX_IN_A" input="BLUT.O5"     output="B5FFMUX.IN_A"/>
    <direct name="B5FFMUX_OUT"  input="B5FFMUX.O"   output="B5FF.D"      />

    <direct name="A5FFMUX_IN_B" input="SLICE_L.AX"  output="A5FFMUX.IN_B"/>
    <direct name="A5FFMUX_IN_A" input="ALUT.O5"     output="A5FFMUX.IN_A"/>
    <direct name="A5FFMUX_OUT"  input="A5FFMUX.O"   output="A5FF.D"      />

    <!-- WOUTMUX -->
    <direct name="DOUTMUX_IN_D5Q" input="D5FF.Q"       output="DOUTMUX.D5Q"  />
    <direct name="DOUTMUX_IN_XOR" input="CARRY4.O[3]"  output="DOUTMUX.XOR"  />
    <direct name="DOUTMUX_IN_O6"  input="DLUT.O6"      output="DOUTMUX.O6"   />
    <direct name="DOUTMUX_IN_O5"  input="DLUT.O5"      output="DOUTMUX.O5"   />
    <direct name="DOUTMUX_IN_CY"  input="CARRY4.CO[3]" output="DOUTMUX.CY"   />
    <direct name="DOUTMUX_OUT"    input="DOUTMUX.O"    output="SLICE_L.DMUX" />

    <direct name="COUTMUX_IN_C5Q" input="C5FF.Q"       output="COUTMUX.C5Q"  />
    <direct name="COUTMUX_IN_XOR" input="CARRY4.O[2]"  output="COUTMUX.XOR"  />
    <direct name="COUTMUX_IN_O6"  input="CLUT.O6"      output="COUTMUX.O6"   />
    <direct name="COUTMUX_IN_O5"  input="CLUT.O5"      output="COUTMUX.O5"   />
    <direct name="COUTMUX_IN_F7"  input="F7BMUX.O"     output="COUTMUX.F7"   />
    <direct name="COUTMUX_IN_CY"  input="CARRY4.CO[2]" output="COUTMUX.CY"   />
    <direct name="COUTMUX_OUT"    input="COUTMUX.O"    output="SLICE_L.CMUX" />

    <direct name="BOUTMUX_IN_B5Q" input="B5FF.Q"       output="BOUTMUX.B5Q"  />
    <direct name="BOUTMUX_IN_XOR" input="CARRY4.O[1]"  output="BOUTMUX.XOR"  />
    <direct name="BOUTMUX_IN_O6"  input="BLUT.O6"      output="BOUTMUX.O6"   />
    <direct name="BOUTMUX_IN_O5"  input="BLUT.O5"      output="BOUTMUX.O5"   />
    <direct name="BOUTMUX_IN_F8"  input="F8MUX.O"      output="BOUTMUX.F8"   />
    <direct name="BOUTMUX_IN_CY"  input="CARRY4.CO[1]" output="BOUTMUX.CY"   />
    <direct name="BOUTMUX_OUT"    input="BOUTMUX.O"    output="SLICE_L.BMUX" />

    <direct name="AOUTMUX_IN_A5Q" input="A5FF.Q"       output="AOUTMUX.A5Q"  />
    <direct name="AOUTMUX_IN_XOR" input="CARRY4.O[0]"  output="AOUTMUX.XOR"  />
    <direct name="AOUTMUX_IN_O6"  input="ALUT.O6"      output="AOUTMUX.O6"   />
    <direct name="AOUTMUX_IN_O5"  input="ALUT.O5"      output="AOUTMUX.O5"   />
    <direct name="AOUTMUX_IN_F7"  input="F7BMUX.O"     output="AOUTMUX.F7"   />
    <direct name="AOUTMUX_IN_CY"  input="CARRY4.CO[0]" output="AOUTMUX.CY"   />
    <direct name="AOUTMUX_OUT"    input="AOUTMUX.O"    output="SLICE_L.AMUX" />

    <!-- WFFMUX -->
    <direct name="DFFMUX_IN_XOR" input="CARRY4.O[3]"  output="DFFMUX.XOR" />
    <direct name="DFFMUX_IN_O6"  input="DLUT.O6"      output="DFFMUX.O6"  />
    <direct name="DFFMUX_IN_O5"  input="DLUT.O5"      output="DFFMUX.O5"  />
    <direct name="DFFMUX_IN_DX"  input="SLICE_L.DX"   output="DFFMUX.DX"  />
    <direct name="DFFMUX_IN_CY"  input="CARRY4.CO[3]" output="DFFMUX.CY"  />
    <direct name="DFFMUX_OUT"    input="DFFMUX.O"     output="DFF.D"      />

    <direct name="CFFMUX_IN_XOR" input="CARRY4.O[2]"  output="CFFMUX.XOR" />
    <direct name="CFFMUX_IN_O6"  input="CLUT.O6"      output="CFFMUX.O6"  />
    <direct name="CFFMUX_IN_O5"  input="CLUT.O5"      output="CFFMUX.O5"  />
    <direct name="CFFMUX_IN_F7"  input="F7BMUX.O"     output="CFFMUX.F7"  />
    <direct name="CFFMUX_IN_CY"  input="CARRY4.CO[2]" output="CFFMUX.CY"  />
    <direct name="CFFMUX_IN_CX"  input="SLICE_L.CX"   output="CFFMUX.CX"  />
    <direct name="CFFMUX_OUT"    input="CFFMUX.O"     output="CFF.D"      />

    <direct name="BFFMUX_IN_XOR" input="CARRY4.O[1]"  output="BFFMUX.XOR" />
    <direct name="BFFMUX_IN_O6"  input="BLUT.O6"      output="BFFMUX.O6"  />
    <direct name="BFFMUX_IN_O5"  input="BLUT.O5"      output="BFFMUX.O5"  />
    <direct name="BFFMUX_IN_F8"  input="F8MUX.O"      output="BFFMUX.F8"  />
    <direct name="BFFMUX_IN_CY"  input="CARRY4.CO[1]" output="BFFMUX.CY"  />
    <direct name="BFFMUX_IN_BX"  input="SLICE_L.BX"   output="BFFMUX.BX"  />
    <direct name="BFFMUX_OUT"    input="BFFMUX.O"     output="BFF.D"      />

    <direct name="AFFMUX_IN_XOR" input="CARRY4.O[0]"  output="AFFMUX.XOR" />
    <direct name="AFFMUX_IN_O6"  input="ALUT.O6"      output="AFFMUX.O6"  />
    <direct name="AFFMUX_IN_O5"  input="ALUT.O5"      output="AFFMUX.O5"  />
    <direct name="AFFMUX_IN_F7"  input="F7AMUX.O"     output="AFFMUX.F7"  />
    <direct name="AFFMUX_IN_CY"  input="CARRY4.CO[0]" output="AFFMUX.CY"  />
    <direct name="AFFMUX_IN_AX"  input="SLICE_L.AX"   output="AFFMUX.AX"  />
    <direct name="AFFMUX_OUT"    input="AFFMUX.O"     output="AFF.D"      />

    <!-- AFF -->
    <direct name="DFF" input="DFF.Q" output="SLICE_L.AQ" />
    <direct name="CFF" input="CFF.Q" output="SLICE_L.BQ" />
    <direct name="BFF" input="BFF.Q" output="SLICE_L.CQ" />
    <direct name="AFF" input="AFF.Q" output="SLICE_L.DQ" />

    <!-- LUT O6 output -->
    <direct name="F7BMUX_I0" input="DLUT.O6" output="F7BMUX.I0" /><direct name="CARRY_S3" input="DLUT.O6" output="CARRY4.S[3]" /><direct name="SLICE_L_DOUT" input="DLUT.O6" output="SLICE_L.D" />
    <direct name="F7BMUX_I1" input="CLUT.O6" output="F7BMUX.I1" /><direct name="CARRY_S2" input="CLUT.O6" output="CARRY4.S[2]" /><direct name="SLICE_L_COUT" input="CLUT.O6" output="SLICE_L.C" />
    <direct name="F7AMUX_I0" input="BLUT.O6" output="F7AMUX.I0" /><direct name="CARRY_S1" input="BLUT.O6" output="CARRY4.S[1]" /><direct name="SLICE_L_BOUT" input="BLUT.O6" output="SLICE_L.B" />
    <direct name="F7AMUX_I1" input="ALUT.O6" output="F7AMUX.I1" /><direct name="CARRY_S0" input="ALUT.O6" output="CARRY4.S[0]" /><direct name="SLICE_L_AOUT" input="ALUT.O6" output="SLICE_L.A" />

    <!-- Select lines for F7 MUXes -->
    <direct name="CX7S" input="SLICE_L.CX" output="F7BMUX.S" />
    <direct name="AX7S" input="SLICE_L.AX" output="F7AMUX.S" />

    <!-- F8MUX -->
    <direct name="F8MUX_IN0" input="F7BMUX.O" output="F8MUX.I0" />
    <direct name="F8MUX_IN1" input="F7AMUX.O" output="F8MUX.I1" />
    <direct name="F8MUX_S"   input="SLICE_L.BX" output="F8MUX.S" />
    <!-- <direct name="F8MUX_O"   input="F8MUX.O" output="" /> -->

    <!-- Carry -->
    <!-- FIXME! -->
    <direct name="PRECYINIT_RMUX.CYINIT"    input="SLICE_L.AX"         output="PRECYINIT_RMUX.CYINIT" />
    <direct name="PRECYINIT_RMUX.CARRY_IN"  input="SLICE_L.CARRY_IN"   output="PRECYINIT_RMUX.CI"     />
    <direct name="PRECYINIT_RMUX.OUT"       input="PRECYINIT_RMUX.OUT" output="CARRY4.CIN"            />

    <direct name="DCY0_O5" input="DLUT.O5"    output="DCY0.O5"      />
    <direct name="DCY0_DX" input="SLICE_L.DX" output="DCY0.DX"      />
    <direct name="DCY0_O"  input="DCY0.O"     output="CARRY4.DI[3]" />

    <direct name="CCY0_O5" input="CLUT.O5"    output="CCY0.O5"      />
    <direct name="CCY0_CX" input="SLICE_L.CX" output="CCY0.CX"      />
    <direct name="CCY0_O"  input="CCY0.O"     output="CARRY4.DI[2]" />

    <direct name="BCY0_O5" input="BLUT.O5"    output="BCY0.O5"      />
    <direct name="BCY0_BX" input="SLICE_L.BX" output="BCY0.BX"      />
    <direct name="BCY0_O"  input="BCY0.O"     output="CARRY4.DI[1]" />

    <direct name="ACY0_O5" input="ALUT.O5"    output="ACY0.O5"      />
    <direct name="ACY0_AX" input="SLICE_L.AX" output="ACY0.AX"      />
    <direct name="ACY0_O"  input="ACY0.O"     output="CARRY4.DI[0]" />

    <direct name="CARRY_OUT" input="CARRY4.CO[3]"     output="SLICE_L.CARRY_OUT" />

    <!-- Clock, Clock Enable and Reset -->
    <direct name="A5FF_CK" input="SLICE_L.CLK" output="A5FF.CK"/><direct name="AFF_CK" input="SLICE_L.CLK" output="AFF.CK"/>
    <direct name="B5FF_CK" input="SLICE_L.CLK" output="B5FF.CK"/><direct name="BFF_CK" input="SLICE_L.CLK" output="BFF.CK"/>
    <direct name="C5FF_CK" input="SLICE_L.CLK" output="C5FF.CK"/><direct name="CFF_CK" input="SLICE_L.CLK" output="CFF.CK"/>
    <direct name="D5FF_CK" input="SLICE_L.CLK" output="D5FF.CK"/><direct name="DFF_CK" input="SLICE_L.CLK" output="DFF.CK"/>

    <!-- <mux name="CEUSED" input="VCC SLICE_L.CE" output="{}"/> -->
    <direct name="A5FF_CE" input="SLICE_L.CE"  output="A5FF.CE"/><direct name="AFF_CE" input="SLICE_L.CE"  output="AFF.CE"/>
    <direct name="B5FF_CE" input="SLICE_L.CE"  output="B5FF.CE"/><direct name="BFF_CE" input="SLICE_L.CE"  output="BFF.CE"/>
    <direct name="C5FF_CE" input="SLICE_L.CE"  output="C5FF.CE"/><direct name="CFF_CE" input="SLICE_L.CE"  output="CFF.CE"/>
    <direct name="D5FF_CE" input="SLICE_L.CE"  output="D5FF.CE"/><direct name="DFF_CE" input="SLICE_L.CE"  output="DFF.CE"/>

    <!-- <mux name="SRUSED" input="GND SLICE_L.SR" output="{}"/> -->
    <direct name="A5FF_SR" input="SLICE_L.SR"  output="A5FF.SR"/><direct name="AFF_SR" input="SLICE_L.SR"  output="AFF.SR"/>
    <direct name="B5FF_SR" input="SLICE_L.SR"  output="B5FF.SR"/><direct name="BFF_SR" input="SLICE_L.SR"  output="BFF.SR"/>
    <direct name="C5FF_SR" input="SLICE_L.SR"  output="C5FF.SR"/><direct name="CFF_SR" input="SLICE_L.SR"  output="CFF.SR"/>
    <direct name="D5FF_SR" input="SLICE_L.SR"  output="D5FF.SR"/><direct name="DFF_SR" input="SLICE_L.SR"  output="DFF.SR"/>

  </interconnect>
</pb_type>
