
*** Running vivado
    with args -log TopModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22172 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 356.160 ; gain = 99.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v:2]
INFO: [Synth 8-6157] synthesizing module 'DMemory' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v:1]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v:20]
INFO: [Synth 8-3876] $readmem data file 'D:\FPGA_Development\Image-Desampling-FPGA\imageArrayhexfile.txt' is read successfully [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DMemory' (1#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v:1]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v:1]
INFO: [Synth 8-3876] $readmem data file 'D:\FPGA_Development\Image-Desampling-FPGA\instructionhexfile.txt' is read successfully [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v:16]
WARNING: [Synth 8-3936] Found unconnected internal register 'ADDRESS_reg' and it is trimmed from '18' to '8' bits. [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (2#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'processor' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCRegister' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v:1]
	Parameter pc_reset bound to: 3'b000 
	Parameter pc_inc bound to: 3'b001 
	Parameter pc_loop bound to: 3'b010 
	Parameter pc_if bound to: 3'b011 
	Parameter pc_default bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v:18]
INFO: [Synth 8-6155] done synthesizing module 'PCRegister' (4#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v:1]
INFO: [Synth 8-6157] synthesizing module 'MOutRegister' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MOutRegister' (5#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDRegister' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDRegister' (6#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v:1]
INFO: [Synth 8-6157] synthesizing module 'SRegister' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SRegister' (7#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:1]
	Parameter none bound to: 4'b0000 
	Parameter ADD bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter PASSBTOC bound to: 4'b0011 
	Parameter DECAC bound to: 4'b0100 
	Parameter LSHIFT1 bound to: 4'b0101 
	Parameter LSHIFT2 bound to: 4'b0110 
	Parameter LSHIFT8 bound to: 4'b0111 
	Parameter RSHIFT1 bound to: 4'b1000 
	Parameter RSHIFT4 bound to: 4'b1001 
	Parameter RESET bound to: 4'b1011 
	Parameter ADD256_ALU bound to: 4'b1100 
	Parameter SUB256_ALU bound to: 4'b1101 
	Parameter MUL bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:32]
WARNING: [Synth 8-567] referenced signal 'A' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:1]
	Parameter R1 bound to: 4'b1000 
	Parameter R2 bound to: 4'b1001 
	Parameter R3 bound to: 4'b0101 
	Parameter R4 bound to: 4'b0100 
	Parameter L bound to: 4'b0011 
	Parameter E bound to: 4'b0010 
	Parameter MDR bound to: 4'b0001 
	Parameter none_M bound to: 4'b0000 
WARNING: [Synth 8-567] referenced signal 'r1' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
WARNING: [Synth 8-567] referenced signal 'r2' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
WARNING: [Synth 8-567] referenced signal 'r3' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
WARNING: [Synth 8-567] referenced signal 'r4' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
WARNING: [Synth 8-567] referenced signal 'l' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
WARNING: [Synth 8-567] referenced signal 'e' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
WARNING: [Synth 8-567] referenced signal 'mdr' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (9#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v:1]
	Parameter MAR bound to: 8'b10000000 
	Parameter MDR bound to: 8'b01000000 
	Parameter L bound to: 8'b00100000 
	Parameter R1 bound to: 8'b00010000 
	Parameter R2 bound to: 8'b00001000 
	Parameter R3 bound to: 8'b00000100 
	Parameter R4 bound to: 8'b00000010 
	Parameter E bound to: 8'b00000001 
	Parameter none_D bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (10#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v:1]
	Parameter none_ALU bound to: 4'b0000 
	Parameter ADD bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter PASSBTOC bound to: 4'b0011 
	Parameter DECAC bound to: 4'b0100 
	Parameter LSHIFT1 bound to: 4'b0101 
	Parameter LSHIFT2 bound to: 4'b0110 
	Parameter LSHIFT8 bound to: 4'b0111 
	Parameter RSHIFT1 bound to: 4'b1000 
	Parameter RSHIFT4 bound to: 4'b1001 
	Parameter RESET bound to: 4'b1011 
	Parameter ADD256_ALU bound to: 4'b1100 
	Parameter SUB256_ALU bound to: 4'b1101 
	Parameter MUL bound to: 4'b1110 
	Parameter R1_M bound to: 4'b1000 
	Parameter R2_M bound to: 4'b1001 
	Parameter R3_M bound to: 4'b0101 
	Parameter R4_M bound to: 4'b0100 
	Parameter L_M bound to: 4'b0011 
	Parameter E_M bound to: 4'b0010 
	Parameter MDR_M bound to: 4'b0001 
	Parameter none_M bound to: 4'b0000 
	Parameter MAR_D bound to: 8'b10000000 
	Parameter MDR_D bound to: 8'b01000000 
	Parameter L_D bound to: 8'b00100000 
	Parameter R1_D bound to: 8'b00010000 
	Parameter R2_D bound to: 8'b00001000 
	Parameter R3_D bound to: 8'b00000100 
	Parameter R4_D bound to: 8'b00000010 
	Parameter E_D bound to: 8'b00000001 
	Parameter none_D bound to: 8'b00000000 
	Parameter pc_reset bound to: 3'b000 
	Parameter pc_inc bound to: 3'b001 
	Parameter pc_loop bound to: 3'b010 
	Parameter pc_if bound to: 3'b011 
	Parameter pc_default bound to: 3'b100 
	Parameter inc_on bound to: 1'b1 
	Parameter inc_off bound to: 1'b0 
	Parameter iram_fetch_on bound to: 1'b1 
	Parameter iram_fetch_off bound to: 1'b0 
	Parameter DRAM_read_on bound to: 1'b1 
	Parameter DRAM_read_off bound to: 1'b0 
	Parameter DRAM_write_on bound to: 1'b1 
	Parameter DRAM_write_off bound to: 1'b0 
	Parameter END1 bound to: 7'b0000001 
	Parameter FETCH0 bound to: 7'b0000010 
	Parameter FETCH1 bound to: 7'b0000011 
	Parameter FETCH2 bound to: 7'b0000100 
	Parameter LDAC2 bound to: 7'b0000101 
	Parameter STAC2 bound to: 7'b0000110 
	Parameter NOP bound to: 8'b00000000 
	Parameter CLAC bound to: 8'b00000001 
	Parameter LDAC bound to: 8'b00000010 
	Parameter STAC bound to: 8'b00000011 
	Parameter INAC bound to: 8'b00000100 
	Parameter DCAC bound to: 8'b00000101 
	Parameter ADD256 bound to: 8'b00000110 
	Parameter SUB256 bound to: 8'b00000111 
	Parameter SUBL bound to: 8'b00001000 
	Parameter SUBBE bound to: 8'b00001001 
	Parameter DIV2 bound to: 8'b00001010 
	Parameter DIV16 bound to: 8'b00001011 
	Parameter MUL2 bound to: 8'b00001100 
	Parameter MUL4 bound to: 8'b00001101 
	Parameter MULL bound to: 8'b00001110 
	Parameter ADDR1 bound to: 8'b00001111 
	Parameter ADDR3 bound to: 8'b00010000 
	Parameter ADDL bound to: 8'b00010001 
	Parameter MVACL bound to: 8'b00010010 
	Parameter MVACE bound to: 8'b00010011 
	Parameter MVACR1 bound to: 8'b00010100 
	Parameter MVACR2 bound to: 8'b00010101 
	Parameter MVACR3 bound to: 8'b00010110 
	Parameter MVACR4 bound to: 8'b00010111 
	Parameter MVACAR bound to: 8'b00011000 
	Parameter MVEAC bound to: 8'b00011001 
	Parameter MVR1AC bound to: 8'b00011010 
	Parameter MVR2AC bound to: 8'b00011011 
	Parameter MVR3AC bound to: 8'b00011100 
	Parameter MVR4AC bound to: 8'b00011101 
	Parameter JMPZ bound to: 8'b00011110 
	Parameter JMPN bound to: 8'b00011111 
	Parameter END bound to: 8'b00100000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v:107]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (11#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'load_decode_sig' does not match port width (9) of module 'ControlUnit' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:49]
INFO: [Synth 8-6155] done synthesizing module 'processor' (12#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (13#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v:2]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[17]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[16]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[15]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[14]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[13]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[12]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[11]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[10]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[9]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[8]
WARNING: [Synth 8-3331] design ALU has unconnected port clk
WARNING: [Synth 8-3331] design Memory has unconnected port clk
WARNING: [Synth 8-3331] design Memory has unconnected port address[17]
WARNING: [Synth 8-3331] design Memory has unconnected port address[16]
WARNING: [Synth 8-3331] design Memory has unconnected port address[15]
WARNING: [Synth 8-3331] design Memory has unconnected port address[14]
WARNING: [Synth 8-3331] design Memory has unconnected port address[13]
WARNING: [Synth 8-3331] design Memory has unconnected port address[12]
WARNING: [Synth 8-3331] design Memory has unconnected port address[11]
WARNING: [Synth 8-3331] design Memory has unconnected port address[10]
WARNING: [Synth 8-3331] design Memory has unconnected port address[9]
WARNING: [Synth 8-3331] design Memory has unconnected port address[8]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[17]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[16]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[15]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[14]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[13]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[12]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[11]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[10]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[9]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[8]
WARNING: [Synth 8-3331] design DMemory has unconnected port address[17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 434.699 ; gain = 177.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 434.699 ; gain = 177.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 434.699 ; gain = 177.910
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:35]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
INFO: [Synth 8-5546] ROM "Z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlUnit'
INFO: [Synth 8-5546] ROM "mux_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'd_reg' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    END1 |                            00001 |                          0000001
                  FETCH1 |                            00010 |                          0000011
                  FETCH2 |                            00100 |                          0000100
                   LDAC2 |                            01000 |                          0000101
                   STAC2 |                            10000 |                          0000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ControlUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 448.574 ; gain = 191.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 5     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	             648K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	  15 Input     18 Bit        Muxes := 1     
	  34 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	 134 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  34 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  34 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	  34 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	  34 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DMemory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             648K Bit         RAMs := 1     
Module Memory 
Detailed RTL Component Info : 
+---Muxes : 
	 134 Input      8 Bit        Muxes := 1     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module PCRegister 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   6 Input     18 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module MDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module SRegister 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	  15 Input     18 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ControlUnit 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  34 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  34 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  34 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	  34 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  34 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'Pro/MAR/d_reg' and it is trimmed from '18' to '17' bits. [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v:9]
WARNING: [Synth 8-3936] Found unconnected internal register 'Pro/mdr/d_reg' and it is trimmed from '18' to '8' bits. [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v:11]
WARNING: [Synth 8-3936] Found unconnected internal register 'Pro/CU/load_decode_sig_reg' and it is trimmed from '9' to '8' bits. [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v:112]
INFO: [Synth 8-5546] ROM "Pro/Decoder/r1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/r2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/r3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/r4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/mdr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/mar" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP Pro/ALU/data0, operation Mode is: C+A*B.
DSP Report: operator Pro/ALU/data0 is absorbed into DSP Pro/ALU/data0.
DSP Report: operator Pro/ALU/data0 is absorbed into DSP Pro/ALU/data0.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__7) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__8) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__9) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__10) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__11) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__12) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__13) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__14) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[17]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[16]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[15]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[14]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[13]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[12]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[11]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[10]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[9]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[8]) is unused and will be removed from module TopModule.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 594.051 ; gain = 337.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|TopModule   | Pro/CU/alu_sig | 64x4          | LUT            | 
+------------+----------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DMemory:    | memory_reg | 128 K x 8(READ_FIRST)  | W |   | 128 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 24     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | C+A*B       | 18     | 17     | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_4__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_5__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_6__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_7__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 594.051 ; gain = 337.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DMemory:    | memory_reg | 128 K x 8(READ_FIRST)  | W |   | 128 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 24     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Iram/d_reg[7]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Iram/d_reg[6]) is unused and will be removed from module TopModule.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_4__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_5__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_6__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_7__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 594.051 ; gain = 337.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[0] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[1] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[2] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[3] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[4] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[5] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[6] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[7] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[8] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[9] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[10] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[11] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[12] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[13] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[14] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[14]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[13]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[12]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[11]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[10]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[9]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[8]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[7]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[6]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[5]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[4]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[3]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[2]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[1]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[0]) is unused and will be removed from module TopModule.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 594.051 ; gain = 337.262
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[17] with 1st driver pin 'Pro/AC/d_reg[17]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[17] with 2nd driver pin 'Pro/ALU/data_reg[17]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[16] with 1st driver pin 'Pro/AC/d_reg[16]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[16] with 2nd driver pin 'Pro/ALU/data_reg[16]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[15] with 1st driver pin 'Pro/AC/d_reg[15]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[15] with 2nd driver pin 'Pro/ALU/data_reg[15]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[14] with 1st driver pin 'Pro/AC/d_reg[14]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[14] with 2nd driver pin 'Pro/ALU/data_reg[14]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[13] with 1st driver pin 'Pro/AC/d_reg[13]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[13] with 2nd driver pin 'Pro/ALU/data_reg[13]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[12] with 1st driver pin 'Pro/AC/d_reg[12]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[12] with 2nd driver pin 'Pro/ALU/data_reg[12]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[11] with 1st driver pin 'Pro/AC/d_reg[11]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[11] with 2nd driver pin 'Pro/ALU/data_reg[11]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[10] with 1st driver pin 'Pro/AC/d_reg[10]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[10] with 2nd driver pin 'Pro/ALU/data_reg[10]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[9] with 1st driver pin 'Pro/AC/d_reg[9]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[9] with 2nd driver pin 'Pro/ALU/data_reg[9]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[8] with 1st driver pin 'Pro/AC/d_reg[8]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[8] with 2nd driver pin 'Pro/ALU/data_reg[8]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[7] with 1st driver pin 'Pro/AC/d_reg[7]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[7] with 2nd driver pin 'Pro/ALU/data_reg[7]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[6] with 1st driver pin 'Pro/AC/d_reg[6]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[6] with 2nd driver pin 'Pro/ALU/data_reg[6]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[5] with 1st driver pin 'Pro/AC/d_reg[5]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[5] with 2nd driver pin 'Pro/ALU/data_reg[5]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[4] with 1st driver pin 'Pro/AC/d_reg[4]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[4] with 2nd driver pin 'Pro/ALU/data_reg[4]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[3] with 1st driver pin 'Pro/AC/d_reg[3]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[3] with 2nd driver pin 'Pro/ALU/data_reg[3]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[2] with 1st driver pin 'Pro/AC/d_reg[2]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[2] with 2nd driver pin 'Pro/ALU/data_reg[2]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[1] with 1st driver pin 'Pro/AC/d_reg[1]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[1] with 2nd driver pin 'Pro/ALU/data_reg[1]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[0] with 1st driver pin 'Pro/AC/d_reg[0]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[0] with 2nd driver pin 'Pro/ALU/data_reg[0]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       18|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 594.051 ; gain = 337.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 594.051 ; gain = 337.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 594.051 ; gain = 337.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 594.051 ; gain = 337.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 594.051 ; gain = 337.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    26|
|3     |DSP48E1  |     1|
|4     |LUT1     |    15|
|5     |LUT2     |    38|
|6     |LUT3     |    50|
|7     |LUT4     |    39|
|8     |LUT5     |    75|
|9     |LUT6     |   126|
|10    |MUXF7    |    18|
|11    |MUXF8    |     4|
|12    |RAMB36E1 |    24|
|13    |FDRE     |   279|
|14    |LD       |    25|
|15    |IBUF     |     2|
+------+---------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   723|
|2     |  Dram   |DMemory     |    48|
|3     |  Iram   |Memory      |    36|
|4     |  Pro    |processor   |   631|
|5     |    AC   |SRegister   |    24|
|6     |    ALU  |ALU         |    50|
|7     |    CU   |ControlUnit |   291|
|8     |    E__0 |Register    |    18|
|9     |    L    |Register_0  |    18|
|10    |    MAR  |Register_1  |   102|
|11    |    PC   |PCRegister  |    48|
|12    |    R1   |Register_2  |    18|
|13    |    R2   |Register_3  |    18|
|14    |    R3   |Register_4  |    18|
|15    |    R4   |Register_5  |    18|
|16    |    mdr  |MDRegister  |     8|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 594.051 ; gain = 337.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 36 critical warnings and 85 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 594.051 ; gain = 337.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 594.051 ; gain = 337.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  LD => LDCE: 25 instances

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 85 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 658.852 ; gain = 414.664
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 658.852 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul  5 11:01:43 2022...

*** Running vivado
    with args -log TopModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19408 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 356.137 ; gain = 99.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v:2]
INFO: [Synth 8-6157] synthesizing module 'DMemory' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v:1]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v:20]
INFO: [Synth 8-3876] $readmem data file 'D:\FPGA_Development\Image-Desampling-FPGA\imageArrayhexfile.txt' is read successfully [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DMemory' (1#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v:1]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v:1]
INFO: [Synth 8-3876] $readmem data file 'D:\FPGA_Development\Image-Desampling-FPGA\instructionhexfile.txt' is read successfully [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v:16]
WARNING: [Synth 8-3936] Found unconnected internal register 'ADDRESS_reg' and it is trimmed from '18' to '8' bits. [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (2#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'processor' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCRegister' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v:1]
	Parameter pc_reset bound to: 3'b000 
	Parameter pc_inc bound to: 3'b001 
	Parameter pc_loop bound to: 3'b010 
	Parameter pc_if bound to: 3'b011 
	Parameter pc_default bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v:18]
INFO: [Synth 8-6155] done synthesizing module 'PCRegister' (4#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v:1]
INFO: [Synth 8-6157] synthesizing module 'MOutRegister' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MOutRegister' (5#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDRegister' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDRegister' (6#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v:1]
INFO: [Synth 8-6157] synthesizing module 'SRegister' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SRegister' (7#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:1]
	Parameter none bound to: 4'b0000 
	Parameter ADD bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter PASSBTOC bound to: 4'b0011 
	Parameter DECAC bound to: 4'b0100 
	Parameter LSHIFT1 bound to: 4'b0101 
	Parameter LSHIFT2 bound to: 4'b0110 
	Parameter LSHIFT8 bound to: 4'b0111 
	Parameter RSHIFT1 bound to: 4'b1000 
	Parameter RSHIFT4 bound to: 4'b1001 
	Parameter RESET bound to: 4'b1011 
	Parameter ADD256_ALU bound to: 4'b1100 
	Parameter SUB256_ALU bound to: 4'b1101 
	Parameter MUL bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:32]
WARNING: [Synth 8-567] referenced signal 'A' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:1]
	Parameter R1 bound to: 4'b1000 
	Parameter R2 bound to: 4'b1001 
	Parameter R3 bound to: 4'b0101 
	Parameter R4 bound to: 4'b0100 
	Parameter L bound to: 4'b0011 
	Parameter E bound to: 4'b0010 
	Parameter MDR bound to: 4'b0001 
	Parameter none_M bound to: 4'b0000 
WARNING: [Synth 8-567] referenced signal 'r1' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
WARNING: [Synth 8-567] referenced signal 'r2' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
WARNING: [Synth 8-567] referenced signal 'r3' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
WARNING: [Synth 8-567] referenced signal 'r4' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
WARNING: [Synth 8-567] referenced signal 'l' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
WARNING: [Synth 8-567] referenced signal 'e' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
WARNING: [Synth 8-567] referenced signal 'mdr' should be on the sensitivity list [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (9#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v:1]
	Parameter MAR bound to: 8'b10000000 
	Parameter MDR bound to: 8'b01000000 
	Parameter L bound to: 8'b00100000 
	Parameter R1 bound to: 8'b00010000 
	Parameter R2 bound to: 8'b00001000 
	Parameter R3 bound to: 8'b00000100 
	Parameter R4 bound to: 8'b00000010 
	Parameter E bound to: 8'b00000001 
	Parameter none_D bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (10#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v:1]
	Parameter none_ALU bound to: 4'b0000 
	Parameter ADD bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter PASSBTOC bound to: 4'b0011 
	Parameter DECAC bound to: 4'b0100 
	Parameter LSHIFT1 bound to: 4'b0101 
	Parameter LSHIFT2 bound to: 4'b0110 
	Parameter LSHIFT8 bound to: 4'b0111 
	Parameter RSHIFT1 bound to: 4'b1000 
	Parameter RSHIFT4 bound to: 4'b1001 
	Parameter RESET bound to: 4'b1011 
	Parameter ADD256_ALU bound to: 4'b1100 
	Parameter SUB256_ALU bound to: 4'b1101 
	Parameter MUL bound to: 4'b1110 
	Parameter R1_M bound to: 4'b1000 
	Parameter R2_M bound to: 4'b1001 
	Parameter R3_M bound to: 4'b0101 
	Parameter R4_M bound to: 4'b0100 
	Parameter L_M bound to: 4'b0011 
	Parameter E_M bound to: 4'b0010 
	Parameter MDR_M bound to: 4'b0001 
	Parameter none_M bound to: 4'b0000 
	Parameter MAR_D bound to: 8'b10000000 
	Parameter MDR_D bound to: 8'b01000000 
	Parameter L_D bound to: 8'b00100000 
	Parameter R1_D bound to: 8'b00010000 
	Parameter R2_D bound to: 8'b00001000 
	Parameter R3_D bound to: 8'b00000100 
	Parameter R4_D bound to: 8'b00000010 
	Parameter E_D bound to: 8'b00000001 
	Parameter none_D bound to: 8'b00000000 
	Parameter pc_reset bound to: 3'b000 
	Parameter pc_inc bound to: 3'b001 
	Parameter pc_loop bound to: 3'b010 
	Parameter pc_if bound to: 3'b011 
	Parameter pc_default bound to: 3'b100 
	Parameter inc_on bound to: 1'b1 
	Parameter inc_off bound to: 1'b0 
	Parameter iram_fetch_on bound to: 1'b1 
	Parameter iram_fetch_off bound to: 1'b0 
	Parameter DRAM_read_on bound to: 1'b1 
	Parameter DRAM_read_off bound to: 1'b0 
	Parameter DRAM_write_on bound to: 1'b1 
	Parameter DRAM_write_off bound to: 1'b0 
	Parameter END1 bound to: 7'b0000001 
	Parameter FETCH0 bound to: 7'b0000010 
	Parameter FETCH1 bound to: 7'b0000011 
	Parameter FETCH2 bound to: 7'b0000100 
	Parameter LDAC2 bound to: 7'b0000101 
	Parameter STAC2 bound to: 7'b0000110 
	Parameter NOP bound to: 8'b00000000 
	Parameter CLAC bound to: 8'b00000001 
	Parameter LDAC bound to: 8'b00000010 
	Parameter STAC bound to: 8'b00000011 
	Parameter INAC bound to: 8'b00000100 
	Parameter DCAC bound to: 8'b00000101 
	Parameter ADD256 bound to: 8'b00000110 
	Parameter SUB256 bound to: 8'b00000111 
	Parameter SUBL bound to: 8'b00001000 
	Parameter SUBBE bound to: 8'b00001001 
	Parameter DIV2 bound to: 8'b00001010 
	Parameter DIV16 bound to: 8'b00001011 
	Parameter MUL2 bound to: 8'b00001100 
	Parameter MUL4 bound to: 8'b00001101 
	Parameter MULL bound to: 8'b00001110 
	Parameter ADDR1 bound to: 8'b00001111 
	Parameter ADDR3 bound to: 8'b00010000 
	Parameter ADDL bound to: 8'b00010001 
	Parameter MVACL bound to: 8'b00010010 
	Parameter MVACE bound to: 8'b00010011 
	Parameter MVACR1 bound to: 8'b00010100 
	Parameter MVACR2 bound to: 8'b00010101 
	Parameter MVACR3 bound to: 8'b00010110 
	Parameter MVACR4 bound to: 8'b00010111 
	Parameter MVACAR bound to: 8'b00011000 
	Parameter MVEAC bound to: 8'b00011001 
	Parameter MVR1AC bound to: 8'b00011010 
	Parameter MVR2AC bound to: 8'b00011011 
	Parameter MVR3AC bound to: 8'b00011100 
	Parameter MVR4AC bound to: 8'b00011101 
	Parameter JMPZ bound to: 8'b00011110 
	Parameter JMPN bound to: 8'b00011111 
	Parameter END bound to: 8'b00100000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v:107]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (11#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (12#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (13#1) [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v:2]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[17]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[16]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[15]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[14]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[13]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[12]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[11]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[10]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[9]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port ir[8]
WARNING: [Synth 8-3331] design ALU has unconnected port clk
WARNING: [Synth 8-3331] design Memory has unconnected port clk
WARNING: [Synth 8-3331] design Memory has unconnected port address[17]
WARNING: [Synth 8-3331] design Memory has unconnected port address[16]
WARNING: [Synth 8-3331] design Memory has unconnected port address[15]
WARNING: [Synth 8-3331] design Memory has unconnected port address[14]
WARNING: [Synth 8-3331] design Memory has unconnected port address[13]
WARNING: [Synth 8-3331] design Memory has unconnected port address[12]
WARNING: [Synth 8-3331] design Memory has unconnected port address[11]
WARNING: [Synth 8-3331] design Memory has unconnected port address[10]
WARNING: [Synth 8-3331] design Memory has unconnected port address[9]
WARNING: [Synth 8-3331] design Memory has unconnected port address[8]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[17]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[16]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[15]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[14]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[13]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[12]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[11]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[10]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[9]
WARNING: [Synth 8-3331] design DMemory has unconnected port Din[8]
WARNING: [Synth 8-3331] design DMemory has unconnected port address[17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 434.816 ; gain = 177.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 434.816 ; gain = 177.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 434.816 ; gain = 177.805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:35]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
INFO: [Synth 8-5546] ROM "Z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlUnit'
INFO: [Synth 8-5546] ROM "mux_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'd_reg' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    END1 |                            00001 |                          0000001
                  FETCH1 |                            00010 |                          0000011
                  FETCH2 |                            00100 |                          0000100
                   LDAC2 |                            01000 |                          0000101
                   STAC2 |                            10000 |                          0000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ControlUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 452.258 ; gain = 195.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 5     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	             648K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	  15 Input     18 Bit        Muxes := 1     
	 134 Input      8 Bit        Muxes := 1     
	  34 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  34 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  34 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	  34 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	  34 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DMemory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             648K Bit         RAMs := 1     
Module Memory 
Detailed RTL Component Info : 
+---Muxes : 
	 134 Input      8 Bit        Muxes := 1     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module PCRegister 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   6 Input     18 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module MDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module SRegister 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	  15 Input     18 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ControlUnit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  34 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  34 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  34 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	  34 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  34 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'Pro/MAR/d_reg' and it is trimmed from '18' to '17' bits. [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v:9]
WARNING: [Synth 8-3936] Found unconnected internal register 'Pro/mdr/d_reg' and it is trimmed from '18' to '8' bits. [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v:11]
INFO: [Synth 8-5546] ROM "Pro/Decoder/r1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/r2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/r3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/r4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/mdr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pro/Decoder/mar" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP Pro/ALU/data0, operation Mode is: C+A*B.
DSP Report: operator Pro/ALU/data0 is absorbed into DSP Pro/ALU/data0.
DSP Report: operator Pro/ALU/data0 is absorbed into DSP Pro/ALU/data0.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__7) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__8) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__9) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__10) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__11) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__12) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__13) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Dram/memory_reg_mux_sel__14) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[17]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[16]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[15]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[14]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[13]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[12]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[11]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[10]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[9]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/PC/d_reg[8]) is unused and will be removed from module TopModule.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 600.977 ; gain = 343.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|TopModule   | Pro/CU/alu_sig | 64x4          | LUT            | 
+------------+----------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DMemory:    | memory_reg | 128 K x 8(READ_FIRST)  | W |   | 128 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 24     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | C+A*B       | 18     | 17     | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_4__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_5__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_6__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Dram/memory_reg_1_7__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 600.977 ; gain = 343.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DMemory:    | memory_reg | 128 K x 8(READ_FIRST)  | W |   | 128 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 24     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Iram/d_reg[7]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Iram/d_reg[6]) is unused and will be removed from module TopModule.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_4__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_5__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_6__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Dram/memory_reg_1_7__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 600.977 ; gain = 343.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[0] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[1] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[2] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[3] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[4] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[5] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[6] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[7] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[8] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[9] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[10] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[11] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[12] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[13] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net marOut[14] is driving 42 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[14]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[13]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[12]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[11]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[10]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[9]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[8]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[7]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[6]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[5]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[4]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[3]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[2]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[1]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Pro/MAR/d_reg[0]) is unused and will be removed from module TopModule.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 600.977 ; gain = 343.965
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[17] with 1st driver pin 'Pro/AC/d_reg[17]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[17] with 2nd driver pin 'Pro/ALU/data_reg[17]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[16] with 1st driver pin 'Pro/AC/d_reg[16]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[16] with 2nd driver pin 'Pro/ALU/data_reg[16]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[15] with 1st driver pin 'Pro/AC/d_reg[15]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[15] with 2nd driver pin 'Pro/ALU/data_reg[15]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[14] with 1st driver pin 'Pro/AC/d_reg[14]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[14] with 2nd driver pin 'Pro/ALU/data_reg[14]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[13] with 1st driver pin 'Pro/AC/d_reg[13]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[13] with 2nd driver pin 'Pro/ALU/data_reg[13]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[12] with 1st driver pin 'Pro/AC/d_reg[12]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[12] with 2nd driver pin 'Pro/ALU/data_reg[12]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[11] with 1st driver pin 'Pro/AC/d_reg[11]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[11] with 2nd driver pin 'Pro/ALU/data_reg[11]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[10] with 1st driver pin 'Pro/AC/d_reg[10]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[10] with 2nd driver pin 'Pro/ALU/data_reg[10]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[9] with 1st driver pin 'Pro/AC/d_reg[9]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[9] with 2nd driver pin 'Pro/ALU/data_reg[9]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[8] with 1st driver pin 'Pro/AC/d_reg[8]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[8] with 2nd driver pin 'Pro/ALU/data_reg[8]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[7] with 1st driver pin 'Pro/AC/d_reg[7]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Pro/aluOut[7] with 2nd driver pin 'Pro/ALU/data_reg[7]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[6] with 1st driver pin 'Pro/AC/d_reg[6]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[6] with 2nd driver pin 'Pro/ALU/data_reg[6]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[5] with 1st driver pin 'Pro/AC/d_reg[5]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[5] with 2nd driver pin 'Pro/ALU/data_reg[5]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[4] with 1st driver pin 'Pro/AC/d_reg[4]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[4] with 2nd driver pin 'Pro/ALU/data_reg[4]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[3] with 1st driver pin 'Pro/AC/d_reg[3]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[3] with 2nd driver pin 'Pro/ALU/data_reg[3]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[2] with 1st driver pin 'Pro/AC/d_reg[2]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[2] with 2nd driver pin 'Pro/ALU/data_reg[2]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[1] with 1st driver pin 'Pro/AC/d_reg[1]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[1] with 2nd driver pin 'Pro/ALU/data_reg[1]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[0] with 1st driver pin 'Pro/AC/d_reg[0]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data9[0] with 2nd driver pin 'Pro/ALU/data_reg[0]/Q' [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v:28]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       18|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 600.977 ; gain = 343.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 600.977 ; gain = 343.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 600.977 ; gain = 343.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 600.977 ; gain = 343.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 600.977 ; gain = 343.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    26|
|3     |DSP48E1  |     1|
|4     |LUT1     |    15|
|5     |LUT2     |    40|
|6     |LUT3     |    50|
|7     |LUT4     |    39|
|8     |LUT5     |    75|
|9     |LUT6     |   126|
|10    |MUXF7    |    18|
|11    |MUXF8    |     4|
|12    |RAMB36E1 |    24|
|13    |FDRE     |   279|
|14    |LD       |    25|
|15    |IBUF     |     2|
+------+---------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   725|
|2     |  Dram   |DMemory     |    48|
|3     |  Iram   |Memory      |    37|
|4     |  Pro    |processor   |   632|
|5     |    AC   |SRegister   |    24|
|6     |    ALU  |ALU         |    50|
|7     |    CU   |ControlUnit |   292|
|8     |    E__0 |Register    |    18|
|9     |    L    |Register_0  |    18|
|10    |    MAR  |Register_1  |   102|
|11    |    PC   |PCRegister  |    48|
|12    |    R1   |Register_2  |    18|
|13    |    R2   |Register_3  |    18|
|14    |    R3   |Register_4  |    18|
|15    |    R4   |Register_5  |    18|
|16    |    mdr  |MDRegister  |     8|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 600.977 ; gain = 343.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 36 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 600.977 ; gain = 343.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 600.977 ; gain = 343.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  LD => LDCE: 25 instances

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 83 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 663.027 ; gain = 419.043
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 663.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul  5 11:17:29 2022...
