Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Tue Nov 26 22:17:53 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       19          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/clkdiv_0/inst/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   45          inf        0.000                      0                   45           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.006ns  (logic 5.667ns (40.458%)  route 8.340ns (59.542%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bin_IBUF[2]_inst/O
                         net (fo=2, routed)           2.219     3.670    design_1_i/CLA_4bit_0/A[2]
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.794 r  design_1_i/CLA_4bit_0/S[3]_INST_0_i_1/O
                         net (fo=2, routed)           1.092     4.886    design_1_i/CLA_4bit_0/inst/cin[3]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.124     5.010 r  design_1_i/CLA_4bit_0/S[3]_INST_0/O
                         net (fo=5, routed)           0.627     5.637    design_1_i/split_digit_0/full_result[3]
    SLICE_X42Y54         LUT4 (Prop_lut4_I3_O)        0.124     5.761 f  design_1_i/split_digit_0/right_digit[1]_INST_0/O
                         net (fo=1, routed)           0.801     6.562    design_1_i/mux4_1_0/inst/I0[1]
    SLICE_X42Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.686 f  design_1_i/mux4_1_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           1.256     7.942    design_1_i/seg_decoder_0/in[1]
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.124     8.066 r  design_1_i/seg_decoder_0/out[4]_INST_0/O
                         net (fo=1, routed)           2.345    10.411    cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    14.006 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.006    cat[4]
    M17                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.723ns  (logic 5.601ns (40.814%)  route 8.122ns (59.186%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bin_IBUF[2]_inst/O
                         net (fo=2, routed)           2.219     3.670    design_1_i/CLA_4bit_0/A[2]
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.794 r  design_1_i/CLA_4bit_0/S[3]_INST_0_i_1/O
                         net (fo=2, routed)           1.092     4.886    design_1_i/CLA_4bit_0/inst/cin[3]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.124     5.010 r  design_1_i/CLA_4bit_0/S[3]_INST_0/O
                         net (fo=5, routed)           0.627     5.637    design_1_i/split_digit_0/full_result[3]
    SLICE_X42Y54         LUT4 (Prop_lut4_I3_O)        0.124     5.761 r  design_1_i/split_digit_0/right_digit[1]_INST_0/O
                         net (fo=1, routed)           0.801     6.562    design_1_i/mux4_1_0/inst/I0[1]
    SLICE_X42Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.686 r  design_1_i/mux4_1_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           1.270     7.956    design_1_i/seg_decoder_0/in[1]
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.080 r  design_1_i/seg_decoder_0/out[6]_INST_0/O
                         net (fo=1, routed)           2.113    10.193    cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    13.723 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.723    cat[6]
    H18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.257ns  (logic 5.584ns (42.122%)  route 7.673ns (57.878%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bin_IBUF[2]_inst/O
                         net (fo=2, routed)           2.219     3.670    design_1_i/CLA_4bit_0/A[2]
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.794 r  design_1_i/CLA_4bit_0/S[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.870     4.664    design_1_i/CLA_4bit_0/inst/cin[3]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.788 r  design_1_i/CLA_4bit_0/Cout_INST_0/O
                         net (fo=5, routed)           0.973     5.761    design_1_i/split_digit_0/full_result[4]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.885 r  design_1_i/split_digit_0/right_digit[3]_INST_0/O
                         net (fo=1, routed)           0.768     6.653    design_1_i/mux4_1_0/inst/I0[3]
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.777 r  design_1_i/mux4_1_0/inst/Y[3]_INST_0/O
                         net (fo=7, routed)           0.766     7.543    design_1_i/seg_decoder_0/in[3]
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.124     7.667 r  design_1_i/seg_decoder_0/out[3]_INST_0/O
                         net (fo=1, routed)           2.077     9.744    cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    13.257 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.257    cat[3]
    J15                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.208ns  (logic 5.592ns (42.340%)  route 7.615ns (57.660%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bin_IBUF[2]_inst/O
                         net (fo=2, routed)           2.219     3.670    design_1_i/CLA_4bit_0/A[2]
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.794 r  design_1_i/CLA_4bit_0/S[3]_INST_0_i_1/O
                         net (fo=2, routed)           1.092     4.886    design_1_i/CLA_4bit_0/inst/cin[3]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.124     5.010 r  design_1_i/CLA_4bit_0/S[3]_INST_0/O
                         net (fo=5, routed)           0.630     5.640    design_1_i/split_digit_0/full_result[3]
    SLICE_X42Y54         LUT4 (Prop_lut4_I3_O)        0.124     5.764 r  design_1_i/split_digit_0/left_digit[0]_INST_0/O
                         net (fo=1, routed)           0.806     6.569    design_1_i/mux4_1_0/inst/I1[0]
    SLICE_X42Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.693 r  design_1_i/mux4_1_0/inst/Y[0]_INST_0/O
                         net (fo=7, routed)           0.860     7.554    design_1_i/seg_decoder_0/in[0]
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.124     7.678 r  design_1_i/seg_decoder_0/out[5]_INST_0/O
                         net (fo=1, routed)           2.009     9.686    cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521    13.208 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.208    cat[5]
    J16                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.169ns  (logic 5.605ns (42.559%)  route 7.564ns (57.441%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bin_IBUF[2]_inst/O
                         net (fo=2, routed)           2.219     3.670    design_1_i/CLA_4bit_0/A[2]
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.794 r  design_1_i/CLA_4bit_0/S[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.870     4.664    design_1_i/CLA_4bit_0/inst/cin[3]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.788 r  design_1_i/CLA_4bit_0/Cout_INST_0/O
                         net (fo=5, routed)           0.973     5.761    design_1_i/split_digit_0/full_result[4]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.885 r  design_1_i/split_digit_0/right_digit[3]_INST_0/O
                         net (fo=1, routed)           0.768     6.653    design_1_i/mux4_1_0/inst/I0[3]
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.777 r  design_1_i/mux4_1_0/inst/Y[3]_INST_0/O
                         net (fo=7, routed)           0.824     7.601    design_1_i/seg_decoder_0/in[3]
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.725 r  design_1_i/seg_decoder_0/out[2]_INST_0/O
                         net (fo=1, routed)           1.910     9.635    cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    13.169 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.169    cat[2]
    J18                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.922ns  (logic 5.586ns (43.232%)  route 7.336ns (56.768%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bin_IBUF[2]_inst/O
                         net (fo=2, routed)           2.219     3.670    design_1_i/CLA_4bit_0/A[2]
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.794 r  design_1_i/CLA_4bit_0/S[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.870     4.664    design_1_i/CLA_4bit_0/inst/cin[3]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.788 r  design_1_i/CLA_4bit_0/Cout_INST_0/O
                         net (fo=5, routed)           0.973     5.761    design_1_i/split_digit_0/full_result[4]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.885 r  design_1_i/split_digit_0/right_digit[3]_INST_0/O
                         net (fo=1, routed)           0.768     6.653    design_1_i/mux4_1_0/inst/I0[3]
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.777 r  design_1_i/mux4_1_0/inst/Y[3]_INST_0/O
                         net (fo=7, routed)           0.832     7.609    design_1_i/seg_decoder_0/in[3]
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.733 r  design_1_i/seg_decoder_0/out[1]_INST_0/O
                         net (fo=1, routed)           1.673     9.407    cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    12.922 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.922    cat[1]
    H15                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.794ns  (logic 5.632ns (44.019%)  route 7.162ns (55.981%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bin_IBUF[2]_inst/O
                         net (fo=2, routed)           2.219     3.670    design_1_i/CLA_4bit_0/A[2]
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.794 r  design_1_i/CLA_4bit_0/S[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.870     4.664    design_1_i/CLA_4bit_0/inst/cin[3]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.788 r  design_1_i/CLA_4bit_0/Cout_INST_0/O
                         net (fo=5, routed)           0.973     5.761    design_1_i/split_digit_0/full_result[4]
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.885 r  design_1_i/split_digit_0/right_digit[3]_INST_0/O
                         net (fo=1, routed)           0.768     6.653    design_1_i/mux4_1_0/inst/I0[3]
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.777 r  design_1_i/mux4_1_0/inst/Y[3]_INST_0/O
                         net (fo=7, routed)           0.665     7.442    design_1_i/seg_decoder_0/in[3]
    SLICE_X42Y59         LUT5 (Prop_lut5_I2_O)        0.124     7.566 r  design_1_i/seg_decoder_0/out[0]_INST_0/O
                         net (fo=1, routed)           1.668     9.233    cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    12.794 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.794    cat[0]
    K14                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segan[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.507ns  (logic 4.123ns (54.918%)  route 3.384ns (45.082%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/out_reg[0]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/counter_0/inst/out_reg[0]/Q
                         net (fo=8, routed)           0.891     1.347    design_1_i/encoder2_4_0/in[0]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.471 r  design_1_i/encoder2_4_0/out[0]_INST_0/O
                         net (fo=1, routed)           2.493     3.964    segan_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543     7.507 r  segan_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.507    segan[0]
    K19                                                               r  segan[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segan[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.190ns  (logic 4.093ns (56.935%)  route 3.096ns (43.065%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/out_reg[0]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/counter_0/inst/out_reg[0]/Q
                         net (fo=8, routed)           0.893     1.349    design_1_i/encoder2_4_0/in[0]
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124     1.473 r  design_1_i/encoder2_4_0/out[1]_INST_0/O
                         net (fo=1, routed)           2.203     3.676    segan_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513     7.190 r  segan_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.190    segan[1]
    H17                                                               r  segan[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clkdiv_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clkdiv_0/inst/count_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.530ns  (logic 2.728ns (60.218%)  route 1.802ns (39.782%))
  Logic Levels:           9  (CARRY4=6 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE                         0.000     0.000 r  design_1_i/clkdiv_0/inst/count_reg[3]/C
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/clkdiv_0/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.810     1.266    design_1_i/clkdiv_0/inst/count_reg[3]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124     1.390 r  design_1_i/clkdiv_0/inst/tc_carry_i_3/O
                         net (fo=1, routed)           0.000     1.390    design_1_i/clkdiv_0/inst/tc_carry_i_3_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.940 r  design_1_i/clkdiv_0/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     1.940    design_1_i/clkdiv_0/inst/tc_carry_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.097 f  design_1_i/clkdiv_0/inst/tc_carry__0/CO[1]
                         net (fo=18, routed)          0.992     3.089    design_1_i/clkdiv_0/inst/tc
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.329     3.418 r  design_1_i/clkdiv_0/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.418    design_1_i/clkdiv_0/inst/count[0]_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.968 r  design_1_i/clkdiv_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.968    design_1_i/clkdiv_0/inst/count_reg[0]_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.082 r  design_1_i/clkdiv_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.082    design_1_i/clkdiv_0/inst/count_reg[4]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.196 r  design_1_i/clkdiv_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.196    design_1_i/clkdiv_0/inst/count_reg[8]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.530 r  design_1_i/clkdiv_0/inst/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.530    design_1_i/clkdiv_0/inst/count_reg[12]_i_1_n_6
    SLICE_X40Y62         FDCE                                         r  design_1_i/clkdiv_0/inst/count_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/counter_0/inst/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.022%)  route 0.190ns (50.978%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/out_reg[0]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/out_reg[0]/Q
                         net (fo=8, routed)           0.190     0.331    design_1_i/counter_0/inst/out[0]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.042     0.373 r  design_1_i/counter_0/inst/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    design_1_i/counter_0/inst/p_0_in[1]
    SLICE_X43Y59         FDRE                                         r  design_1_i/counter_0/inst/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/counter_0/inst/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.428%)  route 0.190ns (50.572%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  design_1_i/counter_0/inst/out_reg[0]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/counter_0/inst/out_reg[0]/Q
                         net (fo=8, routed)           0.190     0.331    design_1_i/counter_0/inst/out[0]
    SLICE_X43Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.376 r  design_1_i/counter_0/inst/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    design_1_i/counter_0/inst/p_0_in[0]
    SLICE_X43Y59         FDRE                                         r  design_1_i/counter_0/inst/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clkdiv_0/inst/clk_div_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clkdiv_0/inst/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  design_1_i/clkdiv_0/inst/clk_div_reg/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/clkdiv_0/inst/clk_div_reg/Q
                         net (fo=3, routed)           0.175     0.339    design_1_i/clkdiv_0/inst/clk_div
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.384 r  design_1_i/clkdiv_0/inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     0.384    design_1_i/clkdiv_0/inst/clk_div_i_1_n_0
    SLICE_X42Y59         FDCE                                         r  design_1_i/clkdiv_0/inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clkdiv_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clkdiv_0/inst/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE                         0.000     0.000 r  design_1_i/clkdiv_0/inst/count_reg[7]/C
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clkdiv_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.172     0.313    design_1_i/clkdiv_0/inst/count_reg[7]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  design_1_i/clkdiv_0/inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    design_1_i/clkdiv_0/inst/count[4]_i_2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  design_1_i/clkdiv_0/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    design_1_i/clkdiv_0/inst/count_reg[4]_i_1_n_4
    SLICE_X40Y60         FDCE                                         r  design_1_i/clkdiv_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clkdiv_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clkdiv_0/inst/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE                         0.000     0.000 r  design_1_i/clkdiv_0/inst/count_reg[11]/C
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clkdiv_0/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.173     0.314    design_1_i/clkdiv_0/inst/count_reg[11]
    SLICE_X40Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  design_1_i/clkdiv_0/inst/count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.359    design_1_i/clkdiv_0/inst/count[8]_i_2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  design_1_i/clkdiv_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    design_1_i/clkdiv_0/inst/count_reg[8]_i_1_n_4
    SLICE_X40Y61         FDCE                                         r  design_1_i/clkdiv_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clkdiv_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clkdiv_0/inst/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE                         0.000     0.000 r  design_1_i/clkdiv_0/inst/count_reg[15]/C
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clkdiv_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.173     0.314    design_1_i/clkdiv_0/inst/count_reg[15]
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  design_1_i/clkdiv_0/inst/count[12]_i_2/O
                         net (fo=1, routed)           0.000     0.359    design_1_i/clkdiv_0/inst/count[12]_i_2_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  design_1_i/clkdiv_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    design_1_i/clkdiv_0/inst/count_reg[12]_i_1_n_4
    SLICE_X40Y62         FDCE                                         r  design_1_i/clkdiv_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clkdiv_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clkdiv_0/inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE                         0.000     0.000 r  design_1_i/clkdiv_0/inst/count_reg[3]/C
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clkdiv_0/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    design_1_i/clkdiv_0/inst/count_reg[3]
    SLICE_X40Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  design_1_i/clkdiv_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     0.359    design_1_i/clkdiv_0/inst/count[0]_i_3_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  design_1_i/clkdiv_0/inst/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    design_1_i/clkdiv_0/inst/count_reg[0]_i_1_n_4
    SLICE_X40Y59         FDCE                                         r  design_1_i/clkdiv_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clkdiv_0/inst/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clkdiv_0/inst/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE                         0.000     0.000 r  design_1_i/clkdiv_0/inst/count_reg[4]/C
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clkdiv_0/inst/count_reg[4]/Q
                         net (fo=2, routed)           0.184     0.325    design_1_i/clkdiv_0/inst/count_reg[4]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.370 r  design_1_i/clkdiv_0/inst/count[4]_i_5/O
                         net (fo=1, routed)           0.000     0.370    design_1_i/clkdiv_0/inst/count[4]_i_5_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.440 r  design_1_i/clkdiv_0/inst/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.440    design_1_i/clkdiv_0/inst/count_reg[4]_i_1_n_7
    SLICE_X40Y60         FDCE                                         r  design_1_i/clkdiv_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clkdiv_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clkdiv_0/inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE                         0.000     0.000 r  design_1_i/clkdiv_0/inst/count_reg[0]/C
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/clkdiv_0/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    design_1_i/clkdiv_0/inst/count_reg[0]
    SLICE_X40Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  design_1_i/clkdiv_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.371    design_1_i/clkdiv_0/inst/count[0]_i_6_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.441 r  design_1_i/clkdiv_0/inst/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.441    design_1_i/clkdiv_0/inst/count_reg[0]_i_1_n_7
    SLICE_X40Y59         FDCE                                         r  design_1_i/clkdiv_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clkdiv_0/inst/count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clkdiv_0/inst/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE                         0.000     0.000 r  design_1_i/clkdiv_0/inst/count_reg[12]/C
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clkdiv_0/inst/count_reg[12]/Q
                         net (fo=2, routed)           0.185     0.326    design_1_i/clkdiv_0/inst/count_reg[12]
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  design_1_i/clkdiv_0/inst/count[12]_i_5/O
                         net (fo=1, routed)           0.000     0.371    design_1_i/clkdiv_0/inst/count[12]_i_5_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.441 r  design_1_i/clkdiv_0/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.441    design_1_i/clkdiv_0/inst/count_reg[12]_i_1_n_7
    SLICE_X40Y62         FDCE                                         r  design_1_i/clkdiv_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------





