# Updated Hierarchical Wrapper System Documentation

## ğŸ—ï¸ **Updated Wrapper Architecture**

This document describes the **updated hierarchical wrapper approach** for the dot product system with the new structure as requested:

1. **Input Memory Wrapper**: Contains mem1 + mem2 + mem_reader
2. **Dot Product**: Standalone module  
3. **Output Memory Wrapper**: Contains mem_writer + mem3
4. **Top Level**: Wraps all three components

## System Architecture Overview

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        FINAL TOP LEVEL SYSTEM                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚ Input Memory        â”‚    â”‚ Dot Product â”‚    â”‚ Output Memory       â”‚ â”‚
â”‚  â”‚ Wrapper             â”‚â”€â”€â”€â–¶â”‚ Pipeline    â”‚â”€â”€â”€â–¶â”‚ Wrapper             â”‚ â”‚
â”‚  â”‚ (mem1+mem2+reader)  â”‚    â”‚ (Compute)   â”‚    â”‚ (writer+mem3)       â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚           â”‚                           â”‚                     â”‚           â”‚
â”‚           â–¼                           â–¼                     â–¼           â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚ mem1 + mem2 +       â”‚    â”‚ Vector Data â”‚    â”‚ mem_writer +        â”‚ â”‚
â”‚  â”‚ mem_reader          â”‚    â”‚ Stream      â”‚    â”‚ mem3                â”‚ â”‚
â”‚  â”‚ (Complete Input     â”‚    â”‚             â”‚    â”‚ (Complete Output    â”‚ â”‚
â”‚  â”‚  Processing)        â”‚    â”‚             â”‚    â”‚  Processing)        â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Updated Wrapper Structure

### **1. Input Memory Wrapper** (`input_memory_wrapper.v`)

**Contains**: mem1 + mem2 + mem_reader + mem_controller

**Purpose**: Complete input processing - write data to memories and read vectors

**Interface**:
```verilog
module input_memory_wrapper #(
    parameter DATA_WIDTH = 8,
    parameter VECTOR_WIDTH = 4,
    parameter DEPTH = VECTOR_WIDTH * DATA_WIDTH,
    parameter ADDR_WIDTH = 5
)(
    input clk, rst_n,
    // Write interface
    input write_en, write_addr, data_a, data_b,
    // Read interface  
    input start_reading,
    output reading_done, mem1_output, mem2_output, data_valid, element_count
);
```

**Internal Structure**:
```
Input Memory Wrapper
â”œâ”€â”€ mem_controller (writes to mem1 & mem2)
â”œâ”€â”€ mem1 (input vector A storage)
â”œâ”€â”€ mem2 (input vector B storage)
â””â”€â”€ mem_reader (reads from mem1 & mem2, streams data)
```

### **2. Dot Product Module** (`dotProduct.v`)

**Contains**: Standalone pipelined dot product computation

**Purpose**: Computes dot product of two vectors using multi-stage pipeline

**Interface**:
```verilog
module dotProduct #(
    parameter DATA_WIDTH = 8,
    parameter VECTOR_WIDTH = 4,
    parameter ADDR_WIDTH = 5,
    parameter RESULT_WIDTH = 2*DATA_WIDTH + $clog2(VECTOR_WIDTH)
)(
    input clk, rst_n,
    input mem1_output, mem2_output, data_valid,
    output dot_product_result, result_valid, processing_done
);
```

**Features**:
- VECTOR_WIDTH-stage pipeline
- Parallel processing capability
- Result validation

### **3. Output Memory Wrapper** (`output_memory_wrapper.v`)

**Contains**: mem_writer + mem3

**Purpose**: Complete output processing - store results and provide read access

**Interface**:
```verilog
module output_memory_wrapper #(
    parameter DATA_WIDTH = 8,
    parameter VECTOR_WIDTH = 4,
    parameter ADDR_WIDTH = 4,
    parameter MEM_SIZE = 64,
    parameter RESULT_WIDTH = 2*DATA_WIDTH + $clog2(VECTOR_WIDTH)
)(
    input clk, rst_n,
    // Write interface
    input dot_product_result, result_valid, processing_done,
    // Read interface
    input read_en, read_addr, output result_out,
    // Status
    output writer_busy, writer_done
);
```

**Internal Structure**:
```
Output Memory Wrapper
â”œâ”€â”€ mem_writer (manages result storage)
â””â”€â”€ mem3 (result storage and read access)
```

### **4. Top Level System** (`top_level_system.v`)

**Contains**: Input Memory Wrapper + Dot Product + Output Memory Wrapper

**Purpose**: Complete system integration with simple connections

**Interface**:
```verilog
module top_level_system #(
    parameter DATA_WIDTH = 8,
    parameter VECTOR_WIDTH = 4,
    parameter DEPTH = VECTOR_WIDTH * DATA_WIDTH,
    parameter ADDR_WIDTH = 5,
    parameter RESULT_WIDTH = 2*DATA_WIDTH + $clog2(VECTOR_WIDTH),
    parameter MEM3_ADDR_WIDTH = 4,
    parameter MEM3_SIZE = 64
)(
    input clk, rst_n,
    // Input interface
    input write_en, write_addr, data_a, data_b,
    input start_reading, output reading_done,
    // Output interface
    input read_en, read_addr, output result_out,
    // Status
    output writer_busy, writer_done
);
```

## Data Flow

### **1. Input Phase**
```
External Data â†’ Input Memory Wrapper â†’ mem1 & mem2 (via mem_controller)
```

### **2. Processing Phase**
```
mem1 & mem2 â†’ mem_reader â†’ Vector Stream â†’ Dot Product â†’ Result
```

### **3. Output Phase**
```
Result â†’ mem_writer â†’ mem3 â†’ External Read Access
```

## Key Features

### **âœ… Complete Input Processing**
- Input Memory Wrapper handles all input operations
- mem_controller manages writes to mem1 and mem2
- mem_reader provides vector streaming
- Single interface for all input operations

### **âœ… Standalone Computation**
- Dot Product module is independent
- Clean interface with vector stream input
- Result stream output
- Easy to test and verify

### **âœ… Complete Output Processing**
- Output Memory Wrapper handles all output operations
- mem_writer manages result storage
- mem3 provides read access
- Single interface for all output operations

### **âœ… Simple Top-Level Integration**
- Just three main components
- Clear data flow
- No complex state machines
- Easy to understand and debug

## File Structure

```
dotProduct/
â”œâ”€â”€ top_level_system.v              # âœ¨ Final system wrapper
â”œâ”€â”€ input_memory_wrapper.v          # âœ¨ Input wrapper (mem1+mem2+reader)
â”œâ”€â”€ output_memory_wrapper.v         # âœ¨ Output wrapper (writer+mem3)
â”œâ”€â”€ top_level_system_tb.v           # âœ¨ System testbench
â”œâ”€â”€ simulate_top_system.sh          # âœ¨ Simulation script
â”œâ”€â”€ dotProduct.v                    # âœ¨ Standalone dot product module
â”œâ”€â”€ mem_controller.v                # Memory write controller
â”œâ”€â”€ mem_reader.v                    # Memory read controller
â”œâ”€â”€ mem_writer.v                    # Result storage controller
â”œâ”€â”€ mem1.v, mem2.v, mem3.v          # Memory modules
â””â”€â”€ [other testbench files...]      # Individual module testbenches
```

## Usage Example

### **Complete System Operation**

```verilog
// 1. Initialize system
rst_n = 0; write_en = 0; start_reading = 0;
#10 rst_n = 1;

// 2. Write test vectors to input wrapper
write_en = 1;
write_addr = 0; data_a = 1; data_b = 1;  // Vector element 0
#10 write_addr = 1; data_a = 2; data_b = 1;  // Vector element 1
#10 write_addr = 2; data_a = 3; data_b = 1;  // Vector element 2
#10 write_addr = 3; data_a = 4; data_b = 1;  // Vector element 3
write_en = 0;

// 3. Start reading and processing
start_reading = 1;
#10 start_reading = 0;

// 4. Wait for completion
wait(reading_done);    // Input wrapper finished reading
wait(writer_done);     // Output wrapper finished writing

// 5. Read result from output wrapper
read_en = 1; read_addr = 0;
#10 read_en = 0;
// Result available at result_out (should be 10 for [1,2,3,4]Â·[1,1,1,1])
```

### **Individual Wrapper Usage**

```verilog
// Use input memory wrapper independently
input_memory_wrapper input_wrapper (
    .clk(clk), .rst_n(rst_n),
    .write_en(write_en), .write_addr(write_addr),
    .data_a(data_a), .data_b(data_b),
    .start_reading(start_reading),
    .reading_done(reading_done),
    .mem1_output(mem1_out), .mem2_output(mem2_out),
    .data_valid(data_valid), .element_count(element_count)
);

// Use output memory wrapper independently  
output_memory_wrapper output_wrapper (
    .clk(clk), .rst_n(rst_n),
    .dot_product_result(result),
    .result_valid(valid),
    .processing_done(done),
    .read_en(read_en), .read_addr(read_addr), .result_out(result_out),
    .writer_busy(busy), .writer_done(writer_done)
);
```

## Testing

### **Simulation Script**
```bash
# Run the updated wrapper system simulation
./simulate_top_system.sh
```

### **Test Cases**
1. **Simple Vectors**: [1,2,3,4]Â·[1,1,1,1] = 10
2. **Progressive Vectors**: [2,4,6,8]Â·[1,2,3,4] = 60
3. **Vectors with Zeros**: [0,5,0,3]Â·[2,0,4,1] = 3

### **Component Testing**
Each component can be tested independently:
- **Input Memory Wrapper**: Test complete input processing
- **Dot Product**: Test standalone computation
- **Output Memory Wrapper**: Test complete output processing
- **Top Level System**: Test end-to-end functionality

## Advantages of Updated Structure

### **âœ… Complete Processing Units**
- Input wrapper handles all input operations
- Output wrapper handles all output operations
- Clear separation of concerns
- Self-contained functionality

### **âœ… Simplified Integration**
- Only three main components in top-level
- Clear data flow between components
- Minimal connections
- Easy to understand

### **âœ… Better Modularity**
- Each wrapper is self-sufficient
- Easy to replace or modify individual wrappers
- Clear interfaces between components
- Independent testing capability

### **âœ… Improved Maintainability**
- Logical grouping of related functionality
- Clear boundaries between input, processing, and output
- Easy to debug individual components
- Simple to extend functionality

## Comparison with Previous Structure

| Aspect | Previous Structure | Updated Structure |
|--------|-------------------|-------------------|
| **Input Processing** | Scattered across modules | Complete in input wrapper |
| **Output Processing** | Scattered across modules | Complete in output wrapper |
| **Integration** | Multiple wrapper levels | Three main components |
| **Modularity** | Good | Excellent |
| **Maintainability** | Good | Excellent |
| **Testing** | Multiple test points | Clear test boundaries |

## System Benefits

### **âœ… For Developers**
- Clear understanding of system structure
- Easy to modify individual components
- Simple debugging process
- Straightforward testing

### **âœ… For Integration**
- Clean interfaces between components
- Minimal connection complexity
- Easy to connect to external systems
- Clear data flow

### **âœ… For Deployment**
- Simple synthesis process
- Clear resource allocation
- Easy to optimize individual components
- Straightforward verification

## Future Enhancements

### **Potential Improvements**
1. **Enhanced Error Handling**: Add error detection to each wrapper
2. **Performance Monitoring**: Add performance counters to each wrapper
3. **Configuration Interface**: Add runtime configuration to wrappers
4. **AXI Interfaces**: Add standard AXI4 interfaces to wrappers
5. **DMA Integration**: Add DMA capabilities to input/output wrappers

### **System Extensions**
1. **Multiple Vector Processing**: Process multiple vectors simultaneously
2. **Pipeline Optimization**: Optimize pipeline stages for better performance
3. **Memory Optimization**: Optimize memory usage and access patterns
4. **Real-time Processing**: Add real-time processing capabilities

## Conclusion

The updated hierarchical wrapper system provides an excellent balance between simplicity and functionality:

- âœ… **Complete Processing Units**: Each wrapper handles complete input/output processing
- âœ… **Simple Integration**: Only three main components in the top-level system
- âœ… **Clear Architecture**: Logical separation between input, processing, and output
- âœ… **Easy Maintenance**: Clear boundaries and self-contained functionality
- âœ… **Flexible Design**: Easy to modify, extend, or replace individual components

This structure is ideal for:
- **Production Systems**: Clear, maintainable architecture
- **Team Development**: Clear module boundaries and responsibilities
- **FPGA Deployment**: Simple synthesis and optimization
- **System Integration**: Clean interfaces for external connections
- **Future Development**: Easy to extend and modify

The system is ready for FPGA deployment and provides an excellent foundation for high-performance vector processing applications with maximum clarity and maintainability.
