# Common Cells

This repository contains common cells(Verilog) for use in projects.

## Module List

### Computer Arithmetic

| Name | Description | Status |
| :-: | :-: | :-: |
| `float_adder` | (32 bit) float point adder | finish |
| `float_mul` | (32 bit) float point multiplier | finish |
| `binary2bcd` | 8-bit binary to bcd | finish |
| `gcd` | GCD of 2 integers | *todo* |
| `alu` | basic alu | *todo* |
| `cordic` | calculate arctan using cordic algorithm | *todo* |
| `fft` | fast fourier transform | *todo* |


### Data Trans

| Name | Description | Status |
| :-: | :-: | :-: |
| `uart` | UART protocol(including sending and receiving module) | finish |
| `fifo_syn` | synchronous FIFO | *todo* |
| `fifo_asyn` | asynchronous FIFO | *todo* |

### Interconnect Specification

| Name | Description | Status |
| :-: | :-: | :-: |
| `ahb_lite` | simple implementation of AHB-Lite protocol | *todo* |

### Special Module

| Name | Description | Status |
| :-: | :-: | :-: |
| `fsm` | Finite state machine generated by py | *todo* |