Timing Analyzer report for uart_fifo
Tue Aug 25 16:39:34 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Setup: 'fifo:fifo_rx|r_fifo_count[0]'
 14. Slow 1200mV 85C Model Hold: 'fifo:fifo_rx|r_fifo_count[0]'
 15. Slow 1200mV 85C Model Hold: 'i_clk'
 16. Slow 1200mV 85C Model Recovery: 'i_clk'
 17. Slow 1200mV 85C Model Removal: 'i_clk'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'i_clk'
 26. Slow 1200mV 0C Model Setup: 'fifo:fifo_rx|r_fifo_count[0]'
 27. Slow 1200mV 0C Model Hold: 'fifo:fifo_rx|r_fifo_count[0]'
 28. Slow 1200mV 0C Model Hold: 'i_clk'
 29. Slow 1200mV 0C Model Recovery: 'i_clk'
 30. Slow 1200mV 0C Model Removal: 'i_clk'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'i_clk'
 38. Fast 1200mV 0C Model Setup: 'fifo:fifo_rx|r_fifo_count[0]'
 39. Fast 1200mV 0C Model Hold: 'i_clk'
 40. Fast 1200mV 0C Model Hold: 'fifo:fifo_rx|r_fifo_count[0]'
 41. Fast 1200mV 0C Model Recovery: 'i_clk'
 42. Fast 1200mV 0C Model Removal: 'i_clk'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uart_fifo                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.5%      ;
;     Processor 3            ;   1.3%      ;
;     Processor 4            ;   1.0%      ;
;     Processors 5-6         ;   0.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; fifo:fifo_rx|r_fifo_count[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { fifo:fifo_rx|r_fifo_count[0] } ;
; i_clk                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk }                        ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 154.01 MHz ; 154.01 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                   ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; i_clk                        ; -5.493 ; -286.738      ;
; fifo:fifo_rx|r_fifo_count[0] ; -0.293 ; -1.411        ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; fifo:fifo_rx|r_fifo_count[0] ; -0.155 ; -0.419        ;
; i_clk                        ; 0.339  ; 0.000         ;
+------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; i_clk ; -0.072 ; -0.072                ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; i_clk ; 0.567 ; 0.000                 ;
+-------+-------+-----------------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; i_clk                        ; -3.000 ; -210.568      ;
; fifo:fifo_rx|r_fifo_count[0] ; 0.437  ; 0.000         ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.493 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.699     ; 5.832      ;
; -5.409 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 5.350      ;
; -5.312 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.699     ; 5.651      ;
; -5.301 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 5.242      ;
; -5.228 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 5.169      ;
; -5.174 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.699     ; 5.513      ;
; -5.120 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 5.061      ;
; -5.061 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 5.002      ;
; -4.953 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.894      ;
; -4.743 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.684      ;
; -4.712 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.653      ;
; -4.685 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.278      ; 6.001      ;
; -4.608 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.549      ;
; -4.588 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.529      ;
; -4.569 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.278      ; 5.885      ;
; -4.562 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.503      ;
; -4.559 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.258      ; 5.855      ;
; -4.556 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 5.474      ;
; -4.547 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.488      ;
; -4.531 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.472      ;
; -4.485 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.426      ;
; -4.475 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 5.373      ;
; -4.449 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.390      ;
; -4.440 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 5.358      ;
; -4.429 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.370      ;
; -4.417 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 5.335      ;
; -4.415 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; r_sm_main.s_get_fifo_data                                                                                ; i_clk        ; i_clk       ; 1.000        ; -1.037     ; 4.376      ;
; -4.395 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.336      ;
; -4.388 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.329      ;
; -4.367 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 5.265      ;
; -4.364 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.305      ;
; -4.330 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_wr_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.271      ;
; -4.330 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_wr_index[2]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.271      ;
; -4.330 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.271      ;
; -4.330 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.271      ;
; -4.326 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.267      ;
; -4.301 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 5.219      ;
; -4.283 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.224      ;
; -4.280 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_wr_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.221      ;
; -4.280 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_wr_index[2]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.221      ;
; -4.280 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.221      ;
; -4.280 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.221      ;
; -4.275 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; r_sm_main.s_idle                                                                                         ; i_clk        ; i_clk       ; 1.000        ; -1.038     ; 4.235      ;
; -4.263 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.204      ;
; -4.256 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; r_sm_main.s_get_fifo_data                                                                                ; i_clk        ; i_clk       ; 1.000        ; -1.037     ; 4.217      ;
; -4.229 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_wr_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.170      ;
; -4.229 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_wr_index[2]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.170      ;
; -4.229 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.170      ;
; -4.229 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.170      ;
; -4.222 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.163      ;
; -4.171 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.278      ; 5.487      ;
; -4.160 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -1.057     ; 4.101      ;
; -4.124 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.278      ; 5.440      ;
; -4.116 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; r_sm_main.s_idle                                                                                         ; i_clk        ; i_clk       ; 1.000        ; -1.038     ; 4.076      ;
; -4.090 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; r_sm_main.s_get_fifo_data                                                                                ; i_clk        ; i_clk       ; 1.000        ; -1.037     ; 4.051      ;
; -4.087 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 5.005      ;
; -3.999 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.917      ;
; -3.979 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.897      ;
; -3.950 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; r_sm_main.s_idle                                                                                         ; i_clk        ; i_clk       ; 1.000        ; -1.038     ; 3.910      ;
; -3.891 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.809      ;
; -3.869 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.787      ;
; -3.865 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[5]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 4.427      ;
; -3.859 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.777      ;
; -3.809 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 4.707      ;
; -3.778 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 4.676      ;
; -3.753 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.671      ;
; -3.743 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.661      ;
; -3.606 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[2]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.441     ; 4.163      ;
; -3.588 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[4]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 4.150      ;
; -3.556 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[3]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 4.118      ;
; -3.555 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[6]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 4.117      ;
; -3.543 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[1]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.441     ; 4.100      ;
; -3.483 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 4.381      ;
; -3.421 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.339      ;
; -3.390 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.308      ;
; -3.333 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.251      ;
; -3.302 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.220      ;
; -3.276 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 4.210      ;
; -3.258 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 4.192      ;
; -3.252 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 4.191      ;
; -3.251 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 4.185      ;
; -3.250 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 4.184      ;
; -3.239 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[7]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.441     ; 3.796      ;
; -3.236 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[0]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.441     ; 3.793      ;
; -3.232 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 4.166      ;
; -3.226 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 4.165      ;
; -3.225 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 4.159      ;
; -3.224 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 4.163      ;
; -3.198 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 4.137      ;
; -3.176 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 4.115      ;
; -3.165 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 4.104      ;
; -3.150 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 4.089      ;
; -3.139 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 4.078      ;
; -3.036 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 3.970      ;
; -3.018 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 3.952      ;
; -3.012 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 3.951      ;
; -3.011 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 3.945      ;
; -2.985 ; uart_tx:transmitter|r_tx_data[4]                                                                         ; uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.395     ; 3.588      ;
; -2.984 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 3.923      ;
; -2.951 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 3.870      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'fifo:fifo_rx|r_fifo_count[0]'                                                                                          ;
+--------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node              ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+
; -0.293 ; uart_rx:receiver|r_rx_byte[6] ; r_fifo_rx_wr_data[6] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.400      ; 1.291      ;
; -0.290 ; uart_rx:receiver|r_rx_byte[5] ; r_fifo_rx_wr_data[5] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.403      ; 1.293      ;
; -0.194 ; uart_rx:receiver|r_rx_byte[3] ; r_fifo_rx_wr_data[3] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.559      ; 1.379      ;
; -0.171 ; uart_rx:receiver|r_rx_byte[7] ; r_fifo_rx_wr_data[7] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.367      ; 1.309      ;
; -0.162 ; uart_rx:receiver|r_rx_byte[1] ; r_fifo_rx_wr_data[1] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.403      ; 1.338      ;
; -0.154 ; uart_rx:receiver|r_rx_byte[0] ; r_fifo_rx_wr_data[0] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.402      ; 1.328      ;
; -0.106 ; uart_rx:receiver|r_rx_byte[2] ; r_fifo_rx_wr_data[2] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.547      ; 1.433      ;
; -0.041 ; uart_rx:receiver|r_rx_byte[4] ; r_fifo_rx_wr_data[4] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.556      ; 1.375      ;
+--------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'fifo:fifo_rx|r_fifo_count[0]'                                                                                           ;
+--------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node              ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+
; -0.155 ; uart_rx:receiver|r_rx_byte[4] ; r_fifo_rx_wr_data[4] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.857      ; 1.232      ;
; -0.150 ; uart_rx:receiver|r_rx_byte[3] ; r_fifo_rx_wr_data[3] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.860      ; 1.240      ;
; -0.095 ; uart_rx:receiver|r_rx_byte[2] ; r_fifo_rx_wr_data[2] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.848      ; 1.283      ;
; -0.010 ; uart_rx:receiver|r_rx_byte[6] ; r_fifo_rx_wr_data[6] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.696      ; 1.216      ;
; -0.009 ; uart_rx:receiver|r_rx_byte[5] ; r_fifo_rx_wr_data[5] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.698      ; 1.219      ;
; 0.007  ; uart_rx:receiver|r_rx_byte[0] ; r_fifo_rx_wr_data[0] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.697      ; 1.234      ;
; 0.027  ; uart_rx:receiver|r_rx_byte[7] ; r_fifo_rx_wr_data[7] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.658      ; 1.215      ;
; 0.034  ; uart_rx:receiver|r_rx_byte[1] ; r_fifo_rx_wr_data[1] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.698      ; 1.262      ;
+--------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                   ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; r_fifo_tx_wr_data[7]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.002      ;
; 0.346 ; r_fifo_tx_wr_data[5]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.009      ;
; 0.348 ; r_fifo_tx_wr_data[3]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.011      ;
; 0.359 ; r_fifo_tx_wr_data[6]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.022      ;
; 0.361 ; r_fifo_tx_wr_data[4]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.024      ;
; 0.363 ; fifo:fifo_tx|r_wr_index[2]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.026      ;
; 0.366 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 1.143      ; 1.695      ;
; 0.369 ; r_fifo_tx_wr_data[2]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.032      ;
; 0.374 ; r_fifo_tx_wr_data[0]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.037      ;
; 0.386 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; uart_rx:receiver|r_bit_index[2]              ; uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.097      ; 0.669      ;
; 0.392 ; r_fifo_tx_wr_data[1]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.055      ;
; 0.395 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.433      ; 1.050      ;
; 0.397 ; fifo:fifo_rx|r_wr_index[3]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.433      ; 1.052      ;
; 0.398 ; fifo:fifo_tx|r_wr_index[3]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.061      ;
; 0.399 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.433      ; 1.054      ;
; 0.402 ; uart_tx:transmitter|o_tx_serial              ; uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_bit_index[1]           ; uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_bit_index[2]           ; uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_bit_index[0]           ; uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; fifo:fifo_tx|r_wr_index[1]                   ; fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fifo:fifo_rx|r_rd_index[1]                   ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fifo:fifo_tx|r_fifo_count[0]                 ; fifo:fifo_tx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; r_fifo_tx_wr_en                              ; r_fifo_tx_wr_en                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; r_fifo_rx_rd_en                              ; r_fifo_rx_rd_en                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; uart_rx:receiver|r_rx_byte[0]                ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:receiver|r_rx_byte[1]                ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:receiver|r_rx_byte[2]                ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:receiver|r_rx_byte[3]                ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:receiver|r_rx_byte[4]                ; uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:receiver|r_rx_byte[5]                ; uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:receiver|r_rx_byte[6]                ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:receiver|r_bit_index[0]              ; uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:receiver|r_bit_index[1]              ; uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; uart_rx:receiver|r_rx_byte[7]                ; uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.674      ;
; 0.422 ; fifo:fifo_rx|r_wr_index[2]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.433      ; 1.077      ;
; 0.440 ; uart_rx:receiver|r_rx_dv                     ; uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.669      ;
; 0.441 ; uart_tx:transmitter|r_clk_count[12]          ; uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.708      ;
; 0.443 ; fifo:fifo_tx|r_fifo_count[3]                 ; fifo:fifo_tx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.709      ;
; 0.451 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.717      ;
; 0.460 ; r_sm_main.s_process                          ; r_sm_main.s_put_fifo_data                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.726      ;
; 0.474 ; r_sm_main.s_clear                            ; r_status[2]                                                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.740      ;
; 0.476 ; r_sm_main.s_get_fifo_data                    ; r_status[1]                                                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.742      ;
; 0.479 ; r_sm_main.s_get_fifo_data                    ; r_fifo_rx_rd_en                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.745      ;
; 0.485 ; r_sm_main.s_get_fifo_data                    ; r_fifo_tx_wr_en                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.751      ;
; 0.487 ; r_sm_main.s_get_fifo_data                    ; r_sm_main.s_process                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.753      ;
; 0.496 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.763      ;
; 0.550 ; uart_rx:receiver|r_rx_data_r                 ; uart_rx:receiver|r_rx_data                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.538      ; 1.274      ;
; 0.564 ; fifo:fifo_tx|r_wr_index[1]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.227      ;
; 0.590 ; r_sm_main.s_put_fifo_data                    ; r_status[0]                                                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.856      ;
; 0.595 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.258      ;
; 0.613 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.879      ;
; 0.633 ; uart_tx:transmitter|r_clk_count[1]           ; uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.900      ;
; 0.634 ; r_sm_main.s_put_fifo_data                    ; r_sm_main.s_clear                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.899      ;
; 0.637 ; fifo:fifo_rx|r_wr_index[2]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.902      ;
; 0.639 ; uart_tx:transmitter|r_clk_count[2]           ; uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.906      ;
; 0.640 ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[15]    ; r_processing[3]                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.905      ;
; 0.641 ; uart_tx:transmitter|r_clk_count[9]           ; uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; uart_tx:transmitter|r_clk_count[3]           ; uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.909      ;
; 0.644 ; uart_tx:transmitter|r_clk_count[4]           ; uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.914      ;
; 0.649 ; r_fifo_rx_rd_en                              ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 1.037      ; 1.872      ;
; 0.654 ; fifo:fifo_tx|r_fifo_count[1]                 ; fifo:fifo_tx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.920      ;
; 0.657 ; fifo:fifo_tx|r_fifo_count[2]                 ; fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.923      ;
; 0.660 ; uart_rx:receiver|r_clk_count[1]              ; uart_rx:receiver|r_clk_count[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; uart_rx:receiver|r_clk_count[2]              ; uart_rx:receiver|r_clk_count[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.924      ;
; 0.661 ; uart_tx:transmitter|r_clk_count[10]          ; uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; uart_tx:transmitter|r_clk_count[0]           ; uart_tx:transmitter|r_clk_count[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; uart_tx:transmitter|r_clk_count[11]          ; uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.929      ;
; 0.667 ; uart_rx:receiver|r_clk_count[0]              ; uart_rx:receiver|r_clk_count[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.096      ; 0.949      ;
; 0.669 ; uart_rx:receiver|r_clk_count[7]              ; uart_rx:receiver|r_clk_count[7]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.933      ;
; 0.669 ; uart_rx:receiver|r_clk_count[10]             ; uart_rx:receiver|r_clk_count[10]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.933      ;
; 0.669 ; uart_rx:receiver|r_clk_count[11]             ; uart_rx:receiver|r_clk_count[11]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.933      ;
; 0.669 ; uart_rx:receiver|r_clk_count[10]             ; uart_rx:receiver|r_sm_main.s_cleanup                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.540      ; 1.395      ;
; 0.670 ; uart_rx:receiver|r_clk_count[12]             ; uart_rx:receiver|r_clk_count[12]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.934      ;
; 0.678 ; r_sm_main.s_put_fifo_data                    ; r_fifo_tx_wr_en                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.944      ;
; 0.680 ; uart_tx:transmitter|r_bit_index[1]           ; uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.947      ;
; 0.683 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.949      ;
; 0.684 ; uart_rx:receiver|r_clk_count[9]              ; uart_rx:receiver|r_clk_count[9]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.948      ;
; 0.691 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.955      ;
; 0.692 ; r_sm_main.s_get_fifo_data                    ; r_status[0]                                                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.958      ;
; 0.706 ; fifo:fifo_rx|r_fifo_count[2]                 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.935      ;
; 0.707 ; fifo:fifo_rx|r_fifo_count[3]                 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.936      ;
; 0.710 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.977      ;
; 0.712 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_cleanup                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.979      ;
; 0.718 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.985      ;
; 0.721 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.988      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_clk'                                                                                ;
+--------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -0.072 ; uart_tx:transmitter|r_tx_done ; r_tx_dv ; i_clk        ; i_clk       ; 1.000        ; 0.337      ; 1.407      ;
+--------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_clk'                                                                                ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.567 ; uart_tx:transmitter|r_tx_done ; r_tx_dv ; i_clk        ; i_clk       ; 0.000        ; 0.514      ; 1.267      ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 165.56 MHz ; 165.56 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; i_clk                        ; -5.040 ; -250.145      ;
; fifo:fifo_rx|r_fifo_count[0] ; -0.286 ; -1.545        ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; fifo:fifo_rx|r_fifo_count[0] ; -0.022 ; -0.042        ;
; i_clk                        ; 0.339  ; 0.000         ;
+------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; i_clk ; 0.037 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; i_clk ; 0.507 ; 0.000                ;
+-------+-------+----------------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; i_clk                        ; -3.000 ; -209.864      ;
; fifo:fifo_rx|r_fifo_count[0] ; 0.431  ; 0.000         ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.040 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.661     ; 5.409      ;
; -4.894 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.661     ; 5.263      ;
; -4.892 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.917      ;
; -4.779 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.661     ; 5.148      ;
; -4.746 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.771      ;
; -4.739 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.764      ;
; -4.631 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.656      ;
; -4.593 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.618      ;
; -4.478 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.503      ;
; -4.280 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.243      ; 5.553      ;
; -4.243 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.268      ;
; -4.239 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.264      ;
; -4.219 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.222      ; 5.471      ;
; -4.180 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.243      ; 5.453      ;
; -4.132 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 5.061      ;
; -4.117 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.975     ; 4.141      ;
; -4.111 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.975     ; 4.135      ;
; -4.097 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.122      ;
; -4.093 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.118      ;
; -4.071 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.979      ;
; -4.049 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.074      ;
; -4.032 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 4.961      ;
; -4.020 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.045      ;
; -3.982 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.007      ;
; -3.979 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 4.908      ;
; -3.978 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 4.003      ;
; -3.973 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.975     ; 3.997      ;
; -3.971 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.975     ; 3.995      ;
; -3.918 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.826      ;
; -3.911 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.936      ;
; -3.905 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; r_sm_main.s_get_fifo_data                                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.955     ; 3.949      ;
; -3.891 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_wr_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.916      ;
; -3.891 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_wr_index[2]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.916      ;
; -3.891 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.916      ;
; -3.891 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.916      ;
; -3.879 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 4.808      ;
; -3.874 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.899      ;
; -3.862 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_wr_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.887      ;
; -3.862 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_wr_index[2]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.887      ;
; -3.862 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.887      ;
; -3.862 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.887      ;
; -3.858 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.975     ; 3.882      ;
; -3.834 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.975     ; 3.858      ;
; -3.826 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; r_sm_main.s_idle                                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.956     ; 3.869      ;
; -3.821 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.243      ; 5.094      ;
; -3.805 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_wr_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.830      ;
; -3.805 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_wr_index[2]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.830      ;
; -3.805 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.830      ;
; -3.805 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.830      ;
; -3.783 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.243      ; 5.056      ;
; -3.772 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.797      ;
; -3.761 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.974     ; 3.786      ;
; -3.759 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; r_sm_main.s_get_fifo_data                                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.955     ; 3.803      ;
; -3.680 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; r_sm_main.s_idle                                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.956     ; 3.723      ;
; -3.673 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 4.602      ;
; -3.646 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; r_sm_main.s_get_fifo_data                                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.955     ; 3.690      ;
; -3.635 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 4.564      ;
; -3.567 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; r_sm_main.s_idle                                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.956     ; 3.610      ;
; -3.520 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 4.449      ;
; -3.483 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 4.412      ;
; -3.482 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 4.411      ;
; -3.479 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 4.408      ;
; -3.422 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.330      ;
; -3.418 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.326      ;
; -3.415 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[5]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.388     ; 4.026      ;
; -3.383 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 4.312      ;
; -3.379 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 4.308      ;
; -3.180 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[4]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.388     ; 3.791      ;
; -3.166 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[2]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.393     ; 3.772      ;
; -3.160 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.068      ;
; -3.153 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[3]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.388     ; 3.764      ;
; -3.149 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[6]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.388     ; 3.760      ;
; -3.124 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[1]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.393     ; 3.730      ;
; -3.024 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 3.953      ;
; -3.020 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 3.949      ;
; -2.986 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 3.915      ;
; -2.982 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 3.911      ;
; -2.910 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.853      ;
; -2.894 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.842      ;
; -2.892 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.835      ;
; -2.889 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.832      ;
; -2.887 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.830      ;
; -2.871 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.819      ;
; -2.869 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.812      ;
; -2.866 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.814      ;
; -2.866 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.809      ;
; -2.849 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[7]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.393     ; 3.455      ;
; -2.847 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[0]                                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.393     ; 3.453      ;
; -2.843 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.791      ;
; -2.823 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.771      ;
; -2.810 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.758      ;
; -2.800 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.748      ;
; -2.787 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.735      ;
; -2.703 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.646      ;
; -2.687 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.635      ;
; -2.685 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.628      ;
; -2.682 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.625      ;
; -2.659 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.607      ;
; -2.636 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.579      ;
; -2.624 ; uart_tx:transmitter|r_tx_data[4]                                                                         ; uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 1.000        ; -0.352     ; 3.271      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'fifo:fifo_rx|r_fifo_count[0]'                                                                                           ;
+--------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node              ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+
; -0.286 ; uart_rx:receiver|r_rx_byte[5] ; r_fifo_rx_wr_data[5] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.206      ; 1.173      ;
; -0.280 ; uart_rx:receiver|r_rx_byte[6] ; r_fifo_rx_wr_data[6] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.204      ; 1.164      ;
; -0.223 ; uart_rx:receiver|r_rx_byte[3] ; r_fifo_rx_wr_data[3] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.348      ; 1.255      ;
; -0.198 ; uart_rx:receiver|r_rx_byte[1] ; r_fifo_rx_wr_data[1] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.207      ; 1.232      ;
; -0.196 ; uart_rx:receiver|r_rx_byte[7] ; r_fifo_rx_wr_data[7] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.171      ; 1.193      ;
; -0.174 ; uart_rx:receiver|r_rx_byte[0] ; r_fifo_rx_wr_data[0] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.206      ; 1.207      ;
; -0.117 ; uart_rx:receiver|r_rx_byte[2] ; r_fifo_rx_wr_data[2] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.340      ; 1.292      ;
; -0.071 ; uart_rx:receiver|r_rx_byte[4] ; r_fifo_rx_wr_data[4] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 1.345      ; 1.248      ;
+--------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'fifo:fifo_rx|r_fifo_count[0]'                                                                                            ;
+--------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node              ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+
; -0.022 ; uart_rx:receiver|r_rx_byte[4] ; r_fifo_rx_wr_data[4] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.614      ; 1.122      ;
; -0.020 ; uart_rx:receiver|r_rx_byte[3] ; r_fifo_rx_wr_data[3] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.617      ; 1.127      ;
; 0.033  ; uart_rx:receiver|r_rx_byte[2] ; r_fifo_rx_wr_data[2] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.607      ; 1.170      ;
; 0.122  ; uart_rx:receiver|r_rx_byte[5] ; r_fifo_rx_wr_data[5] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.469      ; 1.121      ;
; 0.124  ; uart_rx:receiver|r_rx_byte[0] ; r_fifo_rx_wr_data[0] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.468      ; 1.122      ;
; 0.124  ; uart_rx:receiver|r_rx_byte[6] ; r_fifo_rx_wr_data[6] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.467      ; 1.121      ;
; 0.130  ; uart_rx:receiver|r_rx_byte[1] ; r_fifo_rx_wr_data[1] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.469      ; 1.129      ;
; 0.146  ; uart_rx:receiver|r_rx_byte[7] ; r_fifo_rx_wr_data[7] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 1.431      ; 1.107      ;
+--------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                    ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; uart_rx:receiver|r_bit_index[2]              ; uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; r_fifo_tx_wr_data[5]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.935      ;
; 0.342 ; r_fifo_tx_wr_data[7]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.937      ;
; 0.350 ; r_fifo_tx_wr_data[3]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.945      ;
; 0.350 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 1.053      ; 1.574      ;
; 0.354 ; uart_tx:transmitter|o_tx_serial              ; uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_bit_index[1]           ; uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_bit_index[2]           ; uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_bit_index[0]           ; uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:fifo_tx|r_fifo_count[0]                 ; fifo:fifo_tx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; r_fifo_tx_wr_en                              ; r_fifo_tx_wr_en                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; r_fifo_rx_rd_en                              ; r_fifo_rx_rd_en                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; r_fifo_tx_wr_data[6]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.950      ;
; 0.355 ; fifo:fifo_tx|r_wr_index[1]                   ; fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:receiver|r_rx_byte[3]                ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:receiver|r_rx_byte[4]                ; uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:receiver|r_rx_byte[5]                ; uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:receiver|r_rx_byte[6]                ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; uart_rx:receiver|r_rx_byte[0]                ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:fifo_rx|r_rd_index[1]                   ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_rx:receiver|r_rx_byte[1]                ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_rx:receiver|r_rx_byte[2]                ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_rx:receiver|r_rx_byte[7]                ; uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_rx:receiver|r_bit_index[0]              ; uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_rx:receiver|r_bit_index[1]              ; uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.359 ; r_fifo_tx_wr_data[4]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.954      ;
; 0.366 ; r_fifo_tx_wr_data[0]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.961      ;
; 0.366 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.608      ;
; 0.369 ; fifo:fifo_tx|r_wr_index[2]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.964      ;
; 0.371 ; r_fifo_tx_wr_data[2]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.966      ;
; 0.387 ; uart_rx:receiver|r_rx_dv                     ; uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.597      ;
; 0.392 ; r_fifo_tx_wr_data[1]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.987      ;
; 0.396 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.385      ; 0.982      ;
; 0.398 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.385      ; 0.984      ;
; 0.398 ; fifo:fifo_rx|r_wr_index[3]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.385      ; 0.984      ;
; 0.399 ; uart_tx:transmitter|r_clk_count[12]          ; uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; fifo:fifo_tx|r_fifo_count[3]                 ; fifo:fifo_tx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.643      ;
; 0.403 ; fifo:fifo_tx|r_wr_index[3]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.998      ;
; 0.407 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.650      ;
; 0.419 ; fifo:fifo_rx|r_wr_index[2]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.385      ; 1.005      ;
; 0.424 ; r_sm_main.s_process                          ; r_sm_main.s_put_fifo_data                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.667      ;
; 0.427 ; r_sm_main.s_clear                            ; r_status[2]                                                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.670      ;
; 0.430 ; r_sm_main.s_get_fifo_data                    ; r_status[1]                                                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.673      ;
; 0.440 ; r_sm_main.s_get_fifo_data                    ; r_fifo_rx_rd_en                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.683      ;
; 0.447 ; r_sm_main.s_get_fifo_data                    ; r_fifo_tx_wr_en                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.690      ;
; 0.448 ; r_sm_main.s_get_fifo_data                    ; r_sm_main.s_process                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.691      ;
; 0.449 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.692      ;
; 0.510 ; uart_rx:receiver|r_rx_data_r                 ; uart_rx:receiver|r_rx_data                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.491      ; 1.172      ;
; 0.537 ; fifo:fifo_tx|r_wr_index[1]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 1.132      ;
; 0.540 ; r_sm_main.s_put_fifo_data                    ; r_status[0]                                                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.783      ;
; 0.562 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 1.157      ;
; 0.569 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.810      ;
; 0.579 ; uart_tx:transmitter|r_clk_count[1]           ; uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.822      ;
; 0.584 ; r_fifo_rx_rd_en                              ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.955      ; 1.710      ;
; 0.584 ; r_sm_main.s_put_fifo_data                    ; r_sm_main.s_clear                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[15]    ; r_processing[3]                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; uart_tx:transmitter|r_clk_count[2]           ; uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.828      ;
; 0.587 ; uart_tx:transmitter|r_clk_count[3]           ; uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; uart_tx:transmitter|r_clk_count[9]           ; uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.830      ;
; 0.589 ; uart_tx:transmitter|r_clk_count[4]           ; uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; fifo:fifo_rx|r_wr_index[2]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.835      ;
; 0.598 ; fifo:fifo_tx|r_fifo_count[1]                 ; fifo:fifo_tx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; fifo:fifo_tx|r_fifo_count[2]                 ; fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.842      ;
; 0.602 ; uart_rx:receiver|r_clk_count[2]              ; uart_rx:receiver|r_clk_count[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.843      ;
; 0.604 ; uart_rx:receiver|r_clk_count[1]              ; uart_rx:receiver|r_clk_count[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; uart_tx:transmitter|r_clk_count[11]          ; uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; uart_tx:transmitter|r_clk_count[10]          ; uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; uart_tx:transmitter|r_clk_count[0]           ; uart_tx:transmitter|r_clk_count[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.848      ;
; 0.610 ; uart_rx:receiver|r_clk_count[10]             ; uart_rx:receiver|r_clk_count[10]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.851      ;
; 0.610 ; uart_rx:receiver|r_clk_count[0]              ; uart_rx:receiver|r_clk_count[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.086      ; 0.867      ;
; 0.612 ; uart_rx:receiver|r_clk_count[7]              ; uart_rx:receiver|r_clk_count[7]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.853      ;
; 0.612 ; uart_rx:receiver|r_clk_count[11]             ; uart_rx:receiver|r_clk_count[11]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.853      ;
; 0.612 ; uart_rx:receiver|r_clk_count[12]             ; uart_rx:receiver|r_clk_count[12]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.853      ;
; 0.619 ; r_sm_main.s_put_fifo_data                    ; r_fifo_tx_wr_en                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.862      ;
; 0.621 ; uart_tx:transmitter|r_bit_index[1]           ; uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.864      ;
; 0.623 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.865      ;
; 0.624 ; uart_rx:receiver|r_clk_count[9]              ; uart_rx:receiver|r_clk_count[9]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.865      ;
; 0.627 ; uart_rx:receiver|r_clk_count[10]             ; uart_rx:receiver|r_sm_main.s_cleanup                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.493      ; 1.291      ;
; 0.631 ; r_sm_main.s_get_fifo_data                    ; r_status[0]                                                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.874      ;
; 0.633 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.874      ;
; 0.642 ; fifo:fifo_rx|r_fifo_count[2]                 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.852      ;
; 0.644 ; fifo:fifo_rx|r_fifo_count[3]                 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.854      ;
; 0.648 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.891      ;
; 0.649 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_cleanup                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.892      ;
; 0.658 ; r_sm_main.s_put_fifo_data                    ; r_fifo_rx_rd_en                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.901      ;
; 0.659 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.902      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_clk'                                                                                ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.037 ; uart_tx:transmitter|r_tx_done ; r_tx_dv ; i_clk        ; i_clk       ; 1.000        ; 0.310      ; 1.272      ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_clk'                                                                                 ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.507 ; uart_tx:transmitter|r_tx_done ; r_tx_dv ; i_clk        ; i_clk       ; 0.000        ; 0.470      ; 1.148      ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; i_clk                        ; -2.489 ; -84.007       ;
; fifo:fifo_rx|r_fifo_count[0] ; 0.140  ; 0.000         ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; i_clk                        ; 0.053 ; 0.000         ;
; fifo:fifo_rx|r_fifo_count[0] ; 0.076 ; 0.000         ;
+------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; i_clk ; 0.456 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; i_clk ; 0.283 ; 0.000                ;
+-------+-------+----------------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; i_clk                        ; -3.000 ; -156.827      ;
; fifo:fifo_rx|r_fifo_count[0] ; 0.366  ; 0.000         ;
+------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -2.489 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk                        ; i_clk       ; 1.000        ; -0.418     ; 3.080      ;
; -2.394 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk                        ; i_clk       ; 1.000        ; -0.418     ; 2.985      ;
; -2.317 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk                        ; i_clk       ; 1.000        ; -0.418     ; 2.908      ;
; -2.315 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.708      ;
; -2.315 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.708      ;
; -2.220 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.613      ;
; -2.220 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.613      ;
; -2.143 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.536      ;
; -2.143 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.536      ;
; -2.064 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.457      ;
; -2.016 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk                        ; i_clk       ; 1.000        ; 0.115      ; 3.140      ;
; -1.990 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.383      ;
; -1.969 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.362      ;
; -1.944 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk                        ; i_clk       ; 1.000        ; 0.136      ; 3.089      ;
; -1.926 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.319      ;
; -1.925 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.318      ;
; -1.895 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.288      ;
; -1.892 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.285      ;
; -1.888 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk                        ; i_clk       ; 1.000        ; 0.136      ; 3.033      ;
; -1.869 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.262      ;
; -1.848 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.241      ;
; -1.847 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.240      ;
; -1.842 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.061     ; 2.768      ;
; -1.842 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.061     ; 2.768      ;
; -1.840 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.233      ;
; -1.818 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.211      ;
; -1.803 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; r_sm_main.s_get_fifo_data                                                                                ; i_clk                        ; i_clk       ; 1.000        ; -0.574     ; 2.216      ;
; -1.791 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.184      ;
; -1.771 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.164      ;
; -1.770 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.163      ;
; -1.770 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.717      ;
; -1.770 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.717      ;
; -1.764 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk                        ; i_clk       ; 1.000        ; 0.136      ; 2.909      ;
; -1.762 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.155      ;
; -1.730 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; r_sm_main.s_idle                                                                                         ; i_clk                        ; i_clk       ; 1.000        ; -0.575     ; 2.142      ;
; -1.725 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; r_sm_main.s_get_fifo_data                                                                                ; i_clk                        ; i_clk       ; 1.000        ; -0.574     ; 2.138      ;
; -1.724 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk                        ; i_clk       ; 1.000        ; 0.136      ; 2.869      ;
; -1.717 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_wr_index[3]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.110      ;
; -1.717 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_wr_index[2]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.110      ;
; -1.717 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.110      ;
; -1.717 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.110      ;
; -1.714 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.107      ;
; -1.714 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.661      ;
; -1.714 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.661      ;
; -1.687 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_wr_index[3]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.080      ;
; -1.687 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_wr_index[2]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.080      ;
; -1.687 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.080      ;
; -1.687 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.080      ;
; -1.685 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.078      ;
; -1.652 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; r_sm_main.s_idle                                                                                         ; i_clk                        ; i_clk       ; 1.000        ; -0.575     ; 2.064      ;
; -1.648 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; r_sm_main.s_get_fifo_data                                                                                ; i_clk                        ; i_clk       ; 1.000        ; -0.574     ; 2.061      ;
; -1.617 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_wr_index[3]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.010      ;
; -1.617 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_wr_index[2]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.010      ;
; -1.617 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.010      ;
; -1.617 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.594     ; 2.010      ;
; -1.591 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.061     ; 2.517      ;
; -1.590 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.537      ;
; -1.590 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.537      ;
; -1.575 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; r_sm_main.s_idle                                                                                         ; i_clk                        ; i_clk       ; 1.000        ; -0.575     ; 1.987      ;
; -1.550 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.497      ;
; -1.550 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.497      ;
; -1.519 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.466      ;
; -1.517 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.061     ; 2.443      ;
; -1.463 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.410      ;
; -1.445 ; fifo:fifo_rx|r_rd_index[3]                                                                               ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.392      ;
; -1.389 ; fifo:fifo_rx|r_rd_index[0]                                                                               ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.336      ;
; -1.379 ; r_fifo_rx_rd_en                                                                                          ; fifo:fifo_rx|r_fifo_count[0]                                                                             ; i_clk                        ; i_clk       ; 1.000        ; -0.061     ; 2.305      ;
; -1.339 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.286      ;
; -1.299 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.246      ;
; -1.265 ; fifo:fifo_rx|r_rd_index[1]                                                                               ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.212      ;
; -1.225 ; fifo:fifo_rx|r_rd_index[2]                                                                               ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk                        ; i_clk       ; 1.000        ; -0.040     ; 2.172      ;
; -1.185 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[5]                                                                                          ; i_clk                        ; i_clk       ; 1.000        ; -0.225     ; 1.947      ;
; -1.145 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.022     ; 2.110      ;
; -1.136 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.022     ; 2.101      ;
; -1.131 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.022     ; 2.096      ;
; -1.130 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.022     ; 2.095      ;
; -1.121 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.022     ; 2.086      ;
; -1.118 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.020     ; 2.085      ;
; -1.116 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.022     ; 2.081      ;
; -1.103 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.020     ; 2.070      ;
; -1.102 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.020     ; 2.069      ;
; -1.087 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.020     ; 2.054      ;
; -1.077 ; fifo:fifo_rx|r_fifo_count[0]                                                                             ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:fifo_rx|r_fifo_count[0] ; i_clk       ; 0.500        ; 1.724      ; 3.405      ;
; -1.076 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.020     ; 2.043      ;
; -1.068 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.020     ; 2.035      ;
; -1.061 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.020     ; 2.028      ;
; -1.053 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.020     ; 2.020      ;
; -1.044 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[4]                                                                                          ; i_clk                        ; i_clk       ; 1.000        ; -0.225     ; 1.806      ;
; -1.030 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[2]                                                                                          ; i_clk                        ; i_clk       ; 1.000        ; -0.227     ; 1.790      ;
; -1.027 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[3]                                                                                          ; i_clk                        ; i_clk       ; 1.000        ; -0.225     ; 1.789      ;
; -1.026 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[6]                                                                                          ; i_clk                        ; i_clk       ; 1.000        ; -0.225     ; 1.788      ;
; -1.015 ; uart_tx:transmitter|r_tx_data[4]                                                                         ; uart_tx:transmitter|o_tx_serial                                                                          ; i_clk                        ; i_clk       ; 1.000        ; -0.206     ; 1.796      ;
; -1.012 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.022     ; 1.977      ;
; -1.003 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.022     ; 1.968      ;
; -0.998 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.022     ; 1.963      ;
; -0.998 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.022     ; 1.963      ;
; -0.997 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_processing[1]                                                                                          ; i_clk                        ; i_clk       ; 1.000        ; -0.227     ; 1.757      ;
; -0.989 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.022     ; 1.954      ;
; -0.985 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.020     ; 1.952      ;
; -0.984 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk                        ; i_clk       ; 1.000        ; -0.022     ; 1.949      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'fifo:fifo_rx|r_fifo_count[0]'                                                                                          ;
+-------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node              ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+
; 0.140 ; uart_rx:receiver|r_rx_byte[5] ; r_fifo_rx_wr_data[5] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 0.724      ; 0.633      ;
; 0.142 ; uart_rx:receiver|r_rx_byte[6] ; r_fifo_rx_wr_data[6] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 0.722      ; 0.628      ;
; 0.186 ; uart_rx:receiver|r_rx_byte[3] ; r_fifo_rx_wr_data[3] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 0.795      ; 0.677      ;
; 0.199 ; uart_rx:receiver|r_rx_byte[7] ; r_fifo_rx_wr_data[7] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 0.705      ; 0.649      ;
; 0.207 ; uart_rx:receiver|r_rx_byte[1] ; r_fifo_rx_wr_data[1] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 0.725      ; 0.661      ;
; 0.212 ; uart_rx:receiver|r_rx_byte[0] ; r_fifo_rx_wr_data[0] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 0.724      ; 0.655      ;
; 0.236 ; uart_rx:receiver|r_rx_byte[2] ; r_fifo_rx_wr_data[2] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 0.789      ; 0.704      ;
; 0.267 ; uart_rx:receiver|r_rx_byte[4] ; r_fifo_rx_wr_data[4] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; 0.500        ; 0.792      ; 0.675      ;
+-------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                    ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                  ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.053 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_rx_dv                                                                                 ; i_clk                        ; i_clk       ; 0.000        ; 0.649      ; 0.786      ;
; 0.137 ; r_fifo_tx_wr_data[7]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk                        ; i_clk       ; 0.000        ; 0.226      ; 0.467      ;
; 0.138 ; r_fifo_tx_wr_data[5]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk                        ; i_clk       ; 0.000        ; 0.226      ; 0.468      ;
; 0.142 ; r_fifo_tx_wr_data[3]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk                        ; i_clk       ; 0.000        ; 0.226      ; 0.472      ;
; 0.147 ; r_fifo_tx_wr_data[6]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk                        ; i_clk       ; 0.000        ; 0.226      ; 0.477      ;
; 0.148 ; r_fifo_tx_wr_data[4]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk                        ; i_clk       ; 0.000        ; 0.226      ; 0.478      ;
; 0.149 ; r_fifo_tx_wr_data[2]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk                        ; i_clk       ; 0.000        ; 0.226      ; 0.479      ;
; 0.150 ; r_fifo_tx_wr_data[0]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk                        ; i_clk       ; 0.000        ; 0.226      ; 0.480      ;
; 0.156 ; fifo:fifo_tx|r_wr_index[2]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk                        ; i_clk       ; 0.000        ; 0.226      ; 0.486      ;
; 0.157 ; r_fifo_tx_wr_data[1]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk                        ; i_clk       ; 0.000        ; 0.226      ; 0.487      ;
; 0.166 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk                        ; i_clk       ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk                        ; i_clk       ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; fifo:fifo_rx|r_wr_index[3]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk                        ; i_clk       ; 0.000        ; 0.222      ; 0.492      ;
; 0.169 ; fifo:fifo_tx|r_wr_index[3]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk                        ; i_clk       ; 0.000        ; 0.226      ; 0.499      ;
; 0.175 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk                        ; i_clk       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; uart_rx:receiver|r_bit_index[2]              ; uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.048      ; 0.307      ;
; 0.179 ; fifo:fifo_rx|r_wr_index[2]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk                        ; i_clk       ; 0.000        ; 0.222      ; 0.505      ;
; 0.182 ; uart_tx:transmitter|o_tx_serial              ; uart_tx:transmitter|o_tx_serial                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fifo:fifo_tx|r_wr_index[1]                   ; fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:receiver|r_rx_byte[3]                ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:receiver|r_rx_byte[4]                ; uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:receiver|r_rx_byte[5]                ; uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:receiver|r_rx_byte[6]                ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_bit_index[1]           ; uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_bit_index[2]           ; uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_bit_index[0]           ; uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; r_fifo_tx_wr_en                              ; r_fifo_tx_wr_en                                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; r_fifo_rx_rd_en                              ; r_fifo_rx_rd_en                                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; uart_rx:receiver|r_rx_byte[0]                ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:fifo_rx|r_rd_index[1]                   ; fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_rx:receiver|r_rx_byte[1]                ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_rx:receiver|r_rx_byte[2]                ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:fifo_tx|r_fifo_count[0]                 ; fifo:fifo_tx|r_fifo_count[0]                                                                             ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_rx:receiver|r_bit_index[0]              ; uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_rx:receiver|r_bit_index[1]              ; uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; uart_rx:receiver|r_rx_byte[7]                ; uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk                        ; i_clk       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk                        ; i_clk       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk                        ; i_clk       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk                        ; i_clk       ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.314      ;
; 0.199 ; uart_tx:transmitter|r_clk_count[12]          ; uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.324      ;
; 0.201 ; uart_rx:receiver|r_rx_dv                     ; uart_rx:receiver|r_rx_dv                                                                                 ; i_clk                        ; i_clk       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fifo:fifo_tx|r_fifo_count[3]                 ; fifo:fifo_tx|r_fifo_count[3]                                                                             ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.325      ;
; 0.206 ; r_sm_main.s_process                          ; r_sm_main.s_put_fifo_data                                                                                ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.331      ;
; 0.208 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.333      ;
; 0.214 ; r_sm_main.s_get_fifo_data                    ; r_fifo_rx_rd_en                                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.339      ;
; 0.220 ; r_sm_main.s_clear                            ; r_status[2]                                                                                              ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.345      ;
; 0.220 ; r_sm_main.s_get_fifo_data                    ; r_fifo_tx_wr_en                                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.345      ;
; 0.221 ; r_sm_main.s_get_fifo_data                    ; r_sm_main.s_process                                                                                      ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.346      ;
; 0.223 ; r_fifo_rx_rd_en                              ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk                        ; i_clk       ; 0.000        ; 0.574      ; 0.881      ;
; 0.224 ; r_sm_main.s_get_fifo_data                    ; r_status[1]                                                                                              ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.349      ;
; 0.226 ; uart_rx:receiver|r_rx_data_r                 ; uart_rx:receiver|r_rx_data                                                                               ; i_clk                        ; i_clk       ; 0.000        ; 0.253      ; 0.563      ;
; 0.234 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.359      ;
; 0.245 ; fifo:fifo_tx|r_wr_index[1]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk                        ; i_clk       ; 0.000        ; 0.226      ; 0.575      ;
; 0.254 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk                        ; i_clk       ; 0.000        ; 0.226      ; 0.584      ;
; 0.268 ; r_sm_main.s_put_fifo_data                    ; r_status[0]                                                                                              ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.393      ;
; 0.274 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.398      ;
; 0.278 ; r_sm_main.s_put_fifo_data                    ; r_sm_main.s_clear                                                                                        ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.402      ;
; 0.280 ; fifo:fifo_rx|r_wr_index[2]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.404      ;
; 0.288 ; uart_tx:transmitter|r_clk_count[1]           ; uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.413      ;
; 0.290 ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[15]    ; r_processing[3]                                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; uart_tx:transmitter|r_clk_count[2]           ; uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; fifo:fifo_rx|r_fifo_count[0]                 ; fifo:fifo_rx|r_fifo_count[1]                                                                             ; fifo:fifo_rx|r_fifo_count[0] ; i_clk       ; 0.000        ; 2.142      ; 2.653      ;
; 0.293 ; uart_tx:transmitter|r_clk_count[3]           ; uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; uart_tx:transmitter|r_clk_count[9]           ; uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; uart_tx:transmitter|r_clk_count[4]           ; uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; uart_rx:receiver|r_clk_count[10]             ; uart_rx:receiver|r_sm_main.s_cleanup                                                                     ; i_clk                        ; i_clk       ; 0.000        ; 0.254      ; 0.633      ;
; 0.295 ; fifo:fifo_rx|r_fifo_count[0]                 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; fifo:fifo_rx|r_fifo_count[0] ; i_clk       ; 0.000        ; 2.142      ; 2.656      ;
; 0.300 ; fifo:fifo_tx|r_fifo_count[1]                 ; fifo:fifo_tx|r_fifo_count[1]                                                                             ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; uart_tx:transmitter|r_clk_count[0]           ; uart_tx:transmitter|r_clk_count[0]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; fifo:fifo_tx|r_fifo_count[2]                 ; fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; uart_rx:receiver|r_clk_count[1]              ; uart_rx:receiver|r_clk_count[1]                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; uart_rx:receiver|r_clk_count[2]              ; uart_rx:receiver|r_clk_count[2]                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; uart_tx:transmitter|r_clk_count[10]          ; uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; uart_tx:transmitter|r_clk_count[11]          ; uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.429      ;
; 0.306 ; uart_rx:receiver|r_clk_count[0]              ; uart_rx:receiver|r_clk_count[0]                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.047      ; 0.437      ;
; 0.307 ; uart_rx:receiver|r_clk_count[7]              ; uart_rx:receiver|r_clk_count[7]                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; uart_rx:receiver|r_clk_count[10]             ; uart_rx:receiver|r_clk_count[10]                                                                         ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; uart_rx:receiver|r_clk_count[11]             ; uart_rx:receiver|r_clk_count[11]                                                                         ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; uart_rx:receiver|r_clk_count[12]             ; uart_rx:receiver|r_clk_count[12]                                                                         ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.431      ;
; 0.312 ; r_sm_main.s_put_fifo_data                    ; r_fifo_tx_wr_en                                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.437      ;
; 0.314 ; uart_rx:receiver|r_clk_count[9]              ; uart_rx:receiver|r_clk_count[9]                                                                          ; i_clk                        ; i_clk       ; 0.000        ; 0.040      ; 0.438      ;
; 0.314 ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart_rx:receiver|r_rx_dv                                                                                 ; i_clk                        ; i_clk       ; 0.000        ; 0.649      ; 1.047      ;
; 0.315 ; uart_tx:transmitter|r_bit_index[1]           ; uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.440      ;
; 0.316 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.441      ;
; 0.319 ; r_sm_main.s_get_fifo_data                    ; r_status[0]                                                                                              ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.444      ;
; 0.320 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk                        ; i_clk       ; 0.000        ; 0.039      ; 0.443      ;
; 0.322 ; fifo:fifo_rx|r_rd_index[1]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk                        ; i_clk       ; 0.000        ; 0.224      ; 0.650      ;
; 0.326 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_cleanup                                                                  ; i_clk                        ; i_clk       ; 0.000        ; 0.041      ; 0.451      ;
; 0.327 ; fifo:fifo_rx|r_fifo_count[3]                 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk                        ; i_clk       ; 0.000        ; 0.022      ; 0.433      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'fifo:fifo_rx|r_fifo_count[0]'                                                                                           ;
+-------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node              ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+
; 0.076 ; uart_rx:receiver|r_rx_byte[3] ; r_fifo_rx_wr_data[3] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 0.956      ; 0.562      ;
; 0.076 ; uart_rx:receiver|r_rx_byte[4] ; r_fifo_rx_wr_data[4] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 0.953      ; 0.559      ;
; 0.099 ; uart_rx:receiver|r_rx_byte[2] ; r_fifo_rx_wr_data[2] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 0.948      ; 0.577      ;
; 0.134 ; uart_rx:receiver|r_rx_byte[6] ; r_fifo_rx_wr_data[6] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 0.879      ; 0.543      ;
; 0.137 ; uart_rx:receiver|r_rx_byte[5] ; r_fifo_rx_wr_data[5] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 0.881      ; 0.548      ;
; 0.149 ; uart_rx:receiver|r_rx_byte[0] ; r_fifo_rx_wr_data[0] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 0.880      ; 0.559      ;
; 0.156 ; uart_rx:receiver|r_rx_byte[1] ; r_fifo_rx_wr_data[1] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 0.881      ; 0.567      ;
; 0.163 ; uart_rx:receiver|r_rx_byte[7] ; r_fifo_rx_wr_data[7] ; i_clk        ; fifo:fifo_rx|r_fifo_count[0] ; -0.500       ; 0.859      ; 0.552      ;
+-------+-------------------------------+----------------------+--------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_clk'                                                                                ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.456 ; uart_tx:transmitter|r_tx_done ; r_tx_dv ; i_clk        ; i_clk       ; 1.000        ; 0.155      ; 0.686      ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_clk'                                                                                 ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.283 ; uart_tx:transmitter|r_tx_done ; r_tx_dv ; i_clk        ; i_clk       ; 0.000        ; 0.246      ; 0.613      ;
+-------+-------------------------------+---------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+-------------------------------+----------+--------+----------+---------+---------------------+
; Clock                         ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack              ; -5.493   ; -0.155 ; -0.072   ; 0.283   ; -3.000              ;
;  fifo:fifo_rx|r_fifo_count[0] ; -0.293   ; -0.155 ; N/A      ; N/A     ; 0.366               ;
;  i_clk                        ; -5.493   ; 0.053  ; -0.072   ; 0.283   ; -3.000              ;
; Design-wide TNS               ; -288.149 ; -0.419 ; -0.072   ; 0.0     ; -210.568            ;
;  fifo:fifo_rx|r_fifo_count[0] ; -1.545   ; -0.419 ; N/A      ; N/A     ; 0.000               ;
;  i_clk                        ; -286.738 ; 0.000  ; -0.072   ; 0.000   ; -210.568            ;
+-------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_status[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_status[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_status[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_status[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_fifo_rx_full  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_fifo_rx_empty ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_fifo_tx_full  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_fifo_tx_empty ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx_serial     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_data         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rst                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rst_sync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rx_serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_status[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_status[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_status[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_status[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_fifo_rx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_fifo_rx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; rx_data[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_fifo_tx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_fifo_tx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; tx_data         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_status[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_status[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_status[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_status[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_rx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_rx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; rx_data[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_tx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_tx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; tx_data         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_status[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_status[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_status[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_status[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_rx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_rx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; rx_data[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_tx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_tx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; tx_data         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; i_clk                        ; fifo:fifo_rx|r_fifo_count[0] ; 0        ; 0        ; 8        ; 0        ;
; fifo:fifo_rx|r_fifo_count[0] ; i_clk                        ; 28       ; 44       ; 0        ; 0        ;
; i_clk                        ; i_clk                        ; 1838     ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; i_clk                        ; fifo:fifo_rx|r_fifo_count[0] ; 0        ; 0        ; 8        ; 0        ;
; fifo:fifo_rx|r_fifo_count[0] ; i_clk                        ; 28       ; 44       ; 0        ; 0        ;
; i_clk                        ; i_clk                        ; 1838     ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 1        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 1        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 56    ; 56   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 29    ; 29   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------+
; Clock Status Summary                                                             ;
+------------------------------+------------------------------+------+-------------+
; Target                       ; Clock                        ; Type ; Status      ;
+------------------------------+------------------------------+------+-------------+
; fifo:fifo_rx|r_fifo_count[0] ; fifo:fifo_rx|r_fifo_count[0] ; Base ; Constrained ;
; i_clk                        ; i_clk                        ; Base ; Constrained ;
+------------------------------+------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_rst       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_sync  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx_serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; o_fifo_rx_empty ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_rx_full  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_tx_empty ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_tx_full  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_status[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_status[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_status[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_status[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_serial     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_rst       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_sync  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx_serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; o_fifo_rx_empty ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_rx_full  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_tx_empty ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_tx_full  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_status[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_status[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_status[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_status[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_serial     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Aug 25 16:39:32 2020
Info: Command: quartus_sta uart_fifo -c uart_fifo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_fifo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
    Info (332105): create_clock -period 1.000 -name fifo:fifo_rx|r_fifo_count[0] fifo:fifo_rx|r_fifo_count[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.493            -286.738 i_clk 
    Info (332119):    -0.293              -1.411 fifo:fifo_rx|r_fifo_count[0] 
Info (332146): Worst-case hold slack is -0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.155              -0.419 fifo:fifo_rx|r_fifo_count[0] 
    Info (332119):     0.339               0.000 i_clk 
Info (332146): Worst-case recovery slack is -0.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.072              -0.072 i_clk 
Info (332146): Worst-case removal slack is 0.567
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.567               0.000 i_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -210.568 i_clk 
    Info (332119):     0.437               0.000 fifo:fifo_rx|r_fifo_count[0] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.040
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.040            -250.145 i_clk 
    Info (332119):    -0.286              -1.545 fifo:fifo_rx|r_fifo_count[0] 
Info (332146): Worst-case hold slack is -0.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.022              -0.042 fifo:fifo_rx|r_fifo_count[0] 
    Info (332119):     0.339               0.000 i_clk 
Info (332146): Worst-case recovery slack is 0.037
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.037               0.000 i_clk 
Info (332146): Worst-case removal slack is 0.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.507               0.000 i_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -209.864 i_clk 
    Info (332119):     0.431               0.000 fifo:fifo_rx|r_fifo_count[0] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.489             -84.007 i_clk 
    Info (332119):     0.140               0.000 fifo:fifo_rx|r_fifo_count[0] 
Info (332146): Worst-case hold slack is 0.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.053               0.000 i_clk 
    Info (332119):     0.076               0.000 fifo:fifo_rx|r_fifo_count[0] 
Info (332146): Worst-case recovery slack is 0.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.456               0.000 i_clk 
Info (332146): Worst-case removal slack is 0.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.283               0.000 i_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -156.827 i_clk 
    Info (332119):     0.366               0.000 fifo:fifo_rx|r_fifo_count[0] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Tue Aug 25 16:39:34 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


