#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Mar 03 20:06:13 2016
# Process ID: 2728
# Current directory: D:/onedrive/WSU/EE214/MD_final/MD_final.runs/synth_1
# Command line: vivado.exe -log wrapper.vds -mode batch -messageDb vivado.pb -notrace -source wrapper.tcl
# Log file: D:/onedrive/WSU/EE214/MD_final/MD_final.runs/synth_1/wrapper.vds
# Journal file: D:/onedrive/WSU/EE214/MD_final/MD_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source wrapper.tcl -notrace
Command: synth_design -top wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Synth 8-2611] redeclaration of ansi port O0 is not allowed [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:7]
WARNING: [Synth 8-2611] redeclaration of ansi port O1 is not allowed [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:7]
WARNING: [Synth 8-2611] redeclaration of ansi port O2 is not allowed [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:7]
WARNING: [Synth 8-2611] redeclaration of ansi port O3 is not allowed [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:7]
WARNING: [Synth 8-976] O0 has already been declared [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:7]
WARNING: [Synth 8-2654] second declaration of O0 ignored [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:7]
INFO: [Synth 8-994] O0 is declared here [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:4]
INFO: [Synth 8-994] O1 is declared here [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:4]
INFO: [Synth 8-994] O2 is declared here [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:4]
INFO: [Synth 8-994] O3 is declared here [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:4]
WARNING: [Synth 8-976] Y0 has already been declared [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/dmux.v:30]
WARNING: [Synth 8-2654] second declaration of Y0 ignored [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/dmux.v:30]
INFO: [Synth 8-994] Y0 is declared here [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/dmux.v:28]
INFO: [Synth 8-994] Y1 is declared here [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/dmux.v:28]
INFO: [Synth 8-994] Y2 is declared here [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/dmux.v:28]
INFO: [Synth 8-994] Y3 is declared here [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/dmux.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 275.293 ; gain = 104.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'wrapper' [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/wrapper.v:4]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux' (1#1) [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-638] synthesizing module 'counter' [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/counter.v:1]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/counter.v:1]
INFO: [Synth 8-638] synthesizing module 'dmux' [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/dmux.v:23]
INFO: [Synth 8-256] done synthesizing module 'dmux' (3#1) [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/dmux.v:23]
INFO: [Synth 8-638] synthesizing module 'latch' [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:9]
INFO: [Synth 8-256] done synthesizing module 'latch' (4#1) [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:1]
INFO: [Synth 8-256] done synthesizing module 'wrapper' (5#1) [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/wrapper.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 294.227 ; gain = 123.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 294.227 ; gain = 123.035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/constrs_1/imports/EE214/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sel1'. [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/constrs_1/imports/EE214/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/constrs_1/imports/EE214/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel1'. [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/constrs_1/imports/EE214/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/constrs_1/imports/EE214/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel0'. [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/constrs_1/imports/EE214/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/constrs_1/imports/EE214/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel0'. [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/constrs_1/imports/EE214/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/constrs_1/imports/EE214/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/constrs_1/imports/EE214/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/constrs_1/imports/EE214/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 577.258 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Y0_reg' [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/dmux.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'Y1_reg' [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/dmux.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'Y2_reg' [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/dmux.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Y3_reg' [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/new/dmux.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'O0_reg' [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'O1_reg' [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'O2_reg' [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'O3_reg' [D:/onedrive/WSU/EE214/MD_final/MD_final.srcs/sources_1/imports/vhdl shit/latch.v:14]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dmux 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module latch 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 577.258 ; gain = 406.066

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\output_latch/O0_reg ) is unused and will be removed from module wrapper.
WARNING: [Synth 8-3332] Sequential element (\output_latch/O1_reg ) is unused and will be removed from module wrapper.
WARNING: [Synth 8-3332] Sequential element (\output_latch/O2_reg ) is unused and will be removed from module wrapper.
WARNING: [Synth 8-3332] Sequential element (\output_latch/O3_reg ) is unused and will be removed from module wrapper.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 577.258 ; gain = 406.066

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\DMUX/Y2_reg ) is unused and will be removed from module wrapper.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 577.258 ; gain = 406.066

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    28|
|4     |LUT2   |     3|
|5     |LUT3   |     3|
|6     |LUT6   |     1|
|7     |FDRE   |    28|
|8     |LD     |     3|
|9     |IBUF   |     5|
|10    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------+------+
|      |Instance        |Module  |Cells |
+------+----------------+--------+------+
|1     |top             |        |    84|
|2     |  DMUX          |dmux    |     3|
|3     |  input_counter |counter |    70|
+------+----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 577.258 ; gain = 406.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 577.258 ; gain = 102.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 577.258 ; gain = 406.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 25 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 577.258 ; gain = 390.223
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 577.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 03 20:06:36 2016...
