Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Apr 20 00:33:47 2024
| Host              : DESKTOP-M5OR15L running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.350        0.000                      0                29882        0.010        0.000                      0                29882        3.500        0.000                       0                  9379  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            5.350        0.000                      0                29882        0.010        0.000                      0                29882        3.500        0.000                       0                  9379  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.669ns (37.857%)  route 2.740ns (62.143%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.768ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.702ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.118     2.385    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/CLK
    DSP48E2_X2Y59        DSP_OUTPUT                                   r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[3])
                                                      0.279     2.664 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.363     3.027    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0_n_102
    SLICE_X7Y145         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     3.214 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3/O
                         net (fo=1, routed)           0.018     3.232    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3_n_0
    SLICE_X7Y145         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.468 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry/CO[7]
                         net (fo=1, routed)           0.030     3.498    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_n_0
    SLICE_X7Y146         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.563 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     3.593    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0_n_0
    SLICE_X7Y147         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.658 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1/CO[7]
                         net (fo=1, routed)           0.030     3.688    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1_n_0
    SLICE_X7Y148         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.753 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2/CO[7]
                         net (fo=1, routed)           0.030     3.783    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2_n_0
    SLICE_X7Y149         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.848 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3/CO[7]
                         net (fo=1, routed)           0.062     3.910    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3_n_0
    SLICE_X7Y150         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     3.988 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__4/O[0]
                         net (fo=2, routed)           0.823     4.811    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__1[56]
    SLICE_X8Y150         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[7])
                                                      0.323     5.134 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/accumulateSum_carry__6/O[7]
                         net (fo=3, routed)           0.354     5.487    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/p_4_in
    SLICE_X6Y149         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     5.569 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_4__3/O
                         net (fo=63, routed)          0.933     6.503    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_4__3_n_0
    SLICE_X9Y142         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     6.727 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[7]_i_1__3/O
                         net (fo=1, routed)           0.067     6.794    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[7]_i_1__3_n_0
    SLICE_X9Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.876    12.092    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/S_AXI_ACLK
    SLICE_X9Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[7]/C
                         clock pessimism              0.168    12.260    
                         clock uncertainty           -0.160    12.100    
    SLICE_X9Y142         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    12.144    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[7]
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.813ns (42.022%)  route 2.501ns (57.978%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 12.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.768ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.702ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.118     2.385    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/CLK
    DSP48E2_X2Y59        DSP_OUTPUT                                   r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[3])
                                                      0.279     2.664 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.363     3.027    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0_n_102
    SLICE_X7Y145         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     3.214 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3/O
                         net (fo=1, routed)           0.018     3.232    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3_n_0
    SLICE_X7Y145         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.468 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry/CO[7]
                         net (fo=1, routed)           0.030     3.498    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_n_0
    SLICE_X7Y146         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.563 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     3.593    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0_n_0
    SLICE_X7Y147         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.658 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1/CO[7]
                         net (fo=1, routed)           0.030     3.688    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1_n_0
    SLICE_X7Y148         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.753 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2/CO[7]
                         net (fo=1, routed)           0.030     3.783    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2_n_0
    SLICE_X7Y149         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.848 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3/CO[7]
                         net (fo=1, routed)           0.062     3.910    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3_n_0
    SLICE_X7Y150         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     3.988 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__4/O[0]
                         net (fo=2, routed)           0.823     4.811    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__1[56]
    SLICE_X8Y150         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[7])
                                                      0.323     5.134 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/accumulateSum_carry__6/O[7]
                         net (fo=3, routed)           0.248     5.382    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/p_4_in
    SLICE_X6Y150         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.224     5.606 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_3__3/O
                         net (fo=63, routed)          0.795     6.400    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_3__3_n_0
    SLICE_X8Y142         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     6.626 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[5]_i_1__3/O
                         net (fo=1, routed)           0.073     6.699    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[5]_i_1__3_n_0
    SLICE_X8Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.885    12.101    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/S_AXI_ACLK
    SLICE_X8Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[5]/C
                         clock pessimism              0.168    12.269    
                         clock uncertainty           -0.160    12.109    
    SLICE_X8Y142         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    12.153    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[5]
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.739ns (40.638%)  route 2.540ns (59.362%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 12.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.768ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.702ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.118     2.385    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/CLK
    DSP48E2_X2Y59        DSP_OUTPUT                                   r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[3])
                                                      0.279     2.664 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.363     3.027    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0_n_102
    SLICE_X7Y145         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     3.214 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3/O
                         net (fo=1, routed)           0.018     3.232    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3_n_0
    SLICE_X7Y145         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.468 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry/CO[7]
                         net (fo=1, routed)           0.030     3.498    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_n_0
    SLICE_X7Y146         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.563 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     3.593    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0_n_0
    SLICE_X7Y147         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.658 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1/CO[7]
                         net (fo=1, routed)           0.030     3.688    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1_n_0
    SLICE_X7Y148         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.753 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2/CO[7]
                         net (fo=1, routed)           0.030     3.783    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2_n_0
    SLICE_X7Y149         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.848 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3/CO[7]
                         net (fo=1, routed)           0.062     3.910    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3_n_0
    SLICE_X7Y150         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     3.988 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__4/O[0]
                         net (fo=2, routed)           0.823     4.811    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__1[56]
    SLICE_X8Y150         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[7])
                                                      0.323     5.134 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/accumulateSum_carry__6/O[7]
                         net (fo=3, routed)           0.248     5.382    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/p_4_in
    SLICE_X6Y150         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.224     5.606 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_3__3/O
                         net (fo=63, routed)          0.832     6.437    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_3__3_n_0
    SLICE_X8Y142         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.152     6.589 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[3]_i_1__3/O
                         net (fo=1, routed)           0.075     6.664    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[3]_i_1__3_n_0
    SLICE_X8Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.885    12.101    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/S_AXI_ACLK
    SLICE_X8Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[3]/C
                         clock pessimism              0.168    12.269    
                         clock uncertainty           -0.160    12.109    
    SLICE_X8Y142         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    12.153    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[3]
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.599ns (37.369%)  route 2.680ns (62.631%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 12.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.768ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.702ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.118     2.385    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/CLK
    DSP48E2_X2Y59        DSP_OUTPUT                                   r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[3])
                                                      0.279     2.664 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.363     3.027    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0_n_102
    SLICE_X7Y145         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     3.214 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3/O
                         net (fo=1, routed)           0.018     3.232    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3_n_0
    SLICE_X7Y145         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.468 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry/CO[7]
                         net (fo=1, routed)           0.030     3.498    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_n_0
    SLICE_X7Y146         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.563 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     3.593    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0_n_0
    SLICE_X7Y147         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.658 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1/CO[7]
                         net (fo=1, routed)           0.030     3.688    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1_n_0
    SLICE_X7Y148         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.753 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2/CO[7]
                         net (fo=1, routed)           0.030     3.783    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2_n_0
    SLICE_X7Y149         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.848 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3/CO[7]
                         net (fo=1, routed)           0.062     3.910    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3_n_0
    SLICE_X7Y150         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     3.988 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__4/O[0]
                         net (fo=2, routed)           0.823     4.811    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__1[56]
    SLICE_X8Y150         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[7])
                                                      0.323     5.134 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/accumulateSum_carry__6/O[7]
                         net (fo=3, routed)           0.354     5.487    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/p_4_in
    SLICE_X6Y149         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     5.569 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_4__3/O
                         net (fo=63, routed)          0.861     6.430    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_4__3_n_0
    SLICE_X8Y142         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     6.584 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[11]_i_1__3/O
                         net (fo=1, routed)           0.080     6.664    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[11]_i_1__3_n_0
    SLICE_X8Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.885    12.101    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/S_AXI_ACLK
    SLICE_X8Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[11]/C
                         clock pessimism              0.168    12.269    
                         clock uncertainty           -0.160    12.109    
    SLICE_X8Y142         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.153    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[11]
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.665ns (39.047%)  route 2.599ns (60.953%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 12.091 - 10.000 ) 
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.768ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.702ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.118     2.385    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/CLK
    DSP48E2_X2Y59        DSP_OUTPUT                                   r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[3])
                                                      0.279     2.664 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.363     3.027    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0_n_102
    SLICE_X7Y145         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     3.214 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3/O
                         net (fo=1, routed)           0.018     3.232    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3_n_0
    SLICE_X7Y145         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.468 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry/CO[7]
                         net (fo=1, routed)           0.030     3.498    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_n_0
    SLICE_X7Y146         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.563 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     3.593    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0_n_0
    SLICE_X7Y147         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.658 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1/CO[7]
                         net (fo=1, routed)           0.030     3.688    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1_n_0
    SLICE_X7Y148         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.753 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2/CO[7]
                         net (fo=1, routed)           0.030     3.783    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2_n_0
    SLICE_X7Y149         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.848 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3/CO[7]
                         net (fo=1, routed)           0.062     3.910    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3_n_0
    SLICE_X7Y150         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     3.988 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__4/O[0]
                         net (fo=2, routed)           0.823     4.811    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__1[56]
    SLICE_X8Y150         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[7])
                                                      0.323     5.134 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/accumulateSum_carry__6/O[7]
                         net (fo=3, routed)           0.354     5.487    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/p_4_in
    SLICE_X6Y149         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     5.569 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_4__3/O
                         net (fo=63, routed)          0.764     6.333    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_4__3_n_0
    SLICE_X10Y144        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.220     6.553 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[12]_i_1__3/O
                         net (fo=1, routed)           0.096     6.649    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[12]_i_1__3_n_0
    SLICE_X10Y144        FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.875    12.091    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/S_AXI_ACLK
    SLICE_X10Y144        FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[12]/C
                         clock pessimism              0.168    12.259    
                         clock uncertainty           -0.160    12.099    
    SLICE_X10Y144        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.142    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[12]
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.631ns (38.344%)  route 2.623ns (61.656%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 12.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.768ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.702ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.118     2.385    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/CLK
    DSP48E2_X2Y59        DSP_OUTPUT                                   r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[3])
                                                      0.279     2.664 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.363     3.027    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0_n_102
    SLICE_X7Y145         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     3.214 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3/O
                         net (fo=1, routed)           0.018     3.232    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3_n_0
    SLICE_X7Y145         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.468 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry/CO[7]
                         net (fo=1, routed)           0.030     3.498    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_n_0
    SLICE_X7Y146         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.563 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     3.593    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0_n_0
    SLICE_X7Y147         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.658 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1/CO[7]
                         net (fo=1, routed)           0.030     3.688    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1_n_0
    SLICE_X7Y148         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.753 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2/CO[7]
                         net (fo=1, routed)           0.030     3.783    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2_n_0
    SLICE_X7Y149         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.848 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3/CO[7]
                         net (fo=1, routed)           0.062     3.910    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3_n_0
    SLICE_X7Y150         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     3.988 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__4/O[0]
                         net (fo=2, routed)           0.823     4.811    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__1[56]
    SLICE_X8Y150         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[7])
                                                      0.323     5.134 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/accumulateSum_carry__6/O[7]
                         net (fo=3, routed)           0.354     5.487    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/p_4_in
    SLICE_X6Y149         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     5.569 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_4__3/O
                         net (fo=63, routed)          0.803     6.373    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_4__3_n_0
    SLICE_X8Y142         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.186     6.559 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[14]_i_1__3/O
                         net (fo=1, routed)           0.080     6.639    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[14]_i_1__3_n_0
    SLICE_X8Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.885    12.101    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/S_AXI_ACLK
    SLICE_X8Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[14]/C
                         clock pessimism              0.168    12.269    
                         clock uncertainty           -0.160    12.109    
    SLICE_X8Y142         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    12.152    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         12.152    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.808ns (43.122%)  route 2.385ns (56.878%))
  Logic Levels:           8  (CARRY8=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 12.096 - 10.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 0.768ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.702ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.167     2.434    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul_reg/CLK
    DSP48E2_X1Y53        DSP_OUTPUT                                   r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.275     2.709 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.514     3.223    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul_reg_n_99
    SLICE_X4Y128         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     3.449 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul0_carry__2_i_8__2/O
                         net (fo=1, routed)           0.017     3.466    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul0_carry__2_i_8__2_n_0
    SLICE_X4Y128         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     3.747 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul0_carry__2/CO[7]
                         net (fo=1, routed)           0.030     3.777    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul0_carry__2_n_0
    SLICE_X4Y129         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     3.938 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul0_carry__3/O[5]
                         net (fo=2, routed)           0.529     4.468    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul_reg__2[53]
    SLICE_X5Y130         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     4.548 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/accumulateSum_carry__5_i_3__2/O
                         net (fo=1, routed)           0.029     4.577    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/accumulateSum_carry__5_i_3__2_n_0
    SLICE_X5Y130         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.815 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/accumulateSum_carry__5/CO[7]
                         net (fo=1, routed)           0.030     4.845    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/accumulateSum_carry__5_n_0
    SLICE_X5Y131         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     5.016 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/accumulateSum_carry__6/O[7]
                         net (fo=3, routed)           0.340     5.355    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/accumulateSum_carry__6_n_8
    SLICE_X2Y126         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.152     5.507 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum[62]_i_4__2/O
                         net (fo=63, routed)          0.829     6.336    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum[62]_i_4__2_n_0
    SLICE_X6Y132         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     6.560 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum[59]_i_1__2/O
                         net (fo=1, routed)           0.067     6.627    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum[59]_i_1__2_n_0
    SLICE_X6Y132         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.880    12.096    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/S_AXI_ACLK
    SLICE_X6Y132         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum_reg[59]/C
                         clock pessimism              0.168    12.264    
                         clock uncertainty           -0.160    12.103    
    SLICE_X6Y132         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    12.147    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum_reg[59]
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.809ns (43.187%)  route 2.380ns (56.813%))
  Logic Levels:           8  (CARRY8=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 12.096 - 10.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 0.768ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.702ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.167     2.434    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul_reg/CLK
    DSP48E2_X1Y53        DSP_OUTPUT                                   r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.275     2.709 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.514     3.223    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul_reg_n_99
    SLICE_X4Y128         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     3.449 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul0_carry__2_i_8__2/O
                         net (fo=1, routed)           0.017     3.466    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul0_carry__2_i_8__2_n_0
    SLICE_X4Y128         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     3.747 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul0_carry__2/CO[7]
                         net (fo=1, routed)           0.030     3.777    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul0_carry__2_n_0
    SLICE_X4Y129         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     3.938 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul0_carry__3/O[5]
                         net (fo=2, routed)           0.529     4.468    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/mul_reg__2[53]
    SLICE_X5Y130         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     4.548 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/accumulateSum_carry__5_i_3__2/O
                         net (fo=1, routed)           0.029     4.577    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/accumulateSum_carry__5_i_3__2_n_0
    SLICE_X5Y130         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.815 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/accumulateSum_carry__5/CO[7]
                         net (fo=1, routed)           0.030     4.845    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/accumulateSum_carry__5_n_0
    SLICE_X5Y131         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     5.016 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/accumulateSum_carry__6/O[7]
                         net (fo=3, routed)           0.340     5.355    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/accumulateSum_carry__6_n_8
    SLICE_X2Y126         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.152     5.507 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum[62]_i_4__2/O
                         net (fo=63, routed)          0.824     6.331    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum[62]_i_4__2_n_0
    SLICE_X6Y132         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     6.556 r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum[60]_i_1__2/O
                         net (fo=1, routed)           0.067     6.623    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum[60]_i_1__2_n_0
    SLICE_X6Y132         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.880    12.096    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/S_AXI_ACLK
    SLICE_X6Y132         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum_reg[60]/C
                         clock pessimism              0.168    12.264    
                         clock uncertainty           -0.160    12.103    
    SLICE_X6Y132         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    12.147    design_1_i/NN_AXI_0/inst/hl1/neuron_0_3/sum_reg[60]
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.773ns (41.833%)  route 2.465ns (58.167%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 12.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.768ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.702ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.118     2.385    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/CLK
    DSP48E2_X2Y59        DSP_OUTPUT                                   r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[3])
                                                      0.279     2.664 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.363     3.027    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0_n_102
    SLICE_X7Y145         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     3.214 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3/O
                         net (fo=1, routed)           0.018     3.232    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3_n_0
    SLICE_X7Y145         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.468 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry/CO[7]
                         net (fo=1, routed)           0.030     3.498    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_n_0
    SLICE_X7Y146         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.563 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     3.593    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0_n_0
    SLICE_X7Y147         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.658 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1/CO[7]
                         net (fo=1, routed)           0.030     3.688    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1_n_0
    SLICE_X7Y148         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.753 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2/CO[7]
                         net (fo=1, routed)           0.030     3.783    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2_n_0
    SLICE_X7Y149         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.848 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3/CO[7]
                         net (fo=1, routed)           0.062     3.910    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3_n_0
    SLICE_X7Y150         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     3.988 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__4/O[0]
                         net (fo=2, routed)           0.823     4.811    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__1[56]
    SLICE_X8Y150         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[7])
                                                      0.323     5.134 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/accumulateSum_carry__6/O[7]
                         net (fo=3, routed)           0.248     5.382    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/p_4_in
    SLICE_X6Y150         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.224     5.606 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_3__3/O
                         net (fo=63, routed)          0.737     6.342    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_3__3_n_0
    SLICE_X8Y142         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     6.528 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[18]_i_1__3/O
                         net (fo=1, routed)           0.095     6.623    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[18]_i_1__3_n_0
    SLICE_X8Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.885    12.101    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/S_AXI_ACLK
    SLICE_X8Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[18]/C
                         clock pessimism              0.168    12.269    
                         clock uncertainty           -0.160    12.109    
    SLICE_X8Y142         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.152    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[18]
  -------------------------------------------------------------------
                         required time                         12.152    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.632ns (38.663%)  route 2.589ns (61.337%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.768ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.702ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.118     2.385    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/CLK
    DSP48E2_X2Y59        DSP_OUTPUT                                   r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[3])
                                                      0.279     2.664 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.363     3.027    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__0_n_102
    SLICE_X7Y145         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     3.214 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3/O
                         net (fo=1, routed)           0.018     3.232    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_i_4__3_n_0
    SLICE_X7Y145         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.468 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry/CO[7]
                         net (fo=1, routed)           0.030     3.498    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry_n_0
    SLICE_X7Y146         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.563 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     3.593    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__0_n_0
    SLICE_X7Y147         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.658 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1/CO[7]
                         net (fo=1, routed)           0.030     3.688    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__1_n_0
    SLICE_X7Y148         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.753 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2/CO[7]
                         net (fo=1, routed)           0.030     3.783    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__2_n_0
    SLICE_X7Y149         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.848 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3/CO[7]
                         net (fo=1, routed)           0.062     3.910    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__3_n_0
    SLICE_X7Y150         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     3.988 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul0_carry__4/O[0]
                         net (fo=2, routed)           0.823     4.811    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/mul_reg__1[56]
    SLICE_X8Y150         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[7])
                                                      0.323     5.134 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/accumulateSum_carry__6/O[7]
                         net (fo=3, routed)           0.354     5.487    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/p_4_in
    SLICE_X6Y149         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     5.569 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_4__3/O
                         net (fo=63, routed)          0.781     6.350    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[62]_i_4__3_n_0
    SLICE_X9Y142         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     6.537 r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[6]_i_1__3/O
                         net (fo=1, routed)           0.069     6.606    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum[6]_i_1__3_n_0
    SLICE_X9Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.876    12.092    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/S_AXI_ACLK
    SLICE_X9Y142         FDRE                                         r  design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[6]/C
                         clock pessimism              0.168    12.260    
                         clock uncertainty           -0.160    12.100    
    SLICE_X9Y142         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    12.144    design_1_i/NN_AXI_0/inst/hl2/neuron_1_0/sum_reg[6]
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  5.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.244%)  route 0.125ns (52.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.880ns (routing 0.702ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.768ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.880     2.096    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X4Y120         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.208 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[11]/Q
                         net (fo=2, routed)           0.125     2.333    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0[11]
    SLICE_X5Y120         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.123     2.390    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X5Y120         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[11]/C
                         clock pessimism             -0.168     2.222    
    SLICE_X5Y120         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.324    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][87]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.111ns (50.226%)  route 0.110ns (49.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.887ns (routing 0.702ns, distribution 1.185ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.768ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.887     2.103    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X7Y74          FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.214 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[87]/Q
                         net (fo=1, routed)           0.110     2.324    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[30]
    SLICE_X5Y74          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.104     2.371    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X5Y74          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][87]/C
                         clock pessimism             -0.161     2.210    
    SLICE_X5Y74          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     2.312    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][87]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1088]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1088]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.112ns (49.209%)  route 0.116ns (50.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.883ns (routing 0.702ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.106ns (routing 0.768ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.883     2.099    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X10Y84         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1088]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.211 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1088]/Q
                         net (fo=2, routed)           0.116     2.327    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/D[40]
    SLICE_X9Y84          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1088]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.106     2.373    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X9Y84          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1088]/C
                         clock pessimism             -0.161     2.212    
    SLICE_X9Y84          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     2.313    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1088]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.112ns (47.059%)  route 0.126ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.887ns (routing 0.702ns, distribution 1.185ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.768ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.887     2.103    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y78          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.215 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[57]/Q
                         net (fo=1, routed)           0.126     2.341    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[45]
    SLICE_X3Y78          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.119     2.386    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y78          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][57]/C
                         clock pessimism             -0.161     2.225    
    SLICE_X3Y78          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     2.327    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][57]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][124]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.114ns (43.346%)  route 0.149ns (56.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.883ns (routing 0.702ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.768ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.883     2.099    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X6Y82          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     2.213 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][124]/Q
                         net (fo=1, routed)           0.149     2.362    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIG0
    SLICE_X7Y82          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.135     2.402    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X7Y82          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG/CLK
                         clock pessimism             -0.161     2.241    
    SLICE_X7Y82          RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.104     2.345    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.528%)  route 0.134ns (54.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.879ns (routing 0.702ns, distribution 1.177ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.768ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.879     2.095    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y85          FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.207 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[29]/Q
                         net (fo=1, routed)           0.134     2.341    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[17]
    SLICE_X3Y84          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.118     2.385    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y84          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][29]/C
                         clock pessimism             -0.161     2.224    
    SLICE_X3Y84          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     2.325    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][29]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][105]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.114ns (43.678%)  route 0.147ns (56.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.895ns (routing 0.702ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.170ns (routing 0.768ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.895     2.111    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y80          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.225 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][105]/Q
                         net (fo=1, routed)           0.147     2.372    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DID1
    SLICE_X5Y80          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.170     2.437    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X5Y80          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD_D1/CLK
                         clock pessimism             -0.161     2.276    
    SLICE_X5Y80          RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.079     2.355    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][85]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.112ns (49.558%)  route 0.114ns (50.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.887ns (routing 0.702ns, distribution 1.185ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.768ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.887     2.103    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X7Y74          FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.215 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[85]/Q
                         net (fo=1, routed)           0.114     2.329    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[28]
    SLICE_X5Y74          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.104     2.371    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X5Y74          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][85]/C
                         clock pessimism             -0.161     2.210    
    SLICE_X5Y74          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     2.312    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][85]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1088]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.111ns (52.358%)  route 0.101ns (47.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.860ns (routing 0.702ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.768ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.860     2.076    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y91          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.187 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[123]/Q
                         net (fo=2, routed)           0.101     2.288    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/D[27]
    SLICE_X0Y91          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1088]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.063     2.330    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X0Y91          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1088]/C
                         clock pessimism             -0.161     2.169    
    SLICE_X0Y91          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     2.271    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1088]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.528%)  route 0.134ns (54.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.886ns (routing 0.702ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.768ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.886     2.102    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X7Y75          FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.214 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]/Q
                         net (fo=1, routed)           0.134     2.348    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[4]
    SLICE_X8Y75          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.123     2.390    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X8Y75          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/C
                         clock pessimism             -0.161     2.229    
    SLICE_X8Y75          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     2.331    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y22   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y22   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y17   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y17   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMD32/CLK          n/a            1.524         10.000      8.476      SLICE_X12Y140  design_1_i/NN_AXI_0/inst/hl1/neuron_0_0/WBram/mem_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.524         10.000      8.476      SLICE_X12Y140  design_1_i/NN_AXI_0/inst/hl1/neuron_0_0/WBram/mem_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.524         10.000      8.476      SLICE_X12Y140  design_1_i/NN_AXI_0/inst/hl1/neuron_0_0/WBram/mem_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y140  design_1_i/NN_AXI_0/inst/hl1/neuron_0_0/WBram/mem_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y140  design_1_i/NN_AXI_0/inst/hl1/neuron_0_0/WBram/mem_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y140  design_1_i/NN_AXI_0/inst/hl1/neuron_0_0/WBram/mem_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y140  design_1_i/NN_AXI_0/inst/hl1/neuron_0_0/WBram/mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y140  design_1_i/NN_AXI_0/inst/hl1/neuron_0_0/WBram/mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y140  design_1_i/NN_AXI_0/inst/hl1/neuron_0_0/WBram/mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y140  design_1_i/NN_AXI_0/inst/hl1/neuron_0_0/WBram/mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y140  design_1_i/NN_AXI_0/inst/hl1/neuron_0_0/WBram/mem_reg_0_31_0_13/RAMA_D1/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.305ns  (logic 0.226ns (17.318%)  route 1.079ns (82.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.917ns (routing 0.702ns, distribution 1.215ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.864     0.864    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y182         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     1.090 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.215     1.305    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y182         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.917     2.133    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y182         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.104ns (21.311%)  route 0.384ns (78.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.264ns (routing 0.454ns, distribution 0.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.326     0.326    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y182         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.104     0.430 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.058     0.488    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y182         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.264     1.451    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y182         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.113ns (5.023%)  route 2.137ns (94.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.768ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.702ns, distribution 1.188ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.108     2.375    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y168         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y168         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.488 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=659, routed)         2.137     4.624    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X5Y115         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.890     2.106    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X5Y115         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.244ns  (logic 0.171ns (7.622%)  route 2.073ns (92.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.768ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.702ns, distribution 1.198ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.108     2.375    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y168         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y168         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.488 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=659, routed)         1.670     4.157    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X11Y102        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     4.215 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.403     4.618    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X11Y102        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.900     2.116    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X11Y102        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.170ns  (logic 0.113ns (9.661%)  route 1.057ns (90.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.768ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.702ns, distribution 1.162ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.108     2.375    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y168         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y168         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.488 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=659, routed)         1.057     3.544    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X2Y171         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.864     2.080    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X2Y171         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.074ns  (logic 0.116ns (10.799%)  route 0.958ns (89.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.768ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.702ns, distribution 1.201ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.084     2.351    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.467 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.958     3.425    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y68          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.903     2.119    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y68          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.074ns  (logic 0.116ns (10.799%)  route 0.958ns (89.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.768ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.702ns, distribution 1.201ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.084     2.351    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.467 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.958     3.425    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y68          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.903     2.119    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y68          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.074ns  (logic 0.116ns (10.799%)  route 0.958ns (89.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.768ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.702ns, distribution 1.201ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.084     2.351    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.467 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.958     3.425    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y68          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.903     2.119    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y68          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.066ns  (logic 0.116ns (10.884%)  route 0.950ns (89.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.768ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.702ns, distribution 1.190ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.084     2.351    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.467 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.950     3.417    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y67          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.892     2.108    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y67          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.066ns  (logic 0.116ns (10.884%)  route 0.950ns (89.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.768ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.702ns, distribution 1.190ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.084     2.351    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.467 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.950     3.417    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y67          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.892     2.108    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y67          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.066ns  (logic 0.116ns (10.884%)  route 0.950ns (89.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.768ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.702ns, distribution 1.190ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.084     2.351    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.467 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.950     3.417    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y67          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.892     2.108    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y67          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.065ns  (logic 0.116ns (10.890%)  route 0.949ns (89.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.768ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.702ns, distribution 1.196ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        2.084     2.351    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.467 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.949     3.416    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y77          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.898     2.114    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y77          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.083ns (34.902%)  route 0.155ns (65.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.418ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.454ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.139     1.290    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.373 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.155     1.527    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y96          FDCE                                         f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.228     1.415    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y96          FDCE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.083ns (34.902%)  route 0.155ns (65.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.418ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.454ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.139     1.290    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.373 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.155     1.527    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y96          FDCE                                         f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.228     1.415    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y96          FDCE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.083ns (34.902%)  route 0.155ns (65.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.418ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.454ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.139     1.290    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.373 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.155     1.527    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y96          FDCE                                         f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.228     1.415    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y96          FDCE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.083ns (32.112%)  route 0.175ns (67.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.418ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.454ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.139     1.290    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.373 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.175     1.548    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y96          FDCE                                         f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.241     1.428    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y96          FDCE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.083ns (32.112%)  route 0.175ns (67.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.418ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.454ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.139     1.290    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.373 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.175     1.548    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y96          FDCE                                         f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.241     1.428    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y96          FDCE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.083ns (32.112%)  route 0.175ns (67.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.418ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.454ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.139     1.290    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.373 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.175     1.548    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y96          FDCE                                         f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.241     1.428    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y96          FDCE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.083ns (29.788%)  route 0.196ns (70.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.418ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.454ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.139     1.290    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.373 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.196     1.568    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y100         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.233     1.420    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y100         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.083ns (29.788%)  route 0.196ns (70.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.418ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.454ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.139     1.290    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.373 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.196     1.568    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y100         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.233     1.420    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y100         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.083ns (29.788%)  route 0.196ns (70.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.418ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.454ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.139     1.290    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.373 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.196     1.568    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y100         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.233     1.420    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y100         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.083ns (29.131%)  route 0.202ns (70.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.418ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.454ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.139     1.290    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.373 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.202     1.574    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y96          FDCE                                         f  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=9599, routed)        1.238     1.425    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y96          FDCE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





