// Verilog netlist generated by Workcraft 3
module buffer (out, in);
    input in;
    output out;

    assign #1.a out = in;

    // signal values at the initial state:
    // !out !in
endmodule
