// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _convolution2D_HH_
#define _convolution2D_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct convolution2D : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > input_0_address0;
    sc_out< sc_logic > input_0_ce0;
    sc_in< sc_lv<32> > input_0_q0;
    sc_out< sc_lv<4> > input_0_address1;
    sc_out< sc_logic > input_0_ce1;
    sc_in< sc_lv<32> > input_0_q1;
    sc_out< sc_lv<4> > input_1_address0;
    sc_out< sc_logic > input_1_ce0;
    sc_in< sc_lv<32> > input_1_q0;
    sc_out< sc_lv<4> > input_1_address1;
    sc_out< sc_logic > input_1_ce1;
    sc_in< sc_lv<32> > input_1_q1;
    sc_out< sc_lv<3> > input_2_address0;
    sc_out< sc_logic > input_2_ce0;
    sc_in< sc_lv<32> > input_2_q0;
    sc_out< sc_lv<3> > input_2_address1;
    sc_out< sc_logic > input_2_ce1;
    sc_in< sc_lv<32> > input_2_q1;
    sc_in< sc_lv<32> > kernel_0_0;
    sc_in< sc_lv<32> > kernel_0_1;
    sc_in< sc_lv<32> > kernel_0_2;
    sc_in< sc_lv<32> > kernel_1_0;
    sc_in< sc_lv<32> > kernel_1_1;
    sc_in< sc_lv<32> > kernel_1_2;
    sc_in< sc_lv<32> > kernel_2_0;
    sc_in< sc_lv<32> > kernel_2_1;
    sc_in< sc_lv<32> > kernel_2_2;
    sc_out< sc_lv<4> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<32> > output_r_d0;
    sc_out< sc_lv<4> > output_r_address1;
    sc_out< sc_logic > output_r_ce1;
    sc_out< sc_logic > output_r_we1;
    sc_out< sc_lv<32> > output_r_d1;


    // Module declarations
    convolution2D(sc_module_name name);
    SC_HAS_PROCESS(convolution2D);

    ~convolution2D();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > i_reg_320;
    sc_signal< sc_lv<2> > i_reg_320_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > reg_332;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > exitcond3_reg_769;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > reg_336;
    sc_signal< sc_lv<32> > reg_340;
    sc_signal< sc_lv<32> > reg_344;
    sc_signal< sc_lv<32> > reg_349;
    sc_signal< sc_lv<32> > reg_353;
    sc_signal< sc_lv<1> > exitcond3_fu_369_p2;
    sc_signal< sc_lv<1> > exitcond3_reg_769_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond3_reg_769_pp0_iter2_reg;
    sc_signal< sc_lv<2> > i_1_fu_375_p2;
    sc_signal< sc_lv<2> > i_1_reg_773;
    sc_signal< sc_lv<64> > tmp_5_fu_406_p3;
    sc_signal< sc_lv<64> > tmp_5_reg_783;
    sc_signal< sc_lv<3> > tmp_10_fu_420_p3;
    sc_signal< sc_lv<3> > tmp_10_reg_803;
    sc_signal< sc_lv<64> > tmp_11_fu_428_p1;
    sc_signal< sc_lv<64> > tmp_11_reg_808;
    sc_signal< sc_lv<64> > tmp_13_fu_442_p3;
    sc_signal< sc_lv<64> > tmp_13_reg_833;
    sc_signal< sc_lv<4> > tmp_14_fu_462_p3;
    sc_signal< sc_lv<4> > tmp_14_reg_843;
    sc_signal< sc_lv<64> > tmp_15_fu_470_p1;
    sc_signal< sc_lv<64> > tmp_15_reg_848;
    sc_signal< sc_lv<32> > input_2_load_1_reg_863;
    sc_signal< sc_lv<32> > tmp_s_fu_475_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_868;
    sc_signal< sc_lv<32> > kernel_0_1_read_reg_873;
    sc_signal< sc_lv<32> > tmp_1_0_0_1_fu_481_p2;
    sc_signal< sc_lv<32> > tmp_1_0_0_1_reg_878;
    sc_signal< sc_lv<32> > kernel_0_2_read_reg_883;
    sc_signal< sc_lv<32> > tmp_1_0_0_2_fu_487_p2;
    sc_signal< sc_lv<32> > tmp_1_0_0_2_reg_888;
    sc_signal< sc_lv<32> > kernel_1_0_read_reg_898;
    sc_signal< sc_lv<32> > kernel_1_1_read_reg_905;
    sc_signal< sc_lv<32> > kernel_1_2_read_reg_911;
    sc_signal< sc_lv<32> > grp_fu_357_p2;
    sc_signal< sc_lv<32> > tmp_1_0_1_2_reg_917;
    sc_signal< sc_lv<32> > kernel_2_0_read_reg_937;
    sc_signal< sc_lv<32> > kernel_2_1_read_reg_944;
    sc_signal< sc_lv<32> > kernel_2_2_read_reg_951;
    sc_signal< sc_lv<32> > tmp_1_1_fu_508_p2;
    sc_signal< sc_lv<32> > tmp_1_1_reg_958;
    sc_signal< sc_lv<32> > tmp_1_1_0_1_fu_514_p2;
    sc_signal< sc_lv<32> > tmp_1_1_0_1_reg_963;
    sc_signal< sc_lv<32> > grp_fu_363_p2;
    sc_signal< sc_lv<32> > tmp_1_1_1_1_reg_968;
    sc_signal< sc_lv<32> > tmp_1_2_fu_520_p2;
    sc_signal< sc_lv<32> > tmp_1_2_reg_973;
    sc_signal< sc_lv<32> > tmp_1_2_0_2_fu_526_p2;
    sc_signal< sc_lv<32> > tmp_1_2_0_2_reg_978;
    sc_signal< sc_lv<32> > tmp_1_0_1_fu_532_p2;
    sc_signal< sc_lv<32> > tmp_1_0_1_reg_983;
    sc_signal< sc_lv<32> > tmp_1_0_1_1_fu_537_p2;
    sc_signal< sc_lv<32> > tmp_1_0_1_1_reg_988;
    sc_signal< sc_lv<32> > tmp_1_0_2_2_fu_542_p2;
    sc_signal< sc_lv<32> > tmp_1_0_2_2_reg_993;
    sc_signal< sc_lv<32> > tmp2_fu_547_p2;
    sc_signal< sc_lv<32> > tmp2_reg_998;
    sc_signal< sc_lv<32> > tmp_1_1_0_2_fu_551_p2;
    sc_signal< sc_lv<32> > tmp_1_1_0_2_reg_1003;
    sc_signal< sc_lv<32> > tmp_1_1_1_fu_556_p2;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_1008;
    sc_signal< sc_lv<32> > tmp_1_1_2_1_fu_561_p2;
    sc_signal< sc_lv<32> > tmp_1_1_2_1_reg_1013;
    sc_signal< sc_lv<32> > tmp9_fu_566_p2;
    sc_signal< sc_lv<32> > tmp9_reg_1018;
    sc_signal< sc_lv<32> > tmp_1_2_0_1_fu_570_p2;
    sc_signal< sc_lv<32> > tmp_1_2_0_1_reg_1023;
    sc_signal< sc_lv<32> > tmp_1_2_1_fu_575_p2;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_1028;
    sc_signal< sc_lv<32> > tmp_1_2_1_2_fu_580_p2;
    sc_signal< sc_lv<32> > tmp_1_2_1_2_reg_1033;
    sc_signal< sc_lv<32> > tmp_1_0_2_fu_584_p2;
    sc_signal< sc_lv<32> > tmp_1_0_2_reg_1038;
    sc_signal< sc_lv<32> > tmp_1_0_2_1_fu_589_p2;
    sc_signal< sc_lv<32> > tmp_1_0_2_1_reg_1043;
    sc_signal< sc_lv<32> > tmp3_fu_594_p2;
    sc_signal< sc_lv<32> > tmp3_reg_1048;
    sc_signal< sc_lv<32> > tmp_1_1_1_2_reg_1053;
    sc_signal< sc_lv<32> > tmp_1_1_2_fu_598_p2;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_1058;
    sc_signal< sc_lv<32> > tmp_1_1_2_2_fu_603_p2;
    sc_signal< sc_lv<32> > tmp_1_1_2_2_reg_1063;
    sc_signal< sc_lv<32> > tmp10_fu_608_p2;
    sc_signal< sc_lv<32> > tmp10_reg_1068;
    sc_signal< sc_lv<32> > tmp_1_2_1_1_reg_1073;
    sc_signal< sc_lv<32> > tmp_1_2_2_fu_612_p2;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1078;
    sc_signal< sc_lv<32> > tmp_1_2_2_1_fu_617_p2;
    sc_signal< sc_lv<32> > tmp_1_2_2_1_reg_1083;
    sc_signal< sc_lv<32> > tmp_1_2_2_2_fu_622_p2;
    sc_signal< sc_lv<32> > tmp_1_2_2_2_reg_1088;
    sc_signal< sc_lv<32> > tmp16_fu_627_p2;
    sc_signal< sc_lv<32> > tmp16_reg_1093;
    sc_signal< sc_lv<32> > tmp17_fu_631_p2;
    sc_signal< sc_lv<32> > tmp17_reg_1098;
    sc_signal< sc_lv<32> > tmp4_fu_648_p2;
    sc_signal< sc_lv<32> > tmp4_reg_1103;
    sc_signal< sc_lv<32> > tmp11_fu_667_p2;
    sc_signal< sc_lv<32> > tmp11_reg_1108;
    sc_signal< sc_lv<32> > tmp18_fu_686_p2;
    sc_signal< sc_lv<32> > tmp18_reg_1113;
    sc_signal< sc_lv<5> > tmp_7_fu_708_p2;
    sc_signal< sc_lv<5> > tmp_7_reg_1118;
    sc_signal< sc_lv<32> > sum_2_2_2_2_fu_754_p2;
    sc_signal< sc_lv<32> > sum_2_2_2_2_reg_1123;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<2> > ap_phi_mux_i_phi_fu_324_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > tmp_3_fu_394_p1;
    sc_signal< sc_lv<64> > tmp_fu_381_p1;
    sc_signal< sc_lv<64> > tmp_5_0_1_fu_415_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_5_0_2_fu_457_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > tmp_17_fu_498_p3;
    sc_signal< sc_lv<64> > tmp_7_cast_fu_714_p1;
    sc_signal< sc_lv<64> > tmp_8_cast_fu_725_p1;
    sc_signal< sc_lv<64> > tmp_9_cast_fu_764_p1;
    sc_signal< sc_lv<32> > sum_2_0_2_2_fu_734_p2;
    sc_signal< sc_lv<32> > grp_fu_357_p1;
    sc_signal< sc_lv<32> > grp_fu_363_p1;
    sc_signal< sc_lv<3> > tmp_2_fu_386_p3;
    sc_signal< sc_lv<3> > tmp_4_fu_400_p2;
    sc_signal< sc_lv<3> > tmp_12_fu_437_p2;
    sc_signal< sc_lv<3> > i_cast_fu_433_p1;
    sc_signal< sc_lv<3> > tmp_4_0_2_fu_451_p2;
    sc_signal< sc_lv<32> > tmp_s_fu_475_p1;
    sc_signal< sc_lv<32> > tmp_1_0_0_1_fu_481_p1;
    sc_signal< sc_lv<32> > tmp_1_0_0_2_fu_487_p1;
    sc_signal< sc_lv<4> > tmp_16_fu_493_p2;
    sc_signal< sc_lv<32> > tmp_1_1_fu_508_p1;
    sc_signal< sc_lv<32> > tmp_1_1_0_1_fu_514_p1;
    sc_signal< sc_lv<32> > tmp_1_2_fu_520_p1;
    sc_signal< sc_lv<32> > tmp_1_2_0_2_fu_526_p1;
    sc_signal< sc_lv<32> > tmp7_fu_639_p2;
    sc_signal< sc_lv<32> > tmp6_fu_643_p2;
    sc_signal< sc_lv<32> > tmp5_fu_635_p2;
    sc_signal< sc_lv<32> > tmp14_fu_658_p2;
    sc_signal< sc_lv<32> > tmp13_fu_662_p2;
    sc_signal< sc_lv<32> > tmp12_fu_654_p2;
    sc_signal< sc_lv<32> > tmp21_fu_677_p2;
    sc_signal< sc_lv<32> > tmp20_fu_681_p2;
    sc_signal< sc_lv<32> > tmp19_fu_673_p2;
    sc_signal< sc_lv<4> > tmp_6_fu_696_p3;
    sc_signal< sc_lv<5> > p_shl_cast_fu_704_p1;
    sc_signal< sc_lv<5> > tmp_cast_fu_692_p1;
    sc_signal< sc_lv<5> > tmp_8_fu_719_p2;
    sc_signal< sc_lv<32> > tmp1_fu_730_p2;
    sc_signal< sc_lv<32> > tmp8_fu_740_p2;
    sc_signal< sc_lv<32> > tmp15_fu_750_p2;
    sc_signal< sc_lv<5> > tmp_9_fu_759_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_103;
    sc_signal< bool > ap_condition_125;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage2;
    static const sc_lv<5> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<61> ap_const_lv61_0;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<60> ap_const_lv60_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_4;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage2_iter1();
    void thread_ap_block_state8_pp0_stage0_iter2();
    void thread_ap_block_state9_pp0_stage1_iter2();
    void thread_ap_condition_103();
    void thread_ap_condition_125();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_324_p4();
    void thread_ap_ready();
    void thread_exitcond3_fu_369_p2();
    void thread_grp_fu_357_p1();
    void thread_grp_fu_357_p2();
    void thread_grp_fu_363_p1();
    void thread_grp_fu_363_p2();
    void thread_i_1_fu_375_p2();
    void thread_i_cast_fu_433_p1();
    void thread_input_0_address0();
    void thread_input_0_address1();
    void thread_input_0_ce0();
    void thread_input_0_ce1();
    void thread_input_1_address0();
    void thread_input_1_address1();
    void thread_input_1_ce0();
    void thread_input_1_ce1();
    void thread_input_2_address0();
    void thread_input_2_address1();
    void thread_input_2_ce0();
    void thread_input_2_ce1();
    void thread_output_r_address0();
    void thread_output_r_address1();
    void thread_output_r_ce0();
    void thread_output_r_ce1();
    void thread_output_r_d0();
    void thread_output_r_d1();
    void thread_output_r_we0();
    void thread_output_r_we1();
    void thread_p_shl_cast_fu_704_p1();
    void thread_sum_2_0_2_2_fu_734_p2();
    void thread_sum_2_2_2_2_fu_754_p2();
    void thread_tmp10_fu_608_p2();
    void thread_tmp11_fu_667_p2();
    void thread_tmp12_fu_654_p2();
    void thread_tmp13_fu_662_p2();
    void thread_tmp14_fu_658_p2();
    void thread_tmp15_fu_750_p2();
    void thread_tmp16_fu_627_p2();
    void thread_tmp17_fu_631_p2();
    void thread_tmp18_fu_686_p2();
    void thread_tmp19_fu_673_p2();
    void thread_tmp1_fu_730_p2();
    void thread_tmp20_fu_681_p2();
    void thread_tmp21_fu_677_p2();
    void thread_tmp2_fu_547_p2();
    void thread_tmp3_fu_594_p2();
    void thread_tmp4_fu_648_p2();
    void thread_tmp5_fu_635_p2();
    void thread_tmp6_fu_643_p2();
    void thread_tmp7_fu_639_p2();
    void thread_tmp8_fu_740_p2();
    void thread_tmp9_fu_566_p2();
    void thread_tmp_10_fu_420_p3();
    void thread_tmp_11_fu_428_p1();
    void thread_tmp_12_fu_437_p2();
    void thread_tmp_13_fu_442_p3();
    void thread_tmp_14_fu_462_p3();
    void thread_tmp_15_fu_470_p1();
    void thread_tmp_16_fu_493_p2();
    void thread_tmp_17_fu_498_p3();
    void thread_tmp_1_0_0_1_fu_481_p1();
    void thread_tmp_1_0_0_1_fu_481_p2();
    void thread_tmp_1_0_0_2_fu_487_p1();
    void thread_tmp_1_0_0_2_fu_487_p2();
    void thread_tmp_1_0_1_1_fu_537_p2();
    void thread_tmp_1_0_1_fu_532_p2();
    void thread_tmp_1_0_2_1_fu_589_p2();
    void thread_tmp_1_0_2_2_fu_542_p2();
    void thread_tmp_1_0_2_fu_584_p2();
    void thread_tmp_1_1_0_1_fu_514_p1();
    void thread_tmp_1_1_0_1_fu_514_p2();
    void thread_tmp_1_1_0_2_fu_551_p2();
    void thread_tmp_1_1_1_fu_556_p2();
    void thread_tmp_1_1_2_1_fu_561_p2();
    void thread_tmp_1_1_2_2_fu_603_p2();
    void thread_tmp_1_1_2_fu_598_p2();
    void thread_tmp_1_1_fu_508_p1();
    void thread_tmp_1_1_fu_508_p2();
    void thread_tmp_1_2_0_1_fu_570_p2();
    void thread_tmp_1_2_0_2_fu_526_p1();
    void thread_tmp_1_2_0_2_fu_526_p2();
    void thread_tmp_1_2_1_2_fu_580_p2();
    void thread_tmp_1_2_1_fu_575_p2();
    void thread_tmp_1_2_2_1_fu_617_p2();
    void thread_tmp_1_2_2_2_fu_622_p2();
    void thread_tmp_1_2_2_fu_612_p2();
    void thread_tmp_1_2_fu_520_p1();
    void thread_tmp_1_2_fu_520_p2();
    void thread_tmp_2_fu_386_p3();
    void thread_tmp_3_fu_394_p1();
    void thread_tmp_4_0_2_fu_451_p2();
    void thread_tmp_4_fu_400_p2();
    void thread_tmp_5_0_1_fu_415_p1();
    void thread_tmp_5_0_2_fu_457_p1();
    void thread_tmp_5_fu_406_p3();
    void thread_tmp_6_fu_696_p3();
    void thread_tmp_7_cast_fu_714_p1();
    void thread_tmp_7_fu_708_p2();
    void thread_tmp_8_cast_fu_725_p1();
    void thread_tmp_8_fu_719_p2();
    void thread_tmp_9_cast_fu_764_p1();
    void thread_tmp_9_fu_759_p2();
    void thread_tmp_cast_fu_692_p1();
    void thread_tmp_fu_381_p1();
    void thread_tmp_s_fu_475_p1();
    void thread_tmp_s_fu_475_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
