C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis"   -part M2S010  -package TQ144  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\synlog\report\cdh_tsat5_system_fpga_mapper.xml"  -top_level_module  cdh_tsat5_system  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\scratchproject.prs"  -implementation  synthesis  -multisrs  -oedif  "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.edn"   -freq 100.000   -tcl  "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\designer\cdh_tsat5_system\synthesis.fdc"  "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\synwork\cdh_tsat5_system_prem.srd"  -sap  "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.sap"  -otap  "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.tap"  -omap  "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.map"  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v  -sap  "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.sap"  -ologparam  "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\syntmp\cdh_tsat5_system.plg"  -osyn  "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srm"  -prjdir  "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\"  -prjname  cdh_tsat5_system_syn  -log  "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\synlog\cdh_tsat5_system_fpga_mapper.srr" 
relcom:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis" -part M2S010 -package TQ144 -grade STD -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\synlog\report\cdh_tsat5_system_fpga_mapper.xml" -top_level_module cdh_tsat5_system -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\scratchproject.prs" -implementation synthesis -multisrs -oedif "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.edn" -freq 100.000 -tcl "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\designer\cdh_tsat5_system\synthesis.fdc" "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\synwork\cdh_tsat5_system_prem.srd" -sap "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.sap" -otap "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.tap" -omap "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.map" -devicelib ..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v -sap "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.sap" -ologparam "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\syntmp\cdh_tsat5_system.plg" -osyn "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srm" -prjdir "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\" -prjname cdh_tsat5_system_syn -log "C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\synlog\cdh_tsat5_system_fpga_mapper.srr"
rc:1 success:1 runtime:5
file:..\scratchproject.prs|io:o|time:1556471723|size:5146|exec:0|csum:
file:..\cdh_tsat5_system.edn|io:o|time:1556471732|size:301218|exec:0|csum:
file:..\..\designer\cdh_tsat5_system\synthesis.fdc|io:i|time:1556471721|size:54|exec:0|csum:7942487704F5D6422870A419D49ED7C0
file:..\synwork\cdh_tsat5_system_prem.srd|io:i|time:1556471727|size:114231|exec:0|csum:AC1A892714060696FFC23C18A2D65CFF
file:..\cdh_tsat5_system.sap|io:o|time:1556471728|size:2754|exec:0|csum:
file:..\cdh_tsat5_system.tap|io:o|time:0|size:0|exec:0|csum:
file:..\cdh_tsat5_system.map|io:o|time:1556471733|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1509032598|size:16359|exec:0|csum:587C3C1194ED0BA18828F7023B991695
file:..\cdh_tsat5_system.sap|io:o|time:1556471728|size:2754|exec:0|csum:
file:"C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\syntmp\cdh_tsat5_system.plg"|io:o|time:0|size:0|exec:0|csum:
file:..\cdh_tsat5_system.srm|io:o|time:1556471732|size:5939|exec:0|csum:
file:..\synlog\cdh_tsat5_system_fpga_mapper.srr|io:o|time:1556471732|size:45080|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_generic.exe|io:i|time:1509377478|size:18200576|exec:1|csum:52A987FCAB41A5671D5E3B472F3B4626
file:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe|io:i|time:1509379012|size:32918016|exec:1|csum:39651D4CAB7B7D4F35D4DD514D41AE95
