<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Gate-Level Verilog Generator</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            background-color: #2c3e50;
            color: #ecf0f1;
            margin: 0;
            padding: 0;
        }
        .container {
            max-width: 800px;
            margin: 50px auto;
            background-color: #34495e;
            padding: 20px;
            border-radius: 8px;
            box-shadow: 0 4px 8px rgba(0, 0, 0, 0.1);
        }
        h1 {
            text-align: center;
            color: #1abc9c;
        }
        input[type="text"] {
            width: 100%;
            padding: 10px;
            margin: 20px 0;
            border: 1px solid #1abc9c;
            border-radius: 5px;
            background-color: #34495e;
            color: #ecf0f1;
        }
        button {
            background-color: #1abc9c;
            color: #34495e;
            padding: 10px 20px;
            border: none;
            border-radius: 5px;
            cursor: pointer;
            transition: background-color 0.3s;
        }
        button:hover {
            background-color: #16a085;
        }
        pre {
            background-color: #34495e;
            padding: 15px;
            border-radius: 5px;
            color: #ecf0f1;
            white-space: pre-wrap;
            word-wrap: break-word;
        }
    </style>
</head>
<body>
    <div class="container">
        <h1>Generate Gate-Level Verilog Code</h1>
        <label for="regNumber">Enter Your Registration Number:</label>
        <input type="text" id="regNumber" placeholder="Enter Registration Number" />
        <button id="generateCodeBtn">Generate Verilog Code</button>

        <h3>Generated Verilog Code:</h3>
        <pre id="verilogOutput"></pre>
    </div>

    <script>
        document.getElementById("generateCodeBtn").addEventListener("click", function() {
            const regNumber = document.getElementById("regNumber").value.trim().toUpperCase();
            const minterms = [];

            // Hexadecimal mapping for A to F
            const hexMap = {
                'A': 10, 'B': 11, 'C': 12, 'D': 13, 'E': 14, 'F': 15
            };

            // Extract valid digits from registration number
            for (let char of regNumber) {
                if (!isNaN(parseInt(char))) {
                    minterms.push(parseInt(char));  // Numbers 0-9
                } else if (hexMap[char] !== undefined) {
                    minterms.push(hexMap[char]);  // Hexadecimal letters A-F
                }
            }

            // Remove duplicates from the minterms
            const uniqueMinterms = [...new Set(minterms)];

            // Generate Verilog code for logic gates
            let verilogCode = "module logic_function(\n";
            verilogCode += "    input A, B, C, D,\n"; // Example inputs
            verilogCode += "    output F\n";
            verilogCode += ");\n";

            // Create NOT gates for each input
            verilogCode += "    wire w0, w1, w2, w3;\n";
            verilogCode += "    not n0 (w0, A);\n";
            verilogCode += "    not n1 (w1, B);\n";
            verilogCode += "    not n2 (w2, C);\n";
            verilogCode += "    not n3 (w3, D);\n";

            // Generate AND gates for each unique minterm
            verilogCode += "    wire and1, and2, and3;\n";
            verilogCode += "    and g1 (and1, A, B, C, D);\n"; // Example AND gate
            verilogCode += "    and g2 (and2, w0, B, C, D);\n"; // Another AND gate
            verilogCode += "    and g3 (and3, A, w1, C, D);\n"; // And another example

            // Combine the AND terms with an OR gate
            verilogCode += "    or o1 (F, and1, and2, and3);\n";

            verilogCode += "endmodule\n\n";

            // Testbench for Verilog code
            verilogCode += "module tb_logic_function;\n";
            verilogCode += "    reg A, B, C, D;\n";
            verilogCode += "    wire F;\n";
            verilogCode += "    logic_function uut (.A(A), .B(B), .C(C), .D(D), .F(F));\n\n";
            verilogCode += "    initial begin\n";
            verilogCode += "        $display(\"A B C D | F\");\n";
            verilogCode += "        $display(\"---------------\");\n";

            // Loop through all 16 input combinations for A, B, C, D
            for (let i = 0; i < 16; i++) {
                const binary = i.toString(2).padStart(4, '0');
                verilogCode += `        #10 A = ${binary[0]}; B = ${binary[1]}; C = ${binary[2]}; D = ${binary[3]};\n`;

                // Set the output to 1 for minterms that ARE in the registration number
                if (uniqueMinterms.includes(i)) {
                    verilogCode += `        $display("${binary[0]} ${binary[1]} ${binary[2]} ${binary[3]} | 1");\n`;
                } else {
                    verilogCode += `        $display("${binary[0]} ${binary[1]} ${binary[2]} ${binary[3]} | 0");\n`;
                }
            }

            verilogCode += "        $finish;\n"; // End simulation
            verilogCode += "    end\n";
            verilogCode += "endmodule\n";

            // Display the Verilog code in the output
            document.getElementById("verilogOutput").textContent = verilogCode;
        });
    </script>
</body>
</html>
