{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683309145600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683309145610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:52:25 2023 " "Processing started: Fri May 05 12:52:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683309145610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309145610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309145610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683309148419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683309148420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/wavetableram.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/wavetableram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WavetableRAM " "Found entity 1: WavetableRAM" {  } { { "Modules/WavetableRAM.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/WavetableRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309159964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309159964 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "synth_toplevel.sv(259) " "Verilog HDL Module Instantiation warning at synth_toplevel.sv(259): ignored dangling comma in List of Port Connections" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 259 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1683309159970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/synth_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/synth_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synth_toplevel " "Found entity 1: synth_toplevel" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309159972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309159972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/finalsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/finalsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc " "Found entity 1: finalsoc" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309159977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309159977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SOC/finalsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309159981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309159981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SOC/finalsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309159984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309159984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_irq_mapper " "Found entity 1: finalsoc_irq_mapper" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_irq_mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309159987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309159987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0 " "Found entity 1: finalsoc_mm_interconnect_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: finalsoc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalsoc_mm_interconnect_0_avalon_st_adapter" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "SOC/finalsoc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_rsp_mux " "Found entity 1: finalsoc_mm_interconnect_0_rsp_mux" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160060 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_rsp_demux " "Found entity 1: finalsoc_mm_interconnect_0_rsp_demux" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_cmd_mux " "Found entity 1: finalsoc_mm_interconnect_0_cmd_mux" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_cmd_demux " "Found entity 1: finalsoc_mm_interconnect_0_cmd_demux" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160085 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160085 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160085 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160085 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309160092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309160100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalsoc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309160111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalsoc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309160111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_router_007_default_decode " "Found entity 1: finalsoc_mm_interconnect_0_router_007_default_decode" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160113 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_mm_interconnect_0_router_007 " "Found entity 2: finalsoc_mm_interconnect_0_router_007" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalsoc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309160115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalsoc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309160116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalsoc_mm_interconnect_0_router_002_default_decode" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160117 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_mm_interconnect_0_router_002 " "Found entity 2: finalsoc_mm_interconnect_0_router_002" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalsoc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309160120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalsoc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309160120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_router_default_decode " "Found entity 1: finalsoc_mm_interconnect_0_router_default_decode" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160121 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_mm_interconnect_0_router " "Found entity 2: finalsoc_mm_interconnect_0_router" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_usb_rst " "Found entity 1: finalsoc_usb_rst" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_usb_rst.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_usb_gpx " "Found entity 1: finalsoc_usb_gpx" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_usb_gpx.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_timer_0 " "Found entity 1: finalsoc_timer_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_timer_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_sysid_qsys_0 " "Found entity 1: finalsoc_sysid_qsys_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sysid_qsys_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_spi_0 " "Found entity 1: finalsoc_spi_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_sdram_pll_dffpipe_l2c " "Found entity 1: finalsoc_sdram_pll_dffpipe_l2c" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160185 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_sdram_pll_stdsync_sv6 " "Found entity 2: finalsoc_sdram_pll_stdsync_sv6" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160185 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalsoc_sdram_pll_altpll_a9g2 " "Found entity 3: finalsoc_sdram_pll_altpll_a9g2" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160185 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalsoc_sdram_pll " "Found entity 4: finalsoc_sdram_pll" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_sdram_input_efifo_module " "Found entity 1: finalsoc_sdram_input_efifo_module" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160194 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_sdram " "Found entity 2: finalsoc_sdram" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_nios2_gen2_0 " "Found entity 1: finalsoc_nios2_gen2_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalsoc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalsoc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalsoc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalsoc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalsoc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalsoc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalsoc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalsoc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalsoc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalsoc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalsoc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalsoc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalsoc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalsoc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalsoc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalsoc_nios2_gen2_0_cpu_nios2_oci" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalsoc_nios2_gen2_0_cpu " "Found entity 21: finalsoc_nios2_gen2_0_cpu" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalsoc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalsoc_nios2_gen2_0_cpu_test_bench" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_leds_pio " "Found entity 1: finalsoc_leds_pio" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_leds_pio.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_keycode " "Found entity 1: finalsoc_keycode" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_keycode.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_key " "Found entity 1: finalsoc_key" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_key.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_jtag_uart_0_sim_scfifo_w " "Found entity 1: finalsoc_jtag_uart_0_sim_scfifo_w" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160286 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_jtag_uart_0_scfifo_w " "Found entity 2: finalsoc_jtag_uart_0_scfifo_w" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160286 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalsoc_jtag_uart_0_sim_scfifo_r " "Found entity 3: finalsoc_jtag_uart_0_sim_scfifo_r" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160286 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalsoc_jtag_uart_0_scfifo_r " "Found entity 4: finalsoc_jtag_uart_0_scfifo_r" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160286 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalsoc_jtag_uart_0 " "Found entity 5: finalsoc_jtag_uart_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160300 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309160303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309160303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160304 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309160307 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309160307 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309160308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309160308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309160308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309160308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160317 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309160320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160322 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309160325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_hex_digits_pio " "Found entity 1: finalsoc_hex_digits_pio" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_hex_digits_pio.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Modules/VGA_controller.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160346 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "Modules/HexDriver.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309160351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "Modules/HexDriver.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "Modules/I2S.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/I2S.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160365 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "13 rhythmgame.sv(37) " "Verilog HDL Expression warning at rhythmgame.sv(37): truncated literal to match 13 bits" {  } { { "Modules/rhythmgame.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/rhythmgame.sv" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683309160370 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "13 rhythmgame.sv(47) " "Verilog HDL Expression warning at rhythmgame.sv(47): truncated literal to match 13 bits" {  } { { "Modules/rhythmgame.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/rhythmgame.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683309160370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rhythmgame.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/rhythmgame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rhythm_game " "Found entity 1: rhythm_game" {  } { { "Modules/rhythmgame.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/rhythmgame.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/phaseosc.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/phaseosc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Phase_OSC " "Found entity 1: Phase_OSC" {  } { { "Modules/PhaseOSC.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/gamestatemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/gamestatemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game_State_Machine " "Found entity 1: Game_State_Machine" {  } { { "Modules/GameStateMachine.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/GameStateMachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/piano/piano_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/piano/piano_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piano_rom " "Found entity 1: piano_rom" {  } { { "Modules/ROMs/piano/piano_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/piano/piano_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/sine/sine_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/sine/sine_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "Modules/ROMs/sine/sine_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/sine/sine_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/square/square_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/square/square_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_rom " "Found entity 1: square_rom" {  } { { "Modules/ROMs/square/square_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/square/square_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/sawtooth/sawtooth_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/sawtooth/sawtooth_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_rom " "Found entity 1: sawtooth_rom" {  } { { "Modules/ROMs/sawtooth/sawtooth_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/sawtooth/sawtooth_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/frequencymapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/frequencymapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyMapper " "Found entity 1: FrequencyMapper" {  } { { "Modules/FrequencyMapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/FrequencyMapper.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/score_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/score_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "Modules/score_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/score_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/space/space_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/space/space_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Space_palette " "Found entity 1: Space_palette" {  } { { "Modules/ROMs/space/space_palette.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/space/space_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/space/space_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/space/space_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Space_rom " "Found entity 1: Space_rom" {  } { { "Modules/ROMs/space/space_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/space/space_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/harmony/harmony_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/harmony/harmony_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 harmony_rom " "Found entity 1: harmony_rom" {  } { { "Modules/ROMs/harmony/harmony_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/harmony/harmony_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/midikeyconverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/midikeyconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIDIKeyConverter " "Found entity 1: MIDIKeyConverter" {  } { { "Modules/MIDIkeyConverter.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/MIDIkeyConverter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/bitmask/bitmask_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/bitmask/bitmask_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitmask_rom " "Found entity 1: bitmask_rom" {  } { { "Modules/ROMs/bitmask/bitmask_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/bitmask/bitmask_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309160457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309160457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debughex synth_toplevel.sv(129) " "Verilog HDL Implicit Net warning at synth_toplevel.sv(129): created implicit net for \"debughex\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309160457 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalsoc_sdram.v(318) " "Verilog HDL or VHDL warning at finalsoc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683309160488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalsoc_sdram.v(328) " "Verilog HDL or VHDL warning at finalsoc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683309160488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalsoc_sdram.v(338) " "Verilog HDL or VHDL warning at finalsoc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683309160488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalsoc_sdram.v(682) " "Verilog HDL or VHDL warning at finalsoc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683309160490 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalsoc_spi_0.v(402) " "Verilog HDL or VHDL warning at finalsoc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683309160491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synth_toplevel " "Elaborating entity \"synth_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683309161033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 synth_toplevel.sv(156) " "Verilog HDL assignment warning at synth_toplevel.sv(156): truncated value with size 32 to match size of target (2)" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309161036 "|synth_toplevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 synth_toplevel.sv(272) " "Verilog HDL assignment warning at synth_toplevel.sv(272): truncated value with size 32 to match size of target (18)" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309161036 "|synth_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "Modules/synth_toplevel.sv" "hex_driver4" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc finalsoc:rhythm_game_synthesizer " "Elaborating entity \"finalsoc\" for hierarchy \"finalsoc:rhythm_game_synthesizer\"" {  } { { "Modules/synth_toplevel.sv" "rhythm_game_synthesizer" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_hex_digits_pio finalsoc:rhythm_game_synthesizer\|finalsoc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"finalsoc_hex_digits_pio\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_hex_digits_pio:hex_digits_pio\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "hex_digits_pio" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "i2c_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309161069 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309161070 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309161070 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309161070 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309161070 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309161070 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161115 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683309161116 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161322 ""}  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309161322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309161435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309161435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161464 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683309161466 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309161504 ""}  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309161504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309161616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309161616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_jtag_uart_0 finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"finalsoc_jtag_uart_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "jtag_uart_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_jtag_uart_0_scfifo_w finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w " "Elaborating entity \"finalsoc_jtag_uart_0_scfifo_w\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "the_finalsoc_jtag_uart_0_scfifo_w" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309161641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "wfifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309162014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309162015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309162015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309162015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309162015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309162015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309162015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309162015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309162015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309162015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309162015 ""}  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309162015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309162123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309162123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309162125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309162189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309162189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/University/Y3/ECE385/Final/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309162192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309162252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309162252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/University/Y3/ECE385/Final/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309162257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309162356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309162356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/University/Y3/ECE385/Final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309162361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309162465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309162465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/University/Y3/ECE385/Final/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309162470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309162569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309162569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "D:/University/Y3/ECE385/Final/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309162573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_jtag_uart_0_scfifo_r finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r " "Elaborating entity \"finalsoc_jtag_uart_0_scfifo_r\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "the_finalsoc_jtag_uart_0_scfifo_r" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309162597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "finalsoc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309163093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309163095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309163095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309163095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309163095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309163095 ""}  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309163095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309163983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_key finalsoc:rhythm_game_synthesizer\|finalsoc_key:key " "Elaborating entity \"finalsoc_key\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_key:key\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "key" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_keycode finalsoc:rhythm_game_synthesizer\|finalsoc_keycode:keycode " "Elaborating entity \"finalsoc_keycode\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_keycode:keycode\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "keycode" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_leds_pio finalsoc:rhythm_game_synthesizer\|finalsoc_leds_pio:leds_pio " "Elaborating entity \"finalsoc_leds_pio\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_leds_pio:leds_pio\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "leds_pio" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0 finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalsoc_nios2_gen2_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "nios2_gen2_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v" "cpu" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_test_bench finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_test_bench:the_finalsoc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_test_bench:the_finalsoc_nios2_gen2_0_cpu_test_bench\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_test_bench" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_register_bank_a_module finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "finalsoc_nios2_gen2_0_cpu_register_bank_a" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164369 ""}  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309164369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309164485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309164485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_register_bank_b_module finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "finalsoc_nios2_gen2_0_cpu_register_bank_b" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_debug finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164678 ""}  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309164678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_break finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "finalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_pib finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_im finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_im:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_im:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_ocimem finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "finalsoc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309164788 ""}  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309164788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309164904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309164904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_debug_slave_tck finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309164984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalsoc_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309165149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309165149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309165149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309165149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309165149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309165149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309165149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309165149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309165149 ""}  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309165149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165173 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sdram finalsoc:rhythm_game_synthesizer\|finalsoc_sdram:sdram " "Elaborating entity \"finalsoc_sdram\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sdram:sdram\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "sdram" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sdram_input_efifo_module finalsoc:rhythm_game_synthesizer\|finalsoc_sdram:sdram\|finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module " "Elaborating entity \"finalsoc_sdram_input_efifo_module\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sdram:sdram\|finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "the_finalsoc_sdram_input_efifo_module" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sdram_pll finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll " "Elaborating entity \"finalsoc_sdram_pll\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "sdram_pll" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sdram_pll_stdsync_sv6 finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"finalsoc_sdram_pll_stdsync_sv6\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "stdsync2" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sdram_pll_dffpipe_l2c finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_stdsync_sv6:stdsync2\|finalsoc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalsoc_sdram_pll_dffpipe_l2c\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_stdsync_sv6:stdsync2\|finalsoc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "dffpipe3" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sdram_pll_altpll_a9g2 finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_altpll_a9g2:sd1 " "Elaborating entity \"finalsoc_sdram_pll_altpll_a9g2\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_altpll_a9g2:sd1\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "sd1" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_spi_0 finalsoc:rhythm_game_synthesizer\|finalsoc_spi_0:spi_0 " "Elaborating entity \"finalsoc_spi_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_spi_0:spi_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "spi_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sysid_qsys_0 finalsoc:rhythm_game_synthesizer\|finalsoc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalsoc_sysid_qsys_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "sysid_qsys_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_timer_0 finalsoc:rhythm_game_synthesizer\|finalsoc_timer_0:timer_0 " "Elaborating entity \"finalsoc_timer_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_timer_0:timer_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "timer_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_usb_gpx finalsoc:rhythm_game_synthesizer\|finalsoc_usb_gpx:usb_gpx " "Elaborating entity \"finalsoc_usb_gpx\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_usb_gpx:usb_gpx\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "usb_gpx" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_usb_rst finalsoc:rhythm_game_synthesizer\|finalsoc_usb_rst:usb_rst " "Elaborating entity \"finalsoc_usb_rst\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_usb_rst:usb_rst\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "usb_rst" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0 finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalsoc_mm_interconnect_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "mm_interconnect_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 2036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "keycode_s1_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 2868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 2949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_router finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router:router " "Elaborating entity \"finalsoc_mm_interconnect_0_router\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router:router\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "router" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 5462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_router_default_decode finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router:router\|finalsoc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalsoc_mm_interconnect_0_router_default_decode\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router:router\|finalsoc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_router_002 finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalsoc_mm_interconnect_0_router_002\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_002:router_002\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "router_002" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 5494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_router_002_default_decode finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_002:router_002\|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalsoc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_002:router_002\|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_router_007 finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"finalsoc_mm_interconnect_0_router_007\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_007:router_007\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "router_007" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 5574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_router_007_default_decode finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_007:router_007\|finalsoc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"finalsoc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_007:router_007\|finalsoc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 5832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_cmd_demux finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalsoc_mm_interconnect_0_cmd_demux\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "cmd_demux" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 5957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_cmd_mux finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalsoc_mm_interconnect_0_cmd_mux\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "cmd_mux" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 6105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_rsp_demux finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalsoc_mm_interconnect_0_rsp_demux\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "rsp_demux" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 6542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309165986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_rsp_mux finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalsoc_mm_interconnect_0_rsp_mux\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "rsp_mux" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 7081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 7272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683309166068 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683309166068 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683309166068 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 7338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "crosser" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 7372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_avalon_st_adapter finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalsoc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 7503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_avalon_st_adapter_005 finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"finalsoc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 7648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_irq_mapper finalsoc:rhythm_game_synthesizer\|finalsoc_irq_mapper:irq_mapper " "Elaborating entity \"finalsoc_irq_mapper\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_irq_mapper:irq_mapper\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "irq_mapper" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "rst_controller" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller_001\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "rst_controller_001" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_controller_final " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_controller_final\"" {  } { { "Modules/synth_toplevel.sv" "vga_controller_final" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "Modules/VGA_controller.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309166245 "|synth_toplevel|vga_controller:vga_controller_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "Modules/VGA_controller.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309166245 "|synth_toplevel|vga_controller:vga_controller_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S I2S:I2S_final " "Elaborating entity \"I2S\" for hierarchy \"I2S:I2S_final\"" {  } { { "Modules/synth_toplevel.sv" "I2S_final" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Phase_OSC Phase_OSC:OSC_0 " "Elaborating entity \"Phase_OSC\" for hierarchy \"Phase_OSC:OSC_0\"" {  } { { "Modules/synth_toplevel.sv" "OSC_0" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WavetableRAM Phase_OSC:OSC_0\|WavetableRAM:OSCRAM " "Elaborating entity \"WavetableRAM\" for hierarchy \"Phase_OSC:OSC_0\|WavetableRAM:OSCRAM\"" {  } { { "Modules/PhaseOSC.sv" "OSCRAM" { Text "D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166254 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 WavetableRAM.sv(19) " "Net \"RAM.data_a\" at WavetableRAM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/WavetableRAM.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/WavetableRAM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683309166409 "|synth_toplevel|Phase_OSC:OSC_0|WavetableRAM:OSCRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 WavetableRAM.sv(19) " "Net \"RAM.waddr_a\" at WavetableRAM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/WavetableRAM.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/WavetableRAM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683309166409 "|synth_toplevel|Phase_OSC:OSC_0|WavetableRAM:OSCRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 WavetableRAM.sv(19) " "Net \"RAM.we_a\" at WavetableRAM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/WavetableRAM.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/WavetableRAM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683309166410 "|synth_toplevel|Phase_OSC:OSC_0|WavetableRAM:OSCRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_mapper_final " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_mapper_final\"" {  } { { "Modules/synth_toplevel.sv" "color_mapper_final" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(49) " "Verilog HDL assignment warning at Color_Mapper.sv(49): truncated value with size 32 to match size of target (17)" {  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309166434 "|synth_toplevel|color_mapper:color_mapper_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(50) " "Verilog HDL assignment warning at Color_Mapper.sv(50): truncated value with size 32 to match size of target (14)" {  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309166434 "|synth_toplevel|color_mapper:color_mapper_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(51) " "Verilog HDL assignment warning at Color_Mapper.sv(51): truncated value with size 32 to match size of target (14)" {  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309166435 "|synth_toplevel|color_mapper:color_mapper_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(52) " "Verilog HDL assignment warning at Color_Mapper.sv(52): truncated value with size 32 to match size of target (14)" {  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309166435 "|synth_toplevel|color_mapper:color_mapper_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(53) " "Verilog HDL assignment warning at Color_Mapper.sv(53): truncated value with size 32 to match size of target (14)" {  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309166435 "|synth_toplevel|color_mapper:color_mapper_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(55) " "Verilog HDL assignment warning at Color_Mapper.sv(55): truncated value with size 32 to match size of target (17)" {  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309166435 "|synth_toplevel|color_mapper:color_mapper_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Color_Mapper.sv(57) " "Verilog HDL assignment warning at Color_Mapper.sv(57): truncated value with size 32 to match size of target (18)" {  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309166436 "|synth_toplevel|color_mapper:color_mapper_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Color_Mapper.sv(59) " "Verilog HDL assignment warning at Color_Mapper.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309166436 "|synth_toplevel|color_mapper:color_mapper_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piano_rom color_mapper:color_mapper_final\|piano_rom:piano " "Elaborating entity \"piano_rom\" for hierarchy \"color_mapper:color_mapper_final\|piano_rom:piano\"" {  } { { "Modules/Color_Mapper.sv" "piano" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166456 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory piano_rom.sv(7) " "Verilog HDL warning at piano_rom.sv(7): object memory used but never assigned" {  } { { "Modules/ROMs/piano/piano_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/piano/piano_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683309166477 "|synth_toplevel|color_mapper:color_mapper_final|piano_rom:piano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_rom color_mapper:color_mapper_final\|sine_rom:sine " "Elaborating entity \"sine_rom\" for hierarchy \"color_mapper:color_mapper_final\|sine_rom:sine\"" {  } { { "Modules/Color_Mapper.sv" "sine" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166521 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory sine_rom.sv(7) " "Verilog HDL warning at sine_rom.sv(7): object memory used but never assigned" {  } { { "Modules/ROMs/sine/sine_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/sine/sine_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683309166525 "|synth_toplevel|color_mapper:color_mapper_final|sine_rom:sine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_rom color_mapper:color_mapper_final\|square_rom:square " "Elaborating entity \"square_rom\" for hierarchy \"color_mapper:color_mapper_final\|square_rom:square\"" {  } { { "Modules/Color_Mapper.sv" "square" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166539 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory square_rom.sv(7) " "Verilog HDL warning at square_rom.sv(7): object memory used but never assigned" {  } { { "Modules/ROMs/square/square_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/square/square_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683309166543 "|synth_toplevel|color_mapper:color_mapper_final|square_rom:square"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth_rom color_mapper:color_mapper_final\|sawtooth_rom:saw " "Elaborating entity \"sawtooth_rom\" for hierarchy \"color_mapper:color_mapper_final\|sawtooth_rom:saw\"" {  } { { "Modules/Color_Mapper.sv" "saw" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166556 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory sawtooth_rom.sv(7) " "Verilog HDL warning at sawtooth_rom.sv(7): object memory used but never assigned" {  } { { "Modules/ROMs/sawtooth/sawtooth_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/sawtooth/sawtooth_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683309166560 "|synth_toplevel|color_mapper:color_mapper_final|sawtooth_rom:saw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "harmony_rom color_mapper:color_mapper_final\|harmony_rom:harmony " "Elaborating entity \"harmony_rom\" for hierarchy \"color_mapper:color_mapper_final\|harmony_rom:harmony\"" {  } { { "Modules/Color_Mapper.sv" "harmony" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166574 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory harmony_rom.sv(7) " "Verilog HDL warning at harmony_rom.sv(7): object memory used but never assigned" {  } { { "Modules/ROMs/harmony/harmony_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/harmony/harmony_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683309166577 "|synth_toplevel|color_mapper:color_mapper_final|harmony_rom:harmony"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitmask_rom color_mapper:color_mapper_final\|bitmask_rom:bitmask " "Elaborating entity \"bitmask_rom\" for hierarchy \"color_mapper:color_mapper_final\|bitmask_rom:bitmask\"" {  } { { "Modules/Color_Mapper.sv" "bitmask" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166590 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory bitmask_rom.sv(7) " "Verilog HDL warning at bitmask_rom.sv(7): object memory used but never assigned" {  } { { "Modules/ROMs/bitmask/bitmask_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/bitmask/bitmask_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683309166591 "|synth_toplevel|color_mapper:color_mapper_final|bitmask_rom:bitmask"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Space_rom color_mapper:color_mapper_final\|Space_rom:space_image " "Elaborating entity \"Space_rom\" for hierarchy \"color_mapper:color_mapper_final\|Space_rom:space_image\"" {  } { { "Modules/Color_Mapper.sv" "space_image" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166598 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory space_rom.sv(7) " "Verilog HDL warning at space_rom.sv(7): object memory used but never assigned" {  } { { "Modules/ROMs/space/space_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/space/space_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683309166688 "|synth_toplevel|color_mapper:color_mapper_final|Space_rom:space_image"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Space_palette color_mapper:color_mapper_final\|Space_palette:space_palette " "Elaborating entity \"Space_palette\" for hierarchy \"color_mapper:color_mapper_final\|Space_palette:space_palette\"" {  } { { "Modules/Color_Mapper.sv" "space_palette" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIDIKeyConverter MIDIKeyConverter:converter0 " "Elaborating entity \"MIDIKeyConverter\" for hierarchy \"MIDIKeyConverter:converter0\"" {  } { { "Modules/synth_toplevel.sv" "converter0" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIDIkeyConverter.sv(14) " "Verilog HDL assignment warning at MIDIkeyConverter.sv(14): truncated value with size 32 to match size of target (8)" {  } { { "Modules/MIDIkeyConverter.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/MIDIkeyConverter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309166909 "|synth_toplevel|MIDIKeyConverter:converter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyMapper FrequencyMapper:freqregtable0 " "Elaborating entity \"FrequencyMapper\" for hierarchy \"FrequencyMapper:freqregtable0\"" {  } { { "Modules/synth_toplevel.sv" "freqregtable0" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_rom score_rom:loader " "Elaborating entity \"score_rom\" for hierarchy \"score_rom:loader\"" {  } { { "Modules/synth_toplevel.sv" "loader" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309166935 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory score_rom.sv(7) " "Verilog HDL warning at score_rom.sv(7): object memory used but never assigned" {  } { { "Modules/score_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/score_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683309167009 "|synth_toplevel|score_rom:loader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rhythm_game rhythm_game:Space_Jam " "Elaborating entity \"rhythm_game\" for hierarchy \"rhythm_game:Space_Jam\"" {  } { { "Modules/synth_toplevel.sv" "Space_Jam" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309167141 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683309170605 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.05.12:52:55 Progress: Loading sld67a43976/alt_sld_fab_wrapper_hw.tcl " "2023.05.05.12:52:55 Progress: Loading sld67a43976/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309175327 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309179363 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309179524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309185678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309185813 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309185946 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309186106 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309186116 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309186116 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683309186817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld67a43976/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld67a43976/alt_sld_fab.v" "" { Text "D:/University/Y3/ECE385/Final/db/ip/sld67a43976/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309187130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309187130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309187244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309187244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309187249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309187249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309187335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309187335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309187454 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309187454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309187454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309187549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309187549 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:color_mapper_final\|bitmask_rom:bitmask\|memory " "RAM logic \"color_mapper:color_mapper_final\|bitmask_rom:bitmask\|memory\" is uninferred due to inappropriate RAM size" {  } { { "Modules/ROMs/bitmask/bitmask_rom.sv" "memory" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/bitmask/bitmask_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683309192933 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683309192933 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683309192933 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 192 D:/University/Y3/ECE385/Final/Modules/ROMs/bitmask/bitmask.mif " "Memory depth (256) in the design file differs from memory depth (192) in the Memory Initialization File \"D:/University/Y3/ECE385/Final/Modules/ROMs/bitmask/bitmask.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1683309192939 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mapper_final\|Space_rom:space_image\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mapper_final\|Space_rom:space_image\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 172800 " "Parameter NUMWORDS_A set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Modules/ROMs/Space/Space.mif " "Parameter INIT_FILE set to ./Modules/ROMs/Space/Space.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "score_rom:loader\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"score_rom:loader\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196608 " "Parameter NUMWORDS_A set to 196608" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Scores/output.mif " "Parameter INIT_FILE set to ./Scores/output.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mapper_final\|piano_rom:piano\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mapper_final\|piano_rom:piano\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 57600 " "Parameter NUMWORDS_A set to 57600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Modules/ROMs/piano/piano.mif " "Parameter INIT_FILE set to ./Modules/ROMs/piano/piano.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mapper_final\|sine_rom:sine\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mapper_final\|sine_rom:sine\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10800 " "Parameter NUMWORDS_A set to 10800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Modules/ROMs/sine/sine.mif " "Parameter INIT_FILE set to ./Modules/ROMs/sine/sine.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mapper_final\|square_rom:square\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mapper_final\|square_rom:square\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10800 " "Parameter NUMWORDS_A set to 10800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Modules/ROMs/square/square.mif " "Parameter INIT_FILE set to ./Modules/ROMs/square/square.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mapper_final\|sawtooth_rom:saw\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mapper_final\|sawtooth_rom:saw\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10800 " "Parameter NUMWORDS_A set to 10800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Modules/ROMs/sawtooth/sawtooth.mif " "Parameter INIT_FILE set to ./Modules/ROMs/sawtooth/sawtooth.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mapper_final\|harmony_rom:harmony\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mapper_final\|harmony_rom:harmony\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10800 " "Parameter NUMWORDS_A set to 10800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Modules/ROMs/harmony/harmony.mif " "Parameter INIT_FILE set to ./Modules/ROMs/harmony/harmony.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Phase_OSC:OSC_0\|WavetableRAM:OSCRAM\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Phase_OSC:OSC_0\|WavetableRAM:OSCRAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Final.ram0_WavetableRAM_2becb293.hdl.mif " "Parameter INIT_FILE set to db/Final.ram0_WavetableRAM_2becb293.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Phase_OSC:OSC_1\|WavetableRAM:OSCRAM\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Phase_OSC:OSC_1\|WavetableRAM:OSCRAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Final.ram0_WavetableRAM_2becb293.hdl.mif " "Parameter INIT_FILE set to db/Final.ram0_WavetableRAM_2becb293.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Phase_OSC:OSC_3\|WavetableRAM:OSCRAM\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Phase_OSC:OSC_3\|WavetableRAM:OSCRAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Final.ram0_WavetableRAM_2becb293.hdl.mif " "Parameter INIT_FILE set to db/Final.ram0_WavetableRAM_2becb293.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Phase_OSC:OSC_2\|WavetableRAM:OSCRAM\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Phase_OSC:OSC_2\|WavetableRAM:OSCRAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Final.ram0_WavetableRAM_2becb293.hdl.mif " "Parameter INIT_FILE set to db/Final.ram0_WavetableRAM_2becb293.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683309196969 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683309196969 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683309196969 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_mapper_final\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_mapper_final\|Div2\"" {  } { { "Modules/Color_Mapper.sv" "Div2" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309196975 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Phase_OSC:OSC_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Phase_OSC:OSC_0\|Mult0\"" {  } { { "Modules/PhaseOSC.sv" "Mult0" { Text "D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309196975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_mapper_final\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_mapper_final\|Div1\"" {  } { { "Modules/Color_Mapper.sv" "Div1" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309196975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_mapper_final\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_mapper_final\|Div0\"" {  } { { "Modules/Color_Mapper.sv" "Div0" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309196975 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Phase_OSC:OSC_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Phase_OSC:OSC_1\|Mult0\"" {  } { { "Modules/PhaseOSC.sv" "Mult0" { Text "D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309196975 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Phase_OSC:OSC_3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Phase_OSC:OSC_3\|Mult0\"" {  } { { "Modules/PhaseOSC.sv" "Mult0" { Text "D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309196975 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Phase_OSC:OSC_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Phase_OSC:OSC_2\|Mult0\"" {  } { { "Modules/PhaseOSC.sv" "Mult0" { Text "D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309196975 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683309196975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mapper_final\|Space_rom:space_image\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_mapper_final\|Space_rom:space_image\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309197047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mapper_final\|Space_rom:space_image\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:color_mapper_final\|Space_rom:space_image\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309197047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309197047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309197047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 172800 " "Parameter \"NUMWORDS_A\" = \"172800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309197047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309197047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309197047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309197047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309197047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309197047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Modules/ROMs/Space/Space.mif " "Parameter \"INIT_FILE\" = \"./Modules/ROMs/Space/Space.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309197047 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309197047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1n51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1n51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1n51 " "Found entity 1: altsyncram_1n51" {  } { { "db/altsyncram_1n51.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_1n51.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309197164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309197164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ok9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ok9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ok9 " "Found entity 1: decode_ok9" {  } { { "db/decode_ok9.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/decode_ok9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309198109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309198109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309198219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309198219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_rom:loader\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"score_rom:loader\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309198281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_rom:loader\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"score_rom:loader\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309198282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309198282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309198282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 196608 " "Parameter \"NUMWORDS_A\" = \"196608\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309198282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309198282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309198282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309198282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309198282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309198282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Scores/output.mif " "Parameter \"INIT_FILE\" = \"./Scores/output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309198282 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309198282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sn41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sn41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sn41 " "Found entity 1: altsyncram_sn41" {  } { { "db/altsyncram_sn41.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_sn41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309198393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309198393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_qk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_qk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_qk9 " "Found entity 1: decode_qk9" {  } { { "db/decode_qk9.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/decode_qk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309199288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309199288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a3b " "Found entity 1: mux_a3b" {  } { { "db/mux_a3b.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/mux_a3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309199396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309199396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mapper_final\|piano_rom:piano\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_mapper_final\|piano_rom:piano\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309199458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mapper_final\|piano_rom:piano\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:color_mapper_final\|piano_rom:piano\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309199458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309199458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309199458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 57600 " "Parameter \"NUMWORDS_A\" = \"57600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309199458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309199458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309199458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309199458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309199458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309199458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Modules/ROMs/piano/piano.mif " "Parameter \"INIT_FILE\" = \"./Modules/ROMs/piano/piano.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309199458 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309199458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4m51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4m51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4m51 " "Found entity 1: altsyncram_4m51" {  } { { "db/altsyncram_4m51.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_4m51.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309199568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309199568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/decode_aj9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309199934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309199934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q1b " "Found entity 1: mux_q1b" {  } { { "db/mux_q1b.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/mux_q1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309200040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309200040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mapper_final\|sine_rom:sine\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_mapper_final\|sine_rom:sine\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309200100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mapper_final\|sine_rom:sine\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:color_mapper_final\|sine_rom:sine\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10800 " "Parameter \"NUMWORDS_A\" = \"10800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Modules/ROMs/sine/sine.mif " "Parameter \"INIT_FILE\" = \"./Modules/ROMs/sine/sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200100 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309200100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9f51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9f51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9f51 " "Found entity 1: altsyncram_9f51" {  } { { "db/altsyncram_9f51.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_9f51.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309200210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309200210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309200363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309200363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i1b " "Found entity 1: mux_i1b" {  } { { "db/mux_i1b.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/mux_i1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309200469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309200469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mapper_final\|square_rom:square\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_mapper_final\|square_rom:square\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309200530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mapper_final\|square_rom:square\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:color_mapper_final\|square_rom:square\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10800 " "Parameter \"NUMWORDS_A\" = \"10800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Modules/ROMs/square/square.mif " "Parameter \"INIT_FILE\" = \"./Modules/ROMs/square/square.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200530 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309200530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dt51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dt51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dt51 " "Found entity 1: altsyncram_dt51" {  } { { "db/altsyncram_dt51.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_dt51.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309200639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309200639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mapper_final\|sawtooth_rom:saw\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_mapper_final\|sawtooth_rom:saw\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309200757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mapper_final\|sawtooth_rom:saw\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:color_mapper_final\|sawtooth_rom:saw\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10800 " "Parameter \"NUMWORDS_A\" = \"10800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Modules/ROMs/sawtooth/sawtooth.mif " "Parameter \"INIT_FILE\" = \"./Modules/ROMs/sawtooth/sawtooth.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200757 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309200757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tb61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tb61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tb61 " "Found entity 1: altsyncram_tb61" {  } { { "db/altsyncram_tb61.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_tb61.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309200868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309200868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mapper_final\|harmony_rom:harmony\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_mapper_final\|harmony_rom:harmony\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309200985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mapper_final\|harmony_rom:harmony\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:color_mapper_final\|harmony_rom:harmony\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10800 " "Parameter \"NUMWORDS_A\" = \"10800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Modules/ROMs/harmony/harmony.mif " "Parameter \"INIT_FILE\" = \"./Modules/ROMs/harmony/harmony.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309200985 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309200985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7461 " "Found entity 1: altsyncram_7461" {  } { { "db/altsyncram_7461.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_7461.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309201095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309201095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Phase_OSC:OSC_0\|WavetableRAM:OSCRAM\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"Phase_OSC:OSC_0\|WavetableRAM:OSCRAM\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309201213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Phase_OSC:OSC_0\|WavetableRAM:OSCRAM\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"Phase_OSC:OSC_0\|WavetableRAM:OSCRAM\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Final.ram0_WavetableRAM_2becb293.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Final.ram0_WavetableRAM_2becb293.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201214 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309201214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_do61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_do61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_do61 " "Found entity 1: altsyncram_do61" {  } { { "db/altsyncram_do61.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_do61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309201325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309201325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mapper_final\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"color_mapper:color_mapper_final\|lpm_divide:Div2\"" {  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309201736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mapper_final\|lpm_divide:Div2 " "Instantiated megafunction \"color_mapper:color_mapper_final\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309201736 ""}  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309201736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ntl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ntl " "Found entity 1: lpm_divide_ntl" {  } { { "db/lpm_divide_ntl.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/lpm_divide_ntl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309201842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309201842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309201909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309201909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309202010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309202010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309202182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309202182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309202292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309202292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Phase_OSC:OSC_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Phase_OSC:OSC_0\|lpm_mult:Mult0\"" {  } { { "Modules/PhaseOSC.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309202527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Phase_OSC:OSC_0\|lpm_mult:Mult0 " "Instantiated megafunction \"Phase_OSC:OSC_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309202527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309202527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309202527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309202527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309202527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309202527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309202527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309202527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309202527 ""}  } { { "Modules/PhaseOSC.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309202527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dms " "Found entity 1: mult_dms" {  } { { "db/mult_dms.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/mult_dms.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309202637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309202637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mapper_final\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"color_mapper:color_mapper_final\|lpm_divide:Div1\"" {  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309202694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mapper_final\|lpm_divide:Div1 " "Instantiated megafunction \"color_mapper:color_mapper_final\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309202694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309202694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309202694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309202694 ""}  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309202694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ptl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ptl " "Found entity 1: lpm_divide_ptl" {  } { { "db/lpm_divide_ptl.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/lpm_divide_ptl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309202799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309202799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309202865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309202865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/alt_u_div_0ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309202944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309202944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mapper_final\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"color_mapper:color_mapper_final\|lpm_divide:Div0\"" {  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309203036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mapper_final\|lpm_divide:Div0 " "Instantiated megafunction \"color_mapper:color_mapper_final\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309203036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309203036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309203036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309203036 ""}  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309203036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_stl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_stl " "Found entity 1: lpm_divide_stl" {  } { { "db/lpm_divide_stl.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/lpm_divide_stl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309203141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309203141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309203208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309203208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6ie " "Found entity 1: alt_u_div_6ie" {  } { { "db/alt_u_div_6ie.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/alt_u_div_6ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309203289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309203289 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683309204836 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[2\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[2\]\" and its non-tri-state driver." {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683309205018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683309205018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683309205018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683309205018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683309205018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683309205018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683309205018 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1683309205018 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683309205018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683309205018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683309205018 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1683309205018 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1683309205019 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1683309205019 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 356 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 352 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" 243 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" 132 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 398 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" 253 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 73 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 276 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_timer_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_timer_0.v" 181 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683309205068 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683309205069 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[2\]~synth " "Node \"ARDUINO_IO\[2\]~synth\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309208114 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309208114 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309208114 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309208114 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309208114 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309208114 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309208114 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309208114 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683309208114 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683309208115 "|synth_toplevel|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683309208115 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309208557 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "334 " "334 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683309213496 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_mapper_final\|lpm_divide:Div2\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_24_result_int\[1\]~10 " "Logic cell \"color_mapper:color_mapper_final\|lpm_divide:Div2\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_24_result_int\[1\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_24_result_int\[1\]~10" { Text "D:/University/Y3/ECE385/Final/db/alt_u_div_she.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309213549 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_mapper_final\|lpm_divide:Div2\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_26_result_int\[0\]~12 " "Logic cell \"color_mapper:color_mapper_final\|lpm_divide:Div2\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_26_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_26_result_int\[0\]~12" { Text "D:/University/Y3/ECE385/Final/db/alt_u_div_she.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309213549 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1683309213549 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_altpll_a9g2:sd1\|pll7 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_altpll_a9g2:sd1\|pll7\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 150 -1 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 298 0 0 } } { "SOC/finalsoc/synthesis/finalsoc.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 356 0 0 } } { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 221 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1683309213762 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309213806 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1683309215154 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683309215154 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683309215154 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683309215154 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683309215154 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683309215154 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 rhythm_game_synthesizer\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 rhythm_game_synthesizer\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683309215154 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 rhythm_game_synthesizer\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 rhythm_game_synthesizer\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683309215154 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309215154 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309215443 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1002 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1002 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1683309218930 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309218936 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1683309219093 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309219103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219372 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683309219372 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62 24 " "Ignored 24 assignments for entity \"lab62\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab62 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683309219376 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683309219376 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/Y3/ECE385/Final/output_files/Final.map.smsg " "Generated suppressed messages file D:/University/Y3/ECE385/Final/output_files/Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309220148 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683309223725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309223725 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309224582 "|synth_toplevel|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309224582 "|synth_toplevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309224582 "|synth_toplevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309224582 "|synth_toplevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309224582 "|synth_toplevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309224582 "|synth_toplevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309224582 "|synth_toplevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309224582 "|synth_toplevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309224582 "|synth_toplevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309224582 "|synth_toplevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683309224582 "|synth_toplevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683309224582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7452 " "Implemented 7452 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683309224583 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683309224583 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683309224583 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7017 " "Implemented 7017 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683309224583 ""} { "Info" "ICUT_CUT_TM_RAMS" "278 " "Implemented 278 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683309224583 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683309224583 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683309224583 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683309224583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5146 " "Peak virtual memory: 5146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683309224728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:53:44 2023 " "Processing ended: Fri May 05 12:53:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683309224728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683309224728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683309224728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309224728 ""}
