abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 1710683084
maxLevel = 4
n849 is replaced by n449 with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit appNtk/c7552_1_0_2736_69.4.blif
time = 29960762 us
--------------- round 2 ---------------
seed = 879944709
maxLevel = 4
n850 is replaced by zero with estimated error 3e-05
error = 3e-05
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_2_3e-05_2730_69.4.blif
time = 57207474 us
--------------- round 3 ---------------
seed = 2881953301
maxLevel = 4
n770 is replaced by n1043 with inverter with estimated error 4e-05
error = 4e-05
area = 2711
delay = 69.4
#gates = 1109
output circuit appNtk/c7552_3_4e-05_2711_69.4.blif
time = 84761252 us
--------------- round 4 ---------------
seed = 4012434430
maxLevel = 4
n695 is replaced by zero with estimated error 5e-05
error = 5e-05
area = 2704
delay = 69.4
#gates = 1106
output circuit appNtk/c7552_4_5e-05_2704_69.4.blif
time = 114749867 us
--------------- round 5 ---------------
seed = 994700242
maxLevel = 4
n852 is replaced by n495 with estimated error 4e-05
error = 4e-05
area = 2702
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_5_4e-05_2702_69.4.blif
time = 145249963 us
--------------- round 6 ---------------
seed = 4172064162
maxLevel = 4
n688 is replaced by n654 with estimated error 9e-05
error = 9e-05
area = 2700
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_6_9e-05_2700_69.4.blif
time = 167207797 us
--------------- round 7 ---------------
seed = 4239468108
maxLevel = 4
n854 is replaced by n684 with estimated error 0.00015
error = 0.00015
area = 2695
delay = 69.4
#gates = 1102
output circuit appNtk/c7552_7_0.00015_2695_69.4.blif
time = 188007676 us
--------------- round 8 ---------------
seed = 3174218796
maxLevel = 4
n1169 is replaced by one with estimated error 0.00013
error = 0.00013
area = 2686
delay = 69.4
#gates = 1099
output circuit appNtk/c7552_8_0.00013_2686_69.4.blif
time = 202499318 us
--------------- round 9 ---------------
seed = 2285360402
maxLevel = 4
n772 is replaced by one with estimated error 0.00011
error = 0.00011
area = 2680
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_9_0.00011_2680_69.4.blif
time = 222947947 us
--------------- round 10 ---------------
seed = 3130227474
maxLevel = 4
n822 is replaced by one with estimated error 0.00018
error = 0.00018
area = 2674
delay = 69.4
#gates = 1094
output circuit appNtk/c7552_10_0.00018_2674_69.4.blif
time = 242246782 us
--------------- round 11 ---------------
seed = 2539310359
maxLevel = 4
n825 is replaced by n398 with estimated error 0.0001
error = 0.0001
area = 2666
delay = 69.4
#gates = 1091
output circuit appNtk/c7552_11_0.0001_2666_69.4.blif
time = 268904642 us
--------------- round 12 ---------------
seed = 1397615067
maxLevel = 4
n827 is replaced by n418 with estimated error 0.00017
error = 0.00017
area = 2659
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_12_0.00017_2659_69.4.blif
time = 299262122 us
--------------- round 13 ---------------
seed = 2361661136
maxLevel = 4
n819 is replaced by n811 with estimated error 0.00021
error = 0.00021
area = 2655
delay = 69.4
#gates = 1087
output circuit appNtk/c7552_13_0.00021_2655_69.4.blif
time = 328859305 us
--------------- round 14 ---------------
seed = 1050516471
maxLevel = 4
n1391 is replaced by n494 with estimated error 0.00019
error = 0.00019
area = 2652
delay = 69.4
#gates = 1085
output circuit appNtk/c7552_14_0.00019_2652_69.4.blif
time = 359512125 us
--------------- round 15 ---------------
seed = 3180647932
maxLevel = 4
n820 is replaced by one with estimated error 0.00022
error = 0.00022
area = 2649
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_15_0.00022_2649_69.4.blif
time = 389163076 us
--------------- round 16 ---------------
seed = 1861238616
maxLevel = 4
n868 is replaced by n789 with inverter with estimated error 0.00028
error = 0.00028
area = 2648
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_16_0.00028_2648_69.4.blif
time = 414762722 us
--------------- round 17 ---------------
seed = 1249463090
maxLevel = 4
n1335 is replaced by n1230 with estimated error 0.00025
error = 0.00025
area = 2645
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_17_0.00025_2645_69.4.blif
time = 436013126 us
--------------- round 18 ---------------
seed = 2440950142
maxLevel = 4
n1136 is replaced by n1144 with estimated error 0.00036
error = 0.00036
area = 2642
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_18_0.00036_2642_69.4.blif
time = 455694096 us
--------------- round 19 ---------------
seed = 1370830242
maxLevel = 4
n673 is replaced by zero with estimated error 0.00028
error = 0.00028
area = 2640
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_19_0.00028_2640_69.4.blif
time = 476224675 us
--------------- round 20 ---------------
seed = 1105090354
maxLevel = 4
n1187 is replaced by n593 with estimated error 0.00022
error = 0.00022
area = 2638
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_20_0.00022_2638_69.4.blif
time = 496578580 us
--------------- round 21 ---------------
seed = 726613727
maxLevel = 4
n1188 is replaced by n1173 with estimated error 0.00036
error = 0.00036
area = 2636
delay = 69.4
#gates = 1078
output circuit appNtk/c7552_21_0.00036_2636_69.4.blif
time = 517851587 us
--------------- round 22 ---------------
seed = 1652101766
maxLevel = 4
n1444 is replaced by zero with estimated error 0.00027
error = 0.00027
area = 2635
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_22_0.00027_2635_69.4.blif
time = 539461752 us
--------------- round 23 ---------------
seed = 2337461145
maxLevel = 4
n1020 is replaced by n376 with estimated error 0.0003
error = 0.0003
area = 2633
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_23_0.0003_2633_69.4.blif
time = 561618101 us
--------------- round 24 ---------------
seed = 2406548705
maxLevel = 4
n823 is replaced by zero with estimated error 0.00017
error = 0.00017
area = 2631
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_24_0.00017_2631_69.4.blif
time = 583721298 us
--------------- round 25 ---------------
seed = 2718664651
maxLevel = 4
n588 is replaced by n418 with estimated error 0.00037
error = 0.00037
area = 2630
delay = 65.9
#gates = 1074
output circuit appNtk/c7552_25_0.00037_2630_65.9.blif
time = 606192849 us
--------------- round 26 ---------------
seed = 1495818509
maxLevel = 4
n1341 is replaced by n1330 with estimated error 0.00032
error = 0.00032
area = 2629
delay = 65.9
#gates = 1073
output circuit appNtk/c7552_26_0.00032_2629_65.9.blif
time = 628897357 us
--------------- round 27 ---------------
seed = 2975243179
maxLevel = 4
n851 is replaced by n687 with estimated error 0.00031
error = 0.00031
area = 2626
delay = 65.9
#gates = 1071
output circuit appNtk/c7552_27_0.00031_2626_65.9.blif
time = 651106431 us
--------------- round 28 ---------------
seed = 2791436276
maxLevel = 4
n1183 is replaced by n593 with estimated error 0.00043
error = 0.00043
area = 2625
delay = 65.9
#gates = 1070
output circuit appNtk/c7552_28_0.00043_2625_65.9.blif
time = 673333581 us
--------------- round 29 ---------------
seed = 3793775461
maxLevel = 4
n871 is replaced by n376 with estimated error 0.00032
error = 0.00032
area = 2618
delay = 65.9
#gates = 1067
output circuit appNtk/c7552_29_0.00032_2618_65.9.blif
time = 696706326 us
--------------- round 30 ---------------
seed = 227744023
maxLevel = 4
n855 is replaced by n1054 with estimated error 0.00049
error = 0.00049
area = 2614
delay = 65.9
#gates = 1066
output circuit appNtk/c7552_30_0.00049_2614_65.9.blif
time = 718714619 us
--------------- round 31 ---------------
seed = 864355954
maxLevel = 4
n828 is replaced by n802 with inverter with estimated error 0.00048
error = 0.00048
area = 2612
delay = 65.9
#gates = 1066
output circuit appNtk/c7552_31_0.00048_2612_65.9.blif
time = 739557639 us
--------------- round 32 ---------------
seed = 1219776774
maxLevel = 4
n872 is replaced by n789 with estimated error 0.00061
error = 0.00061
area = 2609
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_32_0.00061_2609_65.9.blif
time = 759411967 us
--------------- round 33 ---------------
seed = 1261827793
maxLevel = 4
n808 is replaced by n525 with estimated error 0.00051
error = 0.00051
area = 2606
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_33_0.00051_2606_65.9.blif
time = 779476359 us
--------------- round 34 ---------------
seed = 890399743
maxLevel = 4
n829 is replaced by n806 with estimated error 0.00064
error = 0.00064
area = 2601
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_34_0.00064_2601_65.9.blif
time = 800092983 us
--------------- round 35 ---------------
seed = 405029273
maxLevel = 4
n858 is replaced by n674 with estimated error 0.00091
error = 0.00091
area = 2591
delay = 65.9
#gates = 1058
output circuit appNtk/c7552_35_0.00091_2591_65.9.blif
time = 820606912 us
--------------- round 36 ---------------
seed = 450450287
maxLevel = 4
n876 is replaced by n791 with estimated error 0.00186
error = 0.00186
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_36_0.00186_2559_65.9.blif
time = 840539666 us
--------------- round 37 ---------------
seed = 3065160737
maxLevel = 4
n745 is replaced by one with estimated error 0.00226
error = 0.00226
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk/c7552_37_0.00226_2549_65.9.blif
time = 857369763 us
--------------- round 38 ---------------
seed = 1709756651
maxLevel = 4
n877 is replaced by n789 with estimated error 0.00308
error = 0.00308
area = 2532
delay = 65.9
#gates = 1037
output circuit appNtk/c7552_38_0.00308_2532_65.9.blif
time = 875252032 us
--------------- round 39 ---------------
seed = 518486339
maxLevel = 4
n834 is replaced by n698 with estimated error 0.00434
error = 0.00434
area = 2524
delay = 65.9
#gates = 1034
output circuit appNtk/c7552_39_0.00434_2524_65.9.blif
time = 892576475 us
--------------- round 40 ---------------
seed = 1858680789
maxLevel = 4
n656 is replaced by n1074 with estimated error 0.00619
error = 0.00619
area = 2516
delay = 65.9
#gates = 1031
output circuit appNtk/c7552_40_0.00619_2516_65.9.blif
time = 909686136 us
--------------- round 41 ---------------
seed = 4210155572
maxLevel = 4
n836 is replaced by n711 with estimated error 0.00849
error = 0.00849
area = 2509
delay = 65.9
#gates = 1028
output circuit appNtk/c7552_41_0.00849_2509_65.9.blif
time = 926681673 us
--------------- round 42 ---------------
seed = 859685203
maxLevel = 4
n837 is replaced by n720 with estimated error 0.01228
error = 0.01228
area = 2502
delay = 65.9
#gates = 1025
output circuit appNtk/c7552_42_0.01228_2502_65.9.blif
time = 942766158 us
--------------- round 43 ---------------
seed = 765297770
maxLevel = 4
n658 is replaced by n1073 with estimated error 0.01714
error = 0.01714
area = 2495
delay = 65.9
#gates = 1022
output circuit appNtk/c7552_43_0.01714_2495_65.9.blif
time = 958240486 us
--------------- round 44 ---------------
seed = 180538562
maxLevel = 4
n839 is replaced by n708 with estimated error 0.02469
error = 0.02469
area = 2488
delay = 65.9
#gates = 1019
output circuit appNtk/c7552_44_0.02469_2488_65.9.blif
time = 973942463 us
--------------- round 45 ---------------
seed = 1217271220
maxLevel = 4
n659 is replaced by zero with estimated error 0.02806
error = 0.02806
area = 2486
delay = 65.9
#gates = 1018
output circuit appNtk/c7552_45_0.02806_2486_65.9.blif
time = 988739852 us
--------------- round 46 ---------------
seed = 3010385232
maxLevel = 4
exceed error bound
