

================================================================
== Vitis HLS Report for 'rotate_norm'
================================================================
* Date:           Mon Oct 27 17:27:47 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        render
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.05>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_n_0_0_val_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %i_n_0_0_val" [../src/rotate_norm.cpp:13]   --->   Operation 6 'read' 'i_n_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_a11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a11" [../src/rotate_norm.cpp:13]   --->   Operation 7 'read' 'i_a11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i16 %i_a11_read" [../src/rotate_norm.cpp:17]   --->   Operation 8 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i10 %i_n_0_0_val_read" [../src/rotate_norm.cpp:17]   --->   Operation 9 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [3/3] (1.05ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i24 %sext_ln17, i24 %sext_ln17_1" [../src/rotate_norm.cpp:17]   --->   Operation 10 'mul' 'mul_ln17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_n_0_2_val_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %i_n_0_2_val" [../src/rotate_norm.cpp:13]   --->   Operation 11 'read' 'i_n_0_2_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_n_0_1_val_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %i_n_0_1_val" [../src/rotate_norm.cpp:13]   --->   Operation 12 'read' 'i_n_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_a13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a13" [../src/rotate_norm.cpp:13]   --->   Operation 13 'read' 'i_a13_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_a12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a12" [../src/rotate_norm.cpp:13]   --->   Operation 14 'read' 'i_a12_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/3] (1.05ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i24 %sext_ln17, i24 %sext_ln17_1" [../src/rotate_norm.cpp:17]   --->   Operation 15 'mul' 'mul_ln17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i16 %i_a12_read" [../src/rotate_norm.cpp:17]   --->   Operation 16 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i10 %i_n_0_1_val_read" [../src/rotate_norm.cpp:17]   --->   Operation 17 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (5.58ns)   --->   "%mul_ln17_1 = mul i24 %sext_ln17_2, i24 %sext_ln17_3" [../src/rotate_norm.cpp:17]   --->   Operation 18 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i16 %i_a13_read" [../src/rotate_norm.cpp:17]   --->   Operation 19 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i10 %i_n_0_2_val_read" [../src/rotate_norm.cpp:17]   --->   Operation 20 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [3/3] (1.05ns) (grouped into DSP with root node t1)   --->   "%mul_ln17_2 = mul i24 %sext_ln17_4, i24 %sext_ln17_5" [../src/rotate_norm.cpp:17]   --->   Operation 21 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 22 [1/3] (0.00ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i24 %sext_ln17, i24 %sext_ln17_1" [../src/rotate_norm.cpp:17]   --->   Operation 22 'mul' 'mul_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 23 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln17 = add i24 %mul_ln17_1, i24 %mul_ln17" [../src/rotate_norm.cpp:17]   --->   Operation 23 'add' 'add_ln17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 24 [2/3] (1.05ns) (grouped into DSP with root node t1)   --->   "%mul_ln17_2 = mul i24 %sext_ln17_4, i24 %sext_ln17_5" [../src/rotate_norm.cpp:17]   --->   Operation 24 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.20>
ST_4 : Operation 25 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln17 = add i24 %mul_ln17_1, i24 %mul_ln17" [../src/rotate_norm.cpp:17]   --->   Operation 25 'add' 'add_ln17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 26 [1/3] (0.00ns) (grouped into DSP with root node t1)   --->   "%mul_ln17_2 = mul i24 %sext_ln17_4, i24 %sext_ln17_5" [../src/rotate_norm.cpp:17]   --->   Operation 26 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 27 [2/2] (2.10ns) (root node of the DSP)   --->   "%t1 = add i24 %add_ln17, i24 %mul_ln17_2" [../src/rotate_norm.cpp:17]   --->   Operation 27 'add' 't1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_11" [../src/rotate_norm.cpp:13]   --->   Operation 28 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (2.10ns) (root node of the DSP)   --->   "%t1 = add i24 %add_ln17, i24 %mul_ln17_2" [../src/rotate_norm.cpp:17]   --->   Operation 29 'add' 't1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i24.i32.i32, i24 %t1, i32 14, i32 23" [../src/rotate_norm.cpp:21]   --->   Operation 30 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i10 %trunc_ln" [../src/rotate_norm.cpp:23]   --->   Operation 31 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_a11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_a12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_a13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_n_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_n_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_n_0_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_n_0_0_val_read  (read        ) [ 000000]
i_a11_read        (read        ) [ 000000]
sext_ln17         (sext        ) [ 001100]
sext_ln17_1       (sext        ) [ 001100]
i_n_0_2_val_read  (read        ) [ 000000]
i_n_0_1_val_read  (read        ) [ 000000]
i_a13_read        (read        ) [ 000000]
i_a12_read        (read        ) [ 000000]
sext_ln17_2       (sext        ) [ 000000]
sext_ln17_3       (sext        ) [ 000000]
mul_ln17_1        (mul         ) [ 010110]
sext_ln17_4       (sext        ) [ 010110]
sext_ln17_5       (sext        ) [ 010110]
mul_ln17          (mul         ) [ 010010]
add_ln17          (add         ) [ 001001]
mul_ln17_2        (mul         ) [ 001001]
specpipeline_ln13 (specpipeline) [ 000000]
t1                (add         ) [ 000000]
trunc_ln          (partselect  ) [ 000000]
ret_ln23          (ret         ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_a11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_a11"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_a12">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_a12"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_a13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_a13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i_n_0_0_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_n_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i_n_0_1_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_n_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i_n_0_2_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_n_0_2_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="i_n_0_0_val_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="10" slack="0"/>
<pin id="32" dir="0" index="1" bw="10" slack="0"/>
<pin id="33" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_n_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="i_a11_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_a11_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_n_0_2_val_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="10" slack="0"/>
<pin id="44" dir="0" index="1" bw="10" slack="0"/>
<pin id="45" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_n_0_2_val_read/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_n_0_1_val_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="10" slack="0"/>
<pin id="50" dir="0" index="1" bw="10" slack="0"/>
<pin id="51" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_n_0_1_val_read/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_a13_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_a13_read/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_a12_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_a12_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln17_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln17_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="10" slack="0"/>
<pin id="72" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln17_2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_2/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln17_3_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_3/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mul_ln17_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="10" slack="0"/>
<pin id="85" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_1/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln17_4_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_4/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_ln17_5_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_5/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="24" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="0" index="3" bw="6" slack="0"/>
<pin id="101" dir="1" index="4" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="105" class="1007" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="10" slack="0"/>
<pin id="108" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17/1 add_ln17/3 "/>
</bind>
</comp>

<comp id="112" class="1007" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="0" index="2" bw="24" slack="0"/>
<pin id="116" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_2/2 t1/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="sext_ln17_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="24" slack="1"/>
<pin id="123" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln17 "/>
</bind>
</comp>

<comp id="126" class="1005" name="sext_ln17_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="1"/>
<pin id="128" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln17_1 "/>
</bind>
</comp>

<comp id="131" class="1005" name="mul_ln17_1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="24" slack="1"/>
<pin id="133" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_1 "/>
</bind>
</comp>

<comp id="136" class="1005" name="sext_ln17_4_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="1"/>
<pin id="138" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln17_4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="sext_ln17_5_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="24" slack="1"/>
<pin id="143" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln17_5 "/>
</bind>
</comp>

<comp id="146" class="1005" name="add_ln17_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="1"/>
<pin id="148" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="36" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="30" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="60" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="48" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="74" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="78" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="54" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="42" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="110"><net_src comp="66" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="70" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="88" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="92" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="105" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="120"><net_src comp="112" pin="3"/><net_sink comp="96" pin=1"/></net>

<net id="124"><net_src comp="66" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="129"><net_src comp="70" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="134"><net_src comp="82" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="139"><net_src comp="88" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="144"><net_src comp="92" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="149"><net_src comp="105" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: rotate_norm : i_a11 | {1 }
	Port: rotate_norm : i_a12 | {2 }
	Port: rotate_norm : i_a13 | {2 }
	Port: rotate_norm : i_n_0_0_val | {1 }
	Port: rotate_norm : i_n_0_1_val | {2 }
	Port: rotate_norm : i_n_0_2_val | {2 }
  - Chain level:
	State 1
		mul_ln17 : 1
	State 2
		mul_ln17_1 : 1
		mul_ln17_2 : 1
	State 3
		add_ln17 : 1
	State 4
		t1 : 1
	State 5
		trunc_ln : 1
		ret_ln23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln17_1_fu_82      |    1    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_105         |    1    |    0    |    0    |
|          |          grp_fu_112         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | i_n_0_0_val_read_read_fu_30 |    0    |    0    |    0    |
|          |    i_a11_read_read_fu_36    |    0    |    0    |    0    |
|   read   | i_n_0_2_val_read_read_fu_42 |    0    |    0    |    0    |
|          | i_n_0_1_val_read_read_fu_48 |    0    |    0    |    0    |
|          |    i_a13_read_read_fu_54    |    0    |    0    |    0    |
|          |    i_a12_read_read_fu_60    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln17_fu_66       |    0    |    0    |    0    |
|          |      sext_ln17_1_fu_70      |    0    |    0    |    0    |
|   sext   |      sext_ln17_2_fu_74      |    0    |    0    |    0    |
|          |      sext_ln17_3_fu_78      |    0    |    0    |    0    |
|          |      sext_ln17_4_fu_88      |    0    |    0    |    0    |
|          |      sext_ln17_5_fu_92      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        trunc_ln_fu_96       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln17_reg_146 |   24   |
| mul_ln17_1_reg_131|   24   |
|sext_ln17_1_reg_126|   24   |
|sext_ln17_4_reg_136|   24   |
|sext_ln17_5_reg_141|   24   |
| sext_ln17_reg_121 |   24   |
+-------------------+--------+
|       Total       |   144  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_105 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_105 |  p1  |   2  |  10  |   20   ||    0    ||    9    |
| grp_fu_112 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_112 |  p1  |   2  |  10  |   20   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   136  ||  6.5906 ||    0    ||    46   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |    6   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   46   |
|  Register |    -   |    -   |   144  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   144  |   52   |
+-----------+--------+--------+--------+--------+
