# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do memory_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/mux_reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:33 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/mux_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_reg
# -- Compiling architecture structural of mux_reg
# End time: 20:07:33 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/demux_1to8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:33 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/demux_1to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity demux_1to8
# -- Compiling architecture structural of demux_1to8
# End time: 20:07:33 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:33 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# End time: 20:07:33 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/alu.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:33 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# End time: 20:07:33 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/sign_extension.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:34 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/sign_extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_extension
# -- Compiling architecture Behavioral of sign_extension
# End time: 20:07:34 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:34 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behav of memory
# End time: 20:07:34 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/D_flop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:34 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/D_flop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity D_flop
# -- Compiling architecture Bhv of D_flop
# End time: 20:07:34 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/FullAdder.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:34 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/FullAdder.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity FullAdder_NAND
# -- Compiling architecture struct of FullAdder_NAND
# End time: 20:07:34 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/multiplier.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:34 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/multiplier.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity multiplier_4x4
# -- Compiling architecture struct of multiplier_4x4
# End time: 20:07:34 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/Adder_Subtractor.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:34 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/Adder_Subtractor.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity n_bit_adder_subtractor
# -- Compiling architecture struct of n_bit_adder_subtractor
# End time: 20:07:34 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/mux_4_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:34 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/mux_4_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity mux_4_2
# -- Compiling architecture struct of mux_4_2
# End time: 20:07:34 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/mux_2_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:34 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/mux_2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity mux_2_1
# -- Compiling architecture struct of mux_2_1
# End time: 20:07:34 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:34 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Gates
# -- Compiling entity top
# -- Compiling architecture bhv of top
# End time: 20:07:34 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_4_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:34 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_4_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity mux_16_4_1
# -- Compiling architecture struct of mux_16_4_1
# End time: 20:07:34 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_2_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:34 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity mux_16_2_1
# -- Compiling architecture struct of mux_16_2_1
# End time: 20:07:34 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/mux_3_4_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:34 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/mux_3_4_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity mux_3_4_1
# -- Compiling architecture struct of mux_3_4_1
# End time: 20:07:34 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/reg16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:34 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/reg16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity reg16
# -- Compiling architecture struct of reg16
# End time: 20:07:35 on Dec 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/mux_8_3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:35 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/mux_8_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity mux_8_3
# -- Compiling architecture struct of mux_8_3
# End time: 20:07:35 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_8_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:35 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_8_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity mux_16_8_1
# -- Compiling architecture struct of mux_16_8_1
# End time: 20:07:35 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:35 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture struct of register_file
# -- Loading entity demux_1to8
# -- Loading package Gates
# -- Loading entity reg16
# -- Loading entity mux_reg
# End time: 20:07:35 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/manan/Documents/EE214/EE224_CPU/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:35 on Dec 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/manan/Documents/EE214/EE224_CPU/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Testbench
# -- Compiling architecture bhv of Testbench
# End time: 20:07:35 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 20:07:35 on Dec 02,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(bhv)
# Loading work.gates
# Loading work.top(bhv)
# Loading work.memory(behav)
# Loading work.mux_16_2_1(struct)
# Loading work.mux_2_1(struct)
# Loading work.inverter(equations)
# Loading work.and_2(equations)
# Loading work.or_2(equations)
# Loading work.reg16(struct)
# Loading work.d_flop(bhv)
# Loading work.mux_16_4_1(struct)
# Loading work.mux_4_2(struct)
# Loading work.register_file(struct)
# Loading work.demux_1to8(structural)
# Loading work.mux_reg(structural)
# Loading work.mux_3_4_1(struct)
# Loading work.sign_extension(behavioral)
# Loading work.alu(behavioral)
# Loading work.n_bit_adder_subtractor(struct)
# Loading work.xor_2(equations)
# Loading work.fulladder_nand(struct)
# Loading work.multiplier_4x4(struct)
# Loading work.half_adder(equations)
# Loading work.mux_16_8_1(struct)
# Loading work.mux_8_3(struct)
# ** Warning: Design size of 33627 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/DUT/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/DUT/mem
add wave -position end  sim:/testbench/DUT/mem/memory
add wave -position end  sim:/testbench/DUT/RF/reg_outputs
restart
# ** Warning: Design size of 31907 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/DUT/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/DUT/mem
# Break key hit
# Simulation stop requested.
# End time: 20:16:22 on Dec 02,2024, Elapsed time: 0:08:47
# Errors: 0, Warnings: 6
