# Mandelbrot-VHDL
This project implements the Mandelbrot set visualization in VHDL, designed to be displayed on a 640x480 VGA monitor. 
It involves 4 main components: a VGA signal driver, a computational unit for Mandelbrot calculations, seed generator and a plotting/coloring mechanism.
