/**
*   @ file    Matterhorn_Resource.m
*   @ version 1.02
*
*   @ brief   AUTOSAR Port - Resource for this platform
*   @ details Resource for this platform
*/
/**************************************************************************** 
* 
* Copyright (c) 2023  C*Core -   All Rights Reserved  
* 
* THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED, 
* INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
* 
*   Project              : AUTOSAR 4.4.0 MCAL
*   Platform             : PowerPC e200
*   Peripheral           : 
*   Dependencies         : 
*
*   Autosar Version      : 4.4.0
*   Autosar Revision     : 
*   Autosar Conf.Variant :
*   SW Version           : 
*   Build Version        : 
*  
*****************************************************************************/
[!IF "not(var:defined('PORT_RESOURCE_M'))"!]
[!VAR "PORT_RESOURCE_M"="'true'"!]


[!VAR "PinMap"!] 
GTM_TIM5_IN4_10_PORT0;1:[!// 
GTM_TIM3_IN0_1_PORT0;2:[!// 
GTM_TIM2_IN0_1_PORT0;3:[!// 
EMIOS_emios_odis_PORT0;4:[!// 
GMAC_GETH_MDIOA_PORT0;7:[!// 
DSPI3_DSPI3_SCK_IN_PORT0;10:[!// 
GTM_TOUT9_PORT0;8:[!// 
DSPI3_DSPI3_SCK_OUT_PORT0;10:[!// 
LINFLEX3_LIN3_TX_PORT0;11:[!// 
DSPI3_DSPI3_SOUT_PORT0;12:[!// 
M_CAN_5_CAN10_TXD_PORT0;13:[!// 
EMIOS_EMIOS_20_PORT0;14:[!// 
GMAC_GETH_MDIO_PORT0;7:[!// 
GTM_TIM5_IN5_11_PORT1;1:[!// 
GTM_TIM3_IN1_1_PORT1;2:[!// 
GTM_TIM2_IN1_1_PORT1;3:[!// 
EMIOS_EMIOS_0_PORT1;4:[!// 
LINFLEX3_LIN3_RX_PORT1;5:[!// 
DSPI3_DSPI3_SINE_PORT1;6:[!// 
M_CAN_5_CAN10_RXDA_PORT1;8:[!// 
PSI5_PSI5_RX0A_PORT1;9:[!// 
EMIOS_EMIOS_6_IN_PORT1;10:[!// 
SENT_SENT_SENT0B_PORT1;11:[!// 
GTM_TOUT10_PORT1;14:[!// 
LINFLEX3_LIN3_TX_PORT1;15:[!// 
DSPI3_DSPI3_SOUT_PORT1;16:[!// 
SENT_SENT_SPC0_PORT1;11:[!// 
EMIOS_EMIOS_6_OUT_PORT1;20:[!// 
GTM_TIM5_IN6_11_PORT2;1:[!// 
GTM_TIM3_IN1_2_PORT2;2:[!// 
GTM_TIM2_IN1_2_PORT2;3:[!// 
SENT_SENT_SENT1B_PORT2;6:[!// 
DSPI3_DSPI3_SCK_IN_PORT2;10:[!// 
GTM_TOUT11_PORT2;8:[!// 
DSPI3_DSPI3_SCK_OUT_PORT2;10:[!// 
M_CAN_10_CAN21_TXD_PORT2;11:[!// 
PSI5_PSI5_TX0_PORT2;12:[!// 
M_CAN_4_CAN03_TXD_PORT2;13:[!// 
DSPI19_DSPI19_PCS4_PORT2;14:[!// 
EMIOS_EMIOS_7_PORT2;15:[!// 
GTM_TIM5_IN7_10_PORT3;1:[!// 
GTM_TIM3_IN2_1_PORT3;2:[!// 
GTM_TIM2_IN2_1_PORT3;3:[!// 
EMIOS_EMIOS_1_PORT3;4:[!// 
SAR_ADC_SDADC_EDSADC_ITR5F_PORT3;6:[!// 
PSI5_PSI5_RX1A_PORT3;7:[!// 
M_CAN_4_CAN03_RXDA_PORT3;8:[!// 
M_CAN_10_CAN21_RXDA_PORT3;9:[!// 
PSI5S_PSI5S_RXA_PORT3;10:[!// 
SENT_SENT_SENT2B_PORT3;11:[!// 
EMIOS_EMIOS_7_PORT3;12:[!// 
DSPI3_DSPI3_PCS0_IN_PORT3;16:[!// 
GTM_TOUT12_PORT3;14:[!// 
DSPI3_DSPI3_PCS0_OUT_PORT3;16:[!// 
SENT_SENT_SPC2_PORT3;11:[!// 
EMIOS_EMIOS_16_PORT3;19:[!// 
GTM_TIM6_IN4_1_PORT4;1:[!// 
GTM_TIM3_IN3_1_PORT4;2:[!// 
GTM_TIM2_IN3_1_PORT4;3:[!// 
SENT_SENT_SENT3B_PORT4;5:[!// 
LINFLEX10_LIN10_RX_PORT4;8:[!// 
DSPI0_DSPI0_SINA_PORT4;9:[!// 
GTM_DTMA5_0_PORT4;10:[!// 
GTM_DTMT3_0_PORT4;11:[!// 
GTM_TOUT13_PORT4;13:[!// 
PSI5S_PSI5S_TX_PORT4;14:[!// 
M_CAN_6_CAN11_TXD_PORT4;15:[!// 
PSI5_PSI5_TX1_PORT4;16:[!// 
EVADC_FC4BFLOUT_PORT4;17:[!// 
SENT_SENT_SPC3_PORT4;5:[!// 
EMIOS_EMIOS_17_PORT4;19:[!// 
GTM_TIM3_IN4_1_PORT5;1:[!// 
GTM_TIM3_IN0_11_PORT5;2:[!// 
GTM_TIM2_IN4_1_PORT5;3:[!// 
EMIOS_EMIOS_2_PORT5;4:[!// 
DSPI10_DSPI10_PCS0_IN_PORT5;5:[!// 
PSI5_PSI5_RX2A_PORT5;6:[!// 
EMIOS_EMIOS_16_PORT5;7:[!// 
SENT_SENT_SENT4B_PORT5;8:[!// 
M_CAN_6_CAN11_RXDB_PORT5;9:[!// 
GTM_DTMT1_1_PORT5;10:[!// 
GTM_DTMT4_2_PORT5;11:[!// 
GTM_TOUT14_PORT5;12:[!// 
DSPI19_DSPI19_PCS3_PORT5;14:[!// 
DSPI10_DSPI10_PCS0_OUT_PORT5;15:[!// 
ACMP0_EVADC_FC0BFLOUT_PORT5;16:[!// 
SENT_SENT_SPC4_PORT5;8:[!// 
EMIOS_EMIOS_18_PORT5;18:[!// 
GTM_TIM3_IN5_1_PORT6;1:[!// 
GTM_TIM3_IN1_14_PORT6;2:[!// 
GTM_TIM2_IN5_1_PORT6;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR4F_PORT6;4:[!// 
SENT_SENT_SENT5B_PORT6;6:[!// 
LINFLEX5_LIN5_RX_PORT6;7:[!// 
DSPI5_DSPI5_SINA_PORT6;8:[!// 
GTM_DTMA6_0_PORT6;9:[!// 
GTM_DTMT3_1_PORT6;10:[!// 
GTM_TOUT15_PORT6;11:[!// 
ACMP5_EVADC_FC5BFLOUT_PORT6;13:[!// 
PSI5_PSI5_TX2_PORT6;14:[!// 
SENT_SENT_SPC5_PORT6;6:[!// 
EMIOS_19_PORT6;17:[!// 
GTM_TIM3_IN6_1_PORT7;1:[!// 
GTM_TIM3_IN2_11_PORT7;2:[!// 
GTM_TIM2_IN6_1_PORT7;3:[!// 
EMIOS_EMIOS_6_IN_PORT7;4:[!// 
SENT_SENT_SENT6B_PORT7;5:[!// 
EMIOS_EMIOS_20_PORT7;7:[!// 
EMIOS_EMIOS_17_PORT7;8:[!// 
GTM_DTMT0_2_PORT7;10:[!// 
GTM_TOUT16_PORT7;12:[!// 
LINFLEX5_LIN5_TX_PORT7;13:[!// 
DSPI5_DSPI5_SOUT_PORT7;14:[!// 
ACMP2_EVADC_FC2BFLOUT_PORT7;15:[!// 
SENT_SENT_SPC6_PORT7;5:[!// 
EMIOS_EMIOS_6_OUT_PORT7;19:[!// 
GTM_TIM3_IN7_1_PORT8;1:[!// 
GTM_TIM3_IN3_11_PORT8;2:[!// 
GTM_TIM2_IN7_1_PORT8;3:[!// 
EMIOS_EMIOS_7_PORT8;4:[!// 
SENT_SENT_SENT7B_PORT8;5:[!// 
EMIOS_EMIOS_18_PORT8;8:[!// 
LINFLEX10_LIN10_RX_PORT8;10:[!// 
DSPI0_DSPI0_SINB_PORT8;11:[!// 
GTM_TOUT17_PORT8;13:[!// 
DSPI19_DSPI19_PCS6_PORT8;14:[!// 
LINFLEX10_LIN10_TX_PORT8;15:[!// 
DSPI0_DSPI0_SOUT_PORT8;16:[!// 
SENT_SENT_SPC7_PORT8;5:[!// 
EMIOS_EMIOS_16_PORT8;19:[!// 
GTM_TIM4_IN0_7_PORT9;1:[!// 
GTM_TIM1_IN0_1_PORT9;2:[!// 
GTM_TIM0_IN0_1_PORT9;3:[!// 
EMIOS_EMIOS_16_PORT9;4:[!// 
SENT_SENT_SENT8B_PORT9;5:[!// 
EMIOS_EMIOS_19_PORT9;6:[!// 
SAR_ADC_SDADC_EDSADC_ITR3F_PORT9;8:[!// 
GTM_TOUT18_PORT9;13:[!// 
DSPI19_DSPI19_PCS7_PORT9;14:[!// 
LIN4_TX_PORT9;17:[!// 
DSPI4_DSPI4_SOUT_PORT9;18:[!// 
SENT_SENT_SPC8_PORT9;5:[!// 
EMIOS_EMIOS_18_PORT9;20:[!// 
GTM_TIM4_IN1_11_PORT10;1:[!// 
GTM_TIM1_IN1_1_PORT10;2:[!// 
GTM_TIM0_IN1_1_PORT10;3:[!// 
SENT_SENT_SENT9B_PORT10;4:[!// 
DSPI4_DSPI4_SCK_IN_PORT10;9:[!// 
GTM_TOUT19_PORT10;7:[!// 
DSPI4_DSPI4_SCK_OUT_PORT10;9:[!// 
SENT_SENT_SPC9_PORT10;4:[!// 
EMIOS_EMIOS_21_PORT10;11:[!// 
GTM_TIM4_IN2_11_PORT11;1:[!// 
GTM_TIM1_IN2_1_PORT11;2:[!// 
GTM_TIM0_IN2_1_PORT11;3:[!// 
SENT_SENT_SENT10B_PORT11;7:[!// 
DSPI4_DSPI4_PCS0_IN_PORT11;11:[!// 
GTM_TOUT20_PORT11;9:[!// 
DSPI4_DSPI4_PCS0_OUT_PORT11;11:[!// 
GTM_TIM4_IN3_11_PORT12;1:[!// 
GTM_TIM1_IN3_1_PORT12;2:[!// 
GTM_TIM0_IN3_1_PORT12;3:[!// 
LINFLEX4_LIN4_RX_PORT12;6:[!// 
DSPI4_DSPI4_SINA_PORT12;7:[!// 
SENT_SENT_SENT11B_PORT12;8:[!// 
GTM_TOUT21_PORT12;10:[!// 
EMIOS_EMIOS_21_PORT12;11:[!// 
GTM_TIM6_IN5_2_PORT13;1:[!// 
GTM_TIM5_IN0_1_PORT13;2:[!// 
GTM_TIM4_IN0_1_PORT13;3:[!// 
GTM_TOUT167_PORT13;5:[!// 
GTM_TIM6_IN6_2_PORT14;1:[!// 
GTM_TIM5_IN7_1_PORT14;2:[!// 
GTM_TIM4_IN7_1_PORT14;3:[!// 
GTM_TOUT166_PORT14;5:[!// 
GTM_TIM6_IN7_2_PORT15;1:[!// 
GTM_TIM5_IN1_1_PORT15;2:[!// 
GTM_TIM4_IN1_1_PORT15;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR6F_PORT15;4:[!// 
GTM_TOUT168_PORT15;5:[!// 
GTM_TIM5_IN4_1_PORT16;1:[!// 
GTM_TIM4_IN4_1_PORT16;2:[!// 
GTM_TIM2_IN6_13_PORT16;3:[!// 
M_CAN_10_CAN21_RXDE_PORT16;4:[!// 
SAR_ADC_SDADC_EDSADC_ITR6E_PORT16;5:[!// 
M_CAN_4_CAN03_RXDF_PORT16;6:[!// 
LINFLEX6_LIN6_RX_PORT16;7:[!// 
DSPI6_DSPI6_SINB_PORT16;8:[!// 
GTM_TOUT155_PORT16;9:[!// 
GTM_TIM5_IN1_2_PORT17;1:[!// 
GTM_TIM4_IN1_2_PORT17;2:[!// 
SAR_ADC_SDADC_EDSADC_ITR8E_PORT17;3:[!// 
FLEXRAY1_ERAY1_RXDA1_PORT17;4:[!// 
SENT_SENT_SENT15B_PORT17;5:[!// 
GTM_TOUT159_PORT17;6:[!// 
LINFLEX6_LIN6_TX_PORT17;7:[!// 
DSPI6_DSPI6_SOUT_PORT17;8:[!// 
GTM_TIM5_IN5_1_PORT18;1:[!// 
GTM_TIM4_IN5_1_PORT18;2:[!// 
GTM_TOUT156_PORT18;4:[!// 
M_CAN_4_CAN03_TXD_PORT18;5:[!// 
M_CAN_10_CAN21_TXD_PORT18;6:[!// 
GTM_TIM4_IN5_2_PORT19;1:[!// 
GTM_TIM2_IN0_14_PORT19;2:[!// 
GTM_TIM0_IN5_8_PORT19;3:[!// 
DSPI19_DSPI19_PCSB_PORT19;4:[!// 
SAR_ADC_SDADC_EDSADC_ITR7F_PORT19;5:[!// 
GTM_TOUT111_PORT19;6:[!// 
M_CAN_2_CAN01_TXD_PORT19;8:[!// 
GTM_TIM4_IN6_2_PORT20;1:[!// 
GTM_TIM2_IN1_14_PORT20;2:[!// 
GTM_TIM0_IN6_8_PORT20;3:[!// 
M_CAN_2_CAN01_RXDC_PORT20;4:[!// 
SAR_ADC_SDADC_EDSADC_ITR7E_PORT20;5:[!// 
DSPI9_DSPI9_PCS0_IN_PORT20;8:[!// 
GTM_TOUT112_PORT20;6:[!// 
DSPI9_DSPI9_PCS0_OUT_PORT20;8:[!// 
GTM_TIM5_IN3_2_PORT21;1:[!// 
GTM_TIM2_IN3_7_PORT21;2:[!// 
GTM_TIM2_IN2_7_PORT21;3:[!// 
DSPI19_DSPI19_SINC_PORT21;4:[!// 
LINFLEX9_LIN9_RX_PORT21;6:[!// 
DSPI9_DSPI9_SINA_PORT21;7:[!// 
GTM_TOUT113_PORT21;8:[!// 
DSPI19_DSPI19_SOUT_PORT21;9:[!// 
GTM_TIM5_IN6_2_PORT22;1:[!// 
GTM_TIM5_IN5_3_PORT22;2:[!// 
GTM_TIM2_IN5_7_PORT22;3:[!// 
DSPI19_DSPI19_SINC_PORT22;4:[!// 
DSPI9_DSPI9_SCK_IN_PORT22;8:[!// 
GTM_TOUT114_PORT22;6:[!// 
DSPI9_DSPI9_SCK_OUT_PORT22;8:[!// 
DSPI19_DSPI19_SOUT_PORT22;9:[!// 
GTM_TIM5_IN7_2_PORT23;1:[!// 
GTM_TIM2_IN7_7_PORT23;2:[!// 
DSPI19_DSPI19_SCKC_PORT23;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR8F_PORT23;4:[!// 
LINFLEX9_LIN9_RX_PORT23;5:[!// 
DSPI9_DSPI9_SINB_PORT23;6:[!// 
GTM_TOUT115_PORT23;7:[!// 
LINFLEX9_LIN9_TX_PORT23;8:[!// 
DSPI9_DSPI9_SOUT_PORT23;9:[!// 
DSPI19_DSPI19_SCK_OUT_PORT23;10:[!// 
GTM_TIM5_IN4_2_PORT24;1:[!// 
GTM_TIM5_IN0_10_PORT24;2:[!// 
GTM_TIM4_IN4_2_PORT24;3:[!// 
M_CAN_1_CAN00_RXDF_PORT24;4:[!// 
FLEXRAY1_ERAY1_RXDB1_PORT24;5:[!// 
SENT_SENT_SENT17B_PORT24;7:[!// 
LINFLEX0_LIN0_RX_PORT24;8:[!// 
DSPI10_DSPI10_SINC_PORT24;9:[!// 
M_CAN_9_CAN20_RXDE_PORT24;10:[!// 
LINFLEX7_LIN7_RX_PORT24;11:[!// 
DSPI7_DSPI7_SINB_PORT24;12:[!// 
GTM_TOUT162_PORT24;13:[!// 
ACMP4_EVADC_FC4BFLOUT_PORT24;14:[!// 
GTM_TIM5_IN2_1_PORT25;1:[!// 
GTM_TIM5_IN1_11_PORT25;2:[!// 
GTM_TIM4_IN2_1_PORT25;3:[!// 
SENT_SENT_SENT16B_PORT25;5:[!// 
GTM_TOUT160_PORT25;6:[!// 
LINFLEX7_LIN7_TX_PORT25;7:[!// 
DSPI7_DSPI7_SOUT_PORT25;8:[!// 
ACMP5_EVADC_FC5BFLOUT_PORT25;10:[!// 
GTM_TIM5_IN5_2_PORT26;1:[!// 
GTM_TIM5_IN2_9_PORT26;2:[!// 
GTM_TIM4_IN5_3_PORT26;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR9F_PORT26;4:[!// 
SENT_SENT_SENT18B_PORT26;5:[!// 
GTM_DTMT4_0_PORT26;6:[!// 
GTM_DTMA6_1_PORT26;7:[!// 
GTM_DTMT3_2_PORT26;8:[!// 
DSPI7_DSPI7_SCK_IN_PORT26;11:[!// 
GTM_TOUT163_PORT26;9:[!// 
DSPI7_DSPI7_SCK_OUT_PORT26;11:[!// 
ACMP6_EVADC_FC6BFLOUT_PORT26;12:[!// 
GTM_TIM5_IN7_3_PORT27;1:[!// 
GTM_TIM5_IN3_11_PORT27;2:[!// 
GTM_TIM4_IN7_2_PORT27;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR9E_PORT27;4:[!// 
SENT_SENT_SENT19B_PORT27;5:[!// 
GTM_DTMT4_1_PORT27;6:[!// 
GTM_DTMA5_1_PORT27;7:[!// 
GTM_DTMA6_2_PORT27;8:[!// 
DSPI7_DSPI7_PCS0_IN_PORT27;11:[!// 
GTM_TOUT165_PORT27;9:[!// 
DSPI7_DSPI7_PCS0_OUT_PORT27;11:[!// 
ACMP7_EVADC_FC7BFLOUT_PORT27;12:[!// 
GTM_TIM6_IN0_3_PORT28;1:[!// 
GTM_TIM5_IN0_2_PORT28;2:[!// 
GTM_TIM4_IN0_2_PORT28;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR10F_PORT28;5:[!// 
GTM_TOUT158_PORT28;6:[!// 
LINFLEX7_LIN7_TX_PORT28;7:[!// 
DSPI7_DSPI7_SOUT_PORT28;8:[!// 
FLEXRAY1_ERAY1_TXDA_PORT28;9:[!// 
GTM_TIM6_IN1_3_PORT29;1:[!// 
GTM_TIM5_IN3_1_PORT29;2:[!// 
GTM_TIM4_IN3_1_PORT29;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR10E_PORT29;5:[!// 
GTM_TOUT161_PORT29;6:[!// 
LINFLEX0_LIN0_TX_PORT29;7:[!// 
DSPI10_DSPI10_SOUT_PORT29;8:[!// 
M_CAN_1_CAN00_TXD_PORT29;9:[!// 
M_CAN_9_CAN20_TXD_PORT29;10:[!// 
FLEXRAY1_ERAY1_TXDB_PORT29;11:[!// 
GTM_TIM6_IN2_3_PORT30;1:[!// 
GTM_TIM5_IN6_3_PORT30;2:[!// 
GTM_TIM4_IN6_3_PORT30;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR11F_PORT30;5:[!// 
GTM_TOUT164_PORT30;6:[!// 
FLEXRAY1_ERAY1_TXENA_PORT30;7:[!// 
GTM_TIM6_IN3_3_PORT31;1:[!// 
GTM_TIM5_IN6_1_PORT31;2:[!// 
GTM_TIM4_IN6_1_PORT31;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR11E_PORT31;6:[!// 
GTM_TOUT157_PORT31;7:[!// 
GTM_TIM1_IN0_2_PORT32;1:[!// 
GTM_TIM0_IN0_2_PORT32;2:[!// 
EMIOS_EMIOS_6_PORT32;3:[!// 
LINFLEX2_LIN2_RX_PORT32;4:[!// 
DSPI2_DSPI2_SING_PORT32;5:[!// 
EMIOS_EMIOS_0_IN_PORT32;6:[!// 
GTM_DTMA0_0_PORT32;8:[!// 
GTM_TOUT0_PORT32;9:[!// 
LINFLEX2_LIN2_TX_PORT32;10:[!// 
DSPI2_DSPI2_SOUT_PORT32;11:[!// 
DSPI19_DSPI19_PCS1_PORT32;12:[!// 
M_CAN_1_CAN00_TXD_PORT32;14:[!// 
FLEXRAY0_ERAY0_TXDA_PORT32;15:[!// 
EMIOS_EMIOS_0_OUT_PORT32;16:[!// 
GTM_TIM1_IN1_2_PORT33;1:[!// 
GTM_TIM0_IN1_2_PORT33;2:[!// 
FLEXRAY0_ERAY0_RXDA2_PORT33;3:[!// 
LINFLEX2_LIN2_RX_PORT33;4:[!// 
DSPI2_DSPI2_SINB_PORT33;5:[!// 
M_CAN_1_CAN00_RXDA_PORT33;6:[!// 
GTM_TOUT1_PORT33;8:[!// 
DSPI20_DSPI20_PCS7_PORT33;9:[!// 
DSPI19_DSPI19_PCS2_PORT33;10:[!// 
EMIOS_EMIOS_1_PORT33;12:[!// 
GTM_TIM1_IN2_2_PORT34;1:[!// 
GTM_TIM0_IN2_2_PORT34;2:[!// 
EMIOS_EMIOS_7_PORT34;3:[!// 
EMIOS_EMIOS_1_PORT34;4:[!// 
SENT_SENT_SENT14B_PORT34;5:[!// 
GTM_TOUT2_PORT34;6:[!// 
LINFLEX1_LIN1_TX_PORT34;7:[!// 
DSPI1_DSPI1_SOUT_PORT34;8:[!// 
DSPI19_DSPI19_PCS3_PORT34;9:[!// 
PSI5_PSI5_TX0_PORT34;10:[!// 
M_CAN_3_CAN02_TXD_PORT34;11:[!// 
FLEXRAY0_ERAY0_TXDB_PORT34;12:[!// 
EMIOS_EMIOS_2_PORT34;13:[!// 
GTM_TIM1_IN3_2_PORT35;1:[!// 
GTM_TIM0_IN3_2_PORT35;2:[!// 
FLEXRAY0_ERAY0_RXDB2_PORT35;4:[!// 
M_CAN_3_CAN02_RXDB_PORT35;5:[!// 
LINFLEX1_LIN1_RX_PORT35;6:[!// 
DSPI1_DSPI1_SING_PORT35;7:[!// 
DSPI13_DSPI13_SIN_PORT35;8:[!// 
PSI5_PSI5_RX0B_PORT35;9:[!// 
SENT_SENT_SENT13B_PORT35;10:[!// 
DSPI2_DSPI2_PCS0_IN_PORT35;13:[!// 
GTM_TOUT3_PORT35;11:[!// 
DSPI2_DSPI2_PCS0_OUT_PORT35;13:[!// 
DSPI19_DSPI19_PCS4_PORT35;14:[!// 
EMIOS_EMIOS_3_PORT35;16:[!// 
GTM_TIM1_IN4_1_PORT36;1:[!// 
GTM_TIM0_IN4_1_PORT36;2:[!// 
EMIOS_EMIOS_16_PORT36;3:[!// 
DSPI19_DSPI19_PCSA_PORT36;5:[!// 
EMIOS_EMIOS_2_PORT36;6:[!// 
I2C0_I2C0_SDAA_PORT36;7:[!// 
M_CAN_6_CAN11_RXDA_PORT36;8:[!// 
TTCAN0_CAN0_ECTT1_PORT36;9:[!// 
SENT_SENT_SENT12B_PORT36;10:[!// 
DSPI2_DSPI2_SCK_IN_PORT36;13:[!// 
GTM_TOUT4_PORT36;11:[!// 
DSPI2_DSPI2_SCK_OUT_PORT36;13:[!// 
DSPI19_DSPI19_PCS0_PORT36;14:[!// 
PSI5S_PSI5S_CLK_PORT36;15:[!// 
I2C0_I2C0_SDA_OUT_PORT36;7:[!// 
ERAY0_TXENA_PORT36;17:[!// 
EMIOS_EMIOS_4_PORT36;18:[!// 
GTM_TIM1_IN5_1_PORT37;1:[!// 
GTM_TIM0_IN5_1_PORT37;2:[!// 
I2C0_I2C0_SCLA_PORT37;4:[!// 
PSI5_PSI5_RX1B_PORT37;5:[!// 
PSI5S_PSI5S_RXB_PORT37;6:[!// 
DSPI19_DSPI19_SINA_PORT37;7:[!// 
SENT_SENT_SENT3C_PORT37;8:[!// 
TTCAN0_CAN0_ECTT2_PORT37;9:[!// 
GTM_TOUT5_PORT37;10:[!// 
M_CAN_6_CAN11_TXD_PORT37;11:[!// 
DSPI19_DSPI19_SOUT_PORT37;12:[!// 
I2C0_I2C0_SCL_OUT_PORT37;4:[!// 
FLEXRAY0_ERAY0_TXENB_PORT37;15:[!// 
EMIOS_EMIOS_5_PORT37;16:[!// 
GTM_TIM3_IN0_10_PORT38;1:[!// 
GTM_TIM1_IN6_1_PORT38;2:[!// 
GTM_TIM0_IN6_1_PORT38;3:[!// 
EMIOS_EMIOS_0_IN_PORT38;4:[!// 
SENT_SENT_SENT2C_PORT38;5:[!// 
SAR_ADC_SDADC_EDSADC_ITR5E_PORT38;7:[!// 
EMIOS_EMIOS_21_PORT38;8:[!// 
EMIOS_EMIOS_3_PORT38;9:[!// 
DSPI19_DSPI19_SINA_PORT38;11:[!// 
GTM_TOUT6_PORT38;13:[!// 
PSI5S_PSI5S_TX_PORT38;14:[!// 
DSPI19_DSPI19_SOUT_PORT38;15:[!// 
PSI5_PSI5_TX1_PORT38;16:[!// 
EMIOS_EMIOS_0_OUT_PORT38;18:[!// 
GTM_TIM3_IN1_10_PORT39;1:[!// 
GTM_TIM1_IN7_1_PORT39;2:[!// 
GTM_TIM0_IN7_1_PORT39;3:[!// 
EMIOS_EMIOS_1_PORT39;4:[!// 
SENT_SENT_SENT1C_PORT39;5:[!// 
SAR_ADC_SDADC_EDSADC_ITR4E_PORT39;7:[!// 
PSI5_PSI5_RX2B_PORT39;9:[!// 
EMIOS_EMIOS_4_PORT39;10:[!// 
DSPI19_DSPI19_SCKA_PORT39;11:[!// 
GTM_TOUT7_PORT39;13:[!// 
DSPI19_DSPI19_SCK_OUT_PORT39;14:[!// 
SENT_SENT_SPC1_PORT39;5:[!// 
EMIOS_EMIOS_2_PORT39;18:[!// 
GTM_TIM3_IN2_10_PORT40;1:[!// 
GTM_TIM3_IN0_2_PORT40;2:[!// 
GTM_TIM2_IN0_2_PORT40;3:[!// 
EMIOS_EMIOS_2_PORT40;4:[!// 
SENT_SENT_SENT0C_PORT40;5:[!// 
EMIOS_EMIOS_5_PORT40;6:[!// 
SAR_ADC_SDADC_EDSADC_ITR3E_PORT40;8:[!// 
EMIOS_EMIOS_22_PORT40;9:[!// 
GTM_DTMA0_1_PORT40;12:[!// 
DSPI8_DSPI8_SCK_IN_PORT40;16:[!// 
GTM_TOUT8_PORT40;13:[!// 
DSPI19_DSPI19_PCS5_PORT40;14:[!// 
DSPI8_DSPI8_SCK_OUT_PORT40;16:[!// 
PSI5_TX2_PORT40;17:[!// 
GMAC_GETH_MDC_PORT40;19:[!// 
EMIOS_EMIOS_4_PORT40;20:[!// 
GTM_TIM4_IN2_2_PORT41;1:[!// 
GTM_TIM3_IN3_10_PORT41;2:[!// 
GTM_TIM0_IN2_10_PORT41;3:[!// 
SENT_SENT_SENT20B_PORT41;4:[!// 
LINFLEX8_LIN8_RX_PORT41;5:[!// 
DSPI8_DSPI8_SINA_PORT41;6:[!// 
GTM_TOUT116_PORT41;7:[!// 
LINFLEX2_LIN2_TX_PORT41;8:[!// 
DSPI2_DSPI2_SOUT_PORT41;9:[!// 
LINFLEX8_LIN8_TX_PORT41;10:[!// 
DSPI8_DSPI8_SOUT_PORT41;11:[!// 
M_CAN_2_CAN01_TXD_PORT41;12:[!// 
GTM_TIM4_IN3_2_PORT42;1:[!// 
GTM_TIM3_IN4_11_PORT42;2:[!// 
GTM_TIM0_IN3_10_PORT42;3:[!// 
LINFLEX2_LIN2_RX_PORT42;4:[!// 
DSPI2_DSPI2_SINC_PORT42;5:[!// 
M_CAN_2_CAN01_RXDE_PORT42;6:[!// 
SENT_SENT_SENT21B_PORT42;7:[!// 
LINFLEX8_LIN8_RX_PORT42;8:[!// 
DSPI8_DSPI8_SINB_PORT42;9:[!// 
GTM_TOUT117_PORT42;10:[!// 
GTM_TIM4_IN4_3_PORT43;1:[!// 
GTM_TIM3_IN5_12_PORT43;2:[!// 
GTM_TIM0_IN7_7_PORT43;3:[!// 
SENT_SENT_SENT22B_PORT43;4:[!// 
DSPI8_DSPI8_PCS0_IN_PORT43;7:[!// 
GTM_TOUT118_PORT43;5:[!// 
DSPI8_DSPI8_PCS0_OUT_PORT43;7:[!// 
GTM_TIM5_IN0_3_PORT44;1:[!// 
GTM_TIM4_IN0_3_PORT44;2:[!// 
GTM_TIM3_IN6_12_PORT44;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR12F_PORT44;5:[!// 
SENT_SENT_SENT23B_PORT44;6:[!// 
DSPI6_DSPI6_PCS0_IN_PORT44;11:[!// 
GTM_TOUT151_PORT44;7:[!// 
DSPI19_DSPI19_PCS5_PORT44;8:[!// 
DSPI20_DSPI20_PCS4_PORT44;9:[!// 
DSPI6_DSPI6_PCS0_OUT_PORT44;11:[!// 
GTM_TIM5_IN2_2_PORT45;1:[!// 
GTM_TIM4_IN2_3_PORT45;2:[!// 
GTM_TIM3_IN7_11_PORT45;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR12E_PORT45;5:[!// 
SENT_SENT_SENT24B_PORT45;6:[!// 
GTM_TOUT153_PORT45;7:[!// 
DSPI19_DSPI19_PCS7_PORT45;8:[!// 
DSPI20_DSPI20_PCS6_PORT45;9:[!// 
M_CAN_1_CAN00_TXD_PORT45;10:[!// 
M_CAN_9_CAN20_TXD_PORT45;11:[!// 
GTM_TIM5_IN3_3_PORT46;1:[!// 
GTM_TIM4_IN3_3_PORT46;2:[!// 
GTM_TIM2_IN4_14_PORT46;3:[!// 
M_CAN_9_CAN20_RXDD_PORT46;4:[!// 
M_CAN_1_CAN00_RXDH_PORT46;5:[!// 
SAR_ADC_SDADC_EDSADC_ITR13F_PORT46;7:[!// 
DSPI6_DSPI6_SCK_IN_PORT46;10:[!// 
GTM_TOUT154_PORT46;8:[!// 
DSPI6_DSPI6_SCK_OUT_PORT46;10:[!// 
GTM_TIM5_IN1_3_PORT47;1:[!// 
GTM_TIM4_IN1_3_PORT47;2:[!// 
GTM_TIM2_IN5_14_PORT47;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR13E_PORT47;5:[!// 
GTM_TOUT152_PORT47;6:[!// 
DSPI19_DSPI19_PCS6_PORT47;7:[!// 
DSPI20_DSPI20_PCS5_PORT47;8:[!// 
LINFLEX6_LIN6_TX_PORT47;9:[!// 
DSPI6_DSPI6_SOUT_PORT47;10:[!// 
FLEXRAY1_ERAY1_TXENB_PORT47;11:[!// 
GTM_TIM4_IN0_12_PORT48;1:[!// 
GTM_TIM1_IN4_2_PORT48;2:[!// 
GTM_TIM0_IN4_2_PORT48;3:[!// 
LINFLEX11_LIN11_RX_PORT48;5:[!// 
DSPI12_DSPI12_SINA_PORT48;6:[!// 
GMAC_GETH_RXERC_PORT48;7:[!// 
GTM_DTMA5_2_PORT48;8:[!// 
GTM_TOUT102_PORT48;9:[!// 
LINFLEX11_LIN11_TX_PORT48;10:[!// 
DSPI12_DSPI12_SOUT_PORT48;11:[!// 
ACMP6_EVADC_FC6BFLOUT_PORT48;13:[!// 
GTM_TIM4_IN4_12_PORT49;1:[!// 
GTM_TIM1_IN1_3_PORT49;2:[!// 
GTM_TIM0_IN1_3_PORT49;3:[!// 
DSPI17_DSPI17_SINA_PORT49;5:[!// 
GTM_DTMT0_1_PORT49;6:[!// 
GTM_TOUT103_PORT49;7:[!// 
DSPI17_DSPI17_SOUT_PORT49;8:[!// 
DSPI11_DSPI11_PCS1_PORT49;10:[!// 
ACMP1_EVADC_FC1BFLOUT_PORT49;11:[!// 
GTM_TIM4_IN5_12_PORT50;1:[!// 
GTM_TIM1_IN2_3_PORT50;2:[!// 
GTM_TIM0_IN2_3_PORT50;3:[!// 
M_CAN_3_CAN02_RXDE_PORT50;4:[!// 
DSPI11_DSPI11_SIN_PORT50;5:[!// 
DSPI17_DSPI17_SCKA_PORT50;6:[!// 
EMIOS_EMIOS_24_PORT50;7:[!// 
GTM_DTMT2_2_PORT50;9:[!// 
GTM_TOUT104_PORT50;10:[!// 
DSPI17_DSPI17_SCK_OUT_PORT50;11:[!// 
DSPI11_DSPI11_PCS0_PORT50;12:[!// 
ACMP3_EVADC_FC3BFLOUT_PORT50;13:[!// 
GTM_TIM4_IN6_10_PORT51;1:[!// 
GTM_TIM1_IN3_3_PORT51;2:[!// 
GTM_TIM0_IN3_3_PORT51;3:[!// 
DSPI17_DSPI17_SINA_PORT51;4:[!// 
EMIOS_EMIOS_23_PORT51;6:[!// 
GTM_TOUT105_PORT51;7:[!// 
DSPI17_DSPI17_SOUT_PORT51;8:[!// 
DSPI11_DSPI11_PCS0_PORT51;9:[!// 
M_CAN_3_CAN02_TXD_PORT51;10:[!// 
GTM_TIM4_IN7_3_PORT52;1:[!// 
GTM_TIM1_IN6_2_PORT52;2:[!// 
GTM_TIM0_IN6_2_PORT52;3:[!// 
DSPI17_DSPI17_SINC_PORT52;4:[!// 
EMIOS_EMIOS_3_PORT52;5:[!// 
EMIOS_EMIOS_21_PORT52;6:[!// 
LINFLEX11_LIN11_RX_PORT52;7:[!// 
DSPI12_DSPI12_SINB_PORT52;8:[!// 
GTM_TOUT106_PORT52;9:[!// 
DSPI17_DSPI17_SOUT_PORT52;11:[!// 
DSPI11_DSPI11_PCS0_PORT52;12:[!// 
GTM_TIM4_IN3_13_PORT53;1:[!// 
GTM_TIM1_IN2_4_PORT53;2:[!// 
GTM_TIM0_IN2_4_PORT53;3:[!// 
M_CAN_9_CAN20_RXDA_PORT53;5:[!// 
DSPI2_DSPI2_PCS0_IN_PORT53;14:[!// 
GTM_TOUT107_PORT53;7:[!// 
LINFLEX2_LIN2_TX_PORT53;8:[!// 
DSPI2_DSPI2_SOUT_PORT53;9:[!// 
EMIOS_EMIOS_23_PORT53;12:[!// 
DSPI2_DSPI2_PCS0_OUT_PORT53;14:[!// 
PSI5_PSI5_TX3_PORT53;15:[!// 
GTM_TIM4_IN2_13_PORT54;1:[!// 
GTM_TIM1_IN3_4_PORT54;2:[!// 
GTM_TIM0_IN3_4_PORT54;3:[!// 
PSI5_PSI5_RX3C_PORT54;4:[!// 
LINFLEX2_LIN2_RX_PORT54;5:[!// 
DSPI2_DSPI2_SIND_PORT54;6:[!// 
DSPI19_DSPI19_SINB_PORT54;7:[!// 
DSPI2_DSPI2_SCK_IN_PORT54;11:[!// 
GTM_TOUT108_PORT54;9:[!// 
DSPI2_DSPI2_SCK_OUT_PORT54;11:[!// 
DSPI19_DSPI19_SOUT_PORT54;12:[!// 
EMIOS_EMIOS_22_PORT54;13:[!// 
M_CAN_9_CAN20_TXD_PORT54;14:[!// 
DSPI17_DSPI17_SOUT_PORT54;15:[!// 
ACMP7_EVADC_FC7BFLOUT_PORT54;16:[!// 
GTM_TIM1_IN0_3_PORT55;1:[!// 
GTM_TIM0_IN0_3_PORT55;2:[!// 
DSPI19_DSPI19_SINB_PORT55;5:[!// 
EMIOS_EMIOS_4_PORT55;7:[!// 
GTM_TOUT109_PORT55;8:[!// 
DSPI19_DSPI19_SOUT_PORT55;9:[!// 
M_CAN_9_CAN20_TXD_PORT55;10:[!// 
M_CAN_7_CAN12_TXD_PORT55;11:[!// 
GTM_TIM4_IN0_13_PORT56;1:[!// 
GTM_TIM1_IN5_2_PORT56;2:[!// 
GTM_TIM0_IN5_2_PORT56;3:[!// 
M_CAN_7_CAN12_RXDB_PORT56;4:[!// 
EMIOS_EMIOS_22_PORT56;5:[!// 
DSPI19_DSPI19_SCKB_PORT56;6:[!// 
EMIOS_EMIOS_5_PORT56;8:[!// 
M_CAN_9_CAN20_RXDB_PORT56;9:[!// 
GTM_TOUT110_PORT56;11:[!// 
DSPI19_DSPI19_SCK_OUT_PORT56;13:[!// 
GTM_TIM6_IN0_5_PORT57;1:[!// 
GTM_TIM4_IN1_4_PORT57;2:[!// 
GTM_TIM0_IN1_10_PORT57;3:[!// 
SENT_SENT_SENT15C_PORT57;4:[!// 
LINFLEX6_LIN6_RX_PORT57;5:[!// 
DSPI6_DSPI6_SIND_PORT57;6:[!// 
GTM_TOUT265_PORT57;7:[!// 
GTM_TIM6_IN1_5_PORT58;1:[!// 
GTM_TIM4_IN2_4_PORT58;2:[!// 
GTM_TIM0_IN2_11_PORT58;3:[!// 
SENT_SENT_SENT16C_PORT58;4:[!// 
GTM_TOUT266_PORT58;5:[!// 
LINFLEX6_LIN6_TX_PORT58;6:[!// 
DSPI6_DSPI6_SOUT_PORT58;7:[!// 
GTM_TIM6_IN2_5_PORT59;1:[!// 
GTM_TIM4_IN5_4_PORT59;2:[!// 
GTM_TIM0_IN5_9_PORT59;3:[!// 
SENT_SENT_SENT19C_PORT59;4:[!// 
DSPI6_DSPI6_SCK_IN_PORT59;7:[!// 
GTM_TOUT269_PORT59;5:[!// 
DSPI6_DSPI6_SCK_OUT_PORT59;7:[!// 
GTM_TIM6_IN3_5_PORT60;1:[!// 
GTM_TIM4_IN4_4_PORT60;2:[!// 
GTM_TIM0_IN4_9_PORT60;3:[!// 
SENT_SENT_SENT18C_PORT60;4:[!// 
DSPI6_DSPI6_PCS0_IN_PORT60;7:[!// 
GTM_TOUT268_PORT60;5:[!// 
DSPI6_DSPI6_PCS0_OUT_PORT60;7:[!// 
GTM_TIM7_IN0_4_PORT61;1:[!// 
GTM_TIM4_IN3_4_PORT61;2:[!// 
GTM_TIM0_IN3_11_PORT61;3:[!// 
SENT_SENT_SENT17C_PORT61;4:[!// 
GTM_TOUT267_PORT61;5:[!// 
GTM_TIM7_IN1_4_PORT62;1:[!// 
GTM_TIM4_IN6_4_PORT62;2:[!// 
GTM_TIM0_IN6_9_PORT62;3:[!// 
GTM_TOUT270_PORT62;4:[!// 
GTM_TIM7_IN5_1_PORT63;1:[!// 
GTM_TIM4_IN0_4_PORT63;2:[!// 
GTM_TIM2_IN0_7_PORT63;3:[!// 
LINFLEX3_LIN3_RX_PORT63;4:[!// 
DSPI3_DSPI3_SINB_PORT63;5:[!// 
GTM_DTMA2_1_PORT63;6:[!// 
GTM_TOUT119_PORT63;7:[!// 
LINFLEX3_LIN3_TX_PORT63;8:[!// 
DSPI3_DSPI3_SOUT_PORT63;9:[!// 
M_CAN_6_CAN11_TXD_PORT63;10:[!// 
GMAC_GETH_TXD3_PORT63;11:[!// 
GTM_TIM7_IN6_1_PORT64;1:[!// 
GTM_TIM4_IN1_5_PORT64;2:[!// 
GTM_TIM2_IN1_6_PORT64;3:[!// 
DSPI3_DSPI3_SCK_IN_PORT64;6:[!// 
GTM_TOUT120_PORT64;4:[!// 
DSPI3_DSPI3_SCK_OUT_PORT64;6:[!// 
LINFLEX3_LIN3_TX_PORT64;7:[!// 
DSPI3_DSPI3_SOUT_PORT64;8:[!// 
M_CAN_7_CAN12_TXD_PORT64;9:[!// 
GMAC_GETH_TXD2_PORT64;10:[!// 
GTM_TIM3_IN1_3_PORT65;1:[!// 
GTM_TIM2_IN1_3_PORT65;2:[!// 
GTM_TOUT95_PORT65;3:[!// 
DSPI16_DSPI16_PCS5_PORT65;4:[!// 
DSPI17_DSPI17_PCS5_PORT65;5:[!// 
DSPI11_DSPI11_PCS1_PORT65;6:[!// 
GMAC_GETH_TXD1_PORT65;7:[!// 
EMIOS_EMIOS_20_PORT65;8:[!// 
GTM_TIM3_IN2_2_PORT66;1:[!// 
GTM_TIM2_IN2_2_PORT66;2:[!// 
DSPI11_DSPI11_SIN_PORT66;3:[!// 
DSPI17_DSPI17_SINB_PORT66;4:[!// 
GTM_TOUT96_PORT66;5:[!// 
DSPI17_DSPI17_SOUT_PORT66;6:[!// 
FLEXRAY0_ERAY0_TXDA_PORT66;7:[!// 
GMAC_GETH_TXD0_PORT66;8:[!// 
EMIOS_EMIOS_5_PORT66;9:[!// 
GTM_TIM7_IN7_1_PORT67;1:[!// 
GTM_TIM4_IN2_5_PORT67;2:[!// 
GTM_TIM2_IN2_6_PORT67;3:[!// 
GMAC_GETH_RXCLKB_PORT67;4:[!// 
DSPI3_DSPI3_SCK_IN_PORT67;7:[!// 
GTM_TOUT121_PORT67;5:[!// 
DSPI3_DSPI3_SCK_OUT_PORT67;7:[!// 
M_CAN_8_CAN13_TXD_PORT67;8:[!// 
GMAC_GETH_TXER_PORT67;9:[!// 
GMAC_GETH_TXCLK_PORT67;10:[!// 
SSI0_SSI0_SCK_PORT67;11:[!// 
GTM_TIM4_IN3_5_PORT68;1:[!// 
GTM_TIM2_IN3_8_PORT68;2:[!// 
GMAC_GETH_TXCLKA_PORT68;3:[!// 
GMAC_GETH_GREFCLK_PORT68;4:[!// 
GTM_TOUT122_PORT68;5:[!// 
M_CAN_9_CAN20_TXD_PORT68;6:[!// 
SSI0_SSI0_CS_PORT68;7:[!// 
GTM_TIM3_IN3_2_PORT69;1:[!// 
GTM_TIM2_IN3_2_PORT69;2:[!// 
DSPI17_DSPI17_SCKB_PORT69;3:[!// 
SSI0_SSI0_DATA0_IN_PORT69;12:[!// 
GTM_TOUT97_PORT69;4:[!// 
FLEXRAY0_ERAY0_TXENB_PORT69;5:[!// 
DSPI17_DSPI17_SCK_OUT_PORT69;6:[!// 
FLEXRAY0_ERAY0_TXENA_PORT69;7:[!// 
GMAC_GETH_TXEN_PORT69;9:[!// 
EMIOS_EMIOS_3_PORT69;11:[!// 
SSI0_SSI0_DATA0_OUT_PORT69;12:[!// 
GTM_TIM4_IN4_5_PORT70;1:[!// 
GTM_TIM2_IN4_7_PORT70;2:[!// 
GMAC_GETH_RXD3A_PORT70;3:[!// 
M_CAN_6_CAN11_RXDD_PORT70;4:[!// 
SSI0_SSI0_DATA1_IN_PORT70;6:[!// 
GTM_TOUT123_PORT70;5:[!// 
SSI0_SSI0_DATA1_OUT_PORT70;6:[!// 
GTM_TIM4_IN5_5_PORT71;1:[!// 
GTM_TIM2_IN5_8_PORT71;2:[!// 
GMAC_GETH_RXD2A_PORT71;3:[!// 
M_CAN_7_CAN12_RXDD_PORT71;4:[!// 
SSI0_SSI0_DATA2_IN_PORT71;6:[!// 
GTM_TOUT124_PORT71;5:[!// 
SSI0_SSI0_DATA2_OUT_PORT71;6:[!// 
GTM_TIM3_IN4_2_PORT72;1:[!// 
GTM_TIM2_IN4_2_PORT72;2:[!// 
DSPI17_DSPI17_SINB_PORT72;3:[!// 
FLEXRAY0_ERAY0_RXDA1_PORT72;4:[!// 
GMAC_GETH_RXD1A_PORT72;5:[!// 
SSI0_SSI0_DATA3_IN_PORT72;10:[!// 
GTM_TOUT98_PORT72;6:[!// 
DSPI17_DSPI17_SOUT_PORT72;7:[!// 
EMIOS_EMIOS_1_PORT72;9:[!// 
SSI0_SSI0_DATA3_OUT_PORT72;10:[!// 
GTM_TIM3_IN5_2_PORT73;1:[!// 
GTM_TIM2_IN5_2_PORT73;2:[!// 
GTM_TIM2_IN0_9_PORT73;3:[!// 
M_CAN_4_CAN03_RXDD_PORT73;4:[!// 
FLEXRAY0_ERAY0_RXDB1_PORT73;5:[!// 
LINFLEX1_LIN1_RX_PORT73;6:[!// 
DSPI1_DSPI1_SINE_PORT73;7:[!// 
DSPI11_DSPI11_SIN_PORT73;9:[!// 
GMAC_GETH_RXD0A_PORT73;10:[!// 
DSPI17_DSPI17_PCSA_PORT73;11:[!// 
GTM_TOUT99_PORT73;12:[!// 
DSPI16_DSPI16_PCS3_PORT73;13:[!// 
DSPI17_DSPI17_PCS3_PORT73;14:[!// 
EMIOS_EMIOS_4_PORT73;15:[!// 
SSI1_SSI1_SCK_PORT73;16:[!// 
GTM_TIM3_IN6_2_PORT74;1:[!// 
GTM_TIM3_IN0_14_PORT74;2:[!// 
GTM_TIM2_IN6_2_PORT74;3:[!// 
GMAC_GETH_RXDVA_PORT74;5:[!// 
GMAC_GETH_CRSB_PORT74;6:[!// 
GTM_TOUT100_PORT74;8:[!// 
DSPI16_DSPI16_PCS4_PORT74;9:[!// 
DSPI17_DSPI17_PCS4_PORT74;10:[!// 
DSPI11_DSPI11_PCS0_PORT74;11:[!// 
FLEXRAY0_ERAY0_TXENB_PORT74;12:[!// 
EMIOS_EMIOS_2_PORT74;13:[!// 
SSI1_SSI1_CS_PORT74;14:[!// 
GTM_TIM3_IN7_2_PORT75;1:[!// 
GTM_TIM2_IN7_2_PORT75;2:[!// 
GMAC_GETH_REFCLKA_PORT75;3:[!// 
GMAC_GETH_TXCLKB_PORT75;4:[!// 
GMAC_GETH_RXCLKA_PORT75;5:[!// 
SSI1_SSI1_DATA0_IN_PORT75;14:[!// 
GTM_TOUT101_PORT75;6:[!// 
LINFLEX1_LIN1_TX_PORT75;7:[!// 
DSPI1_DSPI1_SOUT_PORT75;8:[!// 
GTM_CLK2_PORT75;9:[!// 
FLEXRAY0_ERAY0_TXDB_PORT75;10:[!// 
M_CAN_4_CAN03_TXD_PORT75;11:[!// 
EMIOS_EMIOS_0_PORT75;13:[!// 
SSI1_SSI1_DATA0_OUT_PORT75;14:[!// 
GTM_TIM4_IN6_5_PORT76;1:[!// 
GTM_TIM2_IN6_7_PORT76;2:[!// 
GMAC_GETH_RXERA_PORT76;3:[!// 
I2C1_I2C1_SDAA_PORT76;4:[!// 
M_CAN_8_CAN13_RXDD_PORT76;5:[!// 
SSI1_SSI1_DATA1_IN_PORT76;8:[!// 
GTM_TOUT125_PORT76;6:[!// 
I2C1_I2C1_SDA_OUT_PORT76;4:[!// 
SSI1_SSI1_DATA1_OUT_PORT76;8:[!// 
GTM_TIM4_IN7_4_PORT77;1:[!// 
GTM_TIM2_IN7_8_PORT77;2:[!// 
GMAC_GETH_RXDVB_PORT77;4:[!// 
GMAC_GETH_CRSA_PORT77;5:[!// 
I2C1_I2C1_SCLA_PORT77;6:[!// 
M_CAN_9_CAN20_RXDF_PORT77;7:[!// 
SSI1_SSI1_DATA2_IN_PORT77;10:[!// 
GTM_TOUT126_PORT77;8:[!// 
I2C1_I2C1_SCL_OUT_PORT77;6:[!// 
SSI1_SSI1_DATA2_OUT_PORT77;10:[!// 
GTM_TIM4_IN7_5_PORT78;1:[!// 
GTM_TIM0_IN7_8_PORT78;2:[!// 
GMAC_GETH_COLA_PORT78;3:[!// 
SSI1_SSI1_DATA3_IN_PORT78;5:[!// 
GTM_TOUT127_PORT78;4:[!// 
SSI1_SSI1_DATA3_OUT_PORT78;5:[!// 
GTM_TIM7_IN3_2_PORT79;1:[!// 
GTM_TIM4_IN0_5_PORT79;2:[!// 
GTM_TIM3_IN0_7_PORT79;3:[!// 
M_CAN_1_CAN00_RXDC_PORT79;4:[!// 
GMAC_GETH_RXCLKC_PORT79;5:[!// 
GTM_DTMA4_0_PORT79;6:[!// 
GTM_TOUT128_PORT79;7:[!// 
GMAC_GETH_MDC_PORT79;8:[!// 
GTM_TIM7_IN4_1_PORT80;1:[!// 
GTM_TIM4_IN1_6_PORT80;2:[!// 
GTM_TIM3_IN1_6_PORT80;3:[!// 
GMAC_GETH_MDIOC_PORT80;4:[!// 
DSPI3_DSPI3_PCS0_IN_PORT80;7:[!// 
GTM_TOUT129_PORT80;5:[!// 
DSPI3_DSPI3_PCS0_OUT_PORT80;7:[!// 
M_CAN_1_CAN00_TXD_PORT80;8:[!// 
GMAC_GETH_MDIO_PORT80;4:[!// 
GTM_TIM3_IN5_3_PORT81;1:[!// 
GTM_TIM2_IN5_3_PORT81;2:[!// 
LINFLEX10_LIN10_RX_PORT81;3:[!// 
DSPI0_DSPI0_SINC_PORT81;4:[!// 
GTM_TOUT91_PORT81;5:[!// 
LINFLEX10_LIN10_TX_PORT81;6:[!// 
DSPI0_DSPI0_SOUT_PORT81;7:[!// 
DSPI11_DSPI11_PCS1_PORT81;9:[!// 
M_CAN_5_CAN10_TXD_PORT81;11:[!// 
GTM_TIM3_IN6_3_PORT82;1:[!// 
GTM_TIM2_IN6_3_PORT82;2:[!// 
I2C0_I2C0_SCLB_PORT82;3:[!// 
M_CAN_5_CAN10_RXDD_PORT82;4:[!// 
LINFLEX10_LIN10_RX_PORT82;5:[!// 
DSPI0_DSPI0_SIND_PORT82;6:[!// 
GTM_TOUT92_PORT82;7:[!// 
I2C0_I2C0_SCL_OUT_PORT82;3:[!// 
GTM_TIM3_IN7_3_PORT83;1:[!// 
GTM_TIM2_IN7_3_PORT83;2:[!// 
I2C0_I2C0_SDAB_PORT83;4:[!// 
DSPI0_DSPI0_SCK_IN_PORT83;7:[!// 
GTM_TOUT93_PORT83;5:[!// 
DSPI0_DSPI0_SCK_OUT_PORT83;7:[!// 
I2C0_I2C0_SDA_OUT_PORT83;4:[!// 
GTM_TIM3_IN0_3_PORT84;1:[!// 
GTM_TIM2_IN0_3_PORT84;2:[!// 
DSPI0_DSPI0_PCS0_IN_PORT84;5:[!// 
GTM_TOUT94_PORT84;3:[!// 
DSPI0_DSPI0_PCS0_OUT_PORT84;5:[!// 
GTM_TIM6_IN0_4_PORT85;1:[!// 
GTM_TIM5_IN3_4_PORT85;2:[!// 
GTM_TIM3_IN3_8_PORT85;3:[!// 
GTM_TOUT253_PORT85;4:[!// 
DSPI14_DSPI14_PCS0_PORT85;5:[!// 
M_CAN_12_CAN23_TXD_PORT85;7:[!// 
GTM_TIM6_IN1_4_PORT86;1:[!// 
GTM_TIM5_IN4_4_PORT86;2:[!// 
GTM_TIM3_IN4_9_PORT86;3:[!// 
M_CAN_12_CAN23_RXDD_PORT86;4:[!// 
GTM_TOUT254_PORT86;5:[!// 
GTM_TIM6_IN2_4_PORT87;1:[!// 
GTM_TIM5_IN5_4_PORT87;2:[!// 
GTM_TIM3_IN5_10_PORT87;3:[!// 
GTM_TOUT255_PORT87;4:[!// 
GTM_TIM6_IN3_4_PORT88;1:[!// 
GTM_TIM5_IN6_4_PORT88;2:[!// 
GTM_TIM3_IN6_10_PORT88;3:[!// 
GTM_TOUT256_PORT88;4:[!// 
GTM_TIM6_IN4_4_PORT89;1:[!// 
GTM_TIM4_IN7_6_PORT89;2:[!// 
GTM_TIM2_IN7_12_PORT89;3:[!// 
I2C1_I2C1_SCLB_PORT89;4:[!// 
GTM_TOUT248_PORT89;5:[!// 
LINFLEX3_LIN3_TX_PORT89;6:[!// 
DSPI3_DSPI3_SOUT_PORT89;7:[!// 
DSPI21_DSPI21_PCS5_PORT89;8:[!// 
M_CAN_10_CAN21_TXD_PORT89;9:[!// 
I2C1_I2C1_SCL_OUT_PORT89;4:[!// 
GTM_TIM6_IN5_4_PORT90;1:[!// 
GTM_TIM5_IN1_5_PORT90;2:[!// 
GTM_TIM3_IN1_8_PORT90;3:[!// 
PSI5_PSI5_RX3A_PORT90;4:[!// 
DSPI15_DSPI15_SIN_PORT90;5:[!// 
GTM_TOUT251_PORT90;6:[!// 
LINFLEX0_LIN0_TX_PORT90;7:[!// 
DSPI10_DSPI10_SOUT_PORT90;8:[!// 
GTM_TIM6_IN6_4_PORT91;1:[!// 
GTM_TIM5_IN0_9_PORT91;2:[!// 
GTM_TIM3_IN0_9_PORT91;3:[!// 
LINFLEX0_LIN0_RX_PORT91;4:[!// 
DSPI10_DSPI10_SINE_PORT91;5:[!// 
LINFLEX7_LIN7_RX_PORT91;6:[!// 
DSPI7_DSPI7_SIND_PORT91;7:[!// 
GTM_TOUT250_PORT91;9:[!// 
PSI5_PSI5_TX3_PORT91;10:[!// 
GTM_TIM6_IN7_4_PORT92;1:[!// 
GTM_TIM4_IN0_6_PORT92;2:[!// 
GTM_TIM0_IN0_11_PORT92;3:[!// 
LINFLEX3_LIN3_RX_PORT92;4:[!// 
DSPI3_DSPI3_SINH_PORT92;5:[!// 
I2C1_I2C1_SDAB_PORT92;6:[!// 
M_CAN_10_CAN21_RXDB_PORT92;7:[!// 
GTM_TOUT249_PORT92;8:[!// 
LINFLEX7_LIN7_TX_PORT92;9:[!// 
DSPI7_DSPI7_SOUT_PORT92;10:[!// 
I2C1_I2C1_SDA_OUT_PORT92;6:[!// 
GTM_TIM7_IN0_3_PORT93;1:[!// 
GTM_TIM5_IN5_5_PORT93;2:[!// 
GTM_TIM3_IN5_9_PORT93;3:[!// 
PSI5_PSI5_RX3B_PORT93;5:[!// 
DSPI7_DSPI7_SCK_IN_PORT93;8:[!// 
GTM_TOUT262_PORT93;6:[!// 
DSPI7_DSPI7_SCK_OUT_PORT93;8:[!// 
GTM_TIM7_IN1_3_PORT94;1:[!// 
GTM_TIM5_IN2_4_PORT94;2:[!// 
GTM_TIM3_IN2_7_PORT94;3:[!// 
GTM_TOUT252_PORT94;4:[!// 
DSPI21_DSPI21_PCS4_PORT94;5:[!// 
GTM_TIM7_IN2_3_PORT95;1:[!// 
GTM_TIM5_IN7_4_PORT95;2:[!// 
GTM_TIM3_IN7_9_PORT95;3:[!// 
DSPI7_DSPI7_PCS0_IN_PORT95;6:[!// 
GTM_TOUT264_PORT95;4:[!// 
DSPI7_DSPI7_PCS0_OUT_PORT95;6:[!// 
PSI5_PSI5_TX3_PORT95;7:[!// 
GTM_TIM1_IN3_5_PORT96;1:[!// 
GTM_TIM0_IN3_5_PORT96;2:[!// 
SENT_SENT_SENT17D_PORT96;3:[!// 
DSPI10_DSPI10_SCK_IN_PORT96;11:[!// 
GTM_TOUT80_PORT96;4:[!// 
LINFLEX0_LIN0_TX_PORT96;5:[!// 
DSPI10_DSPI10_SOUT_PORT96;6:[!// 
FLEXRAY0_ERAY0_TXDA_PORT96;7:[!// 
FLEXRAY0_ERAY0_TXDB_PORT96;8:[!// 
M_CAN_2_CAN01_TXD_PORT96;9:[!// 
DSPI10_DSPI10_SCK_OUT_PORT96;11:[!// 
EMIOS_EMIOS_5_PORT96;12:[!// 
GTM_TIM1_IN4_3_PORT97;1:[!// 
GTM_TIM0_IN4_3_PORT97;2:[!// 
FLEXRAY0_ERAY0_RXDA3_PORT97;3:[!// 
LINFLEX0_LIN0_RX_PORT97;4:[!// 
DSPI10_DSPI10_SINA_PORT97;5:[!// 
SENT_SENT_SENT18D_PORT97;6:[!// 
FLEXRAY0_ERAY0_RXDB3_PORT97;7:[!// 
M_CAN_2_CAN01_RXDB_PORT97;8:[!// 
GTM_TOUT81_PORT97;11:[!// 
LINFLEX0_LIN0_TX_PORT97;12:[!// 
DSPI10_DSPI10_SOUT_PORT97;13:[!// 
EMIOS_EMIOS_20_PORT97;14:[!// 
GTM_TIM1_IN5_3_PORT98;1:[!// 
GTM_TIM0_IN5_3_PORT98;2:[!// 
DSPI2_DSPI2_SCK_IN_PORT98;9:[!// 
GTM_TOUT82_PORT98;4:[!// 
LINFLEX2_LIN2_TX_PORT98;5:[!// 
DSPI2_DSPI2_SOUT_PORT98;6:[!// 
DSPI18_DSPI18_PCS1_PORT98;7:[!// 
DSPI2_DSPI2_SCK_OUT_PORT98;9:[!// 
GTM_TIM1_IN6_3_PORT99;1:[!// 
GTM_TIM0_IN6_3_PORT99;2:[!// 
LINFLEX2_LIN2_RX_PORT99;4:[!// 
DSPI2_DSPI2_SINA_PORT99;5:[!// 
DSPI11_DSPI11_SIN_PORT99;6:[!// 
DSPI1_DSPI1_PCS0_IN_PORT99;13:[!// 
DSPI3_DSPI3_PCS0_IN_PORT99;15:[!// 
GTM_TOUT83_PORT99;8:[!// 
LINFLEX2_LIN2_TX_PORT99;9:[!// 
DSPI2_DSPI2_SOUT_PORT99;10:[!// 
DSPI18_DSPI18_PCS3_PORT99;11:[!// 
DSPI1_DSPI1_PCS0_OUT_PORT99;13:[!// 
DSPI3_DSPI3_PCS0_OUT_PORT99;15:[!// 
GTM_TIM1_IN7_2_PORT100;1:[!// 
GTM_TIM0_IN7_2_PORT100;2:[!// 
GTM_DTMT0_0_PORT100;4:[!// 
GTM_TOUT84_PORT100;5:[!// 
GMAC_GETH_PPS_PORT100;6:[!// 
GTM_TIM1_IN0_4_PORT101;1:[!// 
GTM_TIM0_IN0_4_PORT101;2:[!// 
DSPI21_DSPI21_SINB_PORT101;4:[!// 
GTM_DTMA2_0_PORT101;5:[!// 
GTM_TOUT85_PORT101;6:[!// 
DSPI21_DSPI21_SOUT_PORT101;7:[!// 
FLEXRAY0_ERAY0_TXDB_PORT101;8:[!// 
FLEXRAY1_ERAY1_TXDB_PORT101;9:[!// 
GTM_TIM1_IN1_4_PORT102;1:[!// 
GTM_TIM0_IN1_4_PORT102;2:[!// 
DSPI21_DSPI21_SINB_PORT102;3:[!// 
GTM_TOUT86_PORT102;4:[!// 
DSPI21_DSPI21_SOUT_PORT102;5:[!// 
DSPI18_DSPI18_PCS2_PORT102;6:[!// 
M_CAN_8_CAN13_TXD_PORT102;7:[!// 
FLEXRAY0_ERAY0_TXENB_PORT102;8:[!// 
FLEXRAY1_ERAY1_TXENB_PORT102;9:[!// 
GTM_TIM4_IN7_10_PORT103;1:[!// 
GTM_TIM1_IN0_5_PORT103;2:[!// 
GTM_TIM0_IN0_5_PORT103;3:[!// 
FLEXRAY0_ERAY0_RXDB0_PORT103;4:[!// 
FLEXRAY1_ERAY1_RXDB0_PORT103;5:[!// 
M_CAN_5_CAN10_RXDB_PORT103;6:[!// 
M_CAN_8_CAN13_RXDA_PORT103;7:[!// 
LINFLEX9_LIN9_RX_PORT103;8:[!// 
DSPI9_DSPI9_SINC_PORT103;9:[!// 
GTM_TOUT87_PORT103;10:[!// 
DSPI18_DSPI18_PCS4_PORT103;12:[!// 
LINFLEX9_LIN9_TX_PORT103;13:[!// 
DSPI9_DSPI9_SOUT_PORT103;14:[!// 
GTM_TIM3_IN2_3_PORT104;1:[!// 
GTM_TIM2_IN2_3_PORT104;2:[!// 
FLEXRAY0_ERAY0_RXDA0_PORT104;3:[!// 
M_CAN_3_CAN02_RXDD_PORT104;4:[!// 
LINFLEX1_LIN1_RX_PORT104;5:[!// 
DSPI1_DSPI1_SIND_PORT104;6:[!// 
FLEXRAY1_ERAY1_RXDA0_PORT104;7:[!// 
DSPI5_DSPI5_PCS0_IN_PORT104;10:[!// 
DSPI7_DSPI7_PCS0_IN_PORT104;12:[!// 
GTM_TOUT88_PORT104;8:[!// 
DSPI5_DSPI5_PCS0_OUT_PORT104;10:[!// 
DSPI7_DSPI7_PCS0_OUT_PORT104;12:[!// 
GTM_TIM3_IN3_3_PORT105;1:[!// 
GTM_TIM2_IN3_3_PORT105;2:[!// 
LINFLEX9_LIN9_RX_PORT105;5:[!// 
DSPI9_DSPI9_SIND_PORT105;6:[!// 
GTM_TOUT89_PORT105;7:[!// 
M_CAN_12_CAN23_TXD_PORT105;8:[!// 
DSPI11_DSPI11_PCS1_PORT105;9:[!// 
M_CAN_5_CAN10_TXD_PORT105;10:[!// 
FLEXRAY0_ERAY0_TXENB_PORT105;11:[!// 
FLEXRAY0_ERAY0_TXENA_PORT105;12:[!// 
FLEXRAY1_ERAY1_TXENA_PORT105;13:[!// 
GTM_TIM3_IN4_3_PORT106;1:[!// 
GTM_TIM2_IN4_3_PORT106;2:[!// 
M_CAN_12_CAN23_RXDA_PORT106;3:[!// 
GTM_TOUT90_PORT106;5:[!// 
DSPI21_DSPI21_SCK_OUT_PORT106;6:[!// 
DSPI11_DSPI11_PCS0_PORT106;7:[!// 
LINFLEX1_LIN1_TX_PORT106;8:[!// 
DSPI1_DSPI1_SOUT_PORT106;9:[!// 
M_CAN_3_CAN02_TXD_PORT106;10:[!// 
FLEXRAY0_ERAY0_TXDA_PORT106;11:[!// 
FLEXRAY1_ERAY1_TXDA_PORT106;12:[!// 
GTM_TIM7_IN6_2_PORT107;1:[!// 
GTM_TIM5_IN1_4_PORT107;2:[!// 
GTM_TIM3_IN1_9_PORT107;3:[!// 
DSPI14_DSPI14_SIN_PORT107;4:[!// 
GTM_TOUT258_PORT107;5:[!// 
DSPI14_DSPI14_PCS2_PORT107;6:[!// 
GTM_TIM6_IN4_3_PORT108;1:[!// 
GTM_TIM5_IN4_5_PORT108;2:[!// 
GTM_TIM3_IN4_8_PORT108;3:[!// 
DSPI14_DSPI14_SIN_PORT108;4:[!// 
DSPI5_DSPI5_SCK_IN_PORT108;7:[!// 
DSPI7_DSPI7_SCK_IN_PORT108;9:[!// 
GTM_TOUT261_PORT108;5:[!// 
DSPI5_DSPI5_SCK_OUT_PORT108;7:[!// 
DSPI7_DSPI7_SCK_OUT_PORT108;9:[!// 
DSPI21_DSPI21_PCS6_PORT108;10:[!// 
GTM_TIM6_IN5_3_PORT109;1:[!// 
GTM_TIM5_IN3_5_PORT109;2:[!// 
GTM_TIM3_IN3_6_PORT109;3:[!// 
DSPI21_DSPI21_SCKB_PORT109;4:[!// 
GTM_TOUT260_PORT109;5:[!// 
DSPI21_DSPI21_SCK_OUT_PORT109;6:[!// 
DSPI14_DSPI14_PCS1_PORT109;7:[!// 
M_CAN_11_CAN22_TXD_PORT109;8:[!// 
GTM_TIM6_IN6_3_PORT110;1:[!// 
GTM_TIM5_IN2_3_PORT110;2:[!// 
GTM_TIM3_IN2_8_PORT110;3:[!// 
M_CAN_11_CAN22_RXDD_PORT110;4:[!// 
GTM_TOUT259_PORT110;5:[!// 
LINFLEX5_LIN5_TX_PORT110;6:[!// 
DSPI5_DSPI5_SOUT_PORT110;7:[!// 
LINFLEX7_LIN7_TX_PORT110;8:[!// 
DSPI7_DSPI7_SOUT_PORT110;9:[!// 
DSPI14_DSPI14_PCS0_PORT110;10:[!// 
M_CAN_12_CAN23_TXD_PORT110;11:[!// 
DSPI21_DSPI21_PCS7_PORT110;12:[!// 
GTM_TIM6_IN7_3_PORT111;1:[!// 
GTM_TIM5_IN6_5_PORT111;2:[!// 
GTM_TIM3_IN6_9_PORT111;3:[!// 
LINFLEX5_LIN5_RX_PORT111;5:[!// 
DSPI5_DSPI5_SIND_PORT111;6:[!// 
LINFLEX7_LIN7_RX_PORT111;7:[!// 
DSPI7_DSPI7_SINA_PORT111;8:[!// 
M_CAN_12_CAN23_RXDC_PORT111;9:[!// 
GTM_TOUT263_PORT111;11:[!// 
LINFLEX1_LIN1_TX_PORT111;12:[!// 
DSPI1_DSPI1_SOUT_PORT111;13:[!// 
GTM_TIM3_IN3_4_PORT112;1:[!// 
GTM_TIM2_IN3_4_PORT112;2:[!// 
SD_EMMC_SDMMC0_DAT7_IN_PORT112;3:[!// 
DSPI1_DSPI1_SCK_IN_PORT112;10:[!// 
GTM_TOUT71_PORT112;4:[!// 
LINFLEX1_LIN1_TX_PORT112;5:[!// 
DSPI1_DSPI1_SOUT_PORT112;6:[!// 
M_CAN_3_CAN02_TXD_PORT112;8:[!// 
DSPI1_DSPI1_SCK_OUT_PORT112;10:[!// 
SD_EMMC_SDMMC0_DAT7_PORT112;3:[!// 
GTM_TIM3_IN4_4_PORT113;1:[!// 
GTM_TIM2_IN4_4_PORT113;2:[!// 
M_CAN_3_CAN02_RXDA_PORT113;3:[!// 
LINFLEX1_LIN1_RX_PORT113;4:[!// 
DSPI1_DSPI1_SINA_PORT113;5:[!// 
DSPI18_DSPI18_PCSB_PORT113;6:[!// 
GTM_TOUT72_PORT113;8:[!// 
LINFLEX1_LIN1_TX_PORT113;9:[!// 
DSPI1_DSPI1_SOUT_PORT113;10:[!// 
DSPI18_DSPI18_PCS5_PORT113;11:[!// 
SD_EMMC_SDMMC0_CLK_PORT113;12:[!// 
GTM_TIM3_IN5_4_PORT114;1:[!// 
GTM_TIM2_IN5_4_PORT114;2:[!// 
DSPI18_DSPI18_PCSA_PORT114;3:[!// 
SENT_SENT_SENT10D_PORT114;4:[!// 
DSPI18_DSPI18_SINE_PORT114;5:[!// 
DSPI10_DSPI10_SCK_IN_PORT114;13:[!// 
GTM_TOUT73_PORT114;7:[!// 
LINFLEX0_LIN0_TX_PORT114;8:[!// 
DSPI10_DSPI10_SOUT_PORT114;9:[!// 
DSPI18_DSPI18_PCS0_PORT114;10:[!// 
M_CAN_2_CAN01_TXD_PORT114;11:[!// 
DSPI10_DSPI10_SCK_OUT_PORT114;13:[!// 
GTM_TIM3_IN6_4_PORT115;1:[!// 
GTM_TIM2_IN6_4_PORT115;2:[!// 
M_CAN_2_CAN01_RXDA_PORT115;3:[!// 
LINFLEX0_LIN0_RX_PORT115;4:[!// 
DSPI10_DSPI10_SINB_PORT115;5:[!// 
DSPI18_DSPI18_SCKA_PORT115;6:[!// 
SD_EMMC_SDMMC0_CMD_IN_PORT115;8:[!// 
GTM_TOUT74_PORT115;9:[!// 
LINFLEX0_LIN0_TX_PORT115;10:[!// 
DSPI10_DSPI10_SOUT_PORT115;11:[!// 
DSPI18_DSPI18_SCK_OUT_PORT115;12:[!// 
DSPI11_DSPI11_PCS1_PORT115;13:[!// 
SD_EMMC_SDMMC0_CMD_PORT115;8:[!// 
GTM_TIM3_IN7_4_PORT116;1:[!// 
GTM_TIM2_IN7_4_PORT116;2:[!// 
I2C0_I2C0_SCLC_PORT116;3:[!// 
DSPI18_DSPI18_SINA_PORT116;4:[!// 
SENT_SENT_SENT11D_PORT116;6:[!// 
GTM_TOUT75_PORT116;7:[!// 
LINFLEX1_LIN1_TX_PORT116;8:[!// 
DSPI1_DSPI1_SOUT_PORT116;9:[!// 
DSPI18_DSPI18_SOUT_PORT116;10:[!// 
I2C0_I2C0_SCL_OUT_PORT116;3:[!// 
EMIOS_EMIOS_4_PORT116;12:[!// 
GTM_TIM3_IN0_4_PORT117;1:[!// 
GTM_TIM2_IN0_4_PORT117;2:[!// 
LINFLEX1_LIN1_RX_PORT117;3:[!// 
DSPI1_DSPI1_SINB_PORT117;4:[!// 
I2C0_I2C0_SDAC_PORT117;5:[!// 
DSPI18_DSPI18_SINA_PORT117;6:[!// 
GTM_TOUT76_PORT117;8:[!// 
LINFLEX1_LIN1_TX_PORT117;9:[!// 
DSPI1_DSPI1_SOUT_PORT117;10:[!// 
DSPI18_DSPI18_SOUT_PORT117;11:[!// 
DSPI11_DSPI11_PCS0_PORT117;12:[!// 
I2C0_I2C0_SDA_OUT_PORT117;5:[!// 
EMIOS_EMIOS_2_PORT117;14:[!// 
GTM_TIM2_IN2_14_PORT118;1:[!// 
GTM_TIM1_IN0_6_PORT118;2:[!// 
GTM_TIM0_IN0_6_PORT118;3:[!// 
DSPI18_DSPI18_SINB_PORT118;4:[!// 
DSPI3_DSPI3_SCK_IN_PORT118;12:[!// 
GTM_TOUT77_PORT118;5:[!// 
LINFLEX3_LIN3_TX_PORT118;6:[!// 
DSPI3_DSPI3_SOUT_PORT118;7:[!// 
DSPI18_DSPI18_SOUT_PORT118;8:[!// 
DSPI21_DSPI21_PCS3_PORT118;9:[!// 
DSPI18_DSPI18_SCK_OUT_PORT118;10:[!// 
DSPI3_DSPI3_SCK_OUT_PORT118;12:[!// 
EMIOS_EMIOS_0_PORT118;13:[!// 
GTM_TIM1_IN1_5_PORT119;1:[!// 
GTM_TIM0_IN1_5_PORT119;2:[!// 
LINFLEX3_LIN3_RX_PORT119;3:[!// 
DSPI3_DSPI3_SINA_PORT119;4:[!// 
DSPI18_DSPI18_SINB_PORT119;5:[!// 
GTM_TOUT78_PORT119;6:[!// 
LINFLEX3_LIN3_TX_PORT119;7:[!// 
DSPI3_DSPI3_SOUT_PORT119;8:[!// 
DSPI18_DSPI18_SOUT_PORT119;9:[!// 
EMIOS_EMIOS_1_PORT119;10:[!// 
GTM_TIM1_IN2_5_PORT120;1:[!// 
GTM_TIM0_IN2_5_PORT120;2:[!// 
DSPI18_DSPI18_SCKB_PORT120;3:[!// 
DSPI3_DSPI3_SCK_IN_PORT120;8:[!// 
GTM_TOUT79_PORT120;5:[!// 
DSPI18_DSPI18_SCK_OUT_PORT120;6:[!// 
DSPI3_DSPI3_SCK_OUT_PORT120;8:[!// 
EMIOS_EMIOS_3_PORT120;9:[!// 
GTM_TIM7_IN0_2_PORT121;1:[!// 
GTM_TIM4_IN1_7_PORT121;2:[!// 
GTM_TIM2_IN1_8_PORT121;3:[!// 
DSPI21_DSPI21_SINA_PORT121;4:[!// 
GTM_TOUT242_PORT121;5:[!// 
DSPI21_DSPI21_SOUT_PORT121;6:[!// 
GTM_TIM7_IN1_2_PORT122;1:[!// 
GTM_TIM4_IN2_6_PORT122;2:[!// 
GTM_TIM2_IN2_8_PORT122;3:[!// 
DSPI21_DSPI21_PCSA_PORT122;4:[!// 
GTM_TOUT243_PORT122;5:[!// 
DSPI21_DSPI21_PCS2_PORT122;6:[!// 
GTM_TIM7_IN2_2_PORT123;1:[!// 
GTM_TIM4_IN3_6_PORT123;2:[!// 
GTM_TIM2_IN3_6_PORT123;3:[!// 
GTM_TOUT244_PORT123;4:[!// 
DSPI21_DSPI21_PCS1_PORT123;5:[!// 
GTM_TIM7_IN3_3_PORT124;1:[!// 
GTM_TIM4_IN4_6_PORT124;2:[!// 
GTM_TIM2_IN4_9_PORT124;3:[!// 
GTM_TOUT245_PORT124;4:[!// 
DSPI21_DSPI21_PCS0_PORT124;5:[!// 
GTM_TIM7_IN4_2_PORT125;1:[!// 
GTM_TIM4_IN5_6_PORT125;2:[!// 
GTM_TIM2_IN5_12_PORT125;3:[!// 
DSPI21_DSPI21_SINA_PORT125;4:[!// 
GTM_TOUT246_PORT125;5:[!// 
DSPI21_DSPI21_SOUT_PORT125;6:[!// 
DSPI15_DSPI15_PCS0_PORT125;7:[!// 
GTM_TIM7_IN5_2_PORT126;1:[!// 
GTM_TIM4_IN6_6_PORT126;2:[!// 
GTM_TIM2_IN6_9_PORT126;3:[!// 
DSPI21_DSPI21_SCKA_PORT126;4:[!// 
GTM_TOUT247_PORT126;5:[!// 
DSPI21_DSPI21_SCK_OUT_PORT126;6:[!// 
DSPI15_DSPI15_PCS1_PORT126;7:[!// 
GTM_TIM1_IN6_7_PORT127;1:[!// 
GTM_TIM1_IN4_9_PORT127;2:[!// 
GTM_TIM0_IN6_7_PORT127;3:[!// 
M_CAN_4_CAN03_RXDC_PORT127;4:[!// 
M_CAN_10_CAN21_RXDC_PORT127;6:[!// 
DSPI3_DSPI3_SCK_IN_PORT127;14:[!// 
GTM_TOUT59_PORT127;10:[!// 
LINFLEX3_LIN3_TX_PORT127;11:[!// 
DSPI3_DSPI3_SOUT_PORT127;12:[!// 
DSPI3_DSPI3_SCK_OUT_PORT127;14:[!// 
GTM_TIM4_IN4_11_PORT128;1:[!// 
GTM_TIM3_IN3_5_PORT128;2:[!// 
GTM_TIM2_IN3_5_PORT128;3:[!// 
GTM_DTMA1_1_PORT128;5:[!// 
GTM_TOUT60_PORT128;6:[!// 
GTM_TIM4_IN5_11_PORT130;1:[!// 
GTM_TIM3_IN4_5_PORT130;2:[!// 
GTM_TIM2_IN4_5_PORT130;3:[!// 
LINFLEX3_LIN3_RX_PORT130;4:[!// 
DSPI3_DSPI3_SINC_PORT130;5:[!// 
EMIOS_EMIOS_24_IN_PORT130;6:[!// 
EMIOS_EMIOS_24_OUT_PORT130;6:[!// 
GTM_TOUT61_PORT130;7:[!// 
LINFLEX3_LIN3_TX_PORT130;8:[!// 
DSPI3_DSPI3_SOUT_PORT130;9:[!// 
M_CAN_4_CAN03_TXD_PORT130;12:[!// 
M_CAN_10_CAN21_TXD_PORT130;13:[!// 
GTM_TIM6_IN0_1_PORT131;1:[!// 
GTM_TIM3_IN6_5_PORT131;2:[!// 
GTM_TIM2_IN6_5_PORT131;3:[!// 
M_CAN_7_CAN12_RXDA_PORT131;4:[!// 
LINFLEX9_LIN9_RX_PORT131;5:[!// 
DSPI9_DSPI9_SINE_PORT131;6:[!// 
GTM_TOUT62_PORT131;7:[!// 
GTM_TIM3_IN7_5_PORT132;1:[!// 
GTM_TIM2_IN7_5_PORT132;2:[!// 
GTM_TIM1_IN5_8_PORT132;3:[!// 
GTM_TIM6_IN1_1_PORT132;4:[!// 
M_CAN_1_CAN00_RXDB_PORT132;5:[!// 
LINFLEX9_LIN9_RX_PORT132;7:[!// 
DSPI9_DSPI9_SINF_PORT132;8:[!// 
SD_EMMC_SDMMC0_DAT0_IN_PORT132;9:[!// 
GTM_TOUT63_PORT132;10:[!// 
LINFLEX9_LIN9_TX_PORT132;11:[!// 
DSPI9_DSPI9_SOUT_PORT132;12:[!// 
M_CAN_7_CAN12_TXD_PORT132;13:[!// 
EMIOS_EMIOS_21_PORT132;14:[!// 
SD_EMMC_SDMMC0_DAT0_PORT132;9:[!// 
GTM_TIM6_IN2_1_PORT133;1:[!// 
GTM_TIM1_IN7_3_PORT133;2:[!// 
GTM_TIM0_IN7_3_PORT133;3:[!// 
SD_EMMC_SDMMC0_DAT1_IN_PORT133;4:[!// 
DSPI1_DSPI1_PCS0_IN_PORT133;7:[!// 
GTM_TOUT64_PORT133;5:[!// 
DSPI1_DSPI1_PCS0_OUT_PORT133;7:[!// 
DSPI16_DSPI16_PCS0_PORT133;8:[!// 
DSPI17_DSPI17_PCS0_PORT133;9:[!// 
M_CAN_1_CAN00_TXD_PORT133;10:[!// 
EMIOS_EMIOS_6_PORT133;11:[!// 
SD_EMMC_SDMMC0_DAT1_PORT133;4:[!// 
GTM_TIM6_IN3_1_PORT134;1:[!// 
GTM_TIM3_IN5_5_PORT134;2:[!// 
GTM_TIM2_IN5_5_PORT134;3:[!// 
M_CAN_4_CAN03_RXDE_PORT134;4:[!// 
LINFLEX1_LIN1_RX_PORT134;5:[!// 
DSPI1_DSPI1_SINC_PORT134;6:[!// 
DSPI16_DSPI16_PCSB_PORT134;7:[!// 
GTM_TOUT65_PORT134;9:[!// 
DSPI16_DSPI16_PCS1_PORT134;10:[!// 
DSPI17_DSPI17_PCS1_PORT134;11:[!// 
EMIOS_EMIOS_16_PORT134;12:[!// 
GTM_TIM3_IN6_6_PORT135;1:[!// 
GTM_TIM2_IN6_6_PORT135;2:[!// 
SD_EMMC_SDMMC0_DAT2_IN_PORT135;3:[!// 
DSPI1_DSPI1_SCK_IN_PORT135;11:[!// 
GTM_TOUT66_PORT135;4:[!// 
LINFLEX1_LIN1_TX_PORT135;5:[!// 
DSPI1_DSPI1_SOUT_PORT135;6:[!// 
DSPI16_DSPI16_PCS6_PORT135;7:[!// 
DSPI18_DSPI18_PCS7_PORT135;8:[!// 
M_CAN_4_CAN03_TXD_PORT135;9:[!// 
DSPI1_DSPI1_SCK_OUT_PORT135;11:[!// 
EMIOS_EMIOS_18_PORT135;12:[!// 
SD_EMMC_SDMMC0_DAT2_PORT135;3:[!// 
GTM_TIM3_IN7_6_PORT136;1:[!// 
GTM_TIM2_IN7_6_PORT136;2:[!// 
DSPI16_DSPI16_SCKA_PORT136;3:[!// 
SD_EMMC_SDMMC0_DAT3_IN_PORT136;4:[!// 
GTM_TOUT67_PORT136;5:[!// 
DSPI16_DSPI16_SCK_OUT_PORT136;6:[!// 
EMIOS_EMIOS_7_PORT136;7:[!// 
SD_EMMC_SDMMC0_DAT3_PORT136;4:[!// 
GTM_TIM3_IN0_5_PORT137;1:[!// 
GTM_TIM2_IN0_5_PORT137;2:[!// 
DSPI16_DSPI16_SINA_PORT137;3:[!// 
SD_EMMC_SDMMC0_DAT4_IN_PORT137;4:[!// 
GTM_TOUT68_PORT137;5:[!// 
DSPI16_DSPI16_SOUT_PORT137;6:[!// 
EMIOS_EMIOS_17_PORT137;8:[!// 
SD_EMMC_SDMMC0_DAT4_PORT137;4:[!// 
GTM_TIM3_IN1_4_PORT138;1:[!// 
GTM_TIM2_IN1_4_PORT138;2:[!// 
DSPI16_DSPI16_PCSA_PORT138;3:[!// 
SD_EMMC_SDMMC0_DAT5_IN_PORT138;4:[!// 
GTM_TOUT69_PORT138;5:[!// 
DSPI16_DSPI16_PCS2_PORT138;6:[!// 
DSPI17_DSPI17_PCS2_PORT138;7:[!// 
DSPI16_DSPI16_SCK_OUT_PORT138;8:[!// 
EMIOS_EMIOS_19_PORT138;9:[!// 
SD_EMMC_SDMMC0_DAT5_PORT138;4:[!// 
GTM_TIM3_IN2_4_PORT139;1:[!// 
GTM_TIM2_IN2_4_PORT139;2:[!// 
DSPI16_DSPI16_SINA_PORT139;3:[!// 
SD_EMMC_SDMMC0_DAT6_IN_PORT139;4:[!// 
GTM_TOUT70_PORT139;5:[!// 
DSPI16_DSPI16_SOUT_PORT139;6:[!// 
SD_EMMC_SDMMC0_DAT6_PORT139;4:[!// 
GTM_TIM4_IN0_11_PORT140;1:[!// 
GTM_TIM3_IN4_6_PORT140;2:[!// 
GTM_TIM2_IN4_6_PORT140;3:[!// 
LINFLEX11_LIN11_RX_PORT140;6:[!// 
DSPI12_DSPI12_SINC_PORT140;7:[!// 
GTM_TOUT51_PORT140;9:[!// 
LINFLEX11_LIN11_TX_PORT140;10:[!// 
DSPI12_DSPI12_SOUT_PORT140;11:[!// 
GTM_TIM4_IN1_13_PORT141;1:[!// 
GTM_TIM3_IN5_6_PORT141;2:[!// 
GTM_TIM2_IN5_6_PORT141;3:[!// 
LINFLEX11_LIN11_RX_PORT141;5:[!// 
DSPI12_DSPI12_SIND_PORT141;6:[!// 
GTM_DTMA4_1_PORT141;8:[!// 
GTM_TOUT52_PORT141;9:[!// 
GTM_TIM5_IN4_11_PORT142;1:[!// 
GTM_TIM1_IN0_7_PORT142;2:[!// 
GTM_TIM0_IN0_7_PORT142;3:[!// 
LINFLEX11_LIN11_RX_PORT142;9:[!// 
DSPI12_DSPI12_SINE_PORT142;10:[!// 
GTM_DTMA1_0_PORT142;11:[!// 
DSPI3_DSPI3_PCS0_IN_PORT142;14:[!// 
GTM_TOUT53_PORT142;12:[!// 
DSPI3_DSPI3_PCS0_OUT_PORT142;14:[!// 
GMAC_GETH_MDC_PORT142;15:[!// 
GTM_TIM5_IN5_12_PORT143;1:[!// 
GTM_TIM1_IN1_6_PORT143;2:[!// 
GTM_TIM0_IN1_6_PORT143;3:[!// 
GMAC_GETH_MDIOD_PORT143;6:[!// 
DSPI12_DSPI12_SCK_IN_PORT143;11:[!// 
GTM_TOUT54_PORT143;9:[!// 
DSPI12_DSPI12_SCK_OUT_PORT143;11:[!// 
GMAC_GETH_MDIO_PORT143;6:[!// 
GTM_TIM5_IN6_12_PORT144;1:[!// 
GTM_TIM1_IN2_6_PORT144;2:[!// 
GTM_TIM0_IN2_6_PORT144;3:[!// 
DSPI12_DSPI12_PCS0_IN_PORT144;6:[!// 
GTM_TOUT55_PORT144;4:[!// 
DSPI12_DSPI12_PCS0_OUT_PORT144;6:[!// 
GTM_TIM5_IN7_11_PORT145;1:[!// 
GTM_TIM1_IN3_6_PORT145;2:[!// 
GTM_TIM0_IN3_6_PORT145;3:[!// 
LINFLEX11_LIN11_RX_PORT145;4:[!// 
DSPI12_DSPI12_SINF_PORT145;5:[!// 
DSPI3_DSPI3_SCK_IN_PORT145;8:[!// 
GTM_TOUT56_PORT145;6:[!// 
DSPI3_DSPI3_SCK_OUT_PORT145;8:[!// 
LINFLEX11_LIN11_TX_PORT145;9:[!// 
DSPI12_DSPI12_SOUT_PORT145;10:[!// 
GTM_TIM4_IN2_12_PORT146;1:[!// 
GTM_TIM1_IN4_8_PORT146;2:[!// 
GTM_TIM0_IN4_8_PORT146;3:[!// 
LINFLEX3_LIN3_RX_PORT146;5:[!// 
DSPI3_DSPI3_SINF_PORT146;6:[!// 
JTAG_TDI_PORT146;8:[!// 
DSPI3_DSPI3_PCS0_IN_PORT146;11:[!// 
GTM_TOUT57_PORT146;9:[!// 
DSPI3_DSPI3_PCS0_OUT_PORT146;11:[!// 
EMIOS_EMIOS_22_PORT146;12:[!// 
GTM_TIM4_IN3_12_PORT147;1:[!// 
GTM_TIM1_IN5_7_PORT147;2:[!// 
GTM_TIM0_IN5_7_PORT147;3:[!// 
EMIOS_EMIOS_23_IN_PORT147;4:[!// 
GMAC_GETH_RXERB_PORT147;6:[!// 
DSPI3_DSPI3_SCK_IN_PORT147;11:[!// 
GTM_TOUT58_PORT147;7:[!// 
LINFLEX3_LIN3_TX_PORT147;8:[!// 
DSPI3_DSPI3_SOUT_PORT147;9:[!// 
DSPI3_DSPI3_SCK_OUT_PORT147;11:[!// 
EMIOS_EMIOS_23_OUT_PORT147;12:[!// 
JTAG_TDO_PORT147;16:[!// 
GTM_TIM7_IN3_1_PORT148;1:[!// 
GTM_TIM1_IN1_7_PORT148;2:[!// 
GTM_TIM0_IN1_7_PORT148;3:[!// 
DSPI20_DSPI20_SINB_PORT148;4:[!// 
LINFLEX6_LIN6_RX_PORT148;5:[!// 
DSPI6_DSPI6_SINE_PORT148;6:[!// 
GTM_TOUT47_PORT148;7:[!// 
DSPI20_DSPI20_SOUT_PORT148;9:[!// 
LINFLEX6_LIN6_TX_PORT148;12:[!// 
DSPI6_DSPI6_SOUT_PORT148;13:[!// 
GTM_TIM7_IN2_1_PORT149;1:[!// 
GTM_TIM1_IN0_8_PORT149;2:[!// 
GTM_TIM0_IN0_8_PORT149;3:[!// 
DSPI20_DSPI20_SINB_PORT149;4:[!// 
LINFLEX7_LIN7_RX_PORT149;5:[!// 
DSPI7_DSPI7_SINE_PORT149;6:[!// 
GTM_TOUT48_PORT149;7:[!// 
DSPI20_DSPI20_SOUT_PORT149;9:[!// 
LINFLEX7_LIN7_TX_PORT149;12:[!// 
DSPI7_DSPI7_SOUT_PORT149;13:[!// 
GTM_TIM7_IN1_1_PORT150;1:[!// 
GTM_TIM1_IN3_7_PORT150;2:[!// 
GTM_TIM0_IN3_7_PORT150;3:[!// 
DSPI20_DSPI20_PCSB_PORT150;4:[!// 
GTM_TOUT49_PORT150;5:[!// 
LINFLEX5_LIN5_TX_PORT150;6:[!// 
DSPI5_DSPI5_SOUT_PORT150;7:[!// 
DSPI20_DSPI20_PCS3_PORT150;8:[!// 
GTM_TIM7_IN0_1_PORT151;1:[!// 
GTM_TIM1_IN4_4_PORT151;2:[!// 
GTM_TIM0_IN4_4_PORT151;3:[!// 
DSPI20_DSPI20_SCKB_PORT151;4:[!// 
LINFLEX5_LIN5_RX_PORT151;5:[!// 
DSPI5_DSPI5_SINC_PORT151;6:[!// 
GTM_TOUT50_PORT151;7:[!// 
DSPI20_DSPI20_SCK_OUT_PORT151;8:[!// 
GTM_TIM3_IN0_8_PORT152;1:[!// 
LINFLEX7_LIN7_RX_PORT152;2:[!// 
DSPI7_DSPI7_SINF_PORT152;3:[!// 
GTM_DTMA3_0_PORT152;4:[!// 
DSPI4_DSPI4_PCS0_IN_PORT152;7:[!// 
GTM_TOUT130_PORT152;5:[!// 
DSPI4_DSPI4_PCS0_OUT_PORT152;7:[!// 
M_CAN_8_CAN13_TXD_PORT152;9:[!// 
GTM_TIM3_IN1_7_PORT153;1:[!// 
DSPI16_DSPI16_SINC_PORT153;2:[!// 
M_CAN_8_CAN13_RXDC_PORT153;3:[!// 
GTM_TOUT131_PORT153;4:[!// 
LINFLEX4_LIN4_TX_PORT153;5:[!// 
DSPI4_DSPI4_SOUT_PORT153;6:[!// 
DSPI16_DSPI16_SOUT_PORT153;7:[!// 
GTM_TIM3_IN2_6_PORT154;1:[!// 
GTM_TIM2_IN6_14_PORT154;2:[!// 
DSPI16_DSPI16_SINC_PORT154;3:[!// 
LINFLEX4_LIN4_RX_PORT154;4:[!// 
DSPI4_DSPI4_SINC_PORT154;5:[!// 
GTM_TOUT132_PORT154;6:[!// 
DSPI16_DSPI16_SOUT_PORT154;7:[!// 
M_CAN_10_CAN21_TXD_PORT154;8:[!// 
GTM_TIM3_IN3_7_PORT155;1:[!// 
DSPI16_DSPI16_SCKC_PORT155;2:[!// 
M_CAN_10_CAN21_RXDF_PORT155;3:[!// 
DSPI4_DSPI4_SCK_IN_PORT155;6:[!// 
GTM_TOUT133_PORT155;4:[!// 
DSPI4_DSPI4_SCK_OUT_PORT155;6:[!// 
DSPI16_DSPI16_SCK_OUT_PORT155;7:[!// 
GTM_TIM5_IN0_4_PORT156;1:[!// 
GTM_TIM3_IN4_7_PORT156;2:[!// 
DSPI16_DSPI16_SCKB_PORT156;3:[!// 
DSPI5_DSPI5_SCK_IN_PORT156;6:[!// 
GTM_TOUT134_PORT156;4:[!// 
DSPI5_DSPI5_SCK_OUT_PORT156;6:[!// 
DSPI16_DSPI16_SCK_OUT_PORT156;7:[!// 
M_CAN_11_CAN22_TXD_PORT156;8:[!// 
GTM_TIM5_IN1_10_PORT157;1:[!// 
GTM_TIM3_IN5_7_PORT157;2:[!// 
DSPI16_DSPI16_SINB_PORT157;3:[!// 
LINFLEX4_LIN4_RX_PORT157;4:[!// 
DSPI4_DSPI4_SIND_PORT157;5:[!// 
M_CAN_11_CAN22_RXDE_PORT157;6:[!// 
GTM_DTMA3_1_PORT157;7:[!// 
GTM_TOUT135_PORT157;8:[!// 
DSPI16_DSPI16_SOUT_PORT157;9:[!// 
GTM_TIM5_IN2_8_PORT158;1:[!// 
GTM_TIM3_IN6_7_PORT158;2:[!// 
DSPI16_DSPI16_SINB_PORT158;3:[!// 
GTM_TOUT136_PORT158;4:[!// 
LINFLEX4_LIN4_TX_PORT158;5:[!// 
DSPI4_DSPI4_SOUT_PORT158;6:[!// 
DSPI16_DSPI16_SOUT_PORT158;7:[!// 
M_CAN_12_CAN23_TXD_PORT158;8:[!// 
GTM_TIM5_IN3_10_PORT159;1:[!// 
GTM_TIM3_IN7_7_PORT159;2:[!// 
M_CAN_12_CAN23_RXDE_PORT159;3:[!// 
DSPI4_DSPI4_PCS0_IN_PORT159;6:[!// 
GTM_TOUT137_PORT159;4:[!// 
DSPI4_DSPI4_PCS0_OUT_PORT159;6:[!// 
GTM_TIM6_IN7_1_PORT160;1:[!// 
GTM_TIM1_IN5_4_PORT160;2:[!// 
GTM_TIM0_IN5_4_PORT160;3:[!// 
M_CAN_5_CAN10_RXDC_PORT160;4:[!// 
GTM_TOUT41_PORT160;5:[!// 
GTM_TIM6_IN6_1_PORT161;1:[!// 
GTM_TIM1_IN6_4_PORT161;2:[!// 
GTM_TIM0_IN6_4_PORT161;3:[!// 
DSPI13_DSPI13_SIN_PORT161;4:[!// 
LINFLEX6_LIN6_RX_PORT161;5:[!// 
DSPI6_DSPI6_SINF_PORT161;6:[!// 
DSPI6_DSPI6_SCK_IN_PORT161;14:[!// 
GTM_TOUT42_PORT161;7:[!// 
DSPI20_DSPI20_PCS6_PORT161;9:[!// 
GTM_CLK0_PORT161;10:[!// 
M_CAN_5_CAN10_TXD_PORT161;11:[!// 
DSPI6_DSPI6_SCK_OUT_PORT161;14:[!// 
GTM_TIM6_IN5_1_PORT162;1:[!// 
GTM_TIM1_IN6_5_PORT162;2:[!// 
GTM_TIM0_IN6_5_PORT162;3:[!// 
LINFLEX7_LIN7_RX_PORT162;4:[!// 
DSPI7_DSPI7_SINC_PORT162;5:[!// 
GTM_TOUT43_PORT162;6:[!// 
M_CAN_12_CAN23_TXD_PORT162;7:[!// 
M_CAN_7_CAN12_TXD_PORT162;8:[!// 
GTM_TIM6_IN4_2_PORT163;1:[!// 
GTM_TIM1_IN7_4_PORT163;2:[!// 
GTM_TIM0_IN7_4_PORT163;3:[!// 
LINFLEX6_LIN6_RX_PORT163;5:[!// 
DSPI6_DSPI6_SINA_PORT163;6:[!// 
M_CAN_7_CAN12_RXDC_PORT163;7:[!// 
M_CAN_12_CAN23_RXDB_PORT163;8:[!// 
GTM_TOUT44_PORT163;9:[!// 
LINFLEX7_LIN7_TX_PORT163;10:[!// 
DSPI7_DSPI7_SOUT_PORT163;11:[!// 
GTM_TIM6_IN3_2_PORT164;1:[!// 
GTM_TIM1_IN7_5_PORT164;2:[!// 
GTM_TIM0_IN7_5_PORT164;3:[!// 
DSPI6_DSPI6_PCS0_IN_PORT164;6:[!// 
GTM_TOUT45_PORT164;4:[!// 
DSPI6_DSPI6_PCS0_OUT_PORT164;6:[!// 
DSPI20_DSPI20_PCS5_PORT164;7:[!// 
DSPI13_DSPI13_PCS0_PORT164;8:[!// 
GTM_TIM6_IN2_2_PORT165;1:[!// 
GTM_TIM1_IN2_7_PORT165;2:[!// 
GTM_TIM0_IN2_7_PORT165;3:[!// 
GTM_TOUT46_PORT165;4:[!// 
LINFLEX6_LIN6_TX_PORT165;5:[!// 
DSPI6_DSPI6_SOUT_PORT165;6:[!// 
DSPI20_DSPI20_PCS4_PORT165;7:[!// 
DSPI13_DSPI13_PCS1_PORT165;8:[!// 
M_CAN_11_CAN22_TXD_PORT165;9:[!// 
GTM_TIM6_IN1_2_PORT166;1:[!// 
GTM_TIM4_IN2_7_PORT166;2:[!// 
GTM_TIM1_IN2_10_PORT166;3:[!// 
M_CAN_11_CAN22_RXDC_PORT166;4:[!// 
GTM_TOUT138_PORT166;5:[!// 
M_CAN_6_CAN11_TXD_PORT166;7:[!// 
GTM_TIM6_IN0_2_PORT167;1:[!// 
GTM_TIM4_IN3_7_PORT167;2:[!// 
GTM_TIM1_IN3_10_PORT167;3:[!// 
M_CAN_6_CAN11_RXDC_PORT167;4:[!// 
GTM_TOUT139_PORT167;5:[!// 
GTM_TIM6_IN0_6_PORT168;1:[!// 
GTM_TIM4_IN0_8_PORT168;2:[!// 
GTM_TOUT222_PORT168;4:[!// 
GTM_TIM6_IN1_6_PORT169;1:[!// 
GTM_TIM4_IN1_8_PORT169;2:[!// 
GTM_TOUT223_PORT169;4:[!// 
GTM_TIM6_IN2_6_PORT170;1:[!// 
GTM_TIM4_IN2_8_PORT170;2:[!// 
GTM_TOUT224_PORT170;4:[!// 
GTM_TIM6_IN3_6_PORT171;1:[!// 
GTM_TIM4_IN3_8_PORT171;2:[!// 
GTM_TOUT225_PORT171;4:[!// 
GTM_TIM6_IN4_5_PORT172;1:[!// 
GTM_TIM4_IN4_7_PORT172;2:[!// 
GTM_TOUT226_PORT172;4:[!// 
GTM_TIM6_IN5_5_PORT173;1:[!// 
GTM_TIM4_IN5_7_PORT173;2:[!// 
GTM_TOUT227_PORT173;4:[!// 
GTM_TIM6_IN6_5_PORT174;1:[!// 
GTM_TIM4_IN6_7_PORT174;2:[!// 
GTM_TOUT228_PORT174;4:[!// 
GTM_TIM6_IN7_5_PORT175;1:[!// 
GTM_TIM4_IN7_7_PORT175;2:[!// 
GTM_TOUT229_PORT175;4:[!// 
GTM_TIM7_IN0_5_PORT176;1:[!// 
GTM_TIM5_IN0_5_PORT176;2:[!// 
SDADC_0_EM_CLK_SDADC0_PORT176;9:[!// 
GTM_TOUT230_PORT176;4:[!// 
SAR_ADC45_SAR_ADC45_MA2_PORT176;7:[!// 
GTM_TIM7_IN1_5_PORT177;1:[!// 
GTM_TIM5_IN1_6_PORT177;2:[!// 
SDADC_0_EM_BS1_SDADC0_PORT177;9:[!// 
GTM_TOUT231_PORT177;4:[!// 
SAR_ADC45_SAR_ADC45_MA1_PORT177;7:[!// 
GTM_TIM7_IN2_4_PORT178;1:[!// 
GTM_TIM5_IN2_5_PORT178;2:[!// 
SDADC_0_EM_BS2_SDADC0_PORT178;9:[!// 
GTM_TOUT232_PORT178;4:[!// 
SAR_ADC45_SAR_ADC45_MA0_PORT178;7:[!// 
GTM_TIM7_IN3_4_PORT179;1:[!// 
GTM_TIM5_IN3_6_PORT179;2:[!// 
SDADC_1_EM_CLK_SDADC1_PORT179;9:[!// 
GTM_TOUT233_PORT179;4:[!// 
SAR_ADC89_SAR_ADC89_MA2_PORT179;7:[!// 
GTM_TIM7_IN4_3_PORT180;1:[!// 
GTM_TIM5_IN4_6_PORT180;2:[!// 
SDADC_1_EM_BS1_SDADC1_PORT180;9:[!// 
GTM_TOUT234_PORT180;4:[!// 
SAR_ADC89_SAR_ADC89_MA1_PORT180;7:[!// 
GTM_TIM7_IN5_3_PORT181;1:[!// 
GTM_TIM5_IN5_6_PORT181;2:[!// 
SDADC_1_EM_BS2_SDADC1_PORT181;9:[!// 
GTM_TOUT235_PORT181;4:[!// 
SAR_ADC89_SAR_ADC89_MA0_PORT181;7:[!// 
GTM_TIM7_IN7_3_PORT182;1:[!// 
GTM_TIM7_IN6_3_PORT182;2:[!// 
GTM_TIM5_IN6_6_PORT182;3:[!// 
SDADC_2_EM_CLK_SDADC2_PORT182;9:[!// 
GTM_TOUT236_PORT182;5:[!// 
CSENT_CSENT0_TXD0_PORT182;7:[!// 
GTM_TIM7_IN7_2_PORT183;1:[!// 
GTM_TIM5_IN7_5_PORT183;2:[!// 
SDADC_2_EM_BS1_SDADC2_PORT183;9:[!// 
GTM_TOUT237_PORT183;4:[!// 
CSENT_CSENT0_TXD1_PORT183;7:[!// 
GTM_TIM6_IN0_7_PORT184;1:[!// 
GTM_TIM3_IN0_12_PORT184;2:[!// 
SDADC_2_EM_BS2_SDADC2_PORT184;9:[!// 
GTM_TOUT206_PORT184;3:[!// 
CSENT_CSENT0_TXD2_PORT184;7:[!// 
GTM_TIM6_IN1_7_PORT185;1:[!// 
GTM_TIM3_IN1_11_PORT185;2:[!// 
SDADC_3_EM_CLK_SDADC3_PORT185;9:[!// 
GTM_TOUT207_PORT185;4:[!// 
CSENT_CSENT0_TXD3_PORT185;7:[!// 
GTM_TIM6_IN2_7_PORT186;1:[!// 
GTM_TIM3_IN2_9_PORT186;2:[!// 
SDADC_3_EM_BS1_SDADC3_PORT186;9:[!// 
GTM_TOUT208_PORT186;4:[!// 
CSENT_CSENT0_TXD4_PORT186;7:[!// 
GTM_TIM6_IN3_7_PORT187;1:[!// 
GTM_TIM3_IN3_9_PORT187;2:[!// 
SDADC_3_EM_BS2_SDADC3_PORT187;9:[!// 
GTM_TOUT209_PORT187;4:[!// 
CSENT_CSENT0_TXD5_PORT187;7:[!// 
GTM_TIM6_IN4_6_PORT188;1:[!// 
GTM_TIM3_IN4_10_PORT188;2:[!// 
SDADC_4_EM_CLK_SDADC4_PORT188;9:[!// 
GTM_TOUT210_PORT188;4:[!// 
CSENT_CSENT0_TXD6_PORT188;7:[!// 
GTM_TIM6_IN5_6_PORT189;1:[!// 
GTM_TIM3_IN5_11_PORT189;2:[!// 
SDADC_4_EM_BS1_SDADC4_PORT189;9:[!// 
GTM_TOUT211_PORT189;4:[!// 
CSENT_CSENT0_TXD7_PORT189;7:[!// 
GTM_TIM6_IN6_6_PORT190;1:[!// 
GTM_TIM3_IN6_14_PORT190;2:[!// 
SDADC_4_EM_BS2_SDADC4_PORT190;9:[!// 
GTM_TOUT212_PORT190;4:[!// 
CSENT_CSENT0_TXD8_PORT190;7:[!// 
GTM_TIM6_IN7_6_PORT191;1:[!// 
GTM_TIM3_IN7_10_PORT191;2:[!// 
SDADC_5_EM_CLK_SDADC5_PORT191;9:[!// 
GTM_TOUT213_PORT191;4:[!// 
CSENT_CSENT0_TXD9_PORT191;7:[!// 
GTM_TIM7_IN0_6_PORT192;1:[!// 
GTM_TIM4_IN0_9_PORT192;2:[!// 
EMIOS_EMIOS_8_IN_PORT192;6:[!// 
SIUL_EPORT0_PORT192;7:[!// 
SDADC_5_EM_BS1_SDADC5_PORT192;9:[!// 
GTM_TOUT214_PORT192;3:[!// 
EMIOS_EMIOS_8_OUT_PORT192;6:[!// 
GTM_TIM7_IN1_6_PORT193;1:[!// 
GTM_TIM4_IN1_9_PORT193;2:[!// 
EMIOS_EMIOS_9_IN_PORT193;6:[!// 
SIUL_EPORT1_PORT193;7:[!// 
SDADC_5_EM_BS2_SDADC5_PORT193;9:[!// 
GTM_TOUT215_PORT193;3:[!// 
EMIOS_EMIOS_9_OUT_PORT193;6:[!// 
GTM_TIM7_IN2_5_PORT194;1:[!// 
GTM_TIM4_IN2_9_PORT194;2:[!// 
EMIOS_EMIOS_10_IN_PORT194;6:[!// 
SIUL_EPORT2_PORT194;7:[!// 
SDADC_6_EM_CLK_SDADC6_PORT194;9:[!// 
GTM_TOUT216_PORT194;3:[!// 
EMIOS_EMIOS_10_OUT_PORT194;6:[!// 
GTM_TIM7_IN3_5_PORT195;1:[!// 
GTM_TIM4_IN3_9_PORT195;2:[!// 
EMIOS_EMIOS_11_IN_PORT195;6:[!// 
SIUL_EPORT3_PORT195;7:[!// 
SDADC_6_EM_BS1_SDADC6_PORT195;9:[!// 
GTM_TOUT217_PORT195;3:[!// 
EMIOS_EMIOS_11_OUT_PORT195;6:[!// 
GTM_TIM7_IN4_4_PORT196;1:[!// 
GTM_TIM4_IN4_8_PORT196;2:[!// 
EMIOS_EMIOS_12_IN_PORT196;6:[!// 
SIUL_EPORT4_PORT196;7:[!// 
SDADC_6_EM_BS2_SDADC6_PORT196;9:[!// 
GTM_TOUT218_PORT196;3:[!// 
EMIOS_EMIOS_12_OUT_PORT196;6:[!// 
GTM_TIM7_IN5_4_PORT197;1:[!// 
GTM_TIM4_IN5_8_PORT197;2:[!// 
EMIOS_EMIOS_13_IN_PORT197;6:[!// 
SIUL_EPORT5_PORT197;7:[!// 
SDADC_7_EM_CLK_SDADC7_PORT197;9:[!// 
GTM_TOUT219_PORT197;3:[!// 
EMIOS_EMIOS_13_OUT_PORT197;6:[!// 
GTM_TIM7_IN6_4_PORT198;1:[!// 
GTM_TIM4_IN6_8_PORT198;2:[!// 
EMIOS_EMIOS_14_IN_PORT198;6:[!// 
SIUL_EPORT6_PORT198;7:[!// 
SDADC_7_EM_BS1_SDADC7_PORT198;9:[!// 
GTM_TOUT220_PORT198;3:[!// 
EMIOS_EMIOS_14_OUT_PORT198;6:[!// 
GTM_TIM4_IN7_8_PORT199;1:[!// 
EMIOS_EMIOS_15_IN_PORT199;6:[!// 
SIUL_EPORT7_PORT199;7:[!// 
SDADC_7_EM_BS2_SDADC7_PORT199;9:[!// 
GTM_TOUT221_PORT199;2:[!// 
EMIOS_EMIOS_15_OUT_PORT199;6:[!// 
GTM_TIM6_IN6_9_PORT200;1:[!// 
GTM_TIM3_IN6_11_PORT200;2:[!// 
EMIOS_EMIOS_25_IN_PORT200;6:[!// 
SIUL_EPORT8_PORT200;7:[!// 
SDADC_8_EM_CLK_SDADC8_PORT200;9:[!// 
GTM_TOUT212_PORT200;4:[!// 
EMIOS_EMIOS_25_OUT_PORT200;6:[!// 
GTM_TIM7_IN0_7_PORT201;1:[!// 
GTM_TIM4_IN0_10_PORT201;2:[!// 
EMIOS_EMIOS_26_IN_PORT201;6:[!// 
SIUL_EPORT9_PORT201;7:[!// 
SDADC_8_EM_BS1_SDADC8_PORT201;9:[!// 
GTM_TOUT190_PORT201;4:[!// 
EMIOS_EMIOS_26_OUT_PORT201;6:[!// 
GTM_TIM7_IN1_7_PORT202;1:[!// 
GTM_TIM4_IN1_10_PORT202;2:[!// 
EMIOS_EMIOS_27_IN_PORT202;6:[!// 
SIUL_EPORT10_PORT202;7:[!// 
SDADC_8_EM_BS2_SDADC8_PORT202;9:[!// 
GTM_TOUT191_PORT202;4:[!// 
EMIOS_EMIOS_27_OUT_PORT202;6:[!// 
GTM_TIM7_IN2_6_PORT203;1:[!// 
GTM_TIM4_IN2_10_PORT203;2:[!// 
EMIOS_EMIOS_28_IN_PORT203;6:[!// 
SIUL_EPORT11_PORT203;7:[!// 
SDADC_9_EM_CLK_SDADC9_PORT203;9:[!// 
GTM_TOUT192_PORT203;4:[!// 
EMIOS_EMIOS_28_OUT_PORT203;6:[!// 
GTM_TIM7_IN3_6_PORT204;1:[!// 
GTM_TIM4_IN3_10_PORT204;2:[!// 
EMIOS_EMIOS_29_IN_PORT204;6:[!// 
SIUL_EPORT12_PORT204;7:[!// 
SDADC_9_EM_BS1_SDADC9_PORT204;9:[!// 
GTM_TOUT193_PORT204;4:[!// 
EMIOS_EMIOS_29_OUT_PORT204;6:[!// 
GTM_TIM7_IN4_5_PORT205;1:[!// 
GTM_TIM4_IN4_9_PORT205;2:[!// 
EMIOS_EMIOS_30_IN_PORT205;6:[!// 
SIUL_EPORT13_PORT205;7:[!// 
SDADC_9_EM_BS2_SDADC9_PORT205;9:[!// 
GTM_TOUT194_PORT205;4:[!// 
EMIOS_EMIOS_30_OUT_PORT205;6:[!// 
GTM_TIM7_IN5_5_PORT206;1:[!// 
GTM_TIM4_IN5_9_PORT206;2:[!// 
EMIOS_EMIOS_31_IN_PORT206;6:[!// 
SIUL_EPORT14_PORT206;7:[!// 
SDADC_10_EM_CLK_SDADC10_PORT206;9:[!// 
GTM_TOUT195_PORT206;4:[!// 
EMIOS_EMIOS_31_OUT_PORT206;6:[!// 
GTM_TIM7_IN6_5_PORT207;1:[!// 
GTM_TIM4_IN6_9_PORT207;2:[!// 
LINFLEX12_LIN12_RX_PORT207;6:[!// 
SIUL_EPORT15_PORT207;7:[!// 
SDADC_10_EM_BS1_SDADC10_PORT207;9:[!// 
GTM_TOUT196_PORT207;4:[!// 
GTM_TIM7_IN7_4_PORT208;1:[!// 
GTM_TIM4_IN7_9_PORT208;2:[!// 
SIUL_EPORT16_PORT208;7:[!// 
SDADC_10_EM_BS2_SDADC10_PORT208;9:[!// 
GTM_TOUT197_PORT208;4:[!// 
LINFLEX12_LIN12_TX_PORT208;6:[!// 
GTM_TIM6_IN0_8_PORT209;1:[!// 
GTM_TIM5_IN0_6_PORT209;2:[!// 
LINFLEX14_LIN14_RX_PORT209;6:[!// 
SIUL_EPORT17_PORT209;7:[!// 
SDADC_11_EM_CLK_SDADC11_PORT209;9:[!// 
GTM_TOUT198_PORT209;4:[!// 
GTM_TIM6_IN1_8_PORT210;1:[!// 
GTM_TIM5_IN1_7_PORT210;2:[!// 
SIUL_EPORT18_PORT210;7:[!// 
SDADC_11_EM_BS1_SDADC11_PORT210;9:[!// 
GTM_TOUT199_PORT210;4:[!// 
LINFLEX14_LIN14_TX_PORT210;6:[!// 
GTM_TIM6_IN2_8_PORT211;1:[!// 
GTM_TIM5_IN2_6_PORT211;2:[!// 
LINFLEX15_LIN15_RX_PORT211;6:[!// 
SIUL_EPORT19_PORT211;7:[!// 
SDADC_11_EM_BS2_SDADC11_PORT211;9:[!// 
GTM_TOUT200_PORT211;4:[!// 
GTM_TIM6_IN3_8_PORT212;1:[!// 
GTM_TIM5_IN3_7_PORT212;2:[!// 
SIUL_EPORT20_PORT212;7:[!// 
SDADC_12_EM_CLK_SDADC12_PORT212;9:[!// 
GTM_TOUT201_PORT212;4:[!// 
LINFLEX15_LIN15_TX_PORT212;6:[!// 
GTM_TIM6_IN4_7_PORT213;1:[!// 
GTM_TIM5_IN4_7_PORT213;2:[!// 
LINFLEX16_LIN16_RX_PORT213;6:[!// 
SIUL_EPORT21_PORT213;7:[!// 
SDADC_12_EM_BS1_SDADC12_PORT213;9:[!// 
GTM_TOUT202_PORT213;4:[!// 
GTM_TIM6_IN5_7_PORT214;1:[!// 
GTM_TIM5_IN5_7_PORT214;2:[!// 
SIUL_EPORT22_PORT214;7:[!// 
SDADC_12_EM_BS2_SDADC12_PORT214;9:[!// 
GTM_TOUT203_PORT214;4:[!// 
LINFLEX16_LIN16_TX_PORT214;6:[!// 
GTM_TIM6_IN6_7_PORT215;1:[!// 
GTM_TIM5_IN6_7_PORT215;2:[!// 
SIUL_EPORT23_PORT215;7:[!// 
SDADC_13_EM_CLK_SDADC13_PORT215;9:[!// 
GTM_TOUT204_PORT215;4:[!// 
GTM_TIM6_IN7_7_PORT216;1:[!// 
GTM_TIM5_IN7_6_PORT216;2:[!// 
PASS_PASS_BAF_PLOCK_PORT216;7:[!// 
SDADC_13_EM_BS1_SDADC13_PORT216;9:[!// 
GTM_TOUT205_PORT216;4:[!// 
GTM_TIM7_IN0_8_PORT217;1:[!// 
GTM_TIM2_IN0_13_PORT217;2:[!// 
SDADC_13_EM_BS2_SDADC13_PORT217;9:[!// 
GTM_TOUT174_PORT217;4:[!// 
MC_CGL_EBI_CLKOUT_PORT217;7:[!// 
GTM_TIM7_IN1_8_PORT218;1:[!// 
GTM_TIM2_IN1_9_PORT218;2:[!// 
TTCAN0_TTCAN0_RX_PORT218;9:[!// 
GTM_TOUT175_PORT218;4:[!// 
MC_CGL_SYS_CLK0_PORT218;7:[!// 
GTM_TIM7_IN2_7_PORT219;1:[!// 
GTM_TIM2_IN2_9_PORT219;2:[!// 
GTM_TOUT176_PORT219;4:[!// 
MC_CGL_SYS_CLK1_PORT219;7:[!// 
TTCAN0_TTCAN0_TX_PORT219;9:[!// 
GTM_TIM7_IN3_7_PORT220;1:[!// 
GTM_TIM2_IN3_14_PORT220;2:[!// 
TTCAN1_TTCAN1_RX_PORT220;9:[!// 
GTM_TOUT177_PORT220;4:[!// 
MC_CGL_CDM_PORT220;7:[!// 
GTM_TIM7_IN4_6_PORT221;1:[!// 
GTM_TIM2_IN4_12_PORT221;2:[!// 
GTM_TOUT178_PORT221;4:[!// 
MC_CGL_FEC_REF_CLK_PORT221;7:[!// 
TTCAN1_TTCAN1_TX_PORT221;9:[!// 
GTM_TIM7_IN5_6_PORT222;1:[!// 
GTM_TIM2_IN5_13_PORT222;2:[!// 
TTCAN2_TTCAN2_RX_PORT222;9:[!// 
GTM_TOUT179_PORT222;4:[!// 
GTM_TIM7_IN6_6_PORT223;1:[!// 
GTM_TIM2_IN6_12_PORT223;2:[!// 
GTM_TOUT180_PORT223;4:[!// 
TTCAN2_TTCAN2_TX_PORT223;9:[!// 
GTM_TIM7_IN7_5_PORT224;1:[!// 
GTM_TIM2_IN7_14_PORT224;2:[!// 
GTM_TOUT181_PORT224;4:[!// 
GTM_TIM6_IN0_9_PORT225;1:[!// 
GTM_TIM5_IN0_7_PORT225;2:[!// 
SENT_SENT_SENT20C_PORT225;4:[!// 
GTM_TOUT182_PORT225;5:[!// 
GTM_TIM6_IN1_9_PORT226;1:[!// 
GTM_TIM5_IN1_8_PORT226;2:[!// 
SENT_SENT_SENT21C_PORT226;4:[!// 
GTM_TOUT183_PORT226;5:[!// 
GTM_TIM6_IN2_9_PORT227;1:[!// 
GTM_TIM5_IN2_7_PORT227;2:[!// 
SENT_SENT_SENT22C_PORT227;4:[!// 
GTM_TOUT184_PORT227;5:[!// 
GTM_TIM6_IN3_9_PORT228;1:[!// 
GTM_TIM5_IN3_8_PORT228;2:[!// 
SENT_SENT_SENT23C_PORT228;4:[!// 
GTM_TOUT185_PORT228;5:[!// 
GTM_TIM6_IN4_8_PORT229;1:[!// 
GTM_TIM5_IN4_8_PORT229;2:[!// 
SENT_SENT_SENT24C_PORT229;4:[!// 
GTM_TOUT186_PORT229;5:[!// 
GTM_TIM6_IN5_8_PORT230;1:[!// 
GTM_TIM5_IN5_8_PORT230;2:[!// 
GTM_TOUT187_PORT230;4:[!// 
GTM_TIM6_IN6_8_PORT231;1:[!// 
GTM_TIM5_IN6_8_PORT231;2:[!// 
GTM_TOUT188_PORT231;4:[!// 
GTM_TIM6_IN7_8_PORT232;1:[!// 
GTM_TIM5_IN7_7_PORT232;2:[!// 
GTM_TOUT189_PORT232;4:[!// 
GTM_TIM3_IN2_5_PORT233;1:[!// 
GTM_TIM2_IN2_5_PORT233;2:[!// 
GTM_TOUT36_PORT233;3:[!// 
GTM_TIM3_IN3_15_PORT234;1:[!// 
GTM_TOUT37_PORT234;2:[!// 
GTM_TIM1_IN3_8_PORT235;1:[!// 
GTM_TIM0_IN3_8_PORT235;2:[!// 
M_CAN_4_CAN03_RXDB_PORT235;3:[!// 
LINFLEX3_LIN3_RX_PORT235;4:[!// 
DSPI3_DSPI3_SIND_PORT235;5:[!// 
M_CAN_10_CAN21_RXDD_PORT235;6:[!// 
GTM_TOUT38_PORT235;7:[!// 
LINFLEX3_LIN3_TX_PORT235;8:[!// 
DSPI3_DSPI3_SOUT_PORT235;9:[!// 
GTM_TIM1_IN4_5_PORT236;1:[!// 
GTM_TIM0_IN4_5_PORT236;2:[!// 
DSPI3_DSPI3_SCK_IN_PORT236;7:[!// 
GTM_TOUT39_PORT236;3:[!// 
LINFLEX3_LIN3_TX_PORT236;4:[!// 
DSPI3_DSPI3_SOUT_PORT236;5:[!// 
DSPI3_DSPI3_SCK_OUT_PORT236;7:[!// 
M_CAN_4_CAN03_TXD_PORT236;8:[!// 
M_CAN_10_CAN21_TXD_PORT236;9:[!// 
GTM_TIM1_IN5_5_PORT237;1:[!// 
GTM_TIM0_IN5_5_PORT237;2:[!// 
DSPI13_DSPI13_SIN_PORT237;4:[!// 
GTM_TOUT40_PORT237;5:[!// 
GTM_CLK1_PORT237;6:[!// 
DSPI13_DSPI13_PCS0_PORT237;7:[!// 
EMIOS_EMIOS_20_PORT237;9:[!// 
GTM_TIM5_IN5_9_PORT238;1:[!// 
GTM_TIM4_IN1_14_PORT238;2:[!// 
GTM_TIM3_IN5_8_PORT238;3:[!// 
SENT_SENT_SENT10C_PORT238;4:[!// 
GTM_TOUT140_PORT238;5:[!// 
LINFLEX2_LIN2_TX_PORT238;6:[!// 
DSPI2_DSPI2_SOUT_PORT238;7:[!// 
M_CAN_3_CAN02_TXD_PORT238;8:[!// 
GTM_TIM5_IN6_9_PORT239;1:[!// 
GTM_TIM4_IN4_15_PORT239;2:[!// 
GTM_TIM3_IN6_8_PORT239;3:[!// 
M_CAN_3_CAN02_RXDC_PORT239;4:[!// 
LINFLEX2_LIN2_RX_PORT239;6:[!// 
DSPI2_DSPI2_SINF_PORT239;7:[!// 
LINFLEX6_LIN6_RX_PORT239;8:[!// 
DSPI6_DSPI6_SINC_PORT239;9:[!// 
SENT_SENT_SENT11C_PORT239;10:[!// 
GTM_TOUT141_PORT239;11:[!// 
M_CAN_11_CAN22_TXD_PORT239;13:[!// 
GTM_TIM5_IN7_8_PORT240;1:[!// 
GTM_TIM4_IN0_15_PORT240;2:[!// 
GTM_TIM3_IN7_8_PORT240;3:[!// 
M_CAN_11_CAN22_RXDB_PORT240;5:[!// 
SENT_SENT_SENT12C_PORT240;6:[!// 
SPORTA_SPORTA_CLK_IN_PORT240;11:[!// 
GTM_TOUT142_PORT240;7:[!// 
LINFLEX6_LIN6_TX_PORT240;8:[!// 
DSPI6_DSPI6_SOUT_PORT240;9:[!// 
SPORTA_SPORTA_CLK_OUT_PORT240;11:[!// 
GTM_TIM3_IN0_13_PORT241;1:[!// 
GTM_TIM1_IN4_6_PORT241;2:[!// 
GTM_TIM0_IN4_6_PORT241;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR0E_PORT241;4:[!// 
SENT_SENT_SENT13C_PORT241;5:[!// 
GTM_DTMT1_2_PORT241;6:[!// 
SPORTA_SPORTA_FS_IN_PORT241;12:[!// 
GTM_TOUT22_PORT241;8:[!// 
LINFLEX5_LIN5_TX_PORT241;9:[!// 
DSPI5_DSPI5_SOUT_PORT241;10:[!// 
ACMP2_EVADC_FC2BFLOUT_PORT241;11:[!// 
SPORTA_SPORTA_FS_OUT_PORT241;12:[!// 
GTM_TIM3_IN1_15_PORT242;1:[!// 
GTM_TIM1_IN5_6_PORT242;2:[!// 
GTM_TIM0_IN5_6_PORT242;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR1E_PORT242;4:[!// 
PSI5_PSI5_RX0C_PORT242;5:[!// 
SENT_SENT_SENT9C_PORT242;7:[!// 
LINFLEX8_LIN8_RX_PORT242;8:[!// 
DSPI8_DSPI8_SINC_PORT242;9:[!// 
DSPI3_DSPI3_PCS0_IN_PORT242;13:[!// 
SPORTA_SPORTA_D0_IN_PORT242;18:[!// 
GTM_TOUT23_PORT242;11:[!// 
DSPI3_DSPI3_PCS0_OUT_PORT242;13:[!// 
DSPI18_DSPI18_SCK_OUT_PORT242;14:[!// 
EVADC_FC4BFLOUT_PORT242;17:[!// 
SPORTA_SPORTA_D0_OUT_PORT242;18:[!// 
GTM_TIM3_IN2_14_PORT243;1:[!// 
GTM_TIM1_IN6_6_PORT243;2:[!// 
GTM_TIM0_IN6_6_PORT243;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR2E_PORT243;4:[!// 
SENT_SENT_SENT8C_PORT243;5:[!// 
DSPI3_DSPI3_SCK_IN_PORT243;10:[!// 
SPORTA_SPORTA_D1_IN_PORT243;15:[!// 
GTM_TOUT24_PORT243;8:[!// 
DSPI3_DSPI3_SCK_OUT_PORT243;10:[!// 
PSI5_PSI5_TX0_PORT243;12:[!// 
ACMP3_EVADC_FC3BFLOUT_PORT243;14:[!// 
SPORTA_SPORTA_D1_OUT_PORT243;15:[!// 
GTM_TIM3_IN3_12_PORT244;1:[!// 
GTM_TIM1_IN7_6_PORT244;2:[!// 
GTM_TIM0_IN7_6_PORT244;3:[!// 
PSI5_PSI5_RX1C_PORT244;4:[!// 
SENT_SENT_SENT7C_PORT244;5:[!// 
DSPI5_DSPI5_SCK_IN_PORT244;10:[!// 
GTM_TOUT25_PORT244;8:[!// 
DSPI5_DSPI5_SCK_OUT_PORT244;10:[!// 
DSPI20_DSPI20_PCS2_PORT244;11:[!// 
ACMP5_EVADC_FC5BFLOUT_PORT244;14:[!// 
SPORTA_SPORTA_TDV_PORT244;15:[!// 
GTM_TIM4_IN4_10_PORT245;1:[!// 
GTM_TIM1_IN0_10_PORT245;2:[!// 
GTM_TIM0_IN0_10_PORT245;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR0F_PORT245;4:[!// 
SENT_SENT_SENT6C_PORT245;5:[!// 
EMIOS_emios_odis_PORT245;7:[!// 
LINFLEX5_LIN5_RX_PORT245;8:[!// 
DSPI5_DSPI5_SINB_PORT245;9:[!// 
GTM_DTMT2_0_PORT245;10:[!// 
SPORTB_SPORTB_CLK_IN_PORT245;18:[!// 
GTM_TOUT26_PORT245;11:[!// 
PSI5_PSI5_TX1_PORT245;14:[!// 
ACMP0_EVADC_FC0BFLOUT_PORT245;16:[!// 
CAN13_TXD_PORT245;17:[!// 
SPORTB_SPORTB_CLK_OUT_PORT245;18:[!// 
GTM_TIM4_IN5_10_PORT246;1:[!// 
GTM_TIM1_IN1_8_PORT246;2:[!// 
GTM_TIM0_IN1_8_PORT246;3:[!// 
SAR_ADC_SDADC_EDSADC_ITR1F_PORT246;5:[!// 
PSI5S_PSI5S_RXC_PORT246;7:[!// 
EMIOS_EMIOS_19_PORT246;9:[!// 
PSI5_PSI5_RX2C_PORT246;10:[!// 
SENT_SENT_SENT5C_PORT246;11:[!// 
M_CAN_8_CAN13_RXDB_PORT246;12:[!// 
DSPI5_DSPI5_PCS0_IN_PORT246;20:[!// 
GTM_TOUT27_PORT246;13:[!// 
DSPI16_DSPI16_PCS7_PORT246;14:[!// 
DSPI17_DSPI17_PCS7_PORT246;15:[!// 
ACMP2_EVADC_FC2BFLOUT_PORT246;18:[!// 
DSPI5_DSPI5_PCS0_OUT_PORT246;20:[!// 
GTM_TIM1_IN2_9_PORT247;1:[!// 
GTM_TIM0_IN2_9_PORT247;2:[!// 
SAR_ADC_SDADC_EDSADC_ITR2F_PORT247;3:[!// 
SENT_SENT_SENT4C_PORT247;5:[!// 
EMIOS_EMIOS_18_PORT247;6:[!// 
LINFLEX8_LIN8_RX_PORT247;8:[!// 
DSPI8_DSPI8_SIND_PORT247;9:[!// 
GTM_DTMT2_1_PORT247;10:[!// 
DSPI2_DSPI2_PCS0_IN_PORT247;13:[!// 
SPORTB_SPORTB_D0_IN_PORT247;19:[!// 
GTM_TOUT28_PORT247;11:[!// 
DSPI2_DSPI2_PCS0_OUT_PORT247;13:[!// 
PSI5_PSI5_TX2_PORT247;15:[!// 
EVADC_FC1BFLOUT_PORT247;17:[!// 
PSI5S_PSI5S_TX_PORT247;18:[!// 
SPORTB_SPORTB_D0_OUT_PORT247;19:[!// 
GTM_TIM1_IN3_9_PORT248;1:[!// 
GTM_TIM0_IN3_9_PORT248;2:[!// 
M_CAN_1_CAN00_RXDE_PORT248;3:[!// 
EMIOS_EMIOS_20_PORT248;4:[!// 
EMIOS_EMIOS_17_PORT248;5:[!// 
SENT_SENT_SENT14C_PORT248;7:[!// 
DSPI2_DSPI2_SCK_IN_PORT248;10:[!// 
SPORTB_SPORTB_D1_IN_PORT248;15:[!// 
GTM_TOUT29_PORT248;8:[!// 
DSPI2_DSPI2_SCK_OUT_PORT248;10:[!// 
DSPI20_DSPI20_PCS7_PORT248;11:[!// 
LINFLEX8_LIN8_TX_PORT248;12:[!// 
DSPI8_DSPI8_SOUT_PORT248;13:[!// 
ACMP3_EVADC_FC3BFLOUT_PORT248;14:[!// 
SPORTB_SPORTB_D1_OUT_PORT248;15:[!// 
GTM_TIM1_IN4_7_PORT249;1:[!// 
GTM_TIM0_IN4_7_PORT249;2:[!// 
LINFLEX2_LIN2_RX_PORT249;3:[!// 
DSPI2_DSPI2_SINE_PORT249;4:[!// 
FCCU_FCCU_EIN_PORT249;12:[!// 
GTM_TOUT30_PORT249;6:[!// 
LINFLEX2_LIN2_TX_PORT249;7:[!// 
DSPI2_DSPI2_SOUT_PORT249;8:[!// 
DSPI20_DSPI20_PCS2_PORT249;9:[!// 
M_CAN_1_CAN00_TXD_PORT249;10:[!// 
EMIOS_EMIOS_19_PORT249;11:[!// 
FCCU_FCCU_EOUT_PORT249;12:[!// 
SPORTB_SPORTB_TDV_PORT249;13:[!// 
GTM_TIM1_IN1_9_PORT250;1:[!// 
GTM_TIM0_IN1_9_PORT250;2:[!// 
DSPI2_DSPI2_SCK_IN_PORT250;9:[!// 
SPORTB_SPORTB_FS_IN_PORT250;14:[!// 
PWM_PWM0_IN_PORT250;15:[!// 
GTM_TOUT31_PORT250;4:[!// 
LINFLEX2_LIN2_TX_PORT250;5:[!// 
DSPI2_DSPI2_SOUT_PORT250;6:[!// 
DSPI20_DSPI20_PCS1_PORT250;7:[!// 
DSPI2_DSPI2_SCK_OUT_PORT250;9:[!// 
M_CAN_2_CAN01_TXD_PORT250;10:[!// 
LINFLEX0_LIN0_TX_PORT250;11:[!// 
DSPI10_DSPI10_SOUT_PORT250;12:[!// 
EMIOS_EMIOS_18_PORT250;13:[!// 
SPORTB_SPORTB_FS_OUT_PORT250;14:[!// 
PWM_PWM0_OUT_PORT250;15:[!// 
GTM_TIM4_IN4_14_PORT251;1:[!// 
GTM_TIM1_IN0_9_PORT251;2:[!// 
GTM_TIM0_IN0_9_PORT251;3:[!// 
DSPI20_DSPI20_PCSA_PORT251;4:[!// 
M_CAN_2_CAN01_RXDD_PORT251;6:[!// 
LINFLEX0_LIN0_RX_PORT251;7:[!// 
DSPI10_DSPI10_SIND_PORT251;8:[!// 
DSPI1_DSPI1_PCS0_IN_PORT251;13:[!// 
FCCU_FCCU_EIN_PORT251;16:[!// 
GTM_TOUT32_PORT251;9:[!// 
DSPI17_DSPI17_PCS6_PORT251;10:[!// 
DSPI20_DSPI20_PCS0_PORT251;11:[!// 
DSPI1_DSPI1_PCS0_OUT_PORT251;13:[!// 
PSI5S_PSI5S_CLK_PORT251;14:[!// 
EMIOS_EMIOS_17_PORT251;15:[!// 
FCCU_FCCU_EOUT_PORT251;16:[!// 
GTM_TIM1_IN2_8_PORT252;1:[!// 
GTM_TIM0_IN2_8_PORT252;2:[!// 
DSPI20_DSPI20_SCKA_PORT252;3:[!// 
DSPI1_DSPI1_SCK_IN_PORT252;6:[!// 
PWM_PWM1_IN_PORT252;10:[!// 
GTM_TOUT33_PORT252;4:[!// 
DSPI1_DSPI1_SCK_OUT_PORT252;6:[!// 
DSPI20_DSPI20_SCK_OUT_PORT252;7:[!// 
EMIOS_EMIOS_16_PORT252;9:[!// 
PWM_PWM1_OUT_PORT252;10:[!// 
GTM_TIM3_IN0_6_PORT253;1:[!// 
GTM_TIM2_IN0_6_PORT253;2:[!// 
DSPI20_DSPI20_SINA_PORT253;3:[!// 
M_CAN_1_CAN00_RXDD_PORT253;4:[!// 
DSPI1_DSPI1_SCK_IN_PORT253;11:[!// 
GTM_TOUT34_PORT253;6:[!// 
LINFLEX1_LIN1_TX_PORT253;7:[!// 
DSPI1_DSPI1_SOUT_PORT253;8:[!// 
DSPI20_DSPI20_SOUT_PORT253;9:[!// 
DSPI1_DSPI1_SCK_OUT_PORT253;11:[!// 
M_CAN_11_CAN22_TXD_PORT253;12:[!// 
EMIOS_EMIOS_7_PORT253;14:[!// 
GTM_TIM3_IN1_5_PORT254;1:[!// 
GTM_TIM2_IN1_5_PORT254;2:[!// 
LINFLEX1_LIN1_RX_PORT254;3:[!// 
DSPI1_DSPI1_SINF_PORT254;4:[!// 
DSPI20_DSPI20_SINA_PORT254;6:[!// 
M_CAN_11_CAN22_RXDA_PORT254;8:[!// 
GTM_TOUT35_PORT254;9:[!// 
LINFLEX1_LIN1_TX_PORT254;10:[!// 
DSPI1_DSPI1_SOUT_PORT254;11:[!// 
DSPI20_DSPI20_SOUT_PORT254;12:[!// 
DSPI18_DSPI18_PCS6_PORT254;13:[!// 
M_CAN_1_CAN00_TXD_PORT254;14:[!// 
EMIOS_EMIOS_6_PORT254;15:[!// 
GTM_TIM5_IN0_8_PORT255;1:[!// 
GTM_TIM4_IN5_14_PORT255;2:[!// 
GTM_TIM2_IN0_8_PORT255;3:[!// 
DSPI18_DSPI18_SCKD_PORT255;4:[!// 
PWM_PWM2_IN_PORT255;10:[!// 
GTM_TOUT143_PORT255;6:[!// 
DSPI18_DSPI18_SCK_OUT_PORT255;7:[!// 
EMIOS_EMIOS_4_PORT255;8:[!// 
PWM_PWM2_OUT_PORT255;10:[!// 
GTM_TIM5_IN1_9_PORT256;1:[!// 
GTM_TIM4_IN6_12_PORT256;2:[!// 
GTM_TIM2_IN1_7_PORT256;3:[!// 
GTM_TOUT144_PORT256;5:[!// 
EMIOS_EMIOS_5_PORT256;7:[!// 
GTM_TIM5_IN3_9_PORT257;1:[!// 
GTM_TIM3_IN4_12_PORT257;2:[!// 
GTM_TIM2_IN3_9_PORT257;3:[!// 
PWM_PWM3_IN_PORT257;10:[!// 
GTM_TOUT146_PORT257;4:[!// 
LINFLEX4_LIN4_TX_PORT257;5:[!// 
DSPI4_DSPI4_SOUT_PORT257;6:[!// 
M_CAN_1_CAN00_TXD_PORT257;7:[!// 
M_CAN_9_CAN20_TXD_PORT257;8:[!// 
EMIOS_EMIOS_20_PORT257;9:[!// 
PWM_PWM3_OUT_PORT257;10:[!// 
GTM_TIM5_IN4_9_PORT258;1:[!// 
GTM_TIM3_IN5_13_PORT258;2:[!// 
GTM_TIM2_IN4_8_PORT258;3:[!// 
LINFLEX4_LIN4_RX_PORT258;4:[!// 
DSPI4_DSPI4_SINB_PORT258;5:[!// 
M_CAN_1_CAN00_RXDG_PORT258;6:[!// 
M_CAN_9_CAN20_RXDC_PORT258;7:[!// 
GTM_TOUT147_PORT258;8:[!// 
EMIOS_EMIOS_0_PORT258;9:[!// 
GTM_TIM5_IN5_10_PORT259;1:[!// 
GTM_TIM3_IN6_13_PORT259;2:[!// 
GTM_TIM2_IN5_9_PORT259;3:[!// 
DSPI4_DSPI4_SCK_IN_PORT259;6:[!// 
GTM_TOUT148_PORT259;4:[!// 
DSPI4_DSPI4_SCK_OUT_PORT259;6:[!// 
EMIOS_EMIOS_1_PORT259;8:[!// 
GTM_TIM5_IN6_10_PORT260;1:[!// 
GTM_TIM3_IN7_12_PORT260;2:[!// 
GTM_TIM2_IN6_8_PORT260;3:[!// 
DSPI18_DSPI18_SIND_PORT260;4:[!// 
DSPI4_DSPI4_PCS0_IN_PORT260;7:[!// 
GTM_TOUT149_PORT260;5:[!// 
DSPI4_DSPI4_PCS0_OUT_PORT260;7:[!// 
DSPI18_DSPI18_SOUT_PORT260;8:[!// 
ACMP6_EVADC_FC6BFLOUT_PORT260;9:[!// 
EMIOS_EMIOS_2_PORT260;10:[!// 
GTM_TIM5_IN7_9_PORT261;1:[!// 
GTM_TIM4_IN7_12_PORT261;2:[!// 
GTM_TIM2_IN7_9_PORT261;3:[!// 
DSPI18_DSPI18_SIND_PORT261;4:[!// 
LINFLEX8_LIN8_RX_PORT261;5:[!// 
DSPI8_DSPI8_SINE_PORT261;6:[!// 
GTM_TOUT150_PORT261;7:[!// 
LINFLEX8_LIN8_TX_PORT261;8:[!// 
DSPI8_DSPI8_SOUT_PORT261;9:[!// 
DSPI18_DSPI18_SOUT_PORT261;10:[!// 
ACMP7_EVADC_FC7BFLOUT_PORT261;11:[!// 
EMIOS_EMIOS_3_PORT261;12:[!// 
SENT_SENT_SENT0A_PORT262;1:[!// 
EMIOS_EMIOS_3_PORT262;2:[!// 
SENT_SENT_SENT1A_PORT263;1:[!// 
EMIOS_EMIOS_4_PORT263;2:[!// 
SENT_SENT_SENT10A_PORT264;1:[!// 
SENT_SENT_SENT11A_PORT265;1:[!// 
SENT_SENT_SENT12A_PORT266;1:[!// 
SENT_SENT_SENT13A_PORT267;1:[!// 
SENT_SENT_SENT14A_PORT268;1:[!// 
SENT_SENT_SENT15A_PORT269;1:[!// 
SENT_SENT_SENT2A_PORT270;1:[!// 
EMIOS_EMIOS_4_PORT270;2:[!// 
SENT_SENT_SENT3A_PORT271;1:[!// 
EMIOS_EMIOS_5_PORT271;2:[!// 
SENT_SENT_SENT4A_PORT272;1:[!// 
EMIOS_EMIOS_5_PORT272;2:[!// 
SENT_SENT_SENT5A_PORT273;1:[!// 
EMIOS_EMIOS_17_PORT273;2:[!// 
SENT_SENT_SENT6A_PORT274;1:[!// 
EMIOS_EMIOS_18_PORT274;2:[!// 
SENT_SENT_SENT7A_PORT275;1:[!// 
EMIOS_EMIOS_18_PORT275;2:[!// 
SENT_SENT_SENT8A_PORT276;1:[!// 
EMIOS_EMIOS_19_PORT276;2:[!// 
SENT_SENT_SENT9A_PORT277;1:[!// 
EMIOS_EMIOS_19_PORT277;2:[!// 
SENT_SENT_SENT16A_PORT278;1:[!// 
SENT_SENT_SENT17A_PORT279;1:[!// 
SENT_SENT_SENT18A_PORT280;1:[!// 
SENT_SENT_SENT19A_PORT281;1:[!// 
SENT_SENT_SENT20A_PORT282;1:[!// 
SENT_SENT_SENT21A_PORT283;1:[!// 
SENT_SENT_SENT22A_PORT284;1:[!// 
SENT_SENT_SENT23A_PORT285;1:[!// 
SENT_SENT_SENT24A_PORT286;1:[!// 
GPIO_AN0_OUT_PORT287;0:[!// 
GPIO_AN0_IN_PORT287;0:[!// 
GPIO_AN1_OUT_PORT288;0:[!// 
GPIO_AN1_IN_PORT288;0:[!// 
GPIO_AN2_OUT_PORT289;0:[!// 
GPIO_AN2_IN_PORT289;0:[!// 
GPIO_AN3_OUT_PORT290;0:[!// 
GPIO_AN3_IN_PORT290;0:[!// 
GPIO_AN4_OUT_PORT291;0:[!// 
GPIO_AN4_IN_PORT291;0:[!// 
GPIO_AN5_OUT_PORT292;0:[!// 
GPIO_AN5_IN_PORT292;0:[!// 
GPIO_AN6_OUT_PORT293;0:[!// 
GPIO_AN6_IN_PORT293;0:[!// 
GPIO_AN7_OUT_PORT294;0:[!// 
GPIO_AN7_IN_PORT294;0:[!// 
GPIO_AN8_OUT_PORT295;0:[!// 
GPIO_AN8_IN_PORT295;0:[!// 
GPIO_AN9_OUT_PORT296;0:[!// 
GPIO_AN9_IN_PORT296;0:[!// 
GPIO_AN10_OUT_PORT297;0:[!// 
GPIO_AN10_IN_PORT297;0:[!// 
GPIO_AN11_OUT_PORT298;0:[!// 
GPIO_AN11_IN_PORT298;0:[!// 
GPIO_AN12_OUT_PORT299;0:[!// 
GPIO_AN12_IN_PORT299;0:[!// 
GPIO_AN13_OUT_PORT300;0:[!// 
GPIO_AN13_IN_PORT300;0:[!// 
GPIO_AN14_OUT_PORT301;0:[!// 
GPIO_AN14_IN_PORT301;0:[!// 
GPIO_AN15_OUT_PORT302;0:[!// 
GPIO_AN15_IN_PORT302;0:[!// 
GPIO_AN16_OUT_PORT303;0:[!// 
GPIO_AN16_IN_PORT303;0:[!// 
GPIO_AN20_OUT_PORT304;0:[!// 
GPIO_AN20_IN_PORT304;0:[!// 
GPIO_AN21_OUT_PORT305;0:[!// 
GPIO_AN21_IN_PORT305;0:[!// 
GPIO_AN22_OUT_PORT306;0:[!// 
GPIO_AN22_IN_PORT306;0:[!// 
GPIO_AN23_OUT_PORT307;0:[!// 
GPIO_AN23_IN_PORT307;0:[!// 
GPIO_AN30_OUT_PORT308;0:[!// 
GPIO_AN30_IN_PORT308;0:[!// 
GPIO_AN31_OUT_PORT309;0:[!// 
GPIO_AN31_IN_PORT309;0:[!// 
GPIO_AN34_OUT_PORT310;0:[!// 
GPIO_AN34_IN_PORT310;0:[!// 
GPIO_AN35_OUT_PORT311;0:[!// 
GPIO_AN35_IN_PORT311;0:[!// 
GPIO_AN40_OUT_PORT312;0:[!// 
GPIO_AN40_IN_PORT312;0:[!// 
GPIO_AN41_OUT_PORT313;0:[!// 
GPIO_AN41_IN_PORT313;0:[!// 
GPIO_AN42_OUT_PORT314;0:[!// 
GPIO_AN42_IN_PORT314;0:[!// 
GPIO_AN43_OUT_PORT315;0:[!// 
GPIO_AN43_IN_PORT315;0:[!// 
GPIO_AN44_OUT_PORT316;0:[!// 
GPIO_AN44_IN_PORT316;0:[!// 
GPIO_AN45_OUT_PORT317;0:[!// 
GPIO_AN45_IN_PORT317;0:[!// 
GPIO_AN46_OUT_PORT318;0:[!// 
GPIO_AN46_IN_PORT318;0:[!// 
GPIO_AN47_OUT_PORT319;0:[!// 
GPIO_AN47_IN_PORT319;0:[!// 
GPIO_AN48_OUT_PORT320;0:[!// 
GPIO_AN48_IN_PORT320;0:[!// 
GPIO_AN49_OUT_PORT321;0:[!// 
GPIO_AN49_IN_PORT321;0:[!// 
GPIO_AN50_OUT_PORT322;0:[!// 
GPIO_AN50_IN_PORT322;0:[!// 
GPIO_AN51_OUT_PORT323;0:[!// 
GPIO_AN51_IN_PORT323;0:[!// 
GPIO_AN52_OUT_PORT324;0:[!// 
GPIO_AN52_IN_PORT324;0:[!// 
GPIO_AN53_OUT_PORT325;0:[!// 
GPIO_AN53_IN_PORT325;0:[!// 
GPIO_AN56_OUT_PORT326;0:[!// 
GPIO_AN56_IN_PORT326;0:[!// 
GPIO_AN57_OUT_PORT327;0:[!// 
GPIO_AN57_IN_PORT327;0:[!// 
GPIO_AN58_OUT_PORT328;0:[!// 
GPIO_AN58_IN_PORT328;0:[!// 
GPIO_AN59_OUT_PORT329;0:[!// 
GPIO_AN59_IN_PORT329;0:[!// 
GPIO_AN60_OUT_PORT330;0:[!// 
GPIO_AN60_IN_PORT330;0:[!// 
GPIO_AN61_OUT_PORT331;0:[!// 
GPIO_AN61_IN_PORT331;0:[!// 
GPIO_AN65_OUT_PORT332;0:[!// 
GPIO_AN65_IN_PORT332;0:[!// 
GPIO_AN66_OUT_PORT333;0:[!// 
GPIO_AN66_IN_PORT333;0:[!// 
GPIO_AN72_OUT_PORT334;0:[!// 
GPIO_AN72_IN_PORT334;0:[!// 
GPIO_AN73_OUT_PORT335;0:[!// 
GPIO_AN73_IN_PORT335;0:[!// 
[!ENDVAR!] 







[!VAR "PinAbstractionModes_1"!]
#define    PORT0_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT0_GTM_TIM5_IN4_10        (PORT_ALT1_FUNC_MODE) 
#define    PORT0_GTM_TIM3_IN0_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT0_GTM_TIM2_IN0_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT0_EMIOS_emios_odis        (PORT_ALT4_FUNC_MODE) 
#define    PORT0_GMAC_GETH_MDIOA        (PORT_ALT7_FUNC_MODE) 
#define    PORT0_DSPI3_DSPI3_SCK_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT0_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT0_GTM_TOUT9        (PORT_ALT8_FUNC_MODE) 
#define    PORT0_DSPI3_DSPI3_SCK_OUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT0_LINFLEX3_LIN3_TX        (PORT_ALT11_FUNC_MODE) 
#define    PORT0_DSPI3_DSPI3_SOUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT0_M_CAN_5_CAN10_TXD        (PORT_ALT13_FUNC_MODE) 
#define    PORT0_EMIOS_EMIOS_20        (PORT_ALT14_FUNC_MODE) 
#define    PORT0_GMAC_GETH_MDIO        (PORT_ALT7_FUNC_MODE) 
#define    PORT1_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT1_GTM_TIM5_IN5_11        (PORT_ALT1_FUNC_MODE) 
#define    PORT1_GTM_TIM3_IN1_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT1_GTM_TIM2_IN1_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT1_EMIOS_EMIOS_0        (PORT_ALT4_FUNC_MODE) 
#define    PORT1_LINFLEX3_LIN3_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT1_DSPI3_DSPI3_SINE        (PORT_ALT6_FUNC_MODE) 
#define    PORT1_M_CAN_5_CAN10_RXDA        (PORT_ALT8_FUNC_MODE) 
#define    PORT1_PSI5_PSI5_RX0A        (PORT_ALT9_FUNC_MODE) 
#define    PORT1_EMIOS_EMIOS_6_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT1_SENT_SENT_SENT0B        (PORT_ALT11_FUNC_MODE) 
#define    PORT1_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT1_GTM_TOUT10        (PORT_ALT14_FUNC_MODE) 
#define    PORT1_LINFLEX3_LIN3_TX        (PORT_ALT15_FUNC_MODE) 
#define    PORT1_DSPI3_DSPI3_SOUT        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT1_SENT_SENT_SPC0        (PORT_ALT11_FUNC_MODE) 
#define    PORT1_EMIOS_EMIOS_6_OUT        (PORT_INPUT2_MODE) 
#define    PORT2_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT2_GTM_TIM5_IN6_11        (PORT_ALT1_FUNC_MODE) 
#define    PORT2_GTM_TIM3_IN1_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT2_GTM_TIM2_IN1_2        (PORT_ALT3_FUNC_MODE) 
#define    PORT2_SENT_SENT_SENT1B        (PORT_ALT6_FUNC_MODE) 
#define    PORT2_DSPI3_DSPI3_SCK_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT2_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT2_GTM_TOUT11        (PORT_ALT8_FUNC_MODE) 
#define    PORT2_DSPI3_DSPI3_SCK_OUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT2_M_CAN_10_CAN21_TXD        (PORT_ALT11_FUNC_MODE) 
#define    PORT2_PSI5_PSI5_TX0        (PORT_ALT12_FUNC_MODE) 
#define    PORT2_M_CAN_4_CAN03_TXD        (PORT_ALT13_FUNC_MODE) 
#define    PORT2_DSPI19_DSPI19_PCS4        (PORT_ALT14_FUNC_MODE) 
#define    PORT2_EMIOS_EMIOS_7        (PORT_ALT15_FUNC_MODE) 
#define    PORT3_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT3_GTM_TIM5_IN7_10        (PORT_ALT1_FUNC_MODE) 
#define    PORT3_GTM_TIM3_IN2_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT3_GTM_TIM2_IN2_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT3_EMIOS_EMIOS_1        (PORT_ALT4_FUNC_MODE) 
#define    PORT3_SAR_ADC_SDADC_EDSADC_ITR5F        (PORT_ALT6_FUNC_MODE) 
#define    PORT3_PSI5_PSI5_RX1A        (PORT_ALT7_FUNC_MODE) 
#define    PORT3_M_CAN_4_CAN03_RXDA        (PORT_ALT8_FUNC_MODE) 
#define    PORT3_M_CAN_10_CAN21_RXDA        (PORT_ALT9_FUNC_MODE) 
#define    PORT3_PSI5S_PSI5S_RXA        (PORT_ALT10_FUNC_MODE) 
#define    PORT3_SENT_SENT_SENT2B        (PORT_ALT11_FUNC_MODE) 
#define    PORT3_EMIOS_EMIOS_7        (PORT_ALT12_FUNC_MODE) 
#define    PORT3_DSPI3_DSPI3_PCS0_IN        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT3_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT3_GTM_TOUT12        (PORT_ALT14_FUNC_MODE) 
#define    PORT3_DSPI3_DSPI3_PCS0_OUT        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT3_SENT_SENT_SPC2        (PORT_ALT11_FUNC_MODE) 
#define    PORT3_EMIOS_EMIOS_16        (PORT_INPUT1_MODE) 
#define    PORT4_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT4_GTM_TIM6_IN4_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT4_GTM_TIM3_IN3_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT4_GTM_TIM2_IN3_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT4_SENT_SENT_SENT3B        (PORT_ALT5_FUNC_MODE) 
#define    PORT4_LINFLEX10_LIN10_RX        (PORT_ALT8_FUNC_MODE) 
#define    PORT4_DSPI0_DSPI0_SINA        (PORT_ALT9_FUNC_MODE) 
#define    PORT4_GTM_DTMA5_0        (PORT_ALT10_FUNC_MODE) 
#define    PORT4_GTM_DTMT3_0        (PORT_ALT11_FUNC_MODE) 
#define    PORT4_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT4_GTM_TOUT13        (PORT_ALT13_FUNC_MODE) 
#define    PORT4_PSI5S_PSI5S_TX        (PORT_ALT14_FUNC_MODE) 
#define    PORT4_M_CAN_6_CAN11_TXD        (PORT_ALT15_FUNC_MODE) 
#define    PORT4_PSI5_PSI5_TX1        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT4_EVADC_FC4BFLOUT        (PORT_ANALOG_INPUT_MODE) 
#define    PORT4_SENT_SENT_SPC3        (PORT_ALT5_FUNC_MODE) 
#define    PORT4_EMIOS_EMIOS_17        (PORT_INPUT1_MODE) 
#define    PORT5_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT5_GTM_TIM3_IN4_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT5_GTM_TIM3_IN0_11        (PORT_ALT2_FUNC_MODE) 
#define    PORT5_GTM_TIM2_IN4_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT5_EMIOS_EMIOS_2        (PORT_ALT4_FUNC_MODE) 
#define    PORT5_DSPI10_DSPI10_PCS0_IN        (PORT_ALT5_FUNC_MODE) 
#define    PORT5_PSI5_PSI5_RX2A        (PORT_ALT6_FUNC_MODE) 
#define    PORT5_EMIOS_EMIOS_16        (PORT_ALT7_FUNC_MODE) 
#define    PORT5_SENT_SENT_SENT4B        (PORT_ALT8_FUNC_MODE) 
#define    PORT5_M_CAN_6_CAN11_RXDB        (PORT_ALT9_FUNC_MODE) 
#define    PORT5_GTM_DTMT1_1        (PORT_ALT10_FUNC_MODE) 
#define    PORT5_GTM_DTMT4_2        (PORT_ALT11_FUNC_MODE) 
#define    PORT5_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT5_GTM_TOUT14        (PORT_ALT12_FUNC_MODE) 
#define    PORT5_DSPI19_DSPI19_PCS3        (PORT_ALT14_FUNC_MODE) 
#define    PORT5_DSPI10_DSPI10_PCS0_OUT        (PORT_ALT15_FUNC_MODE) 
#define    PORT5_ACMP0_EVADC_FC0BFLOUT        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT5_SENT_SENT_SPC4        (PORT_ALT8_FUNC_MODE) 
#define    PORT5_EMIOS_EMIOS_18        (PORT_ONLY_INPUT_MODE) 
#define    PORT6_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT6_GTM_TIM3_IN5_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT6_GTM_TIM3_IN1_14        (PORT_ALT2_FUNC_MODE) 
#define    PORT6_GTM_TIM2_IN5_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT6_SAR_ADC_SDADC_EDSADC_ITR4F        (PORT_ALT4_FUNC_MODE) 
#define    PORT6_SENT_SENT_SENT5B        (PORT_ALT6_FUNC_MODE) 
#define    PORT6_LINFLEX5_LIN5_RX        (PORT_ALT7_FUNC_MODE) 
#define    PORT6_DSPI5_DSPI5_SINA        (PORT_ALT8_FUNC_MODE) 
#define    PORT6_GTM_DTMA6_0        (PORT_ALT9_FUNC_MODE) 
#define    PORT6_GTM_DTMT3_1        (PORT_ALT10_FUNC_MODE) 
#define    PORT6_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT6_GTM_TOUT15        (PORT_ALT11_FUNC_MODE) 
#define    PORT6_ACMP5_EVADC_FC5BFLOUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT6_PSI5_PSI5_TX2        (PORT_ALT14_FUNC_MODE) 
#define    PORT6_SENT_SENT_SPC5        (PORT_ALT6_FUNC_MODE) 
#define    PORT6_EMIOS_19        (PORT_ANALOG_INPUT_MODE) 
#define    PORT7_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT7_GTM_TIM3_IN6_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT7_GTM_TIM3_IN2_11        (PORT_ALT2_FUNC_MODE) 
#define    PORT7_GTM_TIM2_IN6_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT7_EMIOS_EMIOS_6_IN        (PORT_ALT4_FUNC_MODE) 
#define    PORT7_SENT_SENT_SENT6B        (PORT_ALT5_FUNC_MODE) 
#define    PORT7_EMIOS_EMIOS_20        (PORT_ALT7_FUNC_MODE) 
#define    PORT7_EMIOS_EMIOS_17        (PORT_ALT8_FUNC_MODE) 
#define    PORT7_GTM_DTMT0_2        (PORT_ALT10_FUNC_MODE) 
#define    PORT7_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT7_GTM_TOUT16        (PORT_ALT12_FUNC_MODE) 
#define    PORT7_LINFLEX5_LIN5_TX        (PORT_ALT13_FUNC_MODE) 
#define    PORT7_DSPI5_DSPI5_SOUT        (PORT_ALT14_FUNC_MODE) 
#define    PORT7_ACMP2_EVADC_FC2BFLOUT        (PORT_ALT15_FUNC_MODE) 
#define    PORT7_SENT_SENT_SPC6        (PORT_ALT5_FUNC_MODE) 
#define    PORT7_EMIOS_EMIOS_6_OUT        (PORT_INPUT1_MODE) 
#define    PORT8_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT8_GTM_TIM3_IN7_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT8_GTM_TIM3_IN3_11        (PORT_ALT2_FUNC_MODE) 
#define    PORT8_GTM_TIM2_IN7_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT8_EMIOS_EMIOS_7        (PORT_ALT4_FUNC_MODE) 
#define    PORT8_SENT_SENT_SENT7B        (PORT_ALT5_FUNC_MODE) 
#define    PORT8_EMIOS_EMIOS_18        (PORT_ALT8_FUNC_MODE) 
#define    PORT8_LINFLEX10_LIN10_RX        (PORT_ALT10_FUNC_MODE) 
#define    PORT8_DSPI0_DSPI0_SINB        (PORT_ALT11_FUNC_MODE) 
#define    PORT8_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT8_GTM_TOUT17        (PORT_ALT13_FUNC_MODE) 
#define    PORT8_DSPI19_DSPI19_PCS6        (PORT_ALT14_FUNC_MODE) 
#define    PORT8_LINFLEX10_LIN10_TX        (PORT_ALT15_FUNC_MODE) 
#define    PORT8_DSPI0_DSPI0_SOUT        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT8_SENT_SENT_SPC7        (PORT_ALT5_FUNC_MODE) 
#define    PORT8_EMIOS_EMIOS_16        (PORT_INPUT1_MODE) 
#define    PORT9_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT9_GTM_TIM4_IN0_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT9_GTM_TIM1_IN0_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT9_GTM_TIM0_IN0_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT9_EMIOS_EMIOS_16        (PORT_ALT4_FUNC_MODE) 
#define    PORT9_SENT_SENT_SENT8B        (PORT_ALT5_FUNC_MODE) 
#define    PORT9_EMIOS_EMIOS_19        (PORT_ALT6_FUNC_MODE) 
#define    PORT9_SAR_ADC_SDADC_EDSADC_ITR3F        (PORT_ALT8_FUNC_MODE) 
#define    PORT9_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT9_GTM_TOUT18        (PORT_ALT13_FUNC_MODE) 
#define    PORT9_DSPI19_DSPI19_PCS7        (PORT_ALT14_FUNC_MODE) 
#define    PORT9_LIN4_TX        (PORT_ANALOG_INPUT_MODE) 
#define    PORT9_DSPI4_DSPI4_SOUT        (PORT_ONLY_INPUT_MODE) 
#define    PORT9_SENT_SENT_SPC8        (PORT_ALT5_FUNC_MODE) 
#define    PORT9_EMIOS_EMIOS_18        (PORT_INPUT2_MODE) 
#define    PORT10_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT10_GTM_TIM4_IN1_11        (PORT_ALT1_FUNC_MODE) 
#define    PORT10_GTM_TIM1_IN1_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT10_GTM_TIM0_IN1_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT10_SENT_SENT_SENT9B        (PORT_ALT4_FUNC_MODE) 
#define    PORT10_DSPI4_DSPI4_SCK_IN        (PORT_ALT9_FUNC_MODE) 
#define    PORT10_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT10_GTM_TOUT19        (PORT_ALT7_FUNC_MODE) 
#define    PORT10_DSPI4_DSPI4_SCK_OUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT10_SENT_SENT_SPC9        (PORT_ALT4_FUNC_MODE) 
#define    PORT10_EMIOS_EMIOS_21        (PORT_ALT11_FUNC_MODE) 
#define    PORT11_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT11_GTM_TIM4_IN2_11        (PORT_ALT1_FUNC_MODE) 
#define    PORT11_GTM_TIM1_IN2_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT11_GTM_TIM0_IN2_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT11_SENT_SENT_SENT10B        (PORT_ALT7_FUNC_MODE) 
#define    PORT11_DSPI4_DSPI4_PCS0_IN        (PORT_ALT11_FUNC_MODE) 
#define    PORT11_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT11_GTM_TOUT20        (PORT_ALT9_FUNC_MODE) 
#define    PORT11_DSPI4_DSPI4_PCS0_OUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT12_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT12_GTM_TIM4_IN3_11        (PORT_ALT1_FUNC_MODE) 
#define    PORT12_GTM_TIM1_IN3_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT12_GTM_TIM0_IN3_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT12_LINFLEX4_LIN4_RX        (PORT_ALT6_FUNC_MODE) 
#define    PORT12_DSPI4_DSPI4_SINA        (PORT_ALT7_FUNC_MODE) 
#define    PORT12_SENT_SENT_SENT11B        (PORT_ALT8_FUNC_MODE) 
#define    PORT12_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT12_GTM_TOUT21        (PORT_ALT10_FUNC_MODE) 
#define    PORT12_EMIOS_EMIOS_21        (PORT_ALT11_FUNC_MODE) 
#define    PORT13_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT13_GTM_TIM6_IN5_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT13_GTM_TIM5_IN0_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT13_GTM_TIM4_IN0_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT13_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT13_GTM_TOUT167        (PORT_ALT5_FUNC_MODE) 
#define    PORT14_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT14_GTM_TIM6_IN6_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT14_GTM_TIM5_IN7_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT14_GTM_TIM4_IN7_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT14_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT14_GTM_TOUT166        (PORT_ALT5_FUNC_MODE) 
#define    PORT15_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT15_GTM_TIM6_IN7_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT15_GTM_TIM5_IN1_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT15_GTM_TIM4_IN1_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT15_SAR_ADC_SDADC_EDSADC_ITR6F        (PORT_ALT4_FUNC_MODE) 
#define    PORT15_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT15_GTM_TOUT168        (PORT_ALT5_FUNC_MODE) 
#define    PORT16_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT16_GTM_TIM5_IN4_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT16_GTM_TIM4_IN4_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT16_GTM_TIM2_IN6_13        (PORT_ALT3_FUNC_MODE) 
#define    PORT16_M_CAN_10_CAN21_RXDE        (PORT_ALT4_FUNC_MODE) 
#define    PORT16_SAR_ADC_SDADC_EDSADC_ITR6E        (PORT_ALT5_FUNC_MODE) 
#define    PORT16_M_CAN_4_CAN03_RXDF        (PORT_ALT6_FUNC_MODE) 
#define    PORT16_LINFLEX6_LIN6_RX        (PORT_ALT7_FUNC_MODE) 
#define    PORT16_DSPI6_DSPI6_SINB        (PORT_ALT8_FUNC_MODE) 
#define    PORT16_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT16_GTM_TOUT155        (PORT_ALT9_FUNC_MODE) 
#define    PORT17_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT17_GTM_TIM5_IN1_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT17_GTM_TIM4_IN1_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT17_SAR_ADC_SDADC_EDSADC_ITR8E        (PORT_ALT3_FUNC_MODE) 
#define    PORT17_FLEXRAY1_ERAY1_RXDA1        (PORT_ALT4_FUNC_MODE) 
#define    PORT17_SENT_SENT_SENT15B        (PORT_ALT5_FUNC_MODE) 
#define    PORT17_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT17_GTM_TOUT159        (PORT_ALT6_FUNC_MODE) 
#define    PORT17_LINFLEX6_LIN6_TX        (PORT_ALT7_FUNC_MODE) 
#define    PORT17_DSPI6_DSPI6_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT18_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT18_GTM_TIM5_IN5_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT18_GTM_TIM4_IN5_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT18_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT18_GTM_TOUT156        (PORT_ALT4_FUNC_MODE) 
#define    PORT18_M_CAN_4_CAN03_TXD        (PORT_ALT5_FUNC_MODE) 
#define    PORT18_M_CAN_10_CAN21_TXD        (PORT_ALT6_FUNC_MODE) 
#define    PORT19_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT19_GTM_TIM4_IN5_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT19_GTM_TIM2_IN0_14        (PORT_ALT2_FUNC_MODE) 
#define    PORT19_GTM_TIM0_IN5_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT19_DSPI19_DSPI19_PCSB        (PORT_ALT4_FUNC_MODE) 
#define    PORT19_SAR_ADC_SDADC_EDSADC_ITR7F        (PORT_ALT5_FUNC_MODE) 
#define    PORT19_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT19_GTM_TOUT111        (PORT_ALT6_FUNC_MODE) 
#define    PORT19_M_CAN_2_CAN01_TXD        (PORT_ALT8_FUNC_MODE) 
#define    PORT20_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT20_GTM_TIM4_IN6_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT20_GTM_TIM2_IN1_14        (PORT_ALT2_FUNC_MODE) 
#define    PORT20_GTM_TIM0_IN6_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT20_M_CAN_2_CAN01_RXDC        (PORT_ALT4_FUNC_MODE) 
#define    PORT20_SAR_ADC_SDADC_EDSADC_ITR7E        (PORT_ALT5_FUNC_MODE) 
#define    PORT20_DSPI9_DSPI9_PCS0_IN        (PORT_ALT8_FUNC_MODE) 
#define    PORT20_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT20_GTM_TOUT112        (PORT_ALT6_FUNC_MODE) 
#define    PORT20_DSPI9_DSPI9_PCS0_OUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT21_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT21_GTM_TIM5_IN3_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT21_GTM_TIM2_IN3_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT21_GTM_TIM2_IN2_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT21_DSPI19_DSPI19_SINC        (PORT_ALT4_FUNC_MODE) 
#define    PORT21_LINFLEX9_LIN9_RX        (PORT_ALT6_FUNC_MODE) 
#define    PORT21_DSPI9_DSPI9_SINA        (PORT_ALT7_FUNC_MODE) 
#define    PORT21_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT21_GTM_TOUT113        (PORT_ALT8_FUNC_MODE) 
#define    PORT21_DSPI19_DSPI19_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT22_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT22_GTM_TIM5_IN6_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT22_GTM_TIM5_IN5_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT22_GTM_TIM2_IN5_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT22_DSPI19_DSPI19_SINC        (PORT_ALT4_FUNC_MODE) 
#define    PORT22_DSPI9_DSPI9_SCK_IN        (PORT_ALT8_FUNC_MODE) 
#define    PORT22_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT22_GTM_TOUT114        (PORT_ALT6_FUNC_MODE) 
#define    PORT22_DSPI9_DSPI9_SCK_OUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT22_DSPI19_DSPI19_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT23_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT23_GTM_TIM5_IN7_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT23_GTM_TIM2_IN7_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT23_DSPI19_DSPI19_SCKC        (PORT_ALT3_FUNC_MODE) 
#define    PORT23_SAR_ADC_SDADC_EDSADC_ITR8F        (PORT_ALT4_FUNC_MODE) 
#define    PORT23_LINFLEX9_LIN9_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT23_DSPI9_DSPI9_SINB        (PORT_ALT6_FUNC_MODE) 
#define    PORT23_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT23_GTM_TOUT115        (PORT_ALT7_FUNC_MODE) 
#define    PORT23_LINFLEX9_LIN9_TX        (PORT_ALT8_FUNC_MODE) 
#define    PORT23_DSPI9_DSPI9_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT23_DSPI19_DSPI19_SCK        (PORT_ALT10_FUNC_MODE) 
#define    PORT24_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT24_GTM_TIM5_IN4_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT24_GTM_TIM5_IN0_10        (PORT_ALT2_FUNC_MODE) 
#define    PORT24_GTM_TIM4_IN4_2        (PORT_ALT3_FUNC_MODE) 
#define    PORT24_M_CAN_1_CAN00_RXDF        (PORT_ALT4_FUNC_MODE) 
#define    PORT24_FLEXRAY1_ERAY1_RXDB1        (PORT_ALT5_FUNC_MODE) 
#define    PORT24_SENT_SENT_SENT17B        (PORT_ALT7_FUNC_MODE) 
#define    PORT24_LINFLEX0_LIN0_RX        (PORT_ALT8_FUNC_MODE) 
#define    PORT24_DSPI10_DSPI10_SINC        (PORT_ALT9_FUNC_MODE) 
#define    PORT24_M_CAN_9_CAN20_RXDE        (PORT_ALT10_FUNC_MODE) 
#define    PORT24_LINFLEX7_LIN7_RX        (PORT_ALT11_FUNC_MODE) 
#define    PORT24_DSPI7_DSPI7_SINB        (PORT_ALT12_FUNC_MODE) 
#define    PORT24_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT24_GTM_TOUT162        (PORT_ALT13_FUNC_MODE) 
#define    PORT24_ACMP4_EVADC_FC4BFLOUT        (PORT_ALT14_FUNC_MODE) 
#define    PORT25_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT25_GTM_TIM5_IN2_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT25_GTM_TIM5_IN1_11        (PORT_ALT2_FUNC_MODE) 
#define    PORT25_GTM_TIM4_IN2_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT25_SENT_SENT_SENT16B        (PORT_ALT5_FUNC_MODE) 
#define    PORT25_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT25_GTM_TOUT160        (PORT_ALT6_FUNC_MODE) 
#define    PORT25_LINFLEX7_LIN7_TX        (PORT_ALT7_FUNC_MODE) 
#define    PORT25_DSPI7_DSPI7_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT25_ACMP5_EVADC_FC5BFLOUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT26_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT26_GTM_TIM5_IN5_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT26_GTM_TIM5_IN2_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT26_GTM_TIM4_IN5_3        (PORT_ALT3_FUNC_MODE) 
#define    PORT26_SAR_ADC_SDADC_EDSADC_ITR9F        (PORT_ALT4_FUNC_MODE) 
#define    PORT26_SENT_SENT_SENT18B        (PORT_ALT5_FUNC_MODE) 
#define    PORT26_GTM_DTMT4_0        (PORT_ALT6_FUNC_MODE) 
#define    PORT26_GTM_DTMA6_1        (PORT_ALT7_FUNC_MODE) 
#define    PORT26_GTM_DTMT3_2        (PORT_ALT8_FUNC_MODE) 
#define    PORT26_DSPI7_DSPI7_SCK_IN        (PORT_ALT11_FUNC_MODE) 
#define    PORT26_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT26_GTM_TOUT163        (PORT_ALT9_FUNC_MODE) 
#define    PORT26_DSPI7_DSPI7_SCK_OUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT26_ACMP6_EVADC_FC6BFLOUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT27_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT27_GTM_TIM5_IN7_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT27_GTM_TIM5_IN3_11        (PORT_ALT2_FUNC_MODE) 
#define    PORT27_GTM_TIM4_IN7_2        (PORT_ALT3_FUNC_MODE) 
#define    PORT27_SAR_ADC_SDADC_EDSADC_ITR9E        (PORT_ALT4_FUNC_MODE) 
#define    PORT27_SENT_SENT_SENT19B        (PORT_ALT5_FUNC_MODE) 
#define    PORT27_GTM_DTMT4_1        (PORT_ALT6_FUNC_MODE) 
#define    PORT27_GTM_DTMA5_1        (PORT_ALT7_FUNC_MODE) 
#define    PORT27_GTM_DTMA6_2        (PORT_ALT8_FUNC_MODE) 
#define    PORT27_DSPI7_DSPI7_PCS0_IN        (PORT_ALT11_FUNC_MODE) 
#define    PORT27_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT27_GTM_TOUT165        (PORT_ALT9_FUNC_MODE) 
#define    PORT27_DSPI7_DSPI7_PCS0_OUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT27_ACMP7_EVADC_FC7BFLOUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT28_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT28_GTM_TIM6_IN0_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT28_GTM_TIM5_IN0_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT28_GTM_TIM4_IN0_2        (PORT_ALT3_FUNC_MODE) 
#define    PORT28_SAR_ADC_SDADC_EDSADC_ITR10F        (PORT_ALT5_FUNC_MODE) 
#define    PORT28_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT28_GTM_TOUT158        (PORT_ALT6_FUNC_MODE) 
#define    PORT28_LINFLEX7_LIN7_TX        (PORT_ALT7_FUNC_MODE) 
#define    PORT28_DSPI7_DSPI7_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT28_FLEXRAY1_ERAY1_TXDA        (PORT_ALT9_FUNC_MODE) 
#define    PORT29_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT29_GTM_TIM6_IN1_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT29_GTM_TIM5_IN3_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT29_GTM_TIM4_IN3_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT29_SAR_ADC_SDADC_EDSADC_ITR10E        (PORT_ALT5_FUNC_MODE) 
#define    PORT29_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT29_GTM_TOUT161        (PORT_ALT6_FUNC_MODE) 
#define    PORT29_LINFLEX0_LIN0_TX        (PORT_ALT7_FUNC_MODE) 
#define    PORT29_DSPI10_DSPI10_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT29_M_CAN_1_CAN00_TXD        (PORT_ALT9_FUNC_MODE) 
#define    PORT29_M_CAN_9_CAN20_TXD        (PORT_ALT10_FUNC_MODE) 
#define    PORT29_FLEXRAY1_ERAY1_TXDB        (PORT_ALT11_FUNC_MODE) 
#define    PORT30_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT30_GTM_TIM6_IN2_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT30_GTM_TIM5_IN6_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT30_GTM_TIM4_IN6_3        (PORT_ALT3_FUNC_MODE) 
#define    PORT30_SAR_ADC_SDADC_EDSADC_ITR11F        (PORT_ALT5_FUNC_MODE) 
#define    PORT30_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT30_GTM_TOUT164        (PORT_ALT6_FUNC_MODE) 
#define    PORT30_FLEXRAY1_ERAY1_TXENA        (PORT_ALT7_FUNC_MODE) 
#define    PORT31_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT31_GTM_TIM6_IN3_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT31_GTM_TIM5_IN6_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT31_GTM_TIM4_IN6_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT31_SAR_ADC_SDADC_EDSADC_ITR11E        (PORT_ALT6_FUNC_MODE) 
#define    PORT31_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT31_GTM_TOUT157        (PORT_ALT7_FUNC_MODE) 
#define    PORT32_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT32_GTM_TIM1_IN0_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT32_GTM_TIM0_IN0_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT32_EMIOS_EMIOS_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT32_LINFLEX2_LIN2_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT32_DSPI2_DSPI2_SING        (PORT_ALT5_FUNC_MODE) 
#define    PORT32_EMIOS_EMIOS_0_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT32_GTM_DTMA0_0        (PORT_ALT8_FUNC_MODE) 
#define    PORT32_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT32_GTM_TOUT0        (PORT_ALT9_FUNC_MODE) 
#define    PORT32_LINFLEX2_LIN2_TX        (PORT_ALT10_FUNC_MODE) 
#define    PORT32_DSPI2_DSPI2_SOUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT32_DSPI19_DSPI19_PCS1        (PORT_ALT12_FUNC_MODE) 
#define    PORT32_M_CAN_1_CAN00_TXD        (PORT_ALT14_FUNC_MODE) 
#define    PORT32_FLEXRAY0_ERAY0_TXDA        (PORT_ALT15_FUNC_MODE) 
#define    PORT32_EMIOS_EMIOS_0_OUT        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT33_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT33_GTM_TIM1_IN1_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT33_GTM_TIM0_IN1_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT33_FLEXRAY0_ERAY0_RXDA2        (PORT_ALT3_FUNC_MODE) 
#define    PORT33_LINFLEX2_LIN2_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT33_DSPI2_DSPI2_SINB        (PORT_ALT5_FUNC_MODE) 
#define    PORT33_M_CAN_1_CAN00_RXDA        (PORT_ALT6_FUNC_MODE) 
#define    PORT33_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT33_GTM_TOUT1        (PORT_ALT8_FUNC_MODE) 
#define    PORT33_DSPI20_DSPI20_PCS7        (PORT_ALT9_FUNC_MODE) 
#define    PORT33_DSPI19_DSPI19_PCS2        (PORT_ALT10_FUNC_MODE) 
#define    PORT33_EMIOS_EMIOS_1        (PORT_ALT12_FUNC_MODE) 
#define    PORT34_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT34_GTM_TIM1_IN2_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT34_GTM_TIM0_IN2_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT34_EMIOS_EMIOS_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT34_EMIOS_EMIOS_1        (PORT_ALT4_FUNC_MODE) 
#define    PORT34_SENT_SENT_SENT14B        (PORT_ALT5_FUNC_MODE) 
#define    PORT34_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT34_GTM_TOUT2        (PORT_ALT6_FUNC_MODE) 
#define    PORT34_LINFLEX1_LIN1_TX        (PORT_ALT7_FUNC_MODE) 
#define    PORT34_DSPI1_DSPI1_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT34_DSPI19_DSPI19_PCS3        (PORT_ALT9_FUNC_MODE) 
#define    PORT34_PSI5_PSI5_TX0        (PORT_ALT10_FUNC_MODE) 
#define    PORT34_M_CAN_3_CAN02_TXD        (PORT_ALT11_FUNC_MODE) 
#define    PORT34_FLEXRAY0_ERAY0_TXDB        (PORT_ALT12_FUNC_MODE) 
#define    PORT34_EMIOS_EMIOS_2        (PORT_ALT13_FUNC_MODE) 
#define    PORT35_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT35_GTM_TIM1_IN3_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT35_GTM_TIM0_IN3_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT35_FLEXRAY0_ERAY0_RXDB2        (PORT_ALT4_FUNC_MODE) 
#define    PORT35_M_CAN_3_CAN02_RXDB        (PORT_ALT5_FUNC_MODE) 
#define    PORT35_LINFLEX1_LIN1_RX        (PORT_ALT6_FUNC_MODE) 
#define    PORT35_DSPI1_DSPI1_SING        (PORT_ALT7_FUNC_MODE) 
#define    PORT35_DSPI13_DSPI13_SIN        (PORT_ALT8_FUNC_MODE) 
#define    PORT35_PSI5_PSI5_RX0B        (PORT_ALT9_FUNC_MODE) 
#define    PORT35_SENT_SENT_SENT13B        (PORT_ALT10_FUNC_MODE) 
#define    PORT35_DSPI2_DSPI2_PCS0_IN        (PORT_ALT13_FUNC_MODE) 
#define    PORT35_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT35_GTM_TOUT3        (PORT_ALT11_FUNC_MODE) 
#define    PORT35_DSPI2_DSPI2_PCS0_OUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT35_DSPI19_DSPI19_PCS4        (PORT_ALT14_FUNC_MODE) 
#define    PORT35_EMIOS_EMIOS_3        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT36_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT36_GTM_TIM1_IN4_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT36_GTM_TIM0_IN4_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT36_EMIOS_EMIOS_16        (PORT_ALT3_FUNC_MODE) 
#define    PORT36_DSPI19_DSPI19_PCSA        (PORT_ALT5_FUNC_MODE) 
#define    PORT36_EMIOS_EMIOS_2        (PORT_ALT6_FUNC_MODE) 
#define    PORT36_I2C0_I2C0_SDAA        (PORT_ALT7_FUNC_MODE) 
#define    PORT36_M_CAN_6_CAN11_RXDA        (PORT_ALT8_FUNC_MODE) 
#define    PORT36_TTCAN0_CAN0_ECTT1        (PORT_ALT9_FUNC_MODE) 
#define    PORT36_SENT_SENT_SENT12B        (PORT_ALT10_FUNC_MODE) 
#define    PORT36_DSPI2_DSPI2_SCK_IN        (PORT_ALT13_FUNC_MODE) 
#define    PORT36_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT36_GTM_TOUT4        (PORT_ALT11_FUNC_MODE) 
#define    PORT36_DSPI2_DSPI2_SCK_OUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT36_DSPI19_DSPI19_PCS0        (PORT_ALT14_FUNC_MODE) 
#define    PORT36_PSI5S_PSI5S_CLK        (PORT_ALT15_FUNC_MODE) 
#define    PORT36_I2C0_I2C0_SDA        (PORT_ALT7_FUNC_MODE) 
#define    PORT36_ERAY0_TXENA        (PORT_ANALOG_INPUT_MODE) 
#define    PORT36_EMIOS_EMIOS_4        (PORT_ONLY_INPUT_MODE) 
#define    PORT37_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT37_GTM_TIM1_IN5_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT37_GTM_TIM0_IN5_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT37_I2C0_I2C0_SCLA        (PORT_ALT4_FUNC_MODE) 
#define    PORT37_PSI5_PSI5_RX1B        (PORT_ALT5_FUNC_MODE) 
#define    PORT37_PSI5S_PSI5S_RXB        (PORT_ALT6_FUNC_MODE) 
#define    PORT37_DSPI19_DSPI19_SINA        (PORT_ALT7_FUNC_MODE) 
#define    PORT37_SENT_SENT_SENT3C        (PORT_ALT8_FUNC_MODE) 
#define    PORT37_TTCAN0_CAN0_ECTT2        (PORT_ALT9_FUNC_MODE) 
#define    PORT37_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT37_GTM_TOUT5        (PORT_ALT10_FUNC_MODE) 
#define    PORT37_M_CAN_6_CAN11_TXD        (PORT_ALT11_FUNC_MODE) 
#define    PORT37_DSPI19_DSPI19_SOUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT37_I2C0_I2C0_SCL        (PORT_ALT4_FUNC_MODE) 
#define    PORT37_FLEXRAY0_ERAY0_TXENB        (PORT_ALT15_FUNC_MODE) 
#define    PORT37_EMIOS_EMIOS_5        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT38_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT38_GTM_TIM3_IN0_10        (PORT_ALT1_FUNC_MODE) 
#define    PORT38_GTM_TIM1_IN6_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT38_GTM_TIM0_IN6_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT38_EMIOS_EMIOS_0_IN        (PORT_ALT4_FUNC_MODE) 
#define    PORT38_SENT_SENT_SENT2C        (PORT_ALT5_FUNC_MODE) 
#define    PORT38_SAR_ADC_SDADC_EDSADC_ITR5E        (PORT_ALT7_FUNC_MODE) 
#define    PORT38_EMIOS_EMIOS_21        (PORT_ALT8_FUNC_MODE) 
#define    PORT38_EMIOS_EMIOS_3        (PORT_ALT9_FUNC_MODE) 
#define    PORT38_DSPI19_DSPI19_SINA        (PORT_ALT11_FUNC_MODE) 
#define    PORT38_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT38_GTM_TOUT6        (PORT_ALT13_FUNC_MODE) 
#define    PORT38_PSI5S_PSI5S_TX        (PORT_ALT14_FUNC_MODE) 
#define    PORT38_DSPI19_DSPI19_SOUT        (PORT_ALT15_FUNC_MODE) 
#define    PORT38_PSI5_PSI5_TX1        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT38_EMIOS_EMIOS_0_OUT        (PORT_ONLY_INPUT_MODE) 
#define    PORT39_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT39_GTM_TIM3_IN1_10        (PORT_ALT1_FUNC_MODE) 
#define    PORT39_GTM_TIM1_IN7_1        (PORT_ALT2_FUNC_MODE) 
#define    PORT39_GTM_TIM0_IN7_1        (PORT_ALT3_FUNC_MODE) 
#define    PORT39_EMIOS_EMIOS_1        (PORT_ALT4_FUNC_MODE) 
#define    PORT39_SENT_SENT_SENT1C        (PORT_ALT5_FUNC_MODE) 
#define    PORT39_SAR_ADC_SDADC_EDSADC_ITR4E        (PORT_ALT7_FUNC_MODE) 
#define    PORT39_PSI5_PSI5_RX2B        (PORT_ALT9_FUNC_MODE) 
#define    PORT39_EMIOS_EMIOS_4        (PORT_ALT10_FUNC_MODE) 
#define    PORT39_DSPI19_DSPI19_SCKA        (PORT_ALT11_FUNC_MODE) 
#define    PORT39_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT39_GTM_TOUT7        (PORT_ALT13_FUNC_MODE) 
#define    PORT39_DSPI19_DSPI19_SCK        (PORT_ALT14_FUNC_MODE) 
#define    PORT39_SENT_SENT_SPC1        (PORT_ALT5_FUNC_MODE) 
#define    PORT39_EMIOS_EMIOS_2        (PORT_ONLY_INPUT_MODE) 
#define    PORT40_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT40_GTM_TIM3_IN2_10        (PORT_ALT1_FUNC_MODE) 
#define    PORT40_GTM_TIM3_IN0_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT40_GTM_TIM2_IN0_2        (PORT_ALT3_FUNC_MODE) 
#define    PORT40_EMIOS_EMIOS_2        (PORT_ALT4_FUNC_MODE) 
#define    PORT40_SENT_SENT_SENT0C        (PORT_ALT5_FUNC_MODE) 
#define    PORT40_EMIOS_EMIOS_5        (PORT_ALT6_FUNC_MODE) 
#define    PORT40_SAR_ADC_SDADC_EDSADC_ITR3E        (PORT_ALT8_FUNC_MODE) 
#define    PORT40_EMIOS_EMIOS_22        (PORT_ALT9_FUNC_MODE) 
#define    PORT40_GTM_DTMA0_1        (PORT_ALT12_FUNC_MODE) 
#define    PORT40_DSPI8_DSPI8_SCK_IN        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT40_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT40_GTM_TOUT8        (PORT_ALT13_FUNC_MODE) 
#define    PORT40_DSPI19_DSPI19_PCS5        (PORT_ALT14_FUNC_MODE) 
#define    PORT40_DSPI8_DSPI8_SCK_OUT        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT40_PSI5_TX2        (PORT_ANALOG_INPUT_MODE) 
#define    PORT40_GMAC_GETH_MDC        (PORT_INPUT1_MODE) 
#define    PORT40_EMIOS_EMIOS_4        (PORT_INPUT2_MODE) 
#define    PORT41_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT41_GTM_TIM4_IN2_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT41_GTM_TIM3_IN3_10        (PORT_ALT2_FUNC_MODE) 
#define    PORT41_GTM_TIM0_IN2_10        (PORT_ALT3_FUNC_MODE) 
#define    PORT41_SENT_SENT_SENT20B        (PORT_ALT4_FUNC_MODE) 
#define    PORT41_LINFLEX8_LIN8_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT41_DSPI8_DSPI8_SINA        (PORT_ALT6_FUNC_MODE) 
#define    PORT41_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT41_GTM_TOUT116        (PORT_ALT7_FUNC_MODE) 
#define    PORT41_LINFLEX2_LIN2_TX        (PORT_ALT8_FUNC_MODE) 
#define    PORT41_DSPI2_DSPI2_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT41_LINFLEX8_LIN8_TX        (PORT_ALT10_FUNC_MODE) 
#define    PORT41_DSPI8_DSPI8_SOUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT41_M_CAN_2_CAN01_TXD        (PORT_ALT12_FUNC_MODE) 
#define    PORT42_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT42_GTM_TIM4_IN3_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT42_GTM_TIM3_IN4_11        (PORT_ALT2_FUNC_MODE) 
#define    PORT42_GTM_TIM0_IN3_10        (PORT_ALT3_FUNC_MODE) 
#define    PORT42_LINFLEX2_LIN2_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT42_DSPI2_DSPI2_SINC        (PORT_ALT5_FUNC_MODE) 
#define    PORT42_M_CAN_2_CAN01_RXDE        (PORT_ALT6_FUNC_MODE) 
#define    PORT42_SENT_SENT_SENT21B        (PORT_ALT7_FUNC_MODE) 
#define    PORT42_LINFLEX8_LIN8_RX        (PORT_ALT8_FUNC_MODE) 
#define    PORT42_DSPI8_DSPI8_SINB        (PORT_ALT9_FUNC_MODE) 
#define    PORT42_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT42_GTM_TOUT117        (PORT_ALT10_FUNC_MODE) 
#define    PORT43_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT43_GTM_TIM4_IN4_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT43_GTM_TIM3_IN5_12        (PORT_ALT2_FUNC_MODE) 
#define    PORT43_GTM_TIM0_IN7_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT43_SENT_SENT_SENT22B        (PORT_ALT4_FUNC_MODE) 
#define    PORT43_DSPI8_DSPI8_PCS0_IN        (PORT_ALT7_FUNC_MODE) 
#define    PORT43_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT43_GTM_TOUT118        (PORT_ALT5_FUNC_MODE) 
#define    PORT43_DSPI8_DSPI8_PCS0_OUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT44_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT44_GTM_TIM5_IN0_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT44_GTM_TIM4_IN0_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT44_GTM_TIM3_IN6_12        (PORT_ALT3_FUNC_MODE) 
#define    PORT44_SAR_ADC_SDADC_EDSADC_ITR12F        (PORT_ALT5_FUNC_MODE) 
#define    PORT44_SENT_SENT_SENT23B        (PORT_ALT6_FUNC_MODE) 
#define    PORT44_DSPI6_DSPI6_PCS0_IN        (PORT_ALT11_FUNC_MODE) 
#define    PORT44_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT44_GTM_TOUT151        (PORT_ALT7_FUNC_MODE) 
#define    PORT44_DSPI19_DSPI19_PCS5        (PORT_ALT8_FUNC_MODE) 
#define    PORT44_DSPI20_DSPI20_PCS4        (PORT_ALT9_FUNC_MODE) 
#define    PORT44_DSPI6_DSPI6_PCS0_OUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT45_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT45_GTM_TIM5_IN2_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT45_GTM_TIM4_IN2_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT45_GTM_TIM3_IN7_11        (PORT_ALT3_FUNC_MODE) 
#define    PORT45_SAR_ADC_SDADC_EDSADC_ITR12E        (PORT_ALT5_FUNC_MODE) 
#define    PORT45_SENT_SENT_SENT24B        (PORT_ALT6_FUNC_MODE) 
#define    PORT45_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT45_GTM_TOUT153        (PORT_ALT7_FUNC_MODE) 
#define    PORT45_DSPI19_DSPI19_PCS7        (PORT_ALT8_FUNC_MODE) 
#define    PORT45_DSPI20_DSPI20_PCS6        (PORT_ALT9_FUNC_MODE) 
#define    PORT45_M_CAN_1_CAN00_TXD        (PORT_ALT10_FUNC_MODE) 
#define    PORT45_M_CAN_9_CAN20_TXD        (PORT_ALT11_FUNC_MODE) 
#define    PORT46_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT46_GTM_TIM5_IN3_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT46_GTM_TIM4_IN3_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT46_GTM_TIM2_IN4_14        (PORT_ALT3_FUNC_MODE) 
#define    PORT46_M_CAN_9_CAN20_RXDD        (PORT_ALT4_FUNC_MODE) 
#define    PORT46_M_CAN_1_CAN00_RXDH        (PORT_ALT5_FUNC_MODE) 
#define    PORT46_SAR_ADC_SDADC_EDSADC_ITR13F        (PORT_ALT7_FUNC_MODE) 
#define    PORT46_DSPI6_DSPI6_SCK_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT46_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT46_GTM_TOUT154        (PORT_ALT8_FUNC_MODE) 
#define    PORT46_DSPI6_DSPI6_SCK_OUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT47_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT47_GTM_TIM5_IN1_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT47_GTM_TIM4_IN1_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT47_GTM_TIM2_IN5_14        (PORT_ALT3_FUNC_MODE) 
#define    PORT47_SAR_ADC_SDADC_EDSADC_ITR13E        (PORT_ALT5_FUNC_MODE) 
#define    PORT47_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT47_GTM_TOUT152        (PORT_ALT6_FUNC_MODE) 
#define    PORT47_DSPI19_DSPI19_PCS6        (PORT_ALT7_FUNC_MODE) 
#define    PORT47_DSPI20_DSPI20_PCS5        (PORT_ALT8_FUNC_MODE) 
#define    PORT47_LINFLEX6_LIN6_TX        (PORT_ALT9_FUNC_MODE) 
#define    PORT47_DSPI6_DSPI6_SOUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT47_FLEXRAY1_ERAY1_TXENB        (PORT_ALT11_FUNC_MODE) 
#define    PORT48_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT48_GTM_TIM4_IN0_12        (PORT_ALT1_FUNC_MODE) 
#define    PORT48_GTM_TIM1_IN4_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT48_GTM_TIM0_IN4_2        (PORT_ALT3_FUNC_MODE) 
#define    PORT48_LINFLEX11_LIN11_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT48_DSPI12_DSPI12_SINA        (PORT_ALT6_FUNC_MODE) 
#define    PORT48_GMAC_GETH_RXERC        (PORT_ALT7_FUNC_MODE) 
#define    PORT48_GTM_DTMA5_2        (PORT_ALT8_FUNC_MODE) 
#define    PORT48_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT48_GTM_TOUT102        (PORT_ALT9_FUNC_MODE) 
#define    PORT48_LINFLEX11_LIN11_TX        (PORT_ALT10_FUNC_MODE) 
#define    PORT48_DSPI12_DSPI12_SOUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT48_ACMP6_EVADC_FC6BFLOUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT49_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT49_GTM_TIM4_IN4_12        (PORT_ALT1_FUNC_MODE) 
#define    PORT49_GTM_TIM1_IN1_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT49_GTM_TIM0_IN1_3        (PORT_ALT3_FUNC_MODE) 
#define    PORT49_DSPI17_DSPI17_SINA        (PORT_ALT5_FUNC_MODE) 
#define    PORT49_GTM_DTMT0_1        (PORT_ALT6_FUNC_MODE) 
#define    PORT49_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT49_GTM_TOUT103        (PORT_ALT7_FUNC_MODE) 
#define    PORT49_DSPI17_DSPI17_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT49_DSPI11_DSPI11_PCS1        (PORT_ALT10_FUNC_MODE) 
#define    PORT49_ACMP1_EVADC_FC1BFLOUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT50_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT50_GTM_TIM4_IN5_12        (PORT_ALT1_FUNC_MODE) 
#define    PORT50_GTM_TIM1_IN2_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT50_GTM_TIM0_IN2_3        (PORT_ALT3_FUNC_MODE) 
#define    PORT50_M_CAN_3_CAN02_RXDE        (PORT_ALT4_FUNC_MODE) 
#define    PORT50_DSPI11_DSPI11_SIN        (PORT_ALT5_FUNC_MODE) 
#define    PORT50_DSPI17_DSPI17_SCKA        (PORT_ALT6_FUNC_MODE) 
#define    PORT50_EMIOS_EMIOS_24        (PORT_ALT7_FUNC_MODE) 
#define    PORT50_GTM_DTMT2_2        (PORT_ALT9_FUNC_MODE) 
#define    PORT50_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT50_GTM_TOUT104        (PORT_ALT10_FUNC_MODE) 
#define    PORT50_DSPI17_DSPI17_SCK        (PORT_ALT11_FUNC_MODE) 
#define    PORT50_DSPI11_DSPI11_PCS0        (PORT_ALT12_FUNC_MODE) 
#define    PORT50_ACMP3_EVADC_FC3BFLOUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT51_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT51_GTM_TIM4_IN6_10        (PORT_ALT1_FUNC_MODE) 
#define    PORT51_GTM_TIM1_IN3_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT51_GTM_TIM0_IN3_3        (PORT_ALT3_FUNC_MODE) 
#define    PORT51_DSPI17_DSPI17_SINA        (PORT_ALT4_FUNC_MODE) 
#define    PORT51_EMIOS_EMIOS_23        (PORT_ALT6_FUNC_MODE) 
#define    PORT51_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT51_GTM_TOUT105        (PORT_ALT7_FUNC_MODE) 
#define    PORT51_DSPI17_DSPI17_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT51_DSPI11_DSPI11_PCS0        (PORT_ALT9_FUNC_MODE) 
#define    PORT51_M_CAN_3_CAN02_TXD        (PORT_ALT10_FUNC_MODE) 
#define    PORT52_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT52_GTM_TIM4_IN7_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT52_GTM_TIM1_IN6_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT52_GTM_TIM0_IN6_2        (PORT_ALT3_FUNC_MODE) 
#define    PORT52_DSPI17_DSPI17_SINC        (PORT_ALT4_FUNC_MODE) 
#define    PORT52_EMIOS_EMIOS_3        (PORT_ALT5_FUNC_MODE) 
#define    PORT52_EMIOS_EMIOS_21        (PORT_ALT6_FUNC_MODE) 
#define    PORT52_LINFLEX11_LIN11_RX        (PORT_ALT7_FUNC_MODE) 
#define    PORT52_DSPI12_DSPI12_SINB        (PORT_ALT8_FUNC_MODE) 
#define    PORT52_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT52_GTM_TOUT106        (PORT_ALT9_FUNC_MODE) 
#define    PORT52_DSPI17_DSPI17_SOUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT52_DSPI11_DSPI11_PCS0        (PORT_ALT12_FUNC_MODE) 
#define    PORT53_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT53_GTM_TIM4_IN3_13        (PORT_ALT1_FUNC_MODE) 
#define    PORT53_GTM_TIM1_IN2_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT53_GTM_TIM0_IN2_4        (PORT_ALT3_FUNC_MODE) 
#define    PORT53_M_CAN_9_CAN20_RXDA        (PORT_ALT5_FUNC_MODE) 
#define    PORT53_DSPI2_DSPI2_PCS0_IN        (PORT_ALT14_FUNC_MODE) 
#define    PORT53_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT53_GTM_TOUT107        (PORT_ALT7_FUNC_MODE) 
#define    PORT53_LINFLEX2_LIN2_TX        (PORT_ALT8_FUNC_MODE) 
#define    PORT53_DSPI2_DSPI2_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT53_EMIOS_EMIOS_23        (PORT_ALT12_FUNC_MODE) 
#define    PORT53_DSPI2_DSPI2_PCS0_OUT        (PORT_ALT14_FUNC_MODE) 
#define    PORT53_PSI5_PSI5_TX3        (PORT_ALT15_FUNC_MODE) 
#define    PORT54_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT54_GTM_TIM4_IN2_13        (PORT_ALT1_FUNC_MODE) 
#define    PORT54_GTM_TIM1_IN3_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT54_GTM_TIM0_IN3_4        (PORT_ALT3_FUNC_MODE) 
#define    PORT54_PSI5_PSI5_RX3C        (PORT_ALT4_FUNC_MODE) 
#define    PORT54_LINFLEX2_LIN2_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT54_DSPI2_DSPI2_SIND        (PORT_ALT6_FUNC_MODE) 
#define    PORT54_DSPI19_DSPI19_SINB        (PORT_ALT7_FUNC_MODE) 
#define    PORT54_DSPI2_DSPI2_SCK_IN        (PORT_ALT11_FUNC_MODE) 
#define    PORT54_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT54_GTM_TOUT108        (PORT_ALT9_FUNC_MODE) 
#define    PORT54_DSPI2_DSPI2_SCK_OUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT54_DSPI19_DSPI19_SOUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT54_EMIOS_EMIOS_22        (PORT_ALT13_FUNC_MODE) 
#define    PORT54_M_CAN_9_CAN20_TXD        (PORT_ALT14_FUNC_MODE) 
#define    PORT54_DSPI17_DSPI17_SOUT        (PORT_ALT15_FUNC_MODE) 
#define    PORT54_ACMP7_EVADC_FC7BFLOUT        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT55_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT55_GTM_TIM1_IN0_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT55_GTM_TIM0_IN0_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT55_DSPI19_DSPI19_SINB        (PORT_ALT5_FUNC_MODE) 
#define    PORT55_EMIOS_EMIOS_4        (PORT_ALT7_FUNC_MODE) 
#define    PORT55_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT55_GTM_TOUT109        (PORT_ALT8_FUNC_MODE) 
#define    PORT55_DSPI19_DSPI19_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT55_M_CAN_9_CAN20_TXD        (PORT_ALT10_FUNC_MODE) 
#define    PORT55_M_CAN_7_CAN12_TXD        (PORT_ALT11_FUNC_MODE) 
#define    PORT56_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT56_GTM_TIM4_IN0_13        (PORT_ALT1_FUNC_MODE) 
#define    PORT56_GTM_TIM1_IN5_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT56_GTM_TIM0_IN5_2        (PORT_ALT3_FUNC_MODE) 
#define    PORT56_M_CAN_7_CAN12_RXDB        (PORT_ALT4_FUNC_MODE) 
#define    PORT56_EMIOS_EMIOS_22        (PORT_ALT5_FUNC_MODE) 
#define    PORT56_DSPI19_DSPI19_SCKB        (PORT_ALT6_FUNC_MODE) 
#define    PORT56_EMIOS_EMIOS_5        (PORT_ALT8_FUNC_MODE) 
#define    PORT56_M_CAN_9_CAN20_RXDB        (PORT_ALT9_FUNC_MODE) 
#define    PORT56_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT56_GTM_TOUT110        (PORT_ALT11_FUNC_MODE) 
#define    PORT56_DSPI19_DSPI19_SCK        (PORT_ALT13_FUNC_MODE) 
#define    PORT57_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT57_GTM_TIM6_IN0_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT57_GTM_TIM4_IN1_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT57_GTM_TIM0_IN1_10        (PORT_ALT3_FUNC_MODE) 
#define    PORT57_SENT_SENT_SENT15C        (PORT_ALT4_FUNC_MODE) 
#define    PORT57_LINFLEX6_LIN6_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT57_DSPI6_DSPI6_SIND        (PORT_ALT6_FUNC_MODE) 
#define    PORT57_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT57_GTM_TOUT265        (PORT_ALT7_FUNC_MODE) 
#define    PORT58_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT58_GTM_TIM6_IN1_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT58_GTM_TIM4_IN2_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT58_GTM_TIM0_IN2_11        (PORT_ALT3_FUNC_MODE) 
#define    PORT58_SENT_SENT_SENT16C        (PORT_ALT4_FUNC_MODE) 
#define    PORT58_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT58_GTM_TOUT266        (PORT_ALT5_FUNC_MODE) 
#define    PORT58_LINFLEX6_LIN6_TX        (PORT_ALT6_FUNC_MODE) 
#define    PORT58_DSPI6_DSPI6_SOUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT59_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT59_GTM_TIM6_IN2_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT59_GTM_TIM4_IN5_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT59_GTM_TIM0_IN5_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT59_SENT_SENT_SENT19C        (PORT_ALT4_FUNC_MODE) 
#define    PORT59_DSPI6_DSPI6_SCK_IN        (PORT_ALT7_FUNC_MODE) 
#define    PORT59_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT59_GTM_TOUT269        (PORT_ALT5_FUNC_MODE) 
#define    PORT59_DSPI6_DSPI6_SCK_OUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT60_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT60_GTM_TIM6_IN3_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT60_GTM_TIM4_IN4_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT60_GTM_TIM0_IN4_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT60_SENT_SENT_SENT18C        (PORT_ALT4_FUNC_MODE) 
#define    PORT60_DSPI6_DSPI6_PCS0_IN        (PORT_ALT7_FUNC_MODE) 
#define    PORT60_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT60_GTM_TOUT268        (PORT_ALT5_FUNC_MODE) 
#define    PORT60_DSPI6_DSPI6_PCS0_OUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT61_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT61_GTM_TIM7_IN0_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT61_GTM_TIM4_IN3_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT61_GTM_TIM0_IN3_11        (PORT_ALT3_FUNC_MODE) 
#define    PORT61_SENT_SENT_SENT17C        (PORT_ALT4_FUNC_MODE) 
#define    PORT61_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT61_GTM_TOUT267        (PORT_ALT5_FUNC_MODE) 
#define    PORT62_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT62_GTM_TIM7_IN1_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT62_GTM_TIM4_IN6_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT62_GTM_TIM0_IN6_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT62_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT62_GTM_TOUT270        (PORT_ALT4_FUNC_MODE) 
#define    PORT63_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT63_GTM_TIM7_IN5_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT63_GTM_TIM4_IN0_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT63_GTM_TIM2_IN0_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT63_LINFLEX3_LIN3_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT63_DSPI3_DSPI3_SINB        (PORT_ALT5_FUNC_MODE) 
#define    PORT63_GTM_DTMA2_1        (PORT_ALT6_FUNC_MODE) 
#define    PORT63_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT63_GTM_TOUT119        (PORT_ALT7_FUNC_MODE) 
#define    PORT63_LINFLEX3_LIN3_TX        (PORT_ALT8_FUNC_MODE) 
#define    PORT63_DSPI3_DSPI3_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT63_M_CAN_6_CAN11_TXD        (PORT_ALT10_FUNC_MODE) 
#define    PORT63_GMAC_GETH_TXD3        (PORT_ALT11_FUNC_MODE) 
#define    PORT64_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT64_GTM_TIM7_IN6_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT64_GTM_TIM4_IN1_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT64_GTM_TIM2_IN1_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT64_DSPI3_DSPI3_SCK_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT64_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT64_GTM_TOUT120        (PORT_ALT4_FUNC_MODE) 
#define    PORT64_DSPI3_DSPI3_SCK_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT64_LINFLEX3_LIN3_TX        (PORT_ALT7_FUNC_MODE) 
#define    PORT64_DSPI3_DSPI3_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT64_M_CAN_7_CAN12_TXD        (PORT_ALT9_FUNC_MODE) 
#define    PORT64_GMAC_GETH_TXD2        (PORT_ALT10_FUNC_MODE) 
#define    PORT65_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT65_GTM_TIM3_IN1_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT65_GTM_TIM2_IN1_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT65_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT65_GTM_TOUT95        (PORT_ALT3_FUNC_MODE) 
#define    PORT65_DSPI16_DSPI16_PCS5        (PORT_ALT4_FUNC_MODE) 
#define    PORT65_DSPI17_DSPI17_PCS5        (PORT_ALT5_FUNC_MODE) 
#define    PORT65_DSPI11_DSPI11_PCS1        (PORT_ALT6_FUNC_MODE) 
#define    PORT65_GMAC_GETH_TXD1        (PORT_ALT7_FUNC_MODE) 
#define    PORT65_EMIOS_EMIOS_20        (PORT_ALT8_FUNC_MODE) 
#define    PORT66_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT66_GTM_TIM3_IN2_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT66_GTM_TIM2_IN2_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT66_DSPI11_DSPI11_SIN        (PORT_ALT3_FUNC_MODE) 
#define    PORT66_DSPI17_DSPI17_SINB        (PORT_ALT4_FUNC_MODE) 
#define    PORT66_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT66_GTM_TOUT96        (PORT_ALT5_FUNC_MODE) 
#define    PORT66_DSPI17_DSPI17_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT66_FLEXRAY0_ERAY0_TXDA        (PORT_ALT7_FUNC_MODE) 
#define    PORT66_GMAC_GETH_TXD0        (PORT_ALT8_FUNC_MODE) 
#define    PORT66_EMIOS_EMIOS_5        (PORT_ALT9_FUNC_MODE) 
#define    PORT67_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT67_GTM_TIM7_IN7_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT67_GTM_TIM4_IN2_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT67_GTM_TIM2_IN2_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT67_GMAC_GETH_RXCLKB        (PORT_ALT4_FUNC_MODE) 
#define    PORT67_DSPI3_DSPI3_SCK_IN        (PORT_ALT7_FUNC_MODE) 
#define    PORT67_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT67_GTM_TOUT121        (PORT_ALT5_FUNC_MODE) 
#define    PORT67_DSPI3_DSPI3_SCK_OUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT67_M_CAN_8_CAN13_TXD        (PORT_ALT8_FUNC_MODE) 
#define    PORT67_GMAC_GETH_TXER        (PORT_ALT9_FUNC_MODE) 
#define    PORT67_GMAC_GETH_TXCLK        (PORT_ALT10_FUNC_MODE) 
#define    PORT67_SSI0_SSI0_SCK        (PORT_ALT11_FUNC_MODE) 
#define    PORT68_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT68_GTM_TIM4_IN3_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT68_GTM_TIM2_IN3_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT68_GMAC_GETH_TXCLKA        (PORT_ALT3_FUNC_MODE) 
#define    PORT68_GMAC_GETH_GREFCLK        (PORT_ALT4_FUNC_MODE) 
#define    PORT68_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT68_GTM_TOUT122        (PORT_ALT5_FUNC_MODE) 
#define    PORT68_M_CAN_9_CAN20_TXD        (PORT_ALT6_FUNC_MODE) 
#define    PORT68_SSI0_SSI0_CS        (PORT_ALT7_FUNC_MODE) 
#define    PORT69_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT69_GTM_TIM3_IN3_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT69_GTM_TIM2_IN3_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT69_DSPI17_DSPI17_SCKB        (PORT_ALT3_FUNC_MODE) 
#define    PORT69_SSI0_SSI0_DATA0_IN        (PORT_ALT12_FUNC_MODE) 
#define    PORT69_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT69_GTM_TOUT97        (PORT_ALT4_FUNC_MODE) 
#define    PORT69_FLEXRAY0_ERAY0_TXENB        (PORT_ALT5_FUNC_MODE) 
#define    PORT69_DSPI17_DSPI17_SCK        (PORT_ALT6_FUNC_MODE) 
#define    PORT69_FLEXRAY0_ERAY0_TXENA        (PORT_ALT7_FUNC_MODE) 
#define    PORT69_GMAC_GETH_TXEN        (PORT_ALT9_FUNC_MODE) 
#define    PORT69_EMIOS_EMIOS_3        (PORT_ALT11_FUNC_MODE) 
#define    PORT69_SSI0_SSI0_DATA0_OUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT70_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT70_GTM_TIM4_IN4_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT70_GTM_TIM2_IN4_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT70_GMAC_GETH_RXD3A        (PORT_ALT3_FUNC_MODE) 
#define    PORT70_M_CAN_6_CAN11_RXDD        (PORT_ALT4_FUNC_MODE) 
#define    PORT70_SSI0_SSI0_DATA1_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT70_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT70_GTM_TOUT123        (PORT_ALT5_FUNC_MODE) 
#define    PORT70_SSI0_SSI0_DATA1_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT71_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT71_GTM_TIM4_IN5_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT71_GTM_TIM2_IN5_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT71_GMAC_GETH_RXD2A        (PORT_ALT3_FUNC_MODE) 
#define    PORT71_M_CAN_7_CAN12_RXDD        (PORT_ALT4_FUNC_MODE) 
#define    PORT71_SSI0_SSI0_DATA2_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT71_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT71_GTM_TOUT124        (PORT_ALT5_FUNC_MODE) 
#define    PORT71_SSI0_SSI0_DATA2_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT72_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT72_GTM_TIM3_IN4_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT72_GTM_TIM2_IN4_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT72_DSPI17_DSPI17_SINB        (PORT_ALT3_FUNC_MODE) 
#define    PORT72_FLEXRAY0_ERAY0_RXDA1        (PORT_ALT4_FUNC_MODE) 
#define    PORT72_GMAC_GETH_RXD1A        (PORT_ALT5_FUNC_MODE) 
#define    PORT72_SSI0_SSI0_DATA3_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT72_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT72_GTM_TOUT98        (PORT_ALT6_FUNC_MODE) 
#define    PORT72_DSPI17_DSPI17_SOUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT72_EMIOS_EMIOS_1        (PORT_ALT9_FUNC_MODE) 
#define    PORT72_SSI0_SSI0_DATA3_OUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT73_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT73_GTM_TIM3_IN5_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT73_GTM_TIM2_IN5_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT73_GTM_TIM2_IN0_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT73_M_CAN_4_CAN03_RXDD        (PORT_ALT4_FUNC_MODE) 
#define    PORT73_FLEXRAY0_ERAY0_RXDB1        (PORT_ALT5_FUNC_MODE) 
#define    PORT73_LINFLEX1_LIN1_RX        (PORT_ALT6_FUNC_MODE) 
#define    PORT73_DSPI1_DSPI1_SINE        (PORT_ALT7_FUNC_MODE) 
#define    PORT73_DSPI11_DSPI11_SIN        (PORT_ALT9_FUNC_MODE) 
#define    PORT73_GMAC_GETH_RXD0A        (PORT_ALT10_FUNC_MODE) 
#define    PORT73_DSPI17_DSPI17_PCSA        (PORT_ALT11_FUNC_MODE) 
#define    PORT73_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT73_GTM_TOUT99        (PORT_ALT12_FUNC_MODE) 
#define    PORT73_DSPI16_DSPI16_PCS3        (PORT_ALT13_FUNC_MODE) 
#define    PORT73_DSPI17_DSPI17_PCS3        (PORT_ALT14_FUNC_MODE) 
#define    PORT73_EMIOS_EMIOS_4        (PORT_ALT15_FUNC_MODE) 
#define    PORT73_SSI1_SSI1_SCK        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT74_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT74_GTM_TIM3_IN6_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT74_GTM_TIM3_IN0_14        (PORT_ALT2_FUNC_MODE) 
#define    PORT74_GTM_TIM2_IN6_2        (PORT_ALT3_FUNC_MODE) 
#define    PORT74_GMAC_GETH_RXDVA        (PORT_ALT5_FUNC_MODE) 
#define    PORT74_GMAC_GETH_CRSB        (PORT_ALT6_FUNC_MODE) 
#define    PORT74_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT74_GTM_TOUT100        (PORT_ALT8_FUNC_MODE) 
#define    PORT74_DSPI16_DSPI16_PCS4        (PORT_ALT9_FUNC_MODE) 
#define    PORT74_DSPI17_DSPI17_PCS4        (PORT_ALT10_FUNC_MODE) 
#define    PORT74_DSPI11_DSPI11_PCS0        (PORT_ALT11_FUNC_MODE) 
#define    PORT74_FLEXRAY0_ERAY0_TXENB        (PORT_ALT12_FUNC_MODE) 
#define    PORT74_EMIOS_EMIOS_2        (PORT_ALT13_FUNC_MODE) 
#define    PORT74_SSI1_SSI1_CS        (PORT_ALT14_FUNC_MODE) 
#define    PORT75_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT75_GTM_TIM3_IN7_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT75_GTM_TIM2_IN7_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT75_GMAC_GETH_REFCLKA        (PORT_ALT3_FUNC_MODE) 
#define    PORT75_GMAC_GETH_TXCLKB        (PORT_ALT4_FUNC_MODE) 
#define    PORT75_GMAC_GETH_RXCLKA        (PORT_ALT5_FUNC_MODE) 
#define    PORT75_SSI1_SSI1_DATA0_IN        (PORT_ALT14_FUNC_MODE) 
#define    PORT75_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT75_GTM_TOUT101        (PORT_ALT6_FUNC_MODE) 
#define    PORT75_LINFLEX1_LIN1_TX        (PORT_ALT7_FUNC_MODE) 
#define    PORT75_DSPI1_DSPI1_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT75_GTM_CLK2        (PORT_ALT9_FUNC_MODE) 
#define    PORT75_FLEXRAY0_ERAY0_TXDB        (PORT_ALT10_FUNC_MODE) 
#define    PORT75_M_CAN_4_CAN03_TXD        (PORT_ALT11_FUNC_MODE) 
#define    PORT75_EMIOS_EMIOS_0        (PORT_ALT13_FUNC_MODE) 
#define    PORT75_SSI1_SSI1_DATA0_OUT        (PORT_ALT14_FUNC_MODE) 
#define    PORT76_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT76_GTM_TIM4_IN6_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT76_GTM_TIM2_IN6_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT76_GMAC_GETH_RXERA        (PORT_ALT3_FUNC_MODE) 
#define    PORT76_I2C1_I2C1_SDAA        (PORT_ALT4_FUNC_MODE) 
#define    PORT76_M_CAN_8_CAN13_RXDD        (PORT_ALT5_FUNC_MODE) 
#define    PORT76_SSI1_SSI1_DATA1_IN        (PORT_ALT8_FUNC_MODE) 
#define    PORT76_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT76_GTM_TOUT125        (PORT_ALT6_FUNC_MODE) 
#define    PORT76_I2C1_I2C1_SDA        (PORT_ALT4_FUNC_MODE) 
#define    PORT76_SSI1_SSI1_DATA1_OUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT77_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT77_GTM_TIM4_IN7_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT77_GTM_TIM2_IN7_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT77_GMAC_GETH_RXDVB        (PORT_ALT4_FUNC_MODE) 
#define    PORT77_GMAC_GETH_CRSA        (PORT_ALT5_FUNC_MODE) 
#define    PORT77_I2C1_I2C1_SCLA        (PORT_ALT6_FUNC_MODE) 
#define    PORT77_M_CAN_9_CAN20_RXDF        (PORT_ALT7_FUNC_MODE) 
#define    PORT77_SSI1_SSI1_DATA2_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT77_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT77_GTM_TOUT126        (PORT_ALT8_FUNC_MODE) 
#define    PORT77_I2C1_I2C1_SCL        (PORT_ALT6_FUNC_MODE) 
#define    PORT77_SSI1_SSI1_DATA2_OUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT78_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT78_GTM_TIM4_IN7_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT78_GTM_TIM0_IN7_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT78_GMAC_GETH_COLA        (PORT_ALT3_FUNC_MODE) 
#define    PORT78_SSI1_SSI1_DATA3_IN        (PORT_ALT5_FUNC_MODE) 
#define    PORT78_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT78_GTM_TOUT127        (PORT_ALT4_FUNC_MODE) 
#define    PORT78_SSI1_SSI1_DATA3_OUT        (PORT_ALT5_FUNC_MODE) 
#define    PORT79_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT79_GTM_TIM7_IN3_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT79_GTM_TIM4_IN0_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT79_GTM_TIM3_IN0_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT79_M_CAN_1_CAN00_RXDC        (PORT_ALT4_FUNC_MODE) 
#define    PORT79_GMAC_GETH_RXCLKC        (PORT_ALT5_FUNC_MODE) 
#define    PORT79_GTM_DTMA4_0        (PORT_ALT6_FUNC_MODE) 
#define    PORT79_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT79_GTM_TOUT128        (PORT_ALT7_FUNC_MODE) 
#define    PORT79_GMAC_GETH_MDC        (PORT_ALT8_FUNC_MODE) 
#define    PORT80_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT80_GTM_TIM7_IN4_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT80_GTM_TIM4_IN1_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT80_GTM_TIM3_IN1_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT80_GMAC_GETH_MDIOC        (PORT_ALT4_FUNC_MODE) 
#define    PORT80_DSPI3_DSPI3_PCS0_IN        (PORT_ALT7_FUNC_MODE) 
#define    PORT80_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT80_GTM_TOUT129        (PORT_ALT5_FUNC_MODE) 
#define    PORT80_DSPI3_DSPI3_PCS0_OUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT80_M_CAN_1_CAN00_TXD        (PORT_ALT8_FUNC_MODE) 
#define    PORT80_GMAC_GETH_MDIO        (PORT_ALT4_FUNC_MODE) 
#define    PORT81_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT81_GTM_TIM3_IN5_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT81_GTM_TIM2_IN5_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT81_LINFLEX10_LIN10_RX        (PORT_ALT3_FUNC_MODE) 
#define    PORT81_DSPI0_DSPI0_SINC        (PORT_ALT4_FUNC_MODE) 
#define    PORT81_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT81_GTM_TOUT91        (PORT_ALT5_FUNC_MODE) 
#define    PORT81_LINFLEX10_LIN10_TX        (PORT_ALT6_FUNC_MODE) 
#define    PORT81_DSPI0_DSPI0_SOUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT81_DSPI11_DSPI11_PCS1        (PORT_ALT9_FUNC_MODE) 
#define    PORT81_M_CAN_5_CAN10_TXD        (PORT_ALT11_FUNC_MODE) 
#define    PORT82_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT82_GTM_TIM3_IN6_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT82_GTM_TIM2_IN6_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT82_I2C0_I2C0_SCLB        (PORT_ALT3_FUNC_MODE) 
#define    PORT82_M_CAN_5_CAN10_RXDD        (PORT_ALT4_FUNC_MODE) 
#define    PORT82_LINFLEX10_LIN10_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT82_DSPI0_DSPI0_SIND        (PORT_ALT6_FUNC_MODE) 
#define    PORT82_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT82_GTM_TOUT92        (PORT_ALT7_FUNC_MODE) 
#define    PORT82_I2C0_I2C0_SCL        (PORT_ALT3_FUNC_MODE) 
#define    PORT83_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT83_GTM_TIM3_IN7_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT83_GTM_TIM2_IN7_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT83_I2C0_I2C0_SDAB        (PORT_ALT4_FUNC_MODE) 
#define    PORT83_DSPI0_DSPI0_SCK_IN        (PORT_ALT7_FUNC_MODE) 
#define    PORT83_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT83_GTM_TOUT93        (PORT_ALT5_FUNC_MODE) 
#define    PORT83_DSPI0_DSPI0_SCK_OUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT83_I2C0_I2C0_SDA        (PORT_ALT4_FUNC_MODE) 
#define    PORT84_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT84_GTM_TIM3_IN0_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT84_GTM_TIM2_IN0_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT84_DSPI0_DSPI0_PCS0_IN        (PORT_ALT5_FUNC_MODE) 
#define    PORT84_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT84_GTM_TOUT94        (PORT_ALT3_FUNC_MODE) 
#define    PORT84_DSPI0_DSPI0_PCS0_OUT        (PORT_ALT5_FUNC_MODE) 
#define    PORT85_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT85_GTM_TIM6_IN0_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT85_GTM_TIM5_IN3_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT85_GTM_TIM3_IN3_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT85_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT85_GTM_TOUT253        (PORT_ALT4_FUNC_MODE) 
#define    PORT85_DSPI14_DSPI14_PCS0        (PORT_ALT5_FUNC_MODE) 
#define    PORT85_M_CAN_12_CAN23_TXD        (PORT_ALT7_FUNC_MODE) 
#define    PORT86_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT86_GTM_TIM6_IN1_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT86_GTM_TIM5_IN4_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT86_GTM_TIM3_IN4_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT86_M_CAN_12_CAN23_RXDD        (PORT_ALT4_FUNC_MODE) 
#define    PORT86_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT86_GTM_TOUT254        (PORT_ALT5_FUNC_MODE) 
#define    PORT87_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT87_GTM_TIM6_IN2_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT87_GTM_TIM5_IN5_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT87_GTM_TIM3_IN5_10        (PORT_ALT3_FUNC_MODE) 
#define    PORT87_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT87_GTM_TOUT255        (PORT_ALT4_FUNC_MODE) 
#define    PORT88_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT88_GTM_TIM6_IN3_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT88_GTM_TIM5_IN6_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT88_GTM_TIM3_IN6_10        (PORT_ALT3_FUNC_MODE) 
#define    PORT88_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT88_GTM_TOUT256        (PORT_ALT4_FUNC_MODE) 
#define    PORT89_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT89_GTM_TIM6_IN4_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT89_GTM_TIM4_IN7_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT89_GTM_TIM2_IN7_12        (PORT_ALT3_FUNC_MODE) 
#define    PORT89_I2C1_I2C1_SCLB        (PORT_ALT4_FUNC_MODE) 
#define    PORT89_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT89_GTM_TOUT248        (PORT_ALT5_FUNC_MODE) 
#define    PORT89_LINFLEX3_LIN3_TX        (PORT_ALT6_FUNC_MODE) 
#define    PORT89_DSPI3_DSPI3_SOUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT89_DSPI21_DSPI21_PCS5        (PORT_ALT8_FUNC_MODE) 
#define    PORT89_M_CAN_10_CAN21_TXD        (PORT_ALT9_FUNC_MODE) 
#define    PORT89_I2C1_I2C1_SCL        (PORT_ALT4_FUNC_MODE) 
#define    PORT90_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT90_GTM_TIM6_IN5_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT90_GTM_TIM5_IN1_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT90_GTM_TIM3_IN1_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT90_PSI5_PSI5_RX3A        (PORT_ALT4_FUNC_MODE) 
#define    PORT90_DSPI15_DSPI15_SIN        (PORT_ALT5_FUNC_MODE) 
#define    PORT90_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT90_GTM_TOUT251        (PORT_ALT6_FUNC_MODE) 
#define    PORT90_LINFLEX0_LIN0_TX        (PORT_ALT7_FUNC_MODE) 
#define    PORT90_DSPI10_DSPI10_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT91_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT91_GTM_TIM6_IN6_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT91_GTM_TIM5_IN0_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT91_GTM_TIM3_IN0_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT91_LINFLEX0_LIN0_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT91_DSPI10_DSPI10_SINE        (PORT_ALT5_FUNC_MODE) 
#define    PORT91_LINFLEX7_LIN7_RX        (PORT_ALT6_FUNC_MODE) 
#define    PORT91_DSPI7_DSPI7_SIND        (PORT_ALT7_FUNC_MODE) 
#define    PORT91_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT91_GTM_TOUT250        (PORT_ALT9_FUNC_MODE) 
#define    PORT91_PSI5_PSI5_TX3        (PORT_ALT10_FUNC_MODE) 
#define    PORT92_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT92_GTM_TIM6_IN7_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT92_GTM_TIM4_IN0_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT92_GTM_TIM0_IN0_11        (PORT_ALT3_FUNC_MODE) 
#define    PORT92_LINFLEX3_LIN3_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT92_DSPI3_DSPI3_SINH        (PORT_ALT5_FUNC_MODE) 
#define    PORT92_I2C1_I2C1_SDAB        (PORT_ALT6_FUNC_MODE) 
#define    PORT92_M_CAN_10_CAN21_RXDB        (PORT_ALT7_FUNC_MODE) 
#define    PORT92_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT92_GTM_TOUT249        (PORT_ALT8_FUNC_MODE) 
#define    PORT92_LINFLEX7_LIN7_TX        (PORT_ALT9_FUNC_MODE) 
#define    PORT92_DSPI7_DSPI7_SOUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT92_I2C1_I2C1_SDA        (PORT_ALT6_FUNC_MODE) 
#define    PORT93_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT93_GTM_TIM7_IN0_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT93_GTM_TIM5_IN5_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT93_GTM_TIM3_IN5_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT93_PSI5_PSI5_RX3B        (PORT_ALT5_FUNC_MODE) 
#define    PORT93_DSPI7_DSPI7_SCK_IN        (PORT_ALT8_FUNC_MODE) 
#define    PORT93_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT93_GTM_TOUT262        (PORT_ALT6_FUNC_MODE) 
#define    PORT93_DSPI7_DSPI7_SCK_OUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT94_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT94_GTM_TIM7_IN1_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT94_GTM_TIM5_IN2_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT94_GTM_TIM3_IN2_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT94_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT94_GTM_TOUT252        (PORT_ALT4_FUNC_MODE) 
#define    PORT94_DSPI21_DSPI21_PCS4        (PORT_ALT5_FUNC_MODE) 
#define    PORT95_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT95_GTM_TIM7_IN2_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT95_GTM_TIM5_IN7_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT95_GTM_TIM3_IN7_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT95_DSPI7_DSPI7_PCS0_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT95_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT95_GTM_TOUT264        (PORT_ALT4_FUNC_MODE) 
#define    PORT95_DSPI7_DSPI7_PCS0_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT95_PSI5_PSI5_TX3        (PORT_ALT7_FUNC_MODE) 
#define    PORT96_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT96_GTM_TIM1_IN3_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT96_GTM_TIM0_IN3_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT96_SENT_SENT_SENT17D        (PORT_ALT3_FUNC_MODE) 
#define    PORT96_DSPI10_DSPI10_SCK_IN        (PORT_ALT11_FUNC_MODE) 
#define    PORT96_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT96_GTM_TOUT80        (PORT_ALT4_FUNC_MODE) 
#define    PORT96_LINFLEX0_LIN0_TX        (PORT_ALT5_FUNC_MODE) 
#define    PORT96_DSPI10_DSPI10_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT96_FLEXRAY0_ERAY0_TXDA        (PORT_ALT7_FUNC_MODE) 
#define    PORT96_FLEXRAY0_ERAY0_TXDB        (PORT_ALT8_FUNC_MODE) 
#define    PORT96_M_CAN_2_CAN01_TXD        (PORT_ALT9_FUNC_MODE) 
#define    PORT96_DSPI10_DSPI10_SCK_OUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT96_EMIOS_EMIOS_5        (PORT_ALT12_FUNC_MODE) 
#define    PORT97_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT97_GTM_TIM1_IN4_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT97_GTM_TIM0_IN4_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT97_FLEXRAY0_ERAY0_RXDA3        (PORT_ALT3_FUNC_MODE) 
#define    PORT97_LINFLEX0_LIN0_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT97_DSPI10_DSPI10_SINA        (PORT_ALT5_FUNC_MODE) 
#define    PORT97_SENT_SENT_SENT18D        (PORT_ALT6_FUNC_MODE) 
#define    PORT97_FLEXRAY0_ERAY0_RXDB3        (PORT_ALT7_FUNC_MODE) 
#define    PORT97_M_CAN_2_CAN01_RXDB        (PORT_ALT8_FUNC_MODE) 
#define    PORT97_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT97_GTM_TOUT81        (PORT_ALT11_FUNC_MODE) 
#define    PORT97_LINFLEX0_LIN0_TX        (PORT_ALT12_FUNC_MODE) 
#define    PORT97_DSPI10_DSPI10_SOUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT97_EMIOS_EMIOS_20        (PORT_ALT14_FUNC_MODE) 
#define    PORT98_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT98_GTM_TIM1_IN5_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT98_GTM_TIM0_IN5_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT98_DSPI2_DSPI2_SCK_IN        (PORT_ALT9_FUNC_MODE) 
#define    PORT98_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT98_GTM_TOUT82        (PORT_ALT4_FUNC_MODE) 
#define    PORT98_LINFLEX2_LIN2_TX        (PORT_ALT5_FUNC_MODE) 
#define    PORT98_DSPI2_DSPI2_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT98_DSPI18_DSPI18_PCS1        (PORT_ALT7_FUNC_MODE) 
#define    PORT98_DSPI2_DSPI2_SCK_OUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT99_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT99_GTM_TIM1_IN6_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT99_GTM_TIM0_IN6_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT99_LINFLEX2_LIN2_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT99_DSPI2_DSPI2_SINA        (PORT_ALT5_FUNC_MODE) 
#define    PORT99_DSPI11_DSPI11_SIN        (PORT_ALT6_FUNC_MODE) 
#define    PORT99_DSPI1_DSPI1_PCS0_IN        (PORT_ALT13_FUNC_MODE) 
#define    PORT99_DSPI3_DSPI3_PCS0_IN        (PORT_ALT15_FUNC_MODE) 
#define    PORT99_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT99_GTM_TOUT83        (PORT_ALT8_FUNC_MODE) 
#define    PORT99_LINFLEX2_LIN2_TX        (PORT_ALT9_FUNC_MODE) 
#define    PORT99_DSPI2_DSPI2_SOUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT99_DSPI18_DSPI18_PCS3        (PORT_ALT11_FUNC_MODE) 
#define    PORT99_DSPI1_DSPI1_PCS0_OUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT99_DSPI3_DSPI3_PCS0_OUT        (PORT_ALT15_FUNC_MODE) 
#define    PORT100_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT100_GTM_TIM1_IN7_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT100_GTM_TIM0_IN7_2        (PORT_ALT2_FUNC_MODE) 
#define    PORT100_GTM_DTMT0_0        (PORT_ALT4_FUNC_MODE) 
#define    PORT100_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT100_GTM_TOUT84        (PORT_ALT5_FUNC_MODE) 
#define    PORT100_GMAC_GETH_PPS        (PORT_ALT6_FUNC_MODE) 
#define    PORT101_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT101_GTM_TIM1_IN0_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT101_GTM_TIM0_IN0_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT101_DSPI21_DSPI21_SINB        (PORT_ALT4_FUNC_MODE) 
#define    PORT101_GTM_DTMA2_0        (PORT_ALT5_FUNC_MODE) 
#define    PORT101_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT101_GTM_TOUT85        (PORT_ALT6_FUNC_MODE) 
#define    PORT101_DSPI21_DSPI21_SOUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT101_FLEXRAY0_ERAY0_TXDB        (PORT_ALT8_FUNC_MODE) 
#define    PORT101_FLEXRAY1_ERAY1_TXDB        (PORT_ALT9_FUNC_MODE) 
#define    PORT102_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT102_GTM_TIM1_IN1_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT102_GTM_TIM0_IN1_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT102_DSPI21_DSPI21_SINB        (PORT_ALT3_FUNC_MODE) 
#define    PORT102_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT102_GTM_TOUT86        (PORT_ALT4_FUNC_MODE) 
#define    PORT102_DSPI21_DSPI21_SOUT        (PORT_ALT5_FUNC_MODE) 
#define    PORT102_DSPI18_DSPI18_PCS2        (PORT_ALT6_FUNC_MODE) 
#define    PORT102_M_CAN_8_CAN13_TXD        (PORT_ALT7_FUNC_MODE) 
#define    PORT102_FLEXRAY0_ERAY0_TXENB        (PORT_ALT8_FUNC_MODE) 
#define    PORT102_FLEXRAY1_ERAY1_TXENB        (PORT_ALT9_FUNC_MODE) 
#define    PORT103_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT103_GTM_TIM4_IN7_10        (PORT_ALT1_FUNC_MODE) 
#define    PORT103_GTM_TIM1_IN0_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT103_GTM_TIM0_IN0_5        (PORT_ALT3_FUNC_MODE) 
#define    PORT103_FLEXRAY0_ERAY0_RXDB0        (PORT_ALT4_FUNC_MODE) 
#define    PORT103_FLEXRAY1_ERAY1_RXDB0        (PORT_ALT5_FUNC_MODE) 
#define    PORT103_M_CAN_5_CAN10_RXDB        (PORT_ALT6_FUNC_MODE) 
#define    PORT103_M_CAN_8_CAN13_RXDA        (PORT_ALT7_FUNC_MODE) 
#define    PORT103_LINFLEX9_LIN9_RX        (PORT_ALT8_FUNC_MODE) 
#define    PORT103_DSPI9_DSPI9_SINC        (PORT_ALT9_FUNC_MODE) 
#define    PORT103_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT103_GTM_TOUT87        (PORT_ALT10_FUNC_MODE) 
#define    PORT103_DSPI18_DSPI18_PCS4        (PORT_ALT12_FUNC_MODE) 
#define    PORT103_LINFLEX9_LIN9_TX        (PORT_ALT13_FUNC_MODE) 
#define    PORT103_DSPI9_DSPI9_SOUT        (PORT_ALT14_FUNC_MODE) 
#define    PORT104_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT104_GTM_TIM3_IN2_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT104_GTM_TIM2_IN2_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT104_FLEXRAY0_ERAY0_RXDA0        (PORT_ALT3_FUNC_MODE) 
#define    PORT104_M_CAN_3_CAN02_RXDD        (PORT_ALT4_FUNC_MODE) 
#define    PORT104_LINFLEX1_LIN1_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT104_DSPI1_DSPI1_SIND        (PORT_ALT6_FUNC_MODE) 
#define    PORT104_FLEXRAY1_ERAY1_RXDA0        (PORT_ALT7_FUNC_MODE) 
#define    PORT104_DSPI5_DSPI5_PCS0_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT104_DSPI7_DSPI7_PCS0_IN        (PORT_ALT12_FUNC_MODE) 
#define    PORT104_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT104_GTM_TOUT88        (PORT_ALT8_FUNC_MODE) 
#define    PORT104_DSPI5_DSPI5_PCS0_OUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT104_DSPI7_DSPI7_PCS0_OUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT105_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT105_GTM_TIM3_IN3_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT105_GTM_TIM2_IN3_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT105_LINFLEX9_LIN9_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT105_DSPI9_DSPI9_SIND        (PORT_ALT6_FUNC_MODE) 
#define    PORT105_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT105_GTM_TOUT89        (PORT_ALT7_FUNC_MODE) 
#define    PORT105_M_CAN_12_CAN23_TXD        (PORT_ALT8_FUNC_MODE) 
#define    PORT105_DSPI11_DSPI11_PCS1        (PORT_ALT9_FUNC_MODE) 
#define    PORT105_M_CAN_5_CAN10_TXD        (PORT_ALT10_FUNC_MODE) 
#define    PORT105_FLEXRAY0_ERAY0_TXENB        (PORT_ALT11_FUNC_MODE) 
#define    PORT105_FLEXRAY0_ERAY0_TXENA        (PORT_ALT12_FUNC_MODE) 
#define    PORT105_FLEXRAY1_ERAY1_TXENA        (PORT_ALT13_FUNC_MODE) 
#define    PORT106_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT106_GTM_TIM3_IN4_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT106_GTM_TIM2_IN4_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT106_M_CAN_12_CAN23_RXDA        (PORT_ALT3_FUNC_MODE) 
#define    PORT106_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT106_GTM_TOUT90        (PORT_ALT5_FUNC_MODE) 
#define    PORT106_DSPI21_DSPI21_SCK        (PORT_ALT6_FUNC_MODE) 
#define    PORT106_DSPI11_DSPI11_PCS0        (PORT_ALT7_FUNC_MODE) 
#define    PORT106_LINFLEX1_LIN1_TX        (PORT_ALT8_FUNC_MODE) 
#define    PORT106_DSPI1_DSPI1_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT106_M_CAN_3_CAN02_TXD        (PORT_ALT10_FUNC_MODE) 
#define    PORT106_FLEXRAY0_ERAY0_TXDA        (PORT_ALT11_FUNC_MODE) 
#define    PORT106_FLEXRAY1_ERAY1_TXDA        (PORT_ALT12_FUNC_MODE) 
#define    PORT107_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT107_GTM_TIM7_IN6_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT107_GTM_TIM5_IN1_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT107_GTM_TIM3_IN1_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT107_DSPI14_DSPI14_SIN        (PORT_ALT4_FUNC_MODE) 
#define    PORT107_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT107_GTM_TOUT258        (PORT_ALT5_FUNC_MODE) 
#define    PORT107_DSPI14_DSPI14_PCS2        (PORT_ALT6_FUNC_MODE) 
#define    PORT108_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT108_GTM_TIM6_IN4_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT108_GTM_TIM5_IN4_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT108_GTM_TIM3_IN4_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT108_DSPI14_DSPI14_SIN        (PORT_ALT4_FUNC_MODE) 
#define    PORT108_DSPI5_DSPI5_SCK_IN        (PORT_ALT7_FUNC_MODE) 
#define    PORT108_DSPI7_DSPI7_SCK_IN        (PORT_ALT9_FUNC_MODE) 
#define    PORT108_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT108_GTM_TOUT261        (PORT_ALT5_FUNC_MODE) 
#define    PORT108_DSPI5_DSPI5_SCK_OUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT108_DSPI7_DSPI7_SCK_OUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT108_DSPI21_DSPI21_PCS6        (PORT_ALT10_FUNC_MODE) 
#define    PORT109_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT109_GTM_TIM6_IN5_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT109_GTM_TIM5_IN3_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT109_GTM_TIM3_IN3_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT109_DSPI21_DSPI21_SCKB        (PORT_ALT4_FUNC_MODE) 
#define    PORT109_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT109_GTM_TOUT260        (PORT_ALT5_FUNC_MODE) 
#define    PORT109_DSPI21_DSPI21_SCK        (PORT_ALT6_FUNC_MODE) 
#define    PORT109_DSPI14_DSPI14_PCS1        (PORT_ALT7_FUNC_MODE) 
#define    PORT109_M_CAN_11_CAN22_TXD        (PORT_ALT8_FUNC_MODE) 
#define    PORT110_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT110_GTM_TIM6_IN6_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT110_GTM_TIM5_IN2_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT110_GTM_TIM3_IN2_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT110_M_CAN_11_CAN22_RXDD        (PORT_ALT4_FUNC_MODE) 
#define    PORT110_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT110_GTM_TOUT259        (PORT_ALT5_FUNC_MODE) 
#define    PORT110_LINFLEX5_LIN5_TX        (PORT_ALT6_FUNC_MODE) 
#define    PORT110_DSPI5_DSPI5_SOUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT110_LINFLEX7_LIN7_TX        (PORT_ALT8_FUNC_MODE) 
#define    PORT110_DSPI7_DSPI7_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT110_DSPI14_DSPI14_PCS0        (PORT_ALT10_FUNC_MODE) 
#define    PORT110_M_CAN_12_CAN23_TXD        (PORT_ALT11_FUNC_MODE) 
#define    PORT110_DSPI21_DSPI21_PCS7        (PORT_ALT12_FUNC_MODE) 
#define    PORT111_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT111_GTM_TIM6_IN7_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT111_GTM_TIM5_IN6_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT111_GTM_TIM3_IN6_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT111_LINFLEX5_LIN5_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT111_DSPI5_DSPI5_SIND        (PORT_ALT6_FUNC_MODE) 
#define    PORT111_LINFLEX7_LIN7_RX        (PORT_ALT7_FUNC_MODE) 
#define    PORT111_DSPI7_DSPI7_SINA        (PORT_ALT8_FUNC_MODE) 
#define    PORT111_M_CAN_12_CAN23_RXDC        (PORT_ALT9_FUNC_MODE) 
#define    PORT111_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT111_GTM_TOUT263        (PORT_ALT11_FUNC_MODE) 
#define    PORT111_LINFLEX1_LIN1_TX        (PORT_ALT12_FUNC_MODE) 
#define    PORT111_DSPI1_DSPI1_SOUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT112_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT112_GTM_TIM3_IN3_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT112_GTM_TIM2_IN3_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT112_SD_EMMC_SDMMC0_DAT7_IN        (PORT_ALT3_FUNC_MODE) 
#define    PORT112_DSPI1_DSPI1_SCK_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT112_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT112_GTM_TOUT71        (PORT_ALT4_FUNC_MODE) 
#define    PORT112_LINFLEX1_LIN1_TX        (PORT_ALT5_FUNC_MODE) 
#define    PORT112_DSPI1_DSPI1_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT112_M_CAN_3_CAN02_TXD        (PORT_ALT8_FUNC_MODE) 
#define    PORT112_DSPI1_DSPI1_SCK_OUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT112_SD_EMMC_SDMMC0_DAT7        (PORT_ALT3_FUNC_MODE) 
#define    PORT113_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT113_GTM_TIM3_IN4_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT113_GTM_TIM2_IN4_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT113_M_CAN_3_CAN02_RXDA        (PORT_ALT3_FUNC_MODE) 
#define    PORT113_LINFLEX1_LIN1_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT113_DSPI1_DSPI1_SINA        (PORT_ALT5_FUNC_MODE) 
#define    PORT113_DSPI18_DSPI18_PCSB        (PORT_ALT6_FUNC_MODE) 
#define    PORT113_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT113_GTM_TOUT72        (PORT_ALT8_FUNC_MODE) 
#define    PORT113_LINFLEX1_LIN1_TX        (PORT_ALT9_FUNC_MODE) 
#define    PORT113_DSPI1_DSPI1_SOUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT113_DSPI18_DSPI18_PCS5        (PORT_ALT11_FUNC_MODE) 
#define    PORT113_SD_EMMC_SDMMC0_CLK        (PORT_ALT12_FUNC_MODE) 
#define    PORT114_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT114_GTM_TIM3_IN5_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT114_GTM_TIM2_IN5_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT114_DSPI18_DSPI18_PCSA        (PORT_ALT3_FUNC_MODE) 
#define    PORT114_SENT_SENT_SENT10D        (PORT_ALT4_FUNC_MODE) 
#define    PORT114_DSPI18_DSPI18_SINE        (PORT_ALT5_FUNC_MODE) 
#define    PORT114_DSPI10_DSPI10_SCK_IN        (PORT_ALT13_FUNC_MODE) 
#define    PORT114_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT114_GTM_TOUT73        (PORT_ALT7_FUNC_MODE) 
#define    PORT114_LINFLEX0_LIN0_TX        (PORT_ALT8_FUNC_MODE) 
#define    PORT114_DSPI10_DSPI10_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT114_DSPI18_DSPI18_PCS0        (PORT_ALT10_FUNC_MODE) 
#define    PORT114_M_CAN_2_CAN01_TXD        (PORT_ALT11_FUNC_MODE) 
#define    PORT114_DSPI10_DSPI10_SCK_OUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT115_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT115_GTM_TIM3_IN6_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT115_GTM_TIM2_IN6_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT115_M_CAN_2_CAN01_RXDA        (PORT_ALT3_FUNC_MODE) 
#define    PORT115_LINFLEX0_LIN0_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT115_DSPI10_DSPI10_SINB        (PORT_ALT5_FUNC_MODE) 
#define    PORT115_DSPI18_DSPI18_SCKA        (PORT_ALT6_FUNC_MODE) 
#define    PORT115_SD_EMMC_SDMMC0_CMD_IN        (PORT_ALT8_FUNC_MODE) 
#define    PORT115_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT115_GTM_TOUT74        (PORT_ALT9_FUNC_MODE) 
#define    PORT115_LINFLEX0_LIN0_TX        (PORT_ALT10_FUNC_MODE) 
#define    PORT115_DSPI10_DSPI10_SOUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT115_DSPI18_DSPI18_SCK        (PORT_ALT12_FUNC_MODE) 
#define    PORT115_DSPI11_DSPI11_PCS1        (PORT_ALT13_FUNC_MODE) 
#define    PORT115_SD_EMMC_SDMMC0_CMD        (PORT_ALT8_FUNC_MODE) 
#define    PORT116_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT116_GTM_TIM3_IN7_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT116_GTM_TIM2_IN7_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT116_I2C0_I2C0_SCLC        (PORT_ALT3_FUNC_MODE) 
#define    PORT116_DSPI18_DSPI18_SINA        (PORT_ALT4_FUNC_MODE) 
#define    PORT116_SENT_SENT_SENT11D        (PORT_ALT6_FUNC_MODE) 
#define    PORT116_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT116_GTM_TOUT75        (PORT_ALT7_FUNC_MODE) 
#define    PORT116_LINFLEX1_LIN1_TX        (PORT_ALT8_FUNC_MODE) 
#define    PORT116_DSPI1_DSPI1_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT116_DSPI18_DSPI18_SOUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT116_I2C0_I2C0_SCL        (PORT_ALT3_FUNC_MODE) 
#define    PORT116_EMIOS_EMIOS_4        (PORT_ALT12_FUNC_MODE) 
#define    PORT117_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT117_GTM_TIM3_IN0_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT117_GTM_TIM2_IN0_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT117_LINFLEX1_LIN1_RX        (PORT_ALT3_FUNC_MODE) 
#define    PORT117_DSPI1_DSPI1_SINB        (PORT_ALT4_FUNC_MODE) 
#define    PORT117_I2C0_I2C0_SDAC        (PORT_ALT5_FUNC_MODE) 
#define    PORT117_DSPI18_DSPI18_SINA        (PORT_ALT6_FUNC_MODE) 
#define    PORT117_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT117_GTM_TOUT76        (PORT_ALT8_FUNC_MODE) 
#define    PORT117_LINFLEX1_LIN1_TX        (PORT_ALT9_FUNC_MODE) 
#define    PORT117_DSPI1_DSPI1_SOUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT117_DSPI18_DSPI18_SOUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT117_DSPI11_DSPI11_PCS0        (PORT_ALT12_FUNC_MODE) 
#define    PORT117_I2C0_I2C0_SDA        (PORT_ALT5_FUNC_MODE) 
#define    PORT117_EMIOS_EMIOS_2        (PORT_ALT14_FUNC_MODE) 
#define    PORT118_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT118_GTM_TIM2_IN2_14        (PORT_ALT1_FUNC_MODE) 
#define    PORT118_GTM_TIM1_IN0_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT118_GTM_TIM0_IN0_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT118_DSPI18_DSPI18_SINB        (PORT_ALT4_FUNC_MODE) 
#define    PORT118_DSPI3_DSPI3_SCK_IN        (PORT_ALT12_FUNC_MODE) 
#define    PORT118_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT118_GTM_TOUT77        (PORT_ALT5_FUNC_MODE) 
#define    PORT118_LINFLEX3_LIN3_TX        (PORT_ALT6_FUNC_MODE) 
#define    PORT118_DSPI3_DSPI3_SOUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT118_DSPI18_DSPI18_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT118_DSPI21_DSPI21_PCS3        (PORT_ALT9_FUNC_MODE) 
#define    PORT118_DSPI18_DSPI18_SCK        (PORT_ALT10_FUNC_MODE) 
#define    PORT118_DSPI3_DSPI3_SCK_OUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT118_EMIOS_EMIOS_0        (PORT_ALT13_FUNC_MODE) 
#define    PORT119_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT119_GTM_TIM1_IN1_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT119_GTM_TIM0_IN1_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT119_LINFLEX3_LIN3_RX        (PORT_ALT3_FUNC_MODE) 
#define    PORT119_DSPI3_DSPI3_SINA        (PORT_ALT4_FUNC_MODE) 
#define    PORT119_DSPI18_DSPI18_SINB        (PORT_ALT5_FUNC_MODE) 
#define    PORT119_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT119_GTM_TOUT78        (PORT_ALT6_FUNC_MODE) 
#define    PORT119_LINFLEX3_LIN3_TX        (PORT_ALT7_FUNC_MODE) 
#define    PORT119_DSPI3_DSPI3_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT119_DSPI18_DSPI18_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT119_EMIOS_EMIOS_1        (PORT_ALT10_FUNC_MODE) 
#define    PORT120_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT120_GTM_TIM1_IN2_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT120_GTM_TIM0_IN2_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT120_DSPI18_DSPI18_SCKB        (PORT_ALT3_FUNC_MODE) 
#define    PORT120_DSPI3_DSPI3_SCK_IN        (PORT_ALT8_FUNC_MODE) 
#define    PORT120_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT120_GTM_TOUT79        (PORT_ALT5_FUNC_MODE) 
#define    PORT120_DSPI18_DSPI18_SCK        (PORT_ALT6_FUNC_MODE) 
#define    PORT120_DSPI3_DSPI3_SCK_OUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT120_EMIOS_EMIOS_3        (PORT_ALT9_FUNC_MODE) 
#define    PORT121_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT121_GTM_TIM7_IN0_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT121_GTM_TIM4_IN1_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT121_GTM_TIM2_IN1_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT121_DSPI21_DSPI21_SINA        (PORT_ALT4_FUNC_MODE) 
#define    PORT121_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT121_GTM_TOUT242        (PORT_ALT5_FUNC_MODE) 
#define    PORT121_DSPI21_DSPI21_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT122_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT122_GTM_TIM7_IN1_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT122_GTM_TIM4_IN2_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT122_GTM_TIM2_IN2_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT122_DSPI21_DSPI21_PCSA        (PORT_ALT4_FUNC_MODE) 
#define    PORT122_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT122_GTM_TOUT243        (PORT_ALT5_FUNC_MODE) 
#define    PORT122_DSPI21_DSPI21_PCS2        (PORT_ALT6_FUNC_MODE) 
#define    PORT123_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT123_GTM_TIM7_IN2_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT123_GTM_TIM4_IN3_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT123_GTM_TIM2_IN3_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT123_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT123_GTM_TOUT244        (PORT_ALT4_FUNC_MODE) 
#define    PORT123_DSPI21_DSPI21_PCS1        (PORT_ALT5_FUNC_MODE) 
#define    PORT124_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT124_GTM_TIM7_IN3_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT124_GTM_TIM4_IN4_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT124_GTM_TIM2_IN4_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT124_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT124_GTM_TOUT245        (PORT_ALT4_FUNC_MODE) 
#define    PORT124_DSPI21_DSPI21_PCS0        (PORT_ALT5_FUNC_MODE) 
#define    PORT125_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT125_GTM_TIM7_IN4_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT125_GTM_TIM4_IN5_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT125_GTM_TIM2_IN5_12        (PORT_ALT3_FUNC_MODE) 
#define    PORT125_DSPI21_DSPI21_SINA        (PORT_ALT4_FUNC_MODE) 
#define    PORT125_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT125_GTM_TOUT246        (PORT_ALT5_FUNC_MODE) 
#define    PORT125_DSPI21_DSPI21_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT125_DSPI15_DSPI15_PCS0        (PORT_ALT7_FUNC_MODE) 
#define    PORT126_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT126_GTM_TIM7_IN5_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT126_GTM_TIM4_IN6_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT126_GTM_TIM2_IN6_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT126_DSPI21_DSPI21_SCKA        (PORT_ALT4_FUNC_MODE) 
#define    PORT126_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT126_GTM_TOUT247        (PORT_ALT5_FUNC_MODE) 
#define    PORT126_DSPI21_DSPI21_SCK        (PORT_ALT6_FUNC_MODE) 
#define    PORT126_DSPI15_DSPI15_PCS1        (PORT_ALT7_FUNC_MODE) 
#define    PORT127_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT127_GTM_TIM1_IN6_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT127_GTM_TIM1_IN4_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT127_GTM_TIM0_IN6_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT127_M_CAN_4_CAN03_RXDC        (PORT_ALT4_FUNC_MODE) 
#define    PORT127_M_CAN_10_CAN21_RXDC        (PORT_ALT6_FUNC_MODE) 
#define    PORT127_DSPI3_DSPI3_SCK_IN        (PORT_ALT14_FUNC_MODE) 
#define    PORT127_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT127_GTM_TOUT59        (PORT_ALT10_FUNC_MODE) 
#define    PORT127_LINFLEX3_LIN3_TX        (PORT_ALT11_FUNC_MODE) 
#define    PORT127_DSPI3_DSPI3_SOUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT127_DSPI3_DSPI3_SCK_OUT        (PORT_ALT14_FUNC_MODE) 
#define    PORT128_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT128_GTM_TIM4_IN4_11        (PORT_ALT1_FUNC_MODE) 
#define    PORT128_GTM_TIM3_IN3_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT128_GTM_TIM2_IN3_5        (PORT_ALT3_FUNC_MODE) 
#define    PORT128_GTM_DTMA1_1        (PORT_ALT5_FUNC_MODE) 
#define    PORT128_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT128_GTM_TOUT60        (PORT_ALT6_FUNC_MODE) 
#define    PORT129_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT129_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT130_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT130_GTM_TIM4_IN5_11        (PORT_ALT1_FUNC_MODE) 
#define    PORT130_GTM_TIM3_IN4_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT130_GTM_TIM2_IN4_5        (PORT_ALT3_FUNC_MODE) 
#define    PORT130_LINFLEX3_LIN3_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT130_DSPI3_DSPI3_SINC        (PORT_ALT5_FUNC_MODE) 
#define    PORT130_EMIOS_EMIOS_24_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT130_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT130_EMIOS_EMIOS_24_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT130_GTM_TOUT61        (PORT_ALT7_FUNC_MODE) 
#define    PORT130_LINFLEX3_LIN3_TX        (PORT_ALT8_FUNC_MODE) 
#define    PORT130_DSPI3_DSPI3_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT130_M_CAN_4_CAN03_TXD        (PORT_ALT12_FUNC_MODE) 
#define    PORT130_M_CAN_10_CAN21_TXD        (PORT_ALT13_FUNC_MODE) 
#define    PORT131_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT131_GTM_TIM6_IN0_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT131_GTM_TIM3_IN6_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT131_GTM_TIM2_IN6_5        (PORT_ALT3_FUNC_MODE) 
#define    PORT131_M_CAN_7_CAN12_RXDA        (PORT_ALT4_FUNC_MODE) 
#define    PORT131_LINFLEX9_LIN9_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT131_DSPI9_DSPI9_SINE        (PORT_ALT6_FUNC_MODE) 
#define    PORT131_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT131_GTM_TOUT62        (PORT_ALT7_FUNC_MODE) 
#define    PORT132_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT132_GTM_TIM3_IN7_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT132_GTM_TIM2_IN7_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT132_GTM_TIM1_IN5_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT132_GTM_TIM6_IN1_1        (PORT_ALT4_FUNC_MODE) 
#define    PORT132_M_CAN_1_CAN00_RXDB        (PORT_ALT5_FUNC_MODE) 
#define    PORT132_LINFLEX9_LIN9_RX        (PORT_ALT7_FUNC_MODE) 
#define    PORT132_DSPI9_DSPI9_SINF        (PORT_ALT8_FUNC_MODE) 
#define    PORT132_SD_EMMC_SDMMC0_DAT0_IN        (PORT_ALT9_FUNC_MODE) 
#define    PORT132_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT132_GTM_TOUT63        (PORT_ALT10_FUNC_MODE) 
#define    PORT132_LINFLEX9_LIN9_TX        (PORT_ALT11_FUNC_MODE) 
#define    PORT132_DSPI9_DSPI9_SOUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT132_M_CAN_7_CAN12_TXD        (PORT_ALT13_FUNC_MODE) 
#define    PORT132_EMIOS_EMIOS_21        (PORT_ALT14_FUNC_MODE) 
#define    PORT132_SD_EMMC_SDMMC0_DAT0        (PORT_ALT9_FUNC_MODE) 
#define    PORT133_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT133_GTM_TIM6_IN2_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT133_GTM_TIM1_IN7_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT133_GTM_TIM0_IN7_3        (PORT_ALT3_FUNC_MODE) 
#define    PORT133_SD_EMMC_SDMMC0_DAT1_IN        (PORT_ALT4_FUNC_MODE) 
#define    PORT133_DSPI1_DSPI1_PCS0_IN        (PORT_ALT7_FUNC_MODE) 
#define    PORT133_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT133_GTM_TOUT64        (PORT_ALT5_FUNC_MODE) 
#define    PORT133_DSPI1_DSPI1_PCS0_OUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT133_DSPI16_DSPI16_PCS0        (PORT_ALT8_FUNC_MODE) 
#define    PORT133_DSPI17_DSPI17_PCS0        (PORT_ALT9_FUNC_MODE) 
#define    PORT133_M_CAN_1_CAN00_TXD        (PORT_ALT10_FUNC_MODE) 
#define    PORT133_EMIOS_EMIOS_6        (PORT_ALT11_FUNC_MODE) 
#define    PORT133_SD_EMMC_SDMMC0_DAT1        (PORT_ALT4_FUNC_MODE) 
#define    PORT134_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT134_GTM_TIM6_IN3_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT134_GTM_TIM3_IN5_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT134_GTM_TIM2_IN5_5        (PORT_ALT3_FUNC_MODE) 
#define    PORT134_M_CAN_4_CAN03_RXDE        (PORT_ALT4_FUNC_MODE) 
#define    PORT134_LINFLEX1_LIN1_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT134_DSPI1_DSPI1_SINC        (PORT_ALT6_FUNC_MODE) 
#define    PORT134_DSPI16_DSPI16_PCSB        (PORT_ALT7_FUNC_MODE) 
#define    PORT134_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT134_GTM_TOUT65        (PORT_ALT9_FUNC_MODE) 
#define    PORT134_DSPI16_DSPI16_PCS1        (PORT_ALT10_FUNC_MODE) 
#define    PORT134_DSPI17_DSPI17_PCS1        (PORT_ALT11_FUNC_MODE) 
#define    PORT134_EMIOS_EMIOS_16        (PORT_ALT12_FUNC_MODE) 
#define    PORT135_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT135_GTM_TIM3_IN6_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT135_GTM_TIM2_IN6_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT135_SD_EMMC_SDMMC0_DAT2_IN        (PORT_ALT3_FUNC_MODE) 
#define    PORT135_DSPI1_DSPI1_SCK_IN        (PORT_ALT11_FUNC_MODE) 
#define    PORT135_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT135_GTM_TOUT66        (PORT_ALT4_FUNC_MODE) 
#define    PORT135_LINFLEX1_LIN1_TX        (PORT_ALT5_FUNC_MODE) 
#define    PORT135_DSPI1_DSPI1_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT135_DSPI16_DSPI16_PCS6        (PORT_ALT7_FUNC_MODE) 
#define    PORT135_DSPI18_DSPI18_PCS7        (PORT_ALT8_FUNC_MODE) 
#define    PORT135_M_CAN_4_CAN03_TXD        (PORT_ALT9_FUNC_MODE) 
#define    PORT135_DSPI1_DSPI1_SCK_OUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT135_EMIOS_EMIOS_18        (PORT_ALT12_FUNC_MODE) 
#define    PORT135_SD_EMMC_SDMMC0_DAT2        (PORT_ALT3_FUNC_MODE) 
#define    PORT136_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT136_GTM_TIM3_IN7_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT136_GTM_TIM2_IN7_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT136_DSPI16_DSPI16_SCKA        (PORT_ALT3_FUNC_MODE) 
#define    PORT136_SD_EMMC_SDMMC0_DAT3_IN        (PORT_ALT4_FUNC_MODE) 
#define    PORT136_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT136_GTM_TOUT67        (PORT_ALT5_FUNC_MODE) 
#define    PORT136_DSPI16_DSPI16_SCK        (PORT_ALT6_FUNC_MODE) 
#define    PORT136_EMIOS_EMIOS_7        (PORT_ALT7_FUNC_MODE) 
#define    PORT136_SD_EMMC_SDMMC0_DAT3        (PORT_ALT4_FUNC_MODE) 
#define    PORT137_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT137_GTM_TIM3_IN0_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT137_GTM_TIM2_IN0_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT137_DSPI16_DSPI16_SINA        (PORT_ALT3_FUNC_MODE) 
#define    PORT137_SD_EMMC_SDMMC0_DAT4_IN        (PORT_ALT4_FUNC_MODE) 
#define    PORT137_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT137_GTM_TOUT68        (PORT_ALT5_FUNC_MODE) 
#define    PORT137_DSPI16_DSPI16_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT137_EMIOS_EMIOS_17        (PORT_ALT8_FUNC_MODE) 
#define    PORT137_SD_EMMC_SDMMC0_DAT4        (PORT_ALT4_FUNC_MODE) 
#define    PORT138_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT138_GTM_TIM3_IN1_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT138_GTM_TIM2_IN1_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT138_DSPI16_DSPI16_PCSA        (PORT_ALT3_FUNC_MODE) 
#define    PORT138_SD_EMMC_SDMMC0_DAT5_IN        (PORT_ALT4_FUNC_MODE) 
#define    PORT138_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT138_GTM_TOUT69        (PORT_ALT5_FUNC_MODE) 
#define    PORT138_DSPI16_DSPI16_PCS2        (PORT_ALT6_FUNC_MODE) 
#define    PORT138_DSPI17_DSPI17_PCS2        (PORT_ALT7_FUNC_MODE) 
#define    PORT138_DSPI16_DSPI16_SCK        (PORT_ALT8_FUNC_MODE) 
#define    PORT138_EMIOS_EMIOS_19        (PORT_ALT9_FUNC_MODE) 
#define    PORT138_SD_EMMC_SDMMC0_DAT5        (PORT_ALT4_FUNC_MODE) 
#define    PORT139_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT139_GTM_TIM3_IN2_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT139_GTM_TIM2_IN2_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT139_DSPI16_DSPI16_SINA        (PORT_ALT3_FUNC_MODE) 
#define    PORT139_SD_EMMC_SDMMC0_DAT6_IN        (PORT_ALT4_FUNC_MODE) 
#define    PORT139_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT139_GTM_TOUT70        (PORT_ALT5_FUNC_MODE) 
#define    PORT139_DSPI16_DSPI16_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT139_SD_EMMC_SDMMC0_DAT6        (PORT_ALT4_FUNC_MODE) 
#define    PORT140_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT140_GTM_TIM4_IN0_11        (PORT_ALT1_FUNC_MODE) 
#define    PORT140_GTM_TIM3_IN4_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT140_GTM_TIM2_IN4_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT140_LINFLEX11_LIN11_RX        (PORT_ALT6_FUNC_MODE) 
#define    PORT140_DSPI12_DSPI12_SINC        (PORT_ALT7_FUNC_MODE) 
#define    PORT140_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT140_GTM_TOUT51        (PORT_ALT9_FUNC_MODE) 
#define    PORT140_LINFLEX11_LIN11_TX        (PORT_ALT10_FUNC_MODE) 
#define    PORT140_DSPI12_DSPI12_SOUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT141_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT141_GTM_TIM4_IN1_13        (PORT_ALT1_FUNC_MODE) 
#define    PORT141_GTM_TIM3_IN5_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT141_GTM_TIM2_IN5_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT141_LINFLEX11_LIN11_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT141_DSPI12_DSPI12_SIND        (PORT_ALT6_FUNC_MODE) 
#define    PORT141_GTM_DTMA4_1        (PORT_ALT8_FUNC_MODE) 
#define    PORT141_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT141_GTM_TOUT52        (PORT_ALT9_FUNC_MODE) 
#define    PORT142_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT142_GTM_TIM5_IN4_11        (PORT_ALT1_FUNC_MODE) 
#define    PORT142_GTM_TIM1_IN0_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT142_GTM_TIM0_IN0_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT142_LINFLEX11_LIN11_RX        (PORT_ALT9_FUNC_MODE) 
#define    PORT142_DSPI12_DSPI12_SINE        (PORT_ALT10_FUNC_MODE) 
#define    PORT142_GTM_DTMA1_0        (PORT_ALT11_FUNC_MODE) 
#define    PORT142_DSPI3_DSPI3_PCS0_IN        (PORT_ALT14_FUNC_MODE) 
#define    PORT142_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT142_GTM_TOUT53        (PORT_ALT12_FUNC_MODE) 
#define    PORT142_DSPI3_DSPI3_PCS0_OUT        (PORT_ALT14_FUNC_MODE) 
#define    PORT142_GMAC_GETH_MDC        (PORT_ALT15_FUNC_MODE) 
#define    PORT143_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT143_GTM_TIM5_IN5_12        (PORT_ALT1_FUNC_MODE) 
#define    PORT143_GTM_TIM1_IN1_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT143_GTM_TIM0_IN1_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT143_GMAC_GETH_MDIOD        (PORT_ALT6_FUNC_MODE) 
#define    PORT143_DSPI12_DSPI12_SCK_IN        (PORT_ALT11_FUNC_MODE) 
#define    PORT143_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT143_GTM_TOUT54        (PORT_ALT9_FUNC_MODE) 
#define    PORT143_DSPI12_DSPI12_SCK_OUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT143_GMAC_GETH_MDIO        (PORT_ALT6_FUNC_MODE) 
#define    PORT144_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT144_GTM_TIM5_IN6_12        (PORT_ALT1_FUNC_MODE) 
#define    PORT144_GTM_TIM1_IN2_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT144_GTM_TIM0_IN2_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT144_DSPI12_DSPI12_PCS0_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT144_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT144_GTM_TOUT55        (PORT_ALT4_FUNC_MODE) 
#define    PORT144_DSPI12_DSPI12_PCS0_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT145_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT145_GTM_TIM5_IN7_11        (PORT_ALT1_FUNC_MODE) 
#define    PORT145_GTM_TIM1_IN3_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT145_GTM_TIM0_IN3_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT145_LINFLEX11_LIN11_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT145_DSPI12_DSPI12_SINF        (PORT_ALT5_FUNC_MODE) 
#define    PORT145_DSPI3_DSPI3_SCK_IN        (PORT_ALT8_FUNC_MODE) 
#define    PORT145_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT145_GTM_TOUT56        (PORT_ALT6_FUNC_MODE) 
#define    PORT145_DSPI3_DSPI3_SCK_OUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT145_LINFLEX11_LIN11_TX        (PORT_ALT9_FUNC_MODE) 
#define    PORT145_DSPI12_DSPI12_SOUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT146_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT146_GTM_TIM4_IN2_12        (PORT_ALT1_FUNC_MODE) 
#define    PORT146_GTM_TIM1_IN4_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT146_GTM_TIM0_IN4_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT146_LINFLEX3_LIN3_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT146_DSPI3_DSPI3_SINF        (PORT_ALT6_FUNC_MODE) 
#define    PORT146_JTAG_TDI        (PORT_ALT8_FUNC_MODE) 
#define    PORT146_DSPI3_DSPI3_PCS0_IN        (PORT_ALT11_FUNC_MODE) 
#define    PORT146_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT146_GTM_TOUT57        (PORT_ALT9_FUNC_MODE) 
#define    PORT146_DSPI3_DSPI3_PCS0_OUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT146_EMIOS_EMIOS_22        (PORT_ALT12_FUNC_MODE) 
#define    PORT147_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT147_GTM_TIM4_IN3_12        (PORT_ALT1_FUNC_MODE) 
#define    PORT147_GTM_TIM1_IN5_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT147_GTM_TIM0_IN5_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT147_EMIOS_EMIOS_23_IN        (PORT_ALT4_FUNC_MODE) 
#define    PORT147_GMAC_GETH_RXERB        (PORT_ALT6_FUNC_MODE) 
#define    PORT147_DSPI3_DSPI3_SCK_IN        (PORT_ALT11_FUNC_MODE) 
#define    PORT147_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT147_GTM_TOUT58        (PORT_ALT7_FUNC_MODE) 
#define    PORT147_LINFLEX3_LIN3_TX        (PORT_ALT8_FUNC_MODE) 
#define    PORT147_DSPI3_DSPI3_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT147_DSPI3_DSPI3_SCK_OUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT147_EMIOS_EMIOS_23_OUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT147_JTAG_TDO        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT148_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT148_GTM_TIM7_IN3_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT148_GTM_TIM1_IN1_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT148_GTM_TIM0_IN1_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT148_DSPI20_DSPI20_SINB        (PORT_ALT4_FUNC_MODE) 
#define    PORT148_LINFLEX6_LIN6_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT148_DSPI6_DSPI6_SINE        (PORT_ALT6_FUNC_MODE) 
#define    PORT148_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT148_GTM_TOUT47        (PORT_ALT7_FUNC_MODE) 
#define    PORT148_DSPI20_DSPI20_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT148_LINFLEX6_LIN6_TX        (PORT_ALT12_FUNC_MODE) 
#define    PORT148_DSPI6_DSPI6_SOUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT149_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT149_GTM_TIM7_IN2_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT149_GTM_TIM1_IN0_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT149_GTM_TIM0_IN0_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT149_DSPI20_DSPI20_SINB        (PORT_ALT4_FUNC_MODE) 
#define    PORT149_LINFLEX7_LIN7_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT149_DSPI7_DSPI7_SINE        (PORT_ALT6_FUNC_MODE) 
#define    PORT149_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT149_GTM_TOUT48        (PORT_ALT7_FUNC_MODE) 
#define    PORT149_DSPI20_DSPI20_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT149_LINFLEX7_LIN7_TX        (PORT_ALT12_FUNC_MODE) 
#define    PORT149_DSPI7_DSPI7_SOUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT150_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT150_GTM_TIM7_IN1_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT150_GTM_TIM1_IN3_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT150_GTM_TIM0_IN3_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT150_DSPI20_DSPI20_PCSB        (PORT_ALT4_FUNC_MODE) 
#define    PORT150_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT150_GTM_TOUT49        (PORT_ALT5_FUNC_MODE) 
#define    PORT150_LINFLEX5_LIN5_TX        (PORT_ALT6_FUNC_MODE) 
#define    PORT150_DSPI5_DSPI5_SOUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT150_DSPI20_DSPI20_PCS3        (PORT_ALT8_FUNC_MODE) 
#define    PORT151_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT151_GTM_TIM7_IN0_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT151_GTM_TIM1_IN4_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT151_GTM_TIM0_IN4_4        (PORT_ALT3_FUNC_MODE) 
#define    PORT151_DSPI20_DSPI20_SCKB        (PORT_ALT4_FUNC_MODE) 
#define    PORT151_LINFLEX5_LIN5_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT151_DSPI5_DSPI5_SINC        (PORT_ALT6_FUNC_MODE) 
#define    PORT151_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT151_GTM_TOUT50        (PORT_ALT7_FUNC_MODE) 
#define    PORT151_DSPI20_DSPI20_SCK        (PORT_ALT8_FUNC_MODE) 
#define    PORT152_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT152_GTM_TIM3_IN0_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT152_LINFLEX7_LIN7_RX        (PORT_ALT2_FUNC_MODE) 
#define    PORT152_DSPI7_DSPI7_SINF        (PORT_ALT3_FUNC_MODE) 
#define    PORT152_GTM_DTMA3_0        (PORT_ALT4_FUNC_MODE) 
#define    PORT152_DSPI4_DSPI4_PCS0_IN        (PORT_ALT7_FUNC_MODE) 
#define    PORT152_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT152_GTM_TOUT130        (PORT_ALT5_FUNC_MODE) 
#define    PORT152_DSPI4_DSPI4_PCS0_OUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT152_M_CAN_8_CAN13_TXD        (PORT_ALT9_FUNC_MODE) 
#define    PORT153_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT153_GTM_TIM3_IN1_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT153_DSPI16_DSPI16_SINC        (PORT_ALT2_FUNC_MODE) 
#define    PORT153_M_CAN_8_CAN13_RXDC        (PORT_ALT3_FUNC_MODE) 
#define    PORT153_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT153_GTM_TOUT131        (PORT_ALT4_FUNC_MODE) 
#define    PORT153_LINFLEX4_LIN4_TX        (PORT_ALT5_FUNC_MODE) 
#define    PORT153_DSPI4_DSPI4_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT153_DSPI16_DSPI16_SOUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT154_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT154_GTM_TIM3_IN2_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT154_GTM_TIM2_IN6_14        (PORT_ALT2_FUNC_MODE) 
#define    PORT154_DSPI16_DSPI16_SINC        (PORT_ALT3_FUNC_MODE) 
#define    PORT154_LINFLEX4_LIN4_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT154_DSPI4_DSPI4_SINC        (PORT_ALT5_FUNC_MODE) 
#define    PORT154_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT154_GTM_TOUT132        (PORT_ALT6_FUNC_MODE) 
#define    PORT154_DSPI16_DSPI16_SOUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT154_M_CAN_10_CAN21_TXD        (PORT_ALT8_FUNC_MODE) 
#define    PORT155_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT155_GTM_TIM3_IN3_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT155_DSPI16_DSPI16_SCKC        (PORT_ALT2_FUNC_MODE) 
#define    PORT155_M_CAN_10_CAN21_RXDF        (PORT_ALT3_FUNC_MODE) 
#define    PORT155_DSPI4_DSPI4_SCK_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT155_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT155_GTM_TOUT133        (PORT_ALT4_FUNC_MODE) 
#define    PORT155_DSPI4_DSPI4_SCK_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT155_DSPI16_DSPI16_SCK        (PORT_ALT7_FUNC_MODE) 
#define    PORT156_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT156_GTM_TIM5_IN0_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT156_GTM_TIM3_IN4_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT156_DSPI16_DSPI16_SCKB        (PORT_ALT3_FUNC_MODE) 
#define    PORT156_DSPI5_DSPI5_SCK_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT156_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT156_GTM_TOUT134        (PORT_ALT4_FUNC_MODE) 
#define    PORT156_DSPI5_DSPI5_SCK_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT156_DSPI16_DSPI16_SCK        (PORT_ALT7_FUNC_MODE) 
#define    PORT156_M_CAN_11_CAN22_TXD        (PORT_ALT8_FUNC_MODE) 
#define    PORT157_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT157_GTM_TIM5_IN1_10        (PORT_ALT1_FUNC_MODE) 
#define    PORT157_GTM_TIM3_IN5_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT157_DSPI16_DSPI16_SINB        (PORT_ALT3_FUNC_MODE) 
#define    PORT157_LINFLEX4_LIN4_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT157_DSPI4_DSPI4_SIND        (PORT_ALT5_FUNC_MODE) 
#define    PORT157_M_CAN_11_CAN22_RXDE        (PORT_ALT6_FUNC_MODE) 
#define    PORT157_GTM_DTMA3_1        (PORT_ALT7_FUNC_MODE) 
#define    PORT157_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT157_GTM_TOUT135        (PORT_ALT8_FUNC_MODE) 
#define    PORT157_DSPI16_DSPI16_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT158_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT158_GTM_TIM5_IN2_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT158_GTM_TIM3_IN6_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT158_DSPI16_DSPI16_SINB        (PORT_ALT3_FUNC_MODE) 
#define    PORT158_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT158_GTM_TOUT136        (PORT_ALT4_FUNC_MODE) 
#define    PORT158_LINFLEX4_LIN4_TX        (PORT_ALT5_FUNC_MODE) 
#define    PORT158_DSPI4_DSPI4_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT158_DSPI16_DSPI16_SOUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT158_M_CAN_12_CAN23_TXD        (PORT_ALT8_FUNC_MODE) 
#define    PORT159_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT159_GTM_TIM5_IN3_10        (PORT_ALT1_FUNC_MODE) 
#define    PORT159_GTM_TIM3_IN7_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT159_M_CAN_12_CAN23_RXDE        (PORT_ALT3_FUNC_MODE) 
#define    PORT159_DSPI4_DSPI4_PCS0_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT159_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT159_GTM_TOUT137        (PORT_ALT4_FUNC_MODE) 
#define    PORT159_DSPI4_DSPI4_PCS0_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT160_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT160_GTM_TIM6_IN7_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT160_GTM_TIM1_IN5_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT160_GTM_TIM0_IN5_4        (PORT_ALT3_FUNC_MODE) 
#define    PORT160_M_CAN_5_CAN10_RXDC        (PORT_ALT4_FUNC_MODE) 
#define    PORT160_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT160_GTM_TOUT41        (PORT_ALT5_FUNC_MODE) 
#define    PORT161_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT161_GTM_TIM6_IN6_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT161_GTM_TIM1_IN6_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT161_GTM_TIM0_IN6_4        (PORT_ALT3_FUNC_MODE) 
#define    PORT161_DSPI13_DSPI13_SIN        (PORT_ALT4_FUNC_MODE) 
#define    PORT161_LINFLEX6_LIN6_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT161_DSPI6_DSPI6_SINF        (PORT_ALT6_FUNC_MODE) 
#define    PORT161_DSPI6_DSPI6_SCK_IN        (PORT_ALT14_FUNC_MODE) 
#define    PORT161_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT161_GTM_TOUT42        (PORT_ALT7_FUNC_MODE) 
#define    PORT161_DSPI20_DSPI20_PCS6        (PORT_ALT9_FUNC_MODE) 
#define    PORT161_GTM_CLK0        (PORT_ALT10_FUNC_MODE) 
#define    PORT161_M_CAN_5_CAN10_TXD        (PORT_ALT11_FUNC_MODE) 
#define    PORT161_DSPI6_DSPI6_SCK_OUT        (PORT_ALT14_FUNC_MODE) 
#define    PORT162_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT162_GTM_TIM6_IN5_1        (PORT_ALT1_FUNC_MODE) 
#define    PORT162_GTM_TIM1_IN6_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT162_GTM_TIM0_IN6_5        (PORT_ALT3_FUNC_MODE) 
#define    PORT162_LINFLEX7_LIN7_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT162_DSPI7_DSPI7_SINC        (PORT_ALT5_FUNC_MODE) 
#define    PORT162_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT162_GTM_TOUT43        (PORT_ALT6_FUNC_MODE) 
#define    PORT162_M_CAN_12_CAN23_TXD        (PORT_ALT7_FUNC_MODE) 
#define    PORT162_M_CAN_7_CAN12_TXD        (PORT_ALT8_FUNC_MODE) 
#define    PORT163_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT163_GTM_TIM6_IN4_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT163_GTM_TIM1_IN7_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT163_GTM_TIM0_IN7_4        (PORT_ALT3_FUNC_MODE) 
#define    PORT163_LINFLEX6_LIN6_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT163_DSPI6_DSPI6_SINA        (PORT_ALT6_FUNC_MODE) 
#define    PORT163_M_CAN_7_CAN12_RXDC        (PORT_ALT7_FUNC_MODE) 
#define    PORT163_M_CAN_12_CAN23_RXDB        (PORT_ALT8_FUNC_MODE) 
#define    PORT163_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT163_GTM_TOUT44        (PORT_ALT9_FUNC_MODE) 
#define    PORT163_LINFLEX7_LIN7_TX        (PORT_ALT10_FUNC_MODE) 
#define    PORT163_DSPI7_DSPI7_SOUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT164_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT164_GTM_TIM6_IN3_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT164_GTM_TIM1_IN7_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT164_GTM_TIM0_IN7_5        (PORT_ALT3_FUNC_MODE) 
#define    PORT164_DSPI6_DSPI6_PCS0_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT164_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT164_GTM_TOUT45        (PORT_ALT4_FUNC_MODE) 
#define    PORT164_DSPI6_DSPI6_PCS0_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT164_DSPI20_DSPI20_PCS5        (PORT_ALT7_FUNC_MODE) 
#define    PORT164_DSPI13_DSPI13_PCS0        (PORT_ALT8_FUNC_MODE) 
#define    PORT165_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT165_GTM_TIM6_IN2_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT165_GTM_TIM1_IN2_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT165_GTM_TIM0_IN2_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT165_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT165_GTM_TOUT46        (PORT_ALT4_FUNC_MODE) 
#define    PORT165_LINFLEX6_LIN6_TX        (PORT_ALT5_FUNC_MODE) 
#define    PORT165_DSPI6_DSPI6_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT165_DSPI20_DSPI20_PCS4        (PORT_ALT7_FUNC_MODE) 
#define    PORT165_DSPI13_DSPI13_PCS1        (PORT_ALT8_FUNC_MODE) 
#define    PORT165_M_CAN_11_CAN22_TXD        (PORT_ALT9_FUNC_MODE) 
#define    PORT166_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT166_GTM_TIM6_IN1_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT166_GTM_TIM4_IN2_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT166_GTM_TIM1_IN2_10        (PORT_ALT3_FUNC_MODE) 
#define    PORT166_M_CAN_11_CAN22_RXDC        (PORT_ALT4_FUNC_MODE) 
#define    PORT166_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT166_GTM_TOUT138        (PORT_ALT5_FUNC_MODE) 
#define    PORT166_M_CAN_6_CAN11_TXD        (PORT_ALT7_FUNC_MODE) 
#define    PORT167_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT167_GTM_TIM6_IN0_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT167_GTM_TIM4_IN3_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT167_GTM_TIM1_IN3_10        (PORT_ALT3_FUNC_MODE) 
#define    PORT167_M_CAN_6_CAN11_RXDC        (PORT_ALT4_FUNC_MODE) 
#define    PORT167_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT167_GTM_TOUT139        (PORT_ALT5_FUNC_MODE) 
#define    PORT168_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT168_GTM_TIM6_IN0_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT168_GTM_TIM4_IN0_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT168_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT168_GTM_TOUT222        (PORT_ALT4_FUNC_MODE) 
#define    PORT169_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT169_GTM_TIM6_IN1_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT169_GTM_TIM4_IN1_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT169_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT169_GTM_TOUT223        (PORT_ALT4_FUNC_MODE) 
#define    PORT170_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT170_GTM_TIM6_IN2_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT170_GTM_TIM4_IN2_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT170_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT170_GTM_TOUT224        (PORT_ALT4_FUNC_MODE) 
#define    PORT171_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT171_GTM_TIM6_IN3_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT171_GTM_TIM4_IN3_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT171_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT171_GTM_TOUT225        (PORT_ALT4_FUNC_MODE) 
#define    PORT172_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT172_GTM_TIM6_IN4_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT172_GTM_TIM4_IN4_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT172_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT172_GTM_TOUT226        (PORT_ALT4_FUNC_MODE) 
#define    PORT173_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT173_GTM_TIM6_IN5_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT173_GTM_TIM4_IN5_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT173_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT173_GTM_TOUT227        (PORT_ALT4_FUNC_MODE) 
#define    PORT174_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT174_GTM_TIM6_IN6_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT174_GTM_TIM4_IN6_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT174_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT174_GTM_TOUT228        (PORT_ALT4_FUNC_MODE) 
#define    PORT175_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT175_GTM_TIM6_IN7_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT175_GTM_TIM4_IN7_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT175_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT175_GTM_TOUT229        (PORT_ALT4_FUNC_MODE) 
#define    PORT176_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT176_GTM_TIM7_IN0_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT176_GTM_TIM5_IN0_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT176_SDADC_0_EM_CLK_SDADC0        (PORT_ALT9_FUNC_MODE) 
#define    PORT176_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT176_GTM_TOUT230        (PORT_ALT4_FUNC_MODE) 
#define    PORT176_SAR_ADC45_SAR_ADC45_MA2        (PORT_ALT7_FUNC_MODE) 
#define    PORT177_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT177_GTM_TIM7_IN1_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT177_GTM_TIM5_IN1_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT177_SDADC_0_EM_BS1_SDADC0        (PORT_ALT9_FUNC_MODE) 
#define    PORT177_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT177_GTM_TOUT231        (PORT_ALT4_FUNC_MODE) 
#define    PORT177_SAR_ADC45_SAR_ADC45_MA1        (PORT_ALT7_FUNC_MODE) 
#define    PORT178_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT178_GTM_TIM7_IN2_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT178_GTM_TIM5_IN2_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT178_SDADC_0_EM_BS2_SDADC0        (PORT_ALT9_FUNC_MODE) 
#define    PORT178_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT178_GTM_TOUT232        (PORT_ALT4_FUNC_MODE) 
#define    PORT178_SAR_ADC45_SAR_ADC45_MA0        (PORT_ALT7_FUNC_MODE) 
#define    PORT179_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT179_GTM_TIM7_IN3_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT179_GTM_TIM5_IN3_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT179_SDADC_1_EM_CLK_SDADC1        (PORT_ALT9_FUNC_MODE) 
#define    PORT179_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT179_GTM_TOUT233        (PORT_ALT4_FUNC_MODE) 
#define    PORT179_SAR_ADC89_SAR_ADC89_MA2        (PORT_ALT7_FUNC_MODE) 
#define    PORT180_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT180_GTM_TIM7_IN4_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT180_GTM_TIM5_IN4_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT180_SDADC_1_EM_BS1_SDADC1        (PORT_ALT9_FUNC_MODE) 
#define    PORT180_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT180_GTM_TOUT234        (PORT_ALT4_FUNC_MODE) 
#define    PORT180_SAR_ADC89_SAR_ADC89_MA1        (PORT_ALT7_FUNC_MODE) 
#define    PORT181_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT181_GTM_TIM7_IN5_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT181_GTM_TIM5_IN5_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT181_SDADC_1_EM_BS2_SDADC1        (PORT_ALT9_FUNC_MODE) 
#define    PORT181_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT181_GTM_TOUT235        (PORT_ALT4_FUNC_MODE) 
#define    PORT181_SAR_ADC89_SAR_ADC89_MA0        (PORT_ALT7_FUNC_MODE) 
#define    PORT182_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT182_GTM_TIM7_IN7_3        (PORT_ALT1_FUNC_MODE) 
#define    PORT182_GTM_TIM7_IN6_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT182_GTM_TIM5_IN6_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT182_SDADC_2_EM_CLK_SDADC2        (PORT_ALT9_FUNC_MODE) 
#define    PORT182_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT182_GTM_TOUT236        (PORT_ALT5_FUNC_MODE) 
#define    PORT182_CSENT_CSENT0_TXD0        (PORT_ALT7_FUNC_MODE) 
#define    PORT183_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT183_GTM_TIM7_IN7_2        (PORT_ALT1_FUNC_MODE) 
#define    PORT183_GTM_TIM5_IN7_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT183_SDADC_2_EM_BS1_SDADC2        (PORT_ALT9_FUNC_MODE) 
#define    PORT183_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT183_GTM_TOUT237        (PORT_ALT4_FUNC_MODE) 
#define    PORT183_CSENT_CSENT0_TXD1        (PORT_ALT7_FUNC_MODE) 
#define    PORT184_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT184_GTM_TIM6_IN0_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT184_GTM_TIM3_IN0_12        (PORT_ALT2_FUNC_MODE) 
#define    PORT184_SDADC_2_EM_BS2_SDADC2        (PORT_ALT9_FUNC_MODE) 
#define    PORT184_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT184_GTM_TOUT206        (PORT_ALT3_FUNC_MODE) 
#define    PORT184_CSENT_CSENT0_TXD2        (PORT_ALT7_FUNC_MODE) 
#define    PORT185_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT185_GTM_TIM6_IN1_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT185_GTM_TIM3_IN1_11        (PORT_ALT2_FUNC_MODE) 
#define    PORT185_SDADC_3_EM_CLK_SDADC3        (PORT_ALT9_FUNC_MODE) 
#define    PORT185_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT185_GTM_TOUT207        (PORT_ALT4_FUNC_MODE) 
#define    PORT185_CSENT_CSENT0_TXD3        (PORT_ALT7_FUNC_MODE) 
#define    PORT186_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT186_GTM_TIM6_IN2_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT186_GTM_TIM3_IN2_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT186_SDADC_3_EM_BS1_SDADC3        (PORT_ALT9_FUNC_MODE) 
#define    PORT186_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT186_GTM_TOUT208        (PORT_ALT4_FUNC_MODE) 
#define    PORT186_CSENT_CSENT0_TXD4        (PORT_ALT7_FUNC_MODE) 
#define    PORT187_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT187_GTM_TIM6_IN3_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT187_GTM_TIM3_IN3_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT187_SDADC_3_EM_BS2_SDADC3        (PORT_ALT9_FUNC_MODE) 
#define    PORT187_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT187_GTM_TOUT209        (PORT_ALT4_FUNC_MODE) 
#define    PORT187_CSENT_CSENT0_TXD5        (PORT_ALT7_FUNC_MODE) 
#define    PORT188_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT188_GTM_TIM6_IN4_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT188_GTM_TIM3_IN4_10        (PORT_ALT2_FUNC_MODE) 
#define    PORT188_SDADC_4_EM_CLK_SDADC4        (PORT_ALT9_FUNC_MODE) 
#define    PORT188_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT188_GTM_TOUT210        (PORT_ALT4_FUNC_MODE) 
#define    PORT188_CSENT_CSENT0_TXD6        (PORT_ALT7_FUNC_MODE) 
#define    PORT189_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT189_GTM_TIM6_IN5_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT189_GTM_TIM3_IN5_11        (PORT_ALT2_FUNC_MODE) 
#define    PORT189_SDADC_4_EM_BS1_SDADC4        (PORT_ALT9_FUNC_MODE) 
#define    PORT189_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT189_GTM_TOUT211        (PORT_ALT4_FUNC_MODE) 
#define    PORT189_CSENT_CSENT0_TXD7        (PORT_ALT7_FUNC_MODE) 
#define    PORT190_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT190_GTM_TIM6_IN6_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT190_GTM_TIM3_IN6_14        (PORT_ALT2_FUNC_MODE) 
#define    PORT190_SDADC_4_EM_BS2_SDADC4        (PORT_ALT9_FUNC_MODE) 
#define    PORT190_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT190_GTM_TOUT212        (PORT_ALT4_FUNC_MODE) 
#define    PORT190_CSENT_CSENT0_TXD8        (PORT_ALT7_FUNC_MODE) 
#define    PORT191_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT191_GTM_TIM6_IN7_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT191_GTM_TIM3_IN7_10        (PORT_ALT2_FUNC_MODE) 
#define    PORT191_SDADC_5_EM_CLK_SDADC5        (PORT_ALT9_FUNC_MODE) 
#define    PORT191_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT191_GTM_TOUT213        (PORT_ALT4_FUNC_MODE) 
#define    PORT191_CSENT_CSENT0_TXD9        (PORT_ALT7_FUNC_MODE) 
#define    PORT192_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT192_GTM_TIM7_IN0_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT192_GTM_TIM4_IN0_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT192_EMIOS_EMIOS_8_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT192_SIUL_EPORT0        (PORT_ALT7_FUNC_MODE) 
#define    PORT192_SDADC_5_EM_BS1_SDADC5        (PORT_ALT9_FUNC_MODE) 
#define    PORT192_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT192_GTM_TOUT214        (PORT_ALT3_FUNC_MODE) 
#define    PORT192_EMIOS_EMIOS_8_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT193_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT193_GTM_TIM7_IN1_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT193_GTM_TIM4_IN1_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT193_EMIOS_EMIOS_9_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT193_SIUL_EPORT1        (PORT_ALT7_FUNC_MODE) 
#define    PORT193_SDADC_5_EM_BS2_SDADC5        (PORT_ALT9_FUNC_MODE) 
#define    PORT193_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT193_GTM_TOUT215        (PORT_ALT3_FUNC_MODE) 
#define    PORT193_EMIOS_EMIOS_9_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT194_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT194_GTM_TIM7_IN2_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT194_GTM_TIM4_IN2_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT194_EMIOS_EMIOS_10_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT194_SIUL_EPORT2        (PORT_ALT7_FUNC_MODE) 
#define    PORT194_SDADC_6_EM_CLK_SDADC6        (PORT_ALT9_FUNC_MODE) 
#define    PORT194_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT194_GTM_TOUT216        (PORT_ALT3_FUNC_MODE) 
#define    PORT194_EMIOS_EMIOS_10_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT195_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT195_GTM_TIM7_IN3_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT195_GTM_TIM4_IN3_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT195_EMIOS_EMIOS_11_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT195_SIUL_EPORT3        (PORT_ALT7_FUNC_MODE) 
#define    PORT195_SDADC_6_EM_BS1_SDADC6        (PORT_ALT9_FUNC_MODE) 
#define    PORT195_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT195_GTM_TOUT217        (PORT_ALT3_FUNC_MODE) 
#define    PORT195_EMIOS_EMIOS_11_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT196_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT196_GTM_TIM7_IN4_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT196_GTM_TIM4_IN4_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT196_EMIOS_EMIOS_12_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT196_SIUL_EPORT4        (PORT_ALT7_FUNC_MODE) 
#define    PORT196_SDADC_6_EM_BS2_SDADC6        (PORT_ALT9_FUNC_MODE) 
#define    PORT196_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT196_GTM_TOUT218        (PORT_ALT3_FUNC_MODE) 
#define    PORT196_EMIOS_EMIOS_12_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT197_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT197_GTM_TIM7_IN5_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT197_GTM_TIM4_IN5_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT197_EMIOS_EMIOS_13_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT197_SIUL_EPORT5        (PORT_ALT7_FUNC_MODE) 
#define    PORT197_SDADC_7_EM_CLK_SDADC7        (PORT_ALT9_FUNC_MODE) 
#define    PORT197_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT197_GTM_TOUT219        (PORT_ALT3_FUNC_MODE) 
#define    PORT197_EMIOS_EMIOS_13_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT198_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT198_GTM_TIM7_IN6_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT198_GTM_TIM4_IN6_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT198_EMIOS_EMIOS_14_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT198_SIUL_EPORT6        (PORT_ALT7_FUNC_MODE) 
#define    PORT198_SDADC_7_EM_BS1_SDADC7        (PORT_ALT9_FUNC_MODE) 
#define    PORT198_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT198_GTM_TOUT220        (PORT_ALT3_FUNC_MODE) 
#define    PORT198_EMIOS_EMIOS_14_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT199_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT199_GTM_TIM4_IN7_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT199_EMIOS_EMIOS_15_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT199_SIUL_EPORT7        (PORT_ALT7_FUNC_MODE) 
#define    PORT199_SDADC_7_EM_BS2_SDADC7        (PORT_ALT9_FUNC_MODE) 
#define    PORT199_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT199_GTM_TOUT221        (PORT_ALT2_FUNC_MODE) 
#define    PORT199_EMIOS_EMIOS_15_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT200_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT200_GTM_TIM6_IN6_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT200_GTM_TIM3_IN6_11        (PORT_ALT2_FUNC_MODE) 
#define    PORT200_EMIOS_EMIOS_25_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT200_SIUL_EPORT8        (PORT_ALT7_FUNC_MODE) 
#define    PORT200_SDADC_8_EM_CLK_SDADC8        (PORT_ALT9_FUNC_MODE) 
#define    PORT200_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT200_GTM_TOUT212        (PORT_ALT4_FUNC_MODE) 
#define    PORT200_EMIOS_EMIOS_25_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT201_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT201_GTM_TIM7_IN0_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT201_GTM_TIM4_IN0_10        (PORT_ALT2_FUNC_MODE) 
#define    PORT201_EMIOS_EMIOS_26_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT201_SIUL_EPORT9        (PORT_ALT7_FUNC_MODE) 
#define    PORT201_SDADC_8_EM_BS1_SDADC8        (PORT_ALT9_FUNC_MODE) 
#define    PORT201_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT201_GTM_TOUT190        (PORT_ALT4_FUNC_MODE) 
#define    PORT201_EMIOS_EMIOS_26_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT202_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT202_GTM_TIM7_IN1_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT202_GTM_TIM4_IN1_10        (PORT_ALT2_FUNC_MODE) 
#define    PORT202_EMIOS_EMIOS_27_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT202_SIUL_EPORT10        (PORT_ALT7_FUNC_MODE) 
#define    PORT202_SDADC_8_EM_BS2_SDADC8        (PORT_ALT9_FUNC_MODE) 
#define    PORT202_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT202_GTM_TOUT191        (PORT_ALT4_FUNC_MODE) 
#define    PORT202_EMIOS_EMIOS_27_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT203_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT203_GTM_TIM7_IN2_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT203_GTM_TIM4_IN2_10        (PORT_ALT2_FUNC_MODE) 
#define    PORT203_EMIOS_EMIOS_28_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT203_SIUL_EPORT11        (PORT_ALT7_FUNC_MODE) 
#define    PORT203_SDADC_9_EM_CLK_SDADC9        (PORT_ALT9_FUNC_MODE) 
#define    PORT203_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT203_GTM_TOUT192        (PORT_ALT4_FUNC_MODE) 
#define    PORT203_EMIOS_EMIOS_28_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT204_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT204_GTM_TIM7_IN3_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT204_GTM_TIM4_IN3_10        (PORT_ALT2_FUNC_MODE) 
#define    PORT204_EMIOS_EMIOS_29_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT204_SIUL_EPORT12        (PORT_ALT7_FUNC_MODE) 
#define    PORT204_SDADC_9_EM_BS1_SDADC9        (PORT_ALT9_FUNC_MODE) 
#define    PORT204_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT204_GTM_TOUT193        (PORT_ALT4_FUNC_MODE) 
#define    PORT204_EMIOS_EMIOS_29_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT205_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT205_GTM_TIM7_IN4_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT205_GTM_TIM4_IN4_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT205_EMIOS_EMIOS_30_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT205_SIUL_EPORT13        (PORT_ALT7_FUNC_MODE) 
#define    PORT205_SDADC_9_EM_BS2_SDADC9        (PORT_ALT9_FUNC_MODE) 
#define    PORT205_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT205_GTM_TOUT194        (PORT_ALT4_FUNC_MODE) 
#define    PORT205_EMIOS_EMIOS_30_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT206_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT206_GTM_TIM7_IN5_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT206_GTM_TIM4_IN5_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT206_EMIOS_EMIOS_31_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT206_SIUL_EPORT14        (PORT_ALT7_FUNC_MODE) 
#define    PORT206_SDADC_10_EM_CLK_SDADC10        (PORT_ALT9_FUNC_MODE) 
#define    PORT206_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT206_GTM_TOUT195        (PORT_ALT4_FUNC_MODE) 
#define    PORT206_EMIOS_EMIOS_31_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT207_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT207_GTM_TIM7_IN6_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT207_GTM_TIM4_IN6_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT207_LINFLEX12_LIN12_RX        (PORT_ALT6_FUNC_MODE) 
#define    PORT207_SIUL_EPORT15        (PORT_ALT7_FUNC_MODE) 
#define    PORT207_SDADC_10_EM_BS1_SDADC10        (PORT_ALT9_FUNC_MODE) 
#define    PORT207_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT207_GTM_TOUT196        (PORT_ALT4_FUNC_MODE) 
#define    PORT208_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT208_GTM_TIM7_IN7_4        (PORT_ALT1_FUNC_MODE) 
#define    PORT208_GTM_TIM4_IN7_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT208_SIUL_EPORT16        (PORT_ALT7_FUNC_MODE) 
#define    PORT208_SDADC_10_EM_BS2_SDADC10        (PORT_ALT9_FUNC_MODE) 
#define    PORT208_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT208_GTM_TOUT197        (PORT_ALT4_FUNC_MODE) 
#define    PORT208_LINFLEX12_LIN12_TX        (PORT_ALT6_FUNC_MODE) 
#define    PORT209_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT209_GTM_TIM6_IN0_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT209_GTM_TIM5_IN0_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT209_LINFLEX14_LIN14_RX        (PORT_ALT6_FUNC_MODE) 
#define    PORT209_SIUL_EPORT17        (PORT_ALT7_FUNC_MODE) 
#define    PORT209_SDADC_11_EM_CLK_SDADC11        (PORT_ALT9_FUNC_MODE) 
#define    PORT209_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT209_GTM_TOUT198        (PORT_ALT4_FUNC_MODE) 
#define    PORT210_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT210_GTM_TIM6_IN1_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT210_GTM_TIM5_IN1_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT210_SIUL_EPORT18        (PORT_ALT7_FUNC_MODE) 
#define    PORT210_SDADC_11_EM_BS1_SDADC11        (PORT_ALT9_FUNC_MODE) 
#define    PORT210_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT210_GTM_TOUT199        (PORT_ALT4_FUNC_MODE) 
#define    PORT210_LINFLEX14_LIN14_TX        (PORT_ALT6_FUNC_MODE) 
#define    PORT211_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT211_GTM_TIM6_IN2_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT211_GTM_TIM5_IN2_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT211_LINFLEX15_LIN15_RX        (PORT_ALT6_FUNC_MODE) 
#define    PORT211_SIUL_EPORT19        (PORT_ALT7_FUNC_MODE) 
#define    PORT211_SDADC_11_EM_BS2_SDADC11        (PORT_ALT9_FUNC_MODE) 
#define    PORT211_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT211_GTM_TOUT200        (PORT_ALT4_FUNC_MODE) 
#define    PORT212_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT212_GTM_TIM6_IN3_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT212_GTM_TIM5_IN3_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT212_SIUL_EPORT20        (PORT_ALT7_FUNC_MODE) 
#define    PORT212_SDADC_12_EM_CLK_SDADC12        (PORT_ALT9_FUNC_MODE) 
#define    PORT212_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT212_GTM_TOUT201        (PORT_ALT4_FUNC_MODE) 
#define    PORT212_LINFLEX15_LIN15_TX        (PORT_ALT6_FUNC_MODE) 
#define    PORT213_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT213_GTM_TIM6_IN4_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT213_GTM_TIM5_IN4_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT213_LINFLEX16_LIN16_RX        (PORT_ALT6_FUNC_MODE) 
#define    PORT213_SIUL_EPORT21        (PORT_ALT7_FUNC_MODE) 
#define    PORT213_SDADC_12_EM_BS1_SDADC12        (PORT_ALT9_FUNC_MODE) 
#define    PORT213_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT213_GTM_TOUT202        (PORT_ALT4_FUNC_MODE) 
#define    PORT214_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT214_GTM_TIM6_IN5_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT214_GTM_TIM5_IN5_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT214_SIUL_EPORT22        (PORT_ALT7_FUNC_MODE) 
#define    PORT214_SDADC_12_EM_BS2_SDADC12        (PORT_ALT9_FUNC_MODE) 
#define    PORT214_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT214_GTM_TOUT203        (PORT_ALT4_FUNC_MODE) 
#define    PORT214_LINFLEX16_LIN16_TX        (PORT_ALT6_FUNC_MODE) 
#define    PORT215_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT215_GTM_TIM6_IN6_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT215_GTM_TIM5_IN6_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT215_SIUL_EPORT23        (PORT_ALT7_FUNC_MODE) 
#define    PORT215_SDADC_13_EM_CLK_SDADC13        (PORT_ALT9_FUNC_MODE) 
#define    PORT215_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT215_GTM_TOUT204        (PORT_ALT4_FUNC_MODE) 
#define    PORT216_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT216_GTM_TIM6_IN7_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT216_GTM_TIM5_IN7_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT216_PASS_PASS_BAF_PLOCK        (PORT_ALT7_FUNC_MODE) 
#define    PORT216_SDADC_13_EM_BS1_SDADC13        (PORT_ALT9_FUNC_MODE) 
#define    PORT216_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT216_GTM_TOUT205        (PORT_ALT4_FUNC_MODE) 
#define    PORT217_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT217_GTM_TIM7_IN0_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT217_GTM_TIM2_IN0_13        (PORT_ALT2_FUNC_MODE) 
#define    PORT217_SDADC_13_EM_BS2_SDADC13        (PORT_ALT9_FUNC_MODE) 
#define    PORT217_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT217_GTM_TOUT174        (PORT_ALT4_FUNC_MODE) 
#define    PORT217_MC_CGL_EBI_CLKOUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT218_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT218_GTM_TIM7_IN1_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT218_GTM_TIM2_IN1_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT218_TTCAN0_TTCAN0_RX        (PORT_ALT9_FUNC_MODE) 
#define    PORT218_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT218_GTM_TOUT175        (PORT_ALT4_FUNC_MODE) 
#define    PORT218_MC_CGL_SYS_CLK0        (PORT_ALT7_FUNC_MODE) 
#define    PORT219_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT219_GTM_TIM7_IN2_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT219_GTM_TIM2_IN2_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT219_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT219_GTM_TOUT176        (PORT_ALT4_FUNC_MODE) 
#define    PORT219_MC_CGL_SYS_CLK1        (PORT_ALT7_FUNC_MODE) 
#define    PORT219_TTCAN0_TTCAN0_TX        (PORT_ALT9_FUNC_MODE) 
#define    PORT220_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT220_GTM_TIM7_IN3_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT220_GTM_TIM2_IN3_14        (PORT_ALT2_FUNC_MODE) 
#define    PORT220_TTCAN1_TTCAN1_RX        (PORT_ALT9_FUNC_MODE) 
#define    PORT220_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT220_GTM_TOUT177        (PORT_ALT4_FUNC_MODE) 
#define    PORT220_MC_CGL_CDM        (PORT_ALT7_FUNC_MODE) 
#define    PORT221_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT221_GTM_TIM7_IN4_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT221_GTM_TIM2_IN4_12        (PORT_ALT2_FUNC_MODE) 
#define    PORT221_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT221_GTM_TOUT178        (PORT_ALT4_FUNC_MODE) 
#define    PORT221_MC_CGL_FEC_REF_CLK        (PORT_ALT7_FUNC_MODE) 
#define    PORT221_TTCAN1_TTCAN1_TX        (PORT_ALT9_FUNC_MODE) 
#define    PORT222_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT222_GTM_TIM7_IN5_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT222_GTM_TIM2_IN5_13        (PORT_ALT2_FUNC_MODE) 
#define    PORT222_TTCAN2_TTCAN2_RX        (PORT_ALT9_FUNC_MODE) 
#define    PORT222_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT222_GTM_TOUT179        (PORT_ALT4_FUNC_MODE) 
#define    PORT223_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT223_GTM_TIM7_IN6_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT223_GTM_TIM2_IN6_12        (PORT_ALT2_FUNC_MODE) 
#define    PORT223_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT223_GTM_TOUT180        (PORT_ALT4_FUNC_MODE) 
#define    PORT223_TTCAN2_TTCAN2_TX        (PORT_ALT9_FUNC_MODE) 
#define    PORT224_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT224_GTM_TIM7_IN7_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT224_GTM_TIM2_IN7_14        (PORT_ALT2_FUNC_MODE) 
#define    PORT224_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT224_GTM_TOUT181        (PORT_ALT4_FUNC_MODE) 
#define    PORT225_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT225_GTM_TIM6_IN0_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT225_GTM_TIM5_IN0_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT225_SENT_SENT_SENT20C        (PORT_ALT4_FUNC_MODE) 
#define    PORT225_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT225_GTM_TOUT182        (PORT_ALT5_FUNC_MODE) 
#define    PORT226_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT226_GTM_TIM6_IN1_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT226_GTM_TIM5_IN1_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT226_SENT_SENT_SENT21C        (PORT_ALT4_FUNC_MODE) 
#define    PORT226_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT226_GTM_TOUT183        (PORT_ALT5_FUNC_MODE) 
#define    PORT227_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT227_GTM_TIM6_IN2_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT227_GTM_TIM5_IN2_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT227_SENT_SENT_SENT22C        (PORT_ALT4_FUNC_MODE) 
#define    PORT227_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT227_GTM_TOUT184        (PORT_ALT5_FUNC_MODE) 
#define    PORT228_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT228_GTM_TIM6_IN3_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT228_GTM_TIM5_IN3_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT228_SENT_SENT_SENT23C        (PORT_ALT4_FUNC_MODE) 
#define    PORT228_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT228_GTM_TOUT185        (PORT_ALT5_FUNC_MODE) 
#define    PORT229_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT229_GTM_TIM6_IN4_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT229_GTM_TIM5_IN4_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT229_SENT_SENT_SENT24C        (PORT_ALT4_FUNC_MODE) 
#define    PORT229_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT229_GTM_TOUT186        (PORT_ALT5_FUNC_MODE) 
#define    PORT230_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT230_GTM_TIM6_IN5_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT230_GTM_TIM5_IN5_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT230_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT230_GTM_TOUT187        (PORT_ALT4_FUNC_MODE) 
#define    PORT231_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT231_GTM_TIM6_IN6_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT231_GTM_TIM5_IN6_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT231_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT231_GTM_TOUT188        (PORT_ALT4_FUNC_MODE) 
#define    PORT232_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT232_GTM_TIM6_IN7_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT232_GTM_TIM5_IN7_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT232_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT232_GTM_TOUT189        (PORT_ALT4_FUNC_MODE) 
#define    PORT233_GTM_TIM3_IN2_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT233_GTM_TIM2_IN2_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT233_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT233_GTM_TOUT36        (PORT_ALT3_FUNC_MODE) 
#define    PORT234_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT234_GTM_TIM3_IN3_15        (PORT_ALT1_FUNC_MODE) 
#define    PORT234_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT234_GTM_TOUT37        (PORT_ALT2_FUNC_MODE) 
#define    PORT235_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT235_GTM_TIM1_IN3_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT235_GTM_TIM0_IN3_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT235_M_CAN_4_CAN03_RXDB        (PORT_ALT3_FUNC_MODE) 
#define    PORT235_LINFLEX3_LIN3_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT235_DSPI3_DSPI3_SIND        (PORT_ALT5_FUNC_MODE) 
#define    PORT235_M_CAN_10_CAN21_RXDD        (PORT_ALT6_FUNC_MODE) 
#define    PORT235_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT235_GTM_TOUT38        (PORT_ALT7_FUNC_MODE) 
#define    PORT235_LINFLEX3_LIN3_TX        (PORT_ALT8_FUNC_MODE) 
#define    PORT235_DSPI3_DSPI3_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT236_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT236_GTM_TIM1_IN4_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT236_GTM_TIM0_IN4_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT236_DSPI3_DSPI3_SCK_IN        (PORT_ALT7_FUNC_MODE) 
#define    PORT236_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT236_GTM_TOUT39        (PORT_ALT3_FUNC_MODE) 
#define    PORT236_LINFLEX3_LIN3_TX        (PORT_ALT4_FUNC_MODE) 
#define    PORT236_DSPI3_DSPI3_SOUT        (PORT_ALT5_FUNC_MODE) 
#define    PORT236_DSPI3_DSPI3_SCK_OUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT236_M_CAN_4_CAN03_TXD        (PORT_ALT8_FUNC_MODE) 
#define    PORT236_M_CAN_10_CAN21_TXD        (PORT_ALT9_FUNC_MODE) 
#define    PORT237_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT237_GTM_TIM1_IN5_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT237_GTM_TIM0_IN5_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT237_DSPI13_DSPI13_SIN        (PORT_ALT4_FUNC_MODE) 
#define    PORT237_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT237_GTM_TOUT40        (PORT_ALT5_FUNC_MODE) 
#define    PORT237_GTM_CLK1        (PORT_ALT6_FUNC_MODE) 
#define    PORT237_DSPI13_DSPI13_PCS0        (PORT_ALT7_FUNC_MODE) 
#define    PORT237_EMIOS_EMIOS_20        (PORT_ALT9_FUNC_MODE) 
#define    PORT238_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT238_GTM_TIM5_IN5_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT238_GTM_TIM4_IN1_14        (PORT_ALT2_FUNC_MODE) 
#define    PORT238_GTM_TIM3_IN5_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT238_SENT_SENT_SENT10C        (PORT_ALT4_FUNC_MODE) 
#define    PORT238_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT238_GTM_TOUT140        (PORT_ALT5_FUNC_MODE) 
#define    PORT238_LINFLEX2_LIN2_TX        (PORT_ALT6_FUNC_MODE) 
#define    PORT238_DSPI2_DSPI2_SOUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT238_M_CAN_3_CAN02_TXD        (PORT_ALT8_FUNC_MODE) 
#define    PORT239_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT239_GTM_TIM5_IN6_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT239_GTM_TIM4_IN4_15        (PORT_ALT2_FUNC_MODE) 
#define    PORT239_GTM_TIM3_IN6_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT239_M_CAN_3_CAN02_RXDC        (PORT_ALT4_FUNC_MODE) 
#define    PORT239_LINFLEX2_LIN2_RX        (PORT_ALT6_FUNC_MODE) 
#define    PORT239_DSPI2_DSPI2_SINF        (PORT_ALT7_FUNC_MODE) 
#define    PORT239_LINFLEX6_LIN6_RX        (PORT_ALT8_FUNC_MODE) 
#define    PORT239_DSPI6_DSPI6_SINC        (PORT_ALT9_FUNC_MODE) 
#define    PORT239_SENT_SENT_SENT11C        (PORT_ALT10_FUNC_MODE) 
#define    PORT239_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT239_GTM_TOUT141        (PORT_ALT11_FUNC_MODE) 
#define    PORT239_M_CAN_11_CAN22_TXD        (PORT_ALT13_FUNC_MODE) 
#define    PORT240_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT240_GTM_TIM5_IN7_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT240_GTM_TIM4_IN0_15        (PORT_ALT2_FUNC_MODE) 
#define    PORT240_GTM_TIM3_IN7_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT240_M_CAN_11_CAN22_RXDB        (PORT_ALT5_FUNC_MODE) 
#define    PORT240_SENT_SENT_SENT12C        (PORT_ALT6_FUNC_MODE) 
#define    PORT240_SPORTA_SPORTA_CLK_IN        (PORT_ALT11_FUNC_MODE) 
#define    PORT240_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT240_GTM_TOUT142        (PORT_ALT7_FUNC_MODE) 
#define    PORT240_LINFLEX6_LIN6_TX        (PORT_ALT8_FUNC_MODE) 
#define    PORT240_DSPI6_DSPI6_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT240_SPORTA_SPORTA_CLK_OUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT241_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT241_GTM_TIM3_IN0_13        (PORT_ALT1_FUNC_MODE) 
#define    PORT241_GTM_TIM1_IN4_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT241_GTM_TIM0_IN4_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT241_SAR_ADC_SDADC_EDSADC_ITR0E        (PORT_ALT4_FUNC_MODE) 
#define    PORT241_SENT_SENT_SENT13C        (PORT_ALT5_FUNC_MODE) 
#define    PORT241_GTM_DTMT1_2        (PORT_ALT6_FUNC_MODE) 
#define    PORT241_SPORTA_SPORTA_FS_IN        (PORT_ALT12_FUNC_MODE) 
#define    PORT241_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT241_GTM_TOUT22        (PORT_ALT8_FUNC_MODE) 
#define    PORT241_LINFLEX5_LIN5_TX        (PORT_ALT9_FUNC_MODE) 
#define    PORT241_DSPI5_DSPI5_SOUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT241_ACMP2_EVADC_FC2BFLOUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT241_SPORTA_SPORTA_FS_OUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT242_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT242_GTM_TIM3_IN1_15        (PORT_ALT1_FUNC_MODE) 
#define    PORT242_GTM_TIM1_IN5_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT242_GTM_TIM0_IN5_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT242_SAR_ADC_SDADC_EDSADC_ITR1E        (PORT_ALT4_FUNC_MODE) 
#define    PORT242_PSI5_PSI5_RX0C        (PORT_ALT5_FUNC_MODE) 
#define    PORT242_SENT_SENT_SENT9C        (PORT_ALT7_FUNC_MODE) 
#define    PORT242_LINFLEX8_LIN8_RX        (PORT_ALT8_FUNC_MODE) 
#define    PORT242_DSPI8_DSPI8_SINC        (PORT_ALT9_FUNC_MODE) 
#define    PORT242_DSPI3_DSPI3_PCS0_IN        (PORT_ALT13_FUNC_MODE) 
#define    PORT242_SPORTA_SPORTA_D0_IN        (PORT_ONLY_INPUT_MODE) 
#define    PORT242_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT242_GTM_TOUT23        (PORT_ALT11_FUNC_MODE) 
#define    PORT242_DSPI3_DSPI3_PCS0_OUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT242_DSPI18_DSPI18_SCK        (PORT_ALT14_FUNC_MODE) 
#define    PORT242_EVADC_FC4BFLOUT        (PORT_ANALOG_INPUT_MODE) 
#define    PORT242_SPORTA_SPORTA_D0_OUT        (PORT_ONLY_INPUT_MODE) 
#define    PORT243_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT243_GTM_TIM3_IN2_14        (PORT_ALT1_FUNC_MODE) 
#define    PORT243_GTM_TIM1_IN6_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT243_GTM_TIM0_IN6_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT243_SAR_ADC_SDADC_EDSADC_ITR2E        (PORT_ALT4_FUNC_MODE) 
#define    PORT243_SENT_SENT_SENT8C        (PORT_ALT5_FUNC_MODE) 
#define    PORT243_DSPI3_DSPI3_SCK_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT243_SPORTA_SPORTA_D1_IN        (PORT_ALT15_FUNC_MODE) 
#define    PORT243_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT243_GTM_TOUT24        (PORT_ALT8_FUNC_MODE) 
#define    PORT243_DSPI3_DSPI3_SCK_OUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT243_PSI5_PSI5_TX0        (PORT_ALT12_FUNC_MODE) 
#define    PORT243_ACMP3_EVADC_FC3BFLOUT        (PORT_ALT14_FUNC_MODE) 
#define    PORT243_SPORTA_SPORTA_D1_OUT        (PORT_ALT15_FUNC_MODE) 
#define    PORT244_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT244_GTM_TIM3_IN3_12        (PORT_ALT1_FUNC_MODE) 
#define    PORT244_GTM_TIM1_IN7_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT244_GTM_TIM0_IN7_6        (PORT_ALT3_FUNC_MODE) 
#define    PORT244_PSI5_PSI5_RX1C        (PORT_ALT4_FUNC_MODE) 
#define    PORT244_SENT_SENT_SENT7C        (PORT_ALT5_FUNC_MODE) 
#define    PORT244_DSPI5_DSPI5_SCK_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT244_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT244_GTM_TOUT25        (PORT_ALT8_FUNC_MODE) 
#define    PORT244_DSPI5_DSPI5_SCK_OUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT244_DSPI20_DSPI20_PCS2        (PORT_ALT11_FUNC_MODE) 
#define    PORT244_ACMP5_EVADC_FC5BFLOUT        (PORT_ALT14_FUNC_MODE) 
#define    PORT244_SPORTA_SPORTA_TDV        (PORT_ALT15_FUNC_MODE) 
#define    PORT245_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT245_GTM_TIM4_IN4_10        (PORT_ALT1_FUNC_MODE) 
#define    PORT245_GTM_TIM1_IN0_10        (PORT_ALT2_FUNC_MODE) 
#define    PORT245_GTM_TIM0_IN0_10        (PORT_ALT3_FUNC_MODE) 
#define    PORT245_SAR_ADC_SDADC_EDSADC_ITR0F        (PORT_ALT4_FUNC_MODE) 
#define    PORT245_SENT_SENT_SENT6C        (PORT_ALT5_FUNC_MODE) 
#define    PORT245_EMIOS_emios_odis        (PORT_ALT7_FUNC_MODE) 
#define    PORT245_LINFLEX5_LIN5_RX        (PORT_ALT8_FUNC_MODE) 
#define    PORT245_DSPI5_DSPI5_SINB        (PORT_ALT9_FUNC_MODE) 
#define    PORT245_GTM_DTMT2_0        (PORT_ALT10_FUNC_MODE) 
#define    PORT245_SPORTB_SPORTB_CLK_IN        (PORT_ONLY_INPUT_MODE) 
#define    PORT245_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT245_GTM_TOUT26        (PORT_ALT11_FUNC_MODE) 
#define    PORT245_PSI5_PSI5_TX1        (PORT_ALT14_FUNC_MODE) 
#define    PORT245_ACMP0_EVADC_FC0BFLOUT        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT245_CAN13_TXD        (PORT_ANALOG_INPUT_MODE) 
#define    PORT245_SPORTB_SPORTB_CLK_OUT        (PORT_ONLY_INPUT_MODE) 
#define    PORT246_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT246_GTM_TIM4_IN5_10        (PORT_ALT1_FUNC_MODE) 
#define    PORT246_GTM_TIM1_IN1_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT246_GTM_TIM0_IN1_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT246_SAR_ADC_SDADC_EDSADC_ITR1F        (PORT_ALT5_FUNC_MODE) 
#define    PORT246_PSI5S_PSI5S_RXC        (PORT_ALT7_FUNC_MODE) 
#define    PORT246_EMIOS_EMIOS_19        (PORT_ALT9_FUNC_MODE) 
#define    PORT246_PSI5_PSI5_RX2C        (PORT_ALT10_FUNC_MODE) 
#define    PORT246_SENT_SENT_SENT5C        (PORT_ALT11_FUNC_MODE) 
#define    PORT246_M_CAN_8_CAN13_RXDB        (PORT_ALT12_FUNC_MODE) 
#define    PORT246_DSPI5_DSPI5_PCS0_IN        (PORT_INPUT2_MODE) 
#define    PORT246_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT246_GTM_TOUT27        (PORT_ALT13_FUNC_MODE) 
#define    PORT246_DSPI16_DSPI16_PCS7        (PORT_ALT14_FUNC_MODE) 
#define    PORT246_DSPI17_DSPI17_PCS7        (PORT_ALT15_FUNC_MODE) 
#define    PORT246_ACMP2_EVADC_FC2BFLOUT        (PORT_ONLY_INPUT_MODE) 
#define    PORT246_DSPI5_DSPI5_PCS0_OUT        (PORT_INPUT2_MODE) 
#define    PORT247_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT247_GTM_TIM1_IN2_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT247_GTM_TIM0_IN2_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT247_SAR_ADC_SDADC_EDSADC_ITR2F        (PORT_ALT3_FUNC_MODE) 
#define    PORT247_SENT_SENT_SENT4C        (PORT_ALT5_FUNC_MODE) 
#define    PORT247_EMIOS_EMIOS_18        (PORT_ALT6_FUNC_MODE) 
#define    PORT247_LINFLEX8_LIN8_RX        (PORT_ALT8_FUNC_MODE) 
#define    PORT247_DSPI8_DSPI8_SIND        (PORT_ALT9_FUNC_MODE) 
#define    PORT247_GTM_DTMT2_1        (PORT_ALT10_FUNC_MODE) 
#define    PORT247_DSPI2_DSPI2_PCS0_IN        (PORT_ALT13_FUNC_MODE) 
#define    PORT247_SPORTB_SPORTB_D0_IN        (PORT_INPUT1_MODE) 
#define    PORT247_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT247_GTM_TOUT28        (PORT_ALT11_FUNC_MODE) 
#define    PORT247_DSPI2_DSPI2_PCS0_OUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT247_PSI5_PSI5_TX2        (PORT_ALT15_FUNC_MODE) 
#define    PORT247_EVADC_FC1BFLOUT        (PORT_ANALOG_INPUT_MODE) 
#define    PORT247_PSI5S_PSI5S_TX        (PORT_ONLY_INPUT_MODE) 
#define    PORT247_SPORTB_SPORTB_D0_OUT        (PORT_INPUT1_MODE) 
#define    PORT248_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT248_GTM_TIM1_IN3_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT248_GTM_TIM0_IN3_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT248_M_CAN_1_CAN00_RXDE        (PORT_ALT3_FUNC_MODE) 
#define    PORT248_EMIOS_EMIOS_20        (PORT_ALT4_FUNC_MODE) 
#define    PORT248_EMIOS_EMIOS_17        (PORT_ALT5_FUNC_MODE) 
#define    PORT248_SENT_SENT_SENT14C        (PORT_ALT7_FUNC_MODE) 
#define    PORT248_DSPI2_DSPI2_SCK_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT248_SPORTB_SPORTB_D1_IN        (PORT_ALT15_FUNC_MODE) 
#define    PORT248_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT248_GTM_TOUT29        (PORT_ALT8_FUNC_MODE) 
#define    PORT248_DSPI2_DSPI2_SCK_OUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT248_DSPI20_DSPI20_PCS7        (PORT_ALT11_FUNC_MODE) 
#define    PORT248_LINFLEX8_LIN8_TX        (PORT_ALT12_FUNC_MODE) 
#define    PORT248_DSPI8_DSPI8_SOUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT248_ACMP3_EVADC_FC3BFLOUT        (PORT_ALT14_FUNC_MODE) 
#define    PORT248_SPORTB_SPORTB_D1_OUT        (PORT_ALT15_FUNC_MODE) 
#define    PORT249_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT249_GTM_TIM1_IN4_7        (PORT_ALT1_FUNC_MODE) 
#define    PORT249_GTM_TIM0_IN4_7        (PORT_ALT2_FUNC_MODE) 
#define    PORT249_LINFLEX2_LIN2_RX        (PORT_ALT3_FUNC_MODE) 
#define    PORT249_DSPI2_DSPI2_SINE        (PORT_ALT4_FUNC_MODE) 
#define    PORT249_FCCU_FCCU_EIN        (PORT_ALT12_FUNC_MODE) 
#define    PORT249_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT249_GTM_TOUT30        (PORT_ALT6_FUNC_MODE) 
#define    PORT249_LINFLEX2_LIN2_TX        (PORT_ALT7_FUNC_MODE) 
#define    PORT249_DSPI2_DSPI2_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT249_DSPI20_DSPI20_PCS2        (PORT_ALT9_FUNC_MODE) 
#define    PORT249_M_CAN_1_CAN00_TXD        (PORT_ALT10_FUNC_MODE) 
#define    PORT249_EMIOS_EMIOS_19        (PORT_ALT11_FUNC_MODE) 
#define    PORT249_FCCU_FCCU_EOUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT249_SPORTB_SPORTB_TDV        (PORT_ALT13_FUNC_MODE) 
#define    PORT250_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT250_GTM_TIM1_IN1_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT250_GTM_TIM0_IN1_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT250_DSPI2_DSPI2_SCK_IN        (PORT_ALT9_FUNC_MODE) 
#define    PORT250_SPORTB_SPORTB_FS_IN        (PORT_ALT14_FUNC_MODE) 
#define    PORT250_PWM_PWM0_IN        (PORT_ALT15_FUNC_MODE) 
#define    PORT250_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT250_GTM_TOUT31        (PORT_ALT4_FUNC_MODE) 
#define    PORT250_LINFLEX2_LIN2_TX        (PORT_ALT5_FUNC_MODE) 
#define    PORT250_DSPI2_DSPI2_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT250_DSPI20_DSPI20_PCS1        (PORT_ALT7_FUNC_MODE) 
#define    PORT250_DSPI2_DSPI2_SCK_OUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT250_M_CAN_2_CAN01_TXD        (PORT_ALT10_FUNC_MODE) 
#define    PORT250_LINFLEX0_LIN0_TX        (PORT_ALT11_FUNC_MODE) 
#define    PORT250_DSPI10_DSPI10_SOUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT250_EMIOS_EMIOS_18        (PORT_ALT13_FUNC_MODE) 
#define    PORT250_SPORTB_SPORTB_FS_OUT        (PORT_ALT14_FUNC_MODE) 
#define    PORT250_PWM_PWM0_OUT        (PORT_ALT15_FUNC_MODE) 
#define    PORT251_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT251_GTM_TIM4_IN4_14        (PORT_ALT1_FUNC_MODE) 
#define    PORT251_GTM_TIM1_IN0_9        (PORT_ALT2_FUNC_MODE) 
#define    PORT251_GTM_TIM0_IN0_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT251_DSPI20_DSPI20_PCSA        (PORT_ALT4_FUNC_MODE) 
#define    PORT251_M_CAN_2_CAN01_RXDD        (PORT_ALT6_FUNC_MODE) 
#define    PORT251_LINFLEX0_LIN0_RX        (PORT_ALT7_FUNC_MODE) 
#define    PORT251_DSPI10_DSPI10_SIND        (PORT_ALT8_FUNC_MODE) 
#define    PORT251_DSPI1_DSPI1_PCS0_IN        (PORT_ALT13_FUNC_MODE) 
#define    PORT251_FCCU_FCCU_EIN        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT251_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT251_GTM_TOUT32        (PORT_ALT9_FUNC_MODE) 
#define    PORT251_DSPI17_DSPI17_PCS6        (PORT_ALT10_FUNC_MODE) 
#define    PORT251_DSPI20_DSPI20_PCS0        (PORT_ALT11_FUNC_MODE) 
#define    PORT251_DSPI1_DSPI1_PCS0_OUT        (PORT_ALT13_FUNC_MODE) 
#define    PORT251_PSI5S_PSI5S_CLK        (PORT_ALT14_FUNC_MODE) 
#define    PORT251_EMIOS_EMIOS_17        (PORT_ALT15_FUNC_MODE) 
#define    PORT251_FCCU_FCCU_EOUT        (PORT_ONLY_OUTPUT_MODE) 
#define    PORT252_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT252_GTM_TIM1_IN2_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT252_GTM_TIM0_IN2_8        (PORT_ALT2_FUNC_MODE) 
#define    PORT252_DSPI20_DSPI20_SCKA        (PORT_ALT3_FUNC_MODE) 
#define    PORT252_DSPI1_DSPI1_SCK_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT252_PWM_PWM1_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT252_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT252_GTM_TOUT33        (PORT_ALT4_FUNC_MODE) 
#define    PORT252_DSPI1_DSPI1_SCK_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT252_DSPI20_DSPI20_SCK        (PORT_ALT7_FUNC_MODE) 
#define    PORT252_EMIOS_EMIOS_16        (PORT_ALT9_FUNC_MODE) 
#define    PORT252_PWM_PWM1_OUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT253_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT253_GTM_TIM3_IN0_6        (PORT_ALT1_FUNC_MODE) 
#define    PORT253_GTM_TIM2_IN0_6        (PORT_ALT2_FUNC_MODE) 
#define    PORT253_DSPI20_DSPI20_SINA        (PORT_ALT3_FUNC_MODE) 
#define    PORT253_M_CAN_1_CAN00_RXDD        (PORT_ALT4_FUNC_MODE) 
#define    PORT253_DSPI1_DSPI1_SCK_IN        (PORT_ALT11_FUNC_MODE) 
#define    PORT253_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT253_GTM_TOUT34        (PORT_ALT6_FUNC_MODE) 
#define    PORT253_LINFLEX1_LIN1_TX        (PORT_ALT7_FUNC_MODE) 
#define    PORT253_DSPI1_DSPI1_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT253_DSPI20_DSPI20_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT253_DSPI1_DSPI1_SCK_OUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT253_M_CAN_11_CAN22_TXD        (PORT_ALT12_FUNC_MODE) 
#define    PORT253_EMIOS_EMIOS_7        (PORT_ALT14_FUNC_MODE) 
#define    PORT254_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT254_GTM_TIM3_IN1_5        (PORT_ALT1_FUNC_MODE) 
#define    PORT254_GTM_TIM2_IN1_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT254_LINFLEX1_LIN1_RX        (PORT_ALT3_FUNC_MODE) 
#define    PORT254_DSPI1_DSPI1_SINF        (PORT_ALT4_FUNC_MODE) 
#define    PORT254_DSPI20_DSPI20_SINA        (PORT_ALT6_FUNC_MODE) 
#define    PORT254_M_CAN_11_CAN22_RXDA        (PORT_ALT8_FUNC_MODE) 
#define    PORT254_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT254_GTM_TOUT35        (PORT_ALT9_FUNC_MODE) 
#define    PORT254_LINFLEX1_LIN1_TX        (PORT_ALT10_FUNC_MODE) 
#define    PORT254_DSPI1_DSPI1_SOUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT254_DSPI20_DSPI20_SOUT        (PORT_ALT12_FUNC_MODE) 
#define    PORT254_DSPI18_DSPI18_PCS6        (PORT_ALT13_FUNC_MODE) 
#define    PORT254_M_CAN_1_CAN00_TXD        (PORT_ALT14_FUNC_MODE) 
#define    PORT254_EMIOS_EMIOS_6        (PORT_ALT15_FUNC_MODE) 
#define    PORT255_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT255_GTM_TIM5_IN0_8        (PORT_ALT1_FUNC_MODE) 
#define    PORT255_GTM_TIM4_IN5_14        (PORT_ALT2_FUNC_MODE) 
#define    PORT255_GTM_TIM2_IN0_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT255_DSPI18_DSPI18_SCKD        (PORT_ALT4_FUNC_MODE) 
#define    PORT255_PWM_PWM2_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT255_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT255_GTM_TOUT143        (PORT_ALT6_FUNC_MODE) 
#define    PORT255_DSPI18_DSPI18_SCK        (PORT_ALT7_FUNC_MODE) 
#define    PORT255_EMIOS_EMIOS_4        (PORT_ALT8_FUNC_MODE) 
#define    PORT255_PWM_PWM2_OUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT256_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT256_GTM_TIM5_IN1_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT256_GTM_TIM4_IN6_12        (PORT_ALT2_FUNC_MODE) 
#define    PORT256_GTM_TIM2_IN1_7        (PORT_ALT3_FUNC_MODE) 
#define    PORT256_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT256_GTM_TOUT144        (PORT_ALT5_FUNC_MODE) 
#define    PORT256_EMIOS_EMIOS_5        (PORT_ALT7_FUNC_MODE) 
#define    PORT257_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT257_GTM_TIM5_IN3_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT257_GTM_TIM3_IN4_12        (PORT_ALT2_FUNC_MODE) 
#define    PORT257_GTM_TIM2_IN3_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT257_PWM_PWM3_IN        (PORT_ALT10_FUNC_MODE) 
#define    PORT257_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT257_GTM_TOUT146        (PORT_ALT4_FUNC_MODE) 
#define    PORT257_LINFLEX4_LIN4_TX        (PORT_ALT5_FUNC_MODE) 
#define    PORT257_DSPI4_DSPI4_SOUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT257_M_CAN_1_CAN00_TXD        (PORT_ALT7_FUNC_MODE) 
#define    PORT257_M_CAN_9_CAN20_TXD        (PORT_ALT8_FUNC_MODE) 
#define    PORT257_EMIOS_EMIOS_20        (PORT_ALT9_FUNC_MODE) 
#define    PORT257_PWM_PWM3_OUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT258_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT258_GTM_TIM5_IN4_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT258_GTM_TIM3_IN5_13        (PORT_ALT2_FUNC_MODE) 
#define    PORT258_GTM_TIM2_IN4_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT258_LINFLEX4_LIN4_RX        (PORT_ALT4_FUNC_MODE) 
#define    PORT258_DSPI4_DSPI4_SINB        (PORT_ALT5_FUNC_MODE) 
#define    PORT258_M_CAN_1_CAN00_RXDG        (PORT_ALT6_FUNC_MODE) 
#define    PORT258_M_CAN_9_CAN20_RXDC        (PORT_ALT7_FUNC_MODE) 
#define    PORT258_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT258_GTM_TOUT147        (PORT_ALT8_FUNC_MODE) 
#define    PORT258_EMIOS_EMIOS_0        (PORT_ALT9_FUNC_MODE) 
#define    PORT259_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT259_GTM_TIM5_IN5_10        (PORT_ALT1_FUNC_MODE) 
#define    PORT259_GTM_TIM3_IN6_13        (PORT_ALT2_FUNC_MODE) 
#define    PORT259_GTM_TIM2_IN5_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT259_DSPI4_DSPI4_SCK_IN        (PORT_ALT6_FUNC_MODE) 
#define    PORT259_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT259_GTM_TOUT148        (PORT_ALT4_FUNC_MODE) 
#define    PORT259_DSPI4_DSPI4_SCK_OUT        (PORT_ALT6_FUNC_MODE) 
#define    PORT259_EMIOS_EMIOS_1        (PORT_ALT8_FUNC_MODE) 
#define    PORT260_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT260_GTM_TIM5_IN6_10        (PORT_ALT1_FUNC_MODE) 
#define    PORT260_GTM_TIM3_IN7_12        (PORT_ALT2_FUNC_MODE) 
#define    PORT260_GTM_TIM2_IN6_8        (PORT_ALT3_FUNC_MODE) 
#define    PORT260_DSPI18_DSPI18_SIND        (PORT_ALT4_FUNC_MODE) 
#define    PORT260_DSPI4_DSPI4_PCS0_IN        (PORT_ALT7_FUNC_MODE) 
#define    PORT260_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT260_GTM_TOUT149        (PORT_ALT5_FUNC_MODE) 
#define    PORT260_DSPI4_DSPI4_PCS0_OUT        (PORT_ALT7_FUNC_MODE) 
#define    PORT260_DSPI18_DSPI18_SOUT        (PORT_ALT8_FUNC_MODE) 
#define    PORT260_ACMP6_EVADC_FC6BFLOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT260_EMIOS_EMIOS_2        (PORT_ALT10_FUNC_MODE) 
#define    PORT261_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT261_GTM_TIM5_IN7_9        (PORT_ALT1_FUNC_MODE) 
#define    PORT261_GTM_TIM4_IN7_12        (PORT_ALT2_FUNC_MODE) 
#define    PORT261_GTM_TIM2_IN7_9        (PORT_ALT3_FUNC_MODE) 
#define    PORT261_DSPI18_DSPI18_SIND        (PORT_ALT4_FUNC_MODE) 
#define    PORT261_LINFLEX8_LIN8_RX        (PORT_ALT5_FUNC_MODE) 
#define    PORT261_DSPI8_DSPI8_SINE        (PORT_ALT6_FUNC_MODE) 
#define    PORT261_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT261_GTM_TOUT150        (PORT_ALT7_FUNC_MODE) 
#define    PORT261_LINFLEX8_LIN8_TX        (PORT_ALT8_FUNC_MODE) 
#define    PORT261_DSPI8_DSPI8_SOUT        (PORT_ALT9_FUNC_MODE) 
#define    PORT261_DSPI18_DSPI18_SOUT        (PORT_ALT10_FUNC_MODE) 
#define    PORT261_ACMP7_EVADC_FC7BFLOUT        (PORT_ALT11_FUNC_MODE) 
#define    PORT261_EMIOS_EMIOS_3        (PORT_ALT12_FUNC_MODE) 
#define    PORT262_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT262_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT262_SENT_SENT_SENT0A        (PORT_ALT1_FUNC_MODE) 
#define    PORT262_EMIOS_EMIOS_3        (PORT_ALT2_FUNC_MODE) 
#define    PORT263_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT263_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT263_SENT_SENT_SENT1A        (PORT_ALT1_FUNC_MODE) 
#define    PORT263_EMIOS_EMIOS_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT264_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT264_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT264_SENT_SENT_SENT10A        (PORT_ALT1_FUNC_MODE) 
#define    PORT265_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT265_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT265_SENT_SENT_SENT11A        (PORT_ALT1_FUNC_MODE) 
#define    PORT266_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT266_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT266_SENT_SENT_SENT12A        (PORT_ALT1_FUNC_MODE) 
#define    PORT267_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT267_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT267_SENT_SENT_SENT13A        (PORT_ALT1_FUNC_MODE) 
#define    PORT268_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT268_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT268_SENT_SENT_SENT14A        (PORT_ALT1_FUNC_MODE) 
#define    PORT269_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT269_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT269_SENT_SENT_SENT15A        (PORT_ALT1_FUNC_MODE) 
#define    PORT270_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT270_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT270_SENT_SENT_SENT2A        (PORT_ALT1_FUNC_MODE) 
#define    PORT270_EMIOS_EMIOS_4        (PORT_ALT2_FUNC_MODE) 
#define    PORT271_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT271_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT271_SENT_SENT_SENT3A        (PORT_ALT1_FUNC_MODE) 
#define    PORT271_EMIOS_EMIOS_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT272_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT272_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT272_SENT_SENT_SENT4A        (PORT_ALT1_FUNC_MODE) 
#define    PORT272_EMIOS_EMIOS_5        (PORT_ALT2_FUNC_MODE) 
#define    PORT273_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT273_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT273_SENT_SENT_SENT5A        (PORT_ALT1_FUNC_MODE) 
#define    PORT273_EMIOS_EMIOS_17        (PORT_ALT2_FUNC_MODE) 
#define    PORT274_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT274_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT274_SENT_SENT_SENT6A        (PORT_ALT1_FUNC_MODE) 
#define    PORT274_EMIOS_EMIOS_18        (PORT_ALT2_FUNC_MODE) 
#define    PORT275_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT275_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT275_SENT_SENT_SENT7A        (PORT_ALT1_FUNC_MODE) 
#define    PORT275_EMIOS_EMIOS_18        (PORT_ALT2_FUNC_MODE) 
#define    PORT276_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT276_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT276_SENT_SENT_SENT8A        (PORT_ALT1_FUNC_MODE) 
#define    PORT276_EMIOS_EMIOS_19        (PORT_ALT2_FUNC_MODE) 
#define    PORT277_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT277_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT277_SENT_SENT_SENT9A        (PORT_ALT1_FUNC_MODE) 
#define    PORT277_EMIOS_EMIOS_19        (PORT_ALT2_FUNC_MODE) 
#define    PORT278_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT278_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT278_SENT_SENT_SENT16A        (PORT_ALT1_FUNC_MODE) 
#define    PORT279_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT279_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT279_SENT_SENT_SENT17A        (PORT_ALT1_FUNC_MODE) 
#define    PORT280_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT280_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT280_SENT_SENT_SENT18A        (PORT_ALT1_FUNC_MODE) 
#define    PORT281_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT281_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT281_SENT_SENT_SENT19A        (PORT_ALT1_FUNC_MODE) 
#define    PORT282_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT282_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT282_SENT_SENT_SENT20A        (PORT_ALT1_FUNC_MODE) 
#define    PORT283_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT283_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT283_SENT_SENT_SENT21A        (PORT_ALT1_FUNC_MODE) 
#define    PORT284_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT284_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT284_SENT_SENT_SENT22A        (PORT_ALT1_FUNC_MODE) 
#define    PORT285_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT285_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT285_SENT_SENT_SENT23A        (PORT_ALT1_FUNC_MODE) 
#define    PORT286_GPIO_GPIO_OUT        (PORT_GPIO_MODE) 
#define    PORT286_GPIO_GPIO_IN        (PORT_GPIO_MODE) 
#define    PORT286_SENT_SENT_SENT24A        (PORT_ALT1_FUNC_MODE) 
#define    PORT287_GPIO_AN0_OUT        (PORT_GPIO_MODE) 
#define    PORT287_GPIO_AN0_IN        (PORT_GPIO_MODE) 
#define    PORT288_GPIO_AN1_OUT        (PORT_GPIO_MODE) 
#define    PORT288_GPIO_AN1_IN        (PORT_GPIO_MODE) 
#define    PORT289_GPIO_AN2_OUT        (PORT_GPIO_MODE) 
#define    PORT289_GPIO_AN2_IN        (PORT_GPIO_MODE) 
#define    PORT290_GPIO_AN3_OUT        (PORT_GPIO_MODE) 
#define    PORT290_GPIO_AN3_IN        (PORT_GPIO_MODE) 
#define    PORT291_GPIO_AN4_OUT        (PORT_GPIO_MODE) 
#define    PORT291_GPIO_AN4_IN        (PORT_GPIO_MODE) 
#define    PORT292_GPIO_AN5_OUT        (PORT_GPIO_MODE) 
#define    PORT292_GPIO_AN5_IN        (PORT_GPIO_MODE) 
#define    PORT293_GPIO_AN6_OUT        (PORT_GPIO_MODE) 
#define    PORT293_GPIO_AN6_IN        (PORT_GPIO_MODE) 
#define    PORT294_GPIO_AN7_OUT        (PORT_GPIO_MODE) 
#define    PORT294_GPIO_AN7_IN        (PORT_GPIO_MODE) 
#define    PORT295_GPIO_AN8_OUT        (PORT_GPIO_MODE) 
#define    PORT295_GPIO_AN8_IN        (PORT_GPIO_MODE) 
#define    PORT296_GPIO_AN9_OUT        (PORT_GPIO_MODE) 
#define    PORT296_GPIO_AN9_IN        (PORT_GPIO_MODE) 
#define    PORT297_GPIO_AN10_OUT        (PORT_GPIO_MODE) 
#define    PORT297_GPIO_AN10_IN        (PORT_GPIO_MODE) 
#define    PORT298_GPIO_AN11_OUT        (PORT_GPIO_MODE) 
#define    PORT298_GPIO_AN11_IN        (PORT_GPIO_MODE) 
#define    PORT299_GPIO_AN12_OUT        (PORT_GPIO_MODE) 
#define    PORT299_GPIO_AN12_IN        (PORT_GPIO_MODE) 
#define    PORT300_GPIO_AN13_OUT        (PORT_GPIO_MODE) 
#define    PORT300_GPIO_AN13_IN        (PORT_GPIO_MODE) 
#define    PORT301_GPIO_AN14_OUT        (PORT_GPIO_MODE) 
#define    PORT301_GPIO_AN14_IN        (PORT_GPIO_MODE) 
#define    PORT302_GPIO_AN15_OUT        (PORT_GPIO_MODE) 
#define    PORT302_GPIO_AN15_IN        (PORT_GPIO_MODE) 
#define    PORT303_GPIO_AN16_OUT        (PORT_GPIO_MODE) 
#define    PORT303_GPIO_AN16_IN        (PORT_GPIO_MODE) 
#define    PORT304_GPIO_AN20_OUT        (PORT_GPIO_MODE) 
#define    PORT304_GPIO_AN20_IN        (PORT_GPIO_MODE) 
#define    PORT305_GPIO_AN21_OUT        (PORT_GPIO_MODE) 
#define    PORT305_GPIO_AN21_IN        (PORT_GPIO_MODE) 
#define    PORT306_GPIO_AN22_OUT        (PORT_GPIO_MODE) 
#define    PORT306_GPIO_AN22_IN        (PORT_GPIO_MODE) 
#define    PORT307_GPIO_AN23_OUT        (PORT_GPIO_MODE) 
#define    PORT307_GPIO_AN23_IN        (PORT_GPIO_MODE) 
#define    PORT308_GPIO_AN30_OUT        (PORT_GPIO_MODE) 
#define    PORT308_GPIO_AN30_IN        (PORT_GPIO_MODE) 
#define    PORT309_GPIO_AN31_OUT        (PORT_GPIO_MODE) 
#define    PORT309_GPIO_AN31_IN        (PORT_GPIO_MODE) 
#define    PORT310_GPIO_AN34_OUT        (PORT_GPIO_MODE) 
#define    PORT310_GPIO_AN34_IN        (PORT_GPIO_MODE) 
#define    PORT311_GPIO_AN35_OUT        (PORT_GPIO_MODE) 
#define    PORT311_GPIO_AN35_IN        (PORT_GPIO_MODE) 
#define    PORT312_GPIO_AN40_OUT        (PORT_GPIO_MODE) 
#define    PORT312_GPIO_AN40_IN        (PORT_GPIO_MODE) 
#define    PORT313_GPIO_AN41_OUT        (PORT_GPIO_MODE) 
#define    PORT313_GPIO_AN41_IN        (PORT_GPIO_MODE) 
#define    PORT314_GPIO_AN42_OUT        (PORT_GPIO_MODE) 
#define    PORT314_GPIO_AN42_IN        (PORT_GPIO_MODE) 
#define    PORT315_GPIO_AN43_OUT        (PORT_GPIO_MODE) 
#define    PORT315_GPIO_AN43_IN        (PORT_GPIO_MODE) 
#define    PORT316_GPIO_AN44_OUT        (PORT_GPIO_MODE) 
#define    PORT316_GPIO_AN44_IN        (PORT_GPIO_MODE) 
#define    PORT317_GPIO_AN45_OUT        (PORT_GPIO_MODE) 
#define    PORT317_GPIO_AN45_IN        (PORT_GPIO_MODE) 
#define    PORT318_GPIO_AN46_OUT        (PORT_GPIO_MODE) 
#define    PORT318_GPIO_AN46_IN        (PORT_GPIO_MODE) 
#define    PORT319_GPIO_AN47_OUT        (PORT_GPIO_MODE) 
#define    PORT319_GPIO_AN47_IN        (PORT_GPIO_MODE) 
#define    PORT320_GPIO_AN48_OUT        (PORT_GPIO_MODE) 
#define    PORT320_GPIO_AN48_IN        (PORT_GPIO_MODE) 
#define    PORT321_GPIO_AN49_OUT        (PORT_GPIO_MODE) 
#define    PORT321_GPIO_AN49_IN        (PORT_GPIO_MODE) 
#define    PORT322_GPIO_AN50_OUT        (PORT_GPIO_MODE) 
#define    PORT322_GPIO_AN50_IN        (PORT_GPIO_MODE) 
#define    PORT323_GPIO_AN51_OUT        (PORT_GPIO_MODE) 
#define    PORT323_GPIO_AN51_IN        (PORT_GPIO_MODE) 
#define    PORT324_GPIO_AN52_OUT        (PORT_GPIO_MODE) 
#define    PORT324_GPIO_AN52_IN        (PORT_GPIO_MODE) 
#define    PORT325_GPIO_AN53_OUT        (PORT_GPIO_MODE) 
#define    PORT325_GPIO_AN53_IN        (PORT_GPIO_MODE) 
#define    PORT326_GPIO_AN56_OUT        (PORT_GPIO_MODE) 
#define    PORT326_GPIO_AN56_IN        (PORT_GPIO_MODE) 
#define    PORT327_GPIO_AN57_OUT        (PORT_GPIO_MODE) 
#define    PORT327_GPIO_AN57_IN        (PORT_GPIO_MODE) 
#define    PORT328_GPIO_AN58_OUT        (PORT_GPIO_MODE) 
#define    PORT328_GPIO_AN58_IN        (PORT_GPIO_MODE) 
#define    PORT329_GPIO_AN59_OUT        (PORT_GPIO_MODE) 
#define    PORT329_GPIO_AN59_IN        (PORT_GPIO_MODE) 
#define    PORT330_GPIO_AN60_OUT        (PORT_GPIO_MODE) 
#define    PORT330_GPIO_AN60_IN        (PORT_GPIO_MODE) 
#define    PORT331_GPIO_AN61_OUT        (PORT_GPIO_MODE) 
#define    PORT331_GPIO_AN61_IN        (PORT_GPIO_MODE) 
#define    PORT332_GPIO_AN65_OUT        (PORT_GPIO_MODE) 
#define    PORT332_GPIO_AN65_IN        (PORT_GPIO_MODE) 
#define    PORT333_GPIO_AN66_OUT        (PORT_GPIO_MODE) 
#define    PORT333_GPIO_AN66_IN        (PORT_GPIO_MODE) 
#define    PORT334_GPIO_AN72_OUT        (PORT_GPIO_MODE) 
#define    PORT334_GPIO_AN72_IN        (PORT_GPIO_MODE) 
#define    PORT335_GPIO_AN73_OUT        (PORT_GPIO_MODE) 
#define    PORT335_GPIO_AN73_IN        (PORT_GPIO_MODE) 




[!ENDVAR!]


[!VAR "INMUX0"!] 
LINFLEX0_LIN0_RX_PORT24;0:[!// 
LINFLEX0_LIN0_RX_PORT91;1:[!// 
LINFLEX0_LIN0_RX_PORT97;2:[!// 
LINFLEX0_LIN0_RX_PORT115;3:[!// 
LINFLEX0_LIN0_RX_PORT251;4:[!// 
[!ENDVAR!] 

[!VAR "INMUX1"!] 
LINFLEX1_LIN1_RX_PORT35;0:[!// 
LINFLEX1_LIN1_RX_PORT73;1:[!// 
LINFLEX1_LIN1_RX_PORT104;2:[!// 
LINFLEX1_LIN1_RX_PORT113;3:[!// 
LINFLEX1_LIN1_RX_PORT117;4:[!// 
LINFLEX1_LIN1_RX_PORT134;5:[!// 
LINFLEX1_LIN1_RX_PORT254;6:[!// 
[!ENDVAR!] 

[!VAR "INMUX2"!] 
LINFLEX2_LIN2_RX_PORT32;0:[!// 
LINFLEX2_LIN2_RX_PORT42;1:[!// 
LINFLEX2_LIN2_RX_PORT33;2:[!// 
LINFLEX2_LIN2_RX_PORT54;3:[!// 
LINFLEX2_LIN2_RX_PORT99;4:[!// 
LINFLEX2_LIN2_RX_PORT239;5:[!// 
LINFLEX2_LIN2_RX_PORT249;6:[!// 
[!ENDVAR!] 

[!VAR "INMUX3"!] 
LINFLEX3_LIN3_RX_PORT1;0:[!// 
LINFLEX3_LIN3_RX_PORT63;1:[!// 
LINFLEX3_LIN3_RX_PORT92;2:[!// 
LINFLEX3_LIN3_RX_PORT119;3:[!// 
LINFLEX3_LIN3_RX_PORT142;4:[!// 
LINFLEX3_LIN3_RX_PORT130;5:[!// 
LINFLEX3_LIN3_RX_PORT146;6:[!// 
LINFLEX3_LIN3_RX_PORT235;7:[!// 
[!ENDVAR!] 

[!VAR "INMUX4"!] 
LINFLEX4_LIN4_RX_PORT12;0:[!// 
LINFLEX4_LIN4_RX_PORT154;1:[!// 
LINFLEX4_LIN4_RX_PORT157;2:[!// 
LINFLEX4_LIN4_RX_PORT258;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX5"!] 
LINFLEX5_LIN5_RX_PORT6;0:[!// 
LINFLEX5_LIN5_RX_PORT111;1:[!// 
LINFLEX5_LIN5_RX_PORT151;2:[!// 
LINFLEX5_LIN5_RX_PORT245;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX6"!] 
LINFLEX6_LIN6_RX_PORT16;0:[!// 
LINFLEX6_LIN6_RX_PORT57;1:[!// 
LINFLEX6_LIN6_RX_PORT148;2:[!// 
LINFLEX6_LIN6_RX_PORT161;3:[!// 
LINFLEX6_LIN6_RX_PORT163;4:[!// 
LINFLEX6_LIN6_RX_PORT239;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX7"!] 
LINFLEX7_LIN7_RX_PORT24;0:[!// 
LINFLEX7_LIN7_RX_PORT91;1:[!// 
LINFLEX7_LIN7_RX_PORT111;2:[!// 
LINFLEX7_LIN7_RX_PORT149;3:[!// 
LINFLEX7_LIN7_RX_PORT152;4:[!// 
LINFLEX7_LIN7_RX_PORT162;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX8"!] 
LINFLEX8_LIN8_RX_PORT42;0:[!// 
LINFLEX8_LIN8_RX_PORT41;1:[!// 
LINFLEX8_LIN8_RX_PORT242;2:[!// 
LINFLEX8_LIN8_RX_PORT247;3:[!// 
LINFLEX8_LIN8_RX_PORT261;4:[!// 
[!ENDVAR!] 

[!VAR "INMUX9"!] 
LINFLEX9_LIN9_RX_PORT21;0:[!// 
LINFLEX9_LIN9_RX_PORT23;1:[!// 
LINFLEX9_LIN9_RX_PORT103;2:[!// 
LINFLEX9_LIN9_RX_PORT105;3:[!// 
LINFLEX9_LIN9_RX_PORT131;4:[!// 
LINFLEX9_LIN9_RX_PORT132;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX10"!] 
LINFLEX10_LIN10_RX_PORT4;0:[!// 
LINFLEX10_LIN10_RX_PORT8;1:[!// 
LINFLEX10_LIN10_RX_PORT81;2:[!// 
LINFLEX10_LIN10_RX_PORT82;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX11"!] 
LINFLEX11_LIN11_RX_PORT48;0:[!// 
LINFLEX11_LIN11_RX_PORT52;1:[!// 
LINFLEX11_LIN11_RX_PORT140;2:[!// 
LINFLEX11_LIN11_RX_PORT141;3:[!// 
LINFLEX11_LIN11_RX_PORT142;4:[!// 
LINFLEX11_LIN11_RX_PORT145;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX12"!] 
DSPI0_DSPI0_SINA_PORT4;0:[!// 
DSPI0_DSPI0_SINB_PORT8;1:[!// 
DSPI0_DSPI0_SINC_PORT81;2:[!// 
DSPI0_DSPI0_SIND_PORT82;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX13"!] 
DSPI1_DSPI1_SING_PORT35;0:[!// 
DSPI1_DSPI1_SINE_PORT73;1:[!// 
DSPI1_DSPI1_SIND_PORT104;2:[!// 
DSPI1_DSPI1_SINA_PORT113;3:[!// 
DSPI1_DSPI1_SINB_PORT117;4:[!// 
DSPI1_DSPI1_SINC_PORT134;5:[!// 
DSPI1_DSPI1_SINF_PORT254;6:[!// 
[!ENDVAR!] 

[!VAR "INMUX14"!] 
DSPI1_DSPI1_PCS0_IN_PORT99;0:[!// 
DSPI1_DSPI1_PCS0_IN_PORT133;1:[!// 
DSPI1_DSPI1_PCS0_IN_PORT251;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX15"!] 
DSPI1_DSPI1_SCK_IN_PORT112;0:[!// 
DSPI1_DSPI1_SCK_IN_PORT135;1:[!// 
DSPI1_DSPI1_SCK_IN_PORT252;2:[!// 
DSPI1_DSPI1_SCK_IN_PORT253;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX16"!] 
DSPI2_DSPI2_SING_PORT32;0:[!// 
DSPI2_DSPI2_SINC_PORT42;1:[!// 
DSPI2_DSPI2_SINB_PORT33;2:[!// 
DSPI2_DSPI2_SIND_PORT54;3:[!// 
DSPI2_DSPI2_SINA_PORT99;4:[!// 
DSPI2_DSPI2_SINF_PORT239;5:[!// 
DSPI2_DSPI2_SINE_PORT249;6:[!// 
[!ENDVAR!] 

[!VAR "INMUX17"!] 
DSPI2_DSPI2_PCS0_IN_PORT35;0:[!// 
DSPI2_DSPI2_PCS0_IN_PORT53;1:[!// 
DSPI2_DSPI2_PCS0_IN_PORT247;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX18"!] 
DSPI2_DSPI2_SCK_IN_PORT36;0:[!// 
DSPI2_DSPI2_SCK_IN_PORT54;1:[!// 
DSPI2_DSPI2_SCK_IN_PORT98;2:[!// 
DSPI2_DSPI2_SCK_IN_PORT250;3:[!// 
DSPI2_DSPI2_SCK_IN_PORT248;4:[!// 
[!ENDVAR!] 

[!VAR "INMUX19"!] 
DSPI3_DSPI3_SINE_PORT1;0:[!// 
DSPI3_DSPI3_SINB_PORT63;1:[!// 
DSPI3_DSPI3_SINH_PORT92;2:[!// 
DSPI3_DSPI3_SINA_PORT119;3:[!// 
DSPI3_DSPI3_SINC_PORT130;4:[!// 
DSPI3_DSPI3_SINF_PORT146;5:[!// 
DSPI3_DSPI3_SIND_PORT235;6:[!// 
[!ENDVAR!] 

[!VAR "INMUX20"!] 
DSPI3_DSPI3_PCS0_IN_PORT3;0:[!// 
DSPI3_DSPI3_PCS0_IN_PORT80;1:[!// 
DSPI3_DSPI3_PCS0_IN_PORT99;2:[!// 
DSPI3_DSPI3_PCS0_IN_PORT142;3:[!// 
DSPI3_DSPI3_PCS0_IN_PORT146;4:[!// 
DSPI3_DSPI3_PCS0_IN_PORT242;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX21"!] 
DSPI3_DSPI3_SCK_IN_PORT0;0:[!// 
DSPI3_DSPI3_SCK_IN_PORT2;1:[!// 
DSPI3_DSPI3_SCK_IN_PORT64;2:[!// 
DSPI3_DSPI3_SCK_IN_PORT67;3:[!// 
DSPI3_DSPI3_SCK_IN_PORT127;4:[!// 
DSPI3_DSPI3_SCK_IN_PORT118;5:[!// 
DSPI3_DSPI3_SCK_IN_PORT120;6:[!// 
DSPI3_DSPI3_SCK_IN_PORT145;7:[!// 
DSPI3_DSPI3_SCK_IN_PORT147;8:[!// 
DSPI3_DSPI3_SCK_IN_PORT236;9:[!// 
DSPI3_DSPI3_SCK_IN_PORT243;10:[!// 
[!ENDVAR!] 

[!VAR "INMUX22"!] 
DSPI4_DSPI4_SINA_PORT12;0:[!// 
DSPI4_DSPI4_SINC_PORT154;1:[!// 
DSPI4_DSPI4_SIND_PORT157;2:[!// 
DSPI4_DSPI4_SINB_PORT258;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX23"!] 
DSPI4_DSPI4_PCS0_IN_PORT11;0:[!// 
DSPI4_DSPI4_PCS0_IN_PORT159;1:[!// 
DSPI4_DSPI4_PCS0_IN_PORT152;2:[!// 
DSPI4_DSPI4_PCS0_IN_PORT260;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX24"!] 
DSPI4_DSPI4_SCK_IN_PORT10;0:[!// 
DSPI4_DSPI4_SCK_IN_PORT155;1:[!// 
DSPI4_DSPI4_SCK_IN_PORT259;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX25"!] 
DSPI5_DSPI5_SINA_PORT6;0:[!// 
DSPI5_DSPI5_SIND_PORT111;1:[!// 
DSPI5_DSPI5_SINC_PORT151;2:[!// 
DSPI5_DSPI5_SINB_PORT245;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX26"!] 
DSPI5_DSPI5_PCS0_IN_PORT104;0:[!// 
DSPI5_DSPI5_PCS0_IN_PORT246;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX27"!] 
DSPI5_DSPI5_SCK_IN_PORT108;0:[!// 
DSPI5_DSPI5_SCK_IN_PORT156;1:[!// 
DSPI5_DSPI5_SCK_IN_PORT244;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX28"!] 
DSPI6_DSPI6_SINB_PORT16;0:[!// 
DSPI6_DSPI6_SIND_PORT57;1:[!// 
DSPI6_DSPI6_SINE_PORT148;2:[!// 
DSPI6_DSPI6_SINF_PORT161;3:[!// 
DSPI6_DSPI6_SINA_PORT163;4:[!// 
DSPI6_DSPI6_SINC_PORT239;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX29"!] 
DSPI6_DSPI6_PCS0_IN_PORT44;0:[!// 
DSPI6_DSPI6_PCS0_IN_PORT60;1:[!// 
DSPI6_DSPI6_PCS0_IN_PORT164;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX30"!] 
DSPI6_DSPI6_SCK_IN_PORT46;0:[!// 
DSPI6_DSPI6_SCK_IN_PORT59;1:[!// 
DSPI6_DSPI6_SCK_IN_PORT161;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX31"!] 
DSPI7_DSPI7_SINB_PORT24;0:[!// 
DSPI7_DSPI7_SIND_PORT91;1:[!// 
DSPI7_DSPI7_SINA_PORT111;2:[!// 
DSPI7_DSPI7_SINE_PORT149;3:[!// 
DSPI7_DSPI7_SINF_PORT152;4:[!// 
DSPI7_DSPI7_SINC_PORT162;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX32"!] 
DSPI7_DSPI7_PCS0_IN_PORT27;0:[!// 
DSPI7_DSPI7_PCS0_IN_PORT95;1:[!// 
DSPI7_DSPI7_PCS0_IN_PORT104;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX33"!] 
DSPI7_DSPI7_SCK_IN_PORT26;0:[!// 
DSPI7_DSPI7_SCK_IN_PORT93;1:[!// 
DSPI7_DSPI7_SCK_IN_PORT108;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX34"!] 
DSPI8_DSPI8_SINB_PORT42;0:[!// 
DSPI8_DSPI8_SINA_PORT41;1:[!// 
DSPI8_DSPI8_SINC_PORT242;2:[!// 
DSPI8_DSPI8_SIND_PORT247;3:[!// 
DSPI8_DSPI8_SINE_PORT261;4:[!// 
[!ENDVAR!] 

[!VAR "INMUX35"!] 
DSPI9_DSPI9_SINA_PORT21;0:[!// 
DSPI9_DSPI9_SINB_PORT23;1:[!// 
DSPI9_DSPI9_SINC_PORT103;2:[!// 
DSPI9_DSPI9_SIND_PORT105;3:[!// 
DSPI9_DSPI9_SINE_PORT131;4:[!// 
DSPI9_DSPI9_SINF_PORT132;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX36"!] 
DSPI10_DSPI10_SINC_PORT24;0:[!// 
DSPI10_DSPI10_SINE_PORT91;1:[!// 
DSPI10_DSPI10_SINA_PORT97;2:[!// 
DSPI10_DSPI10_SINB_PORT115;3:[!// 
DSPI10_DSPI10_SIND_PORT251;4:[!// 
[!ENDVAR!] 

[!VAR "INMUX37"!] 
DSPI10_DSPI10_SCK_IN_PORT96;0:[!// 
DSPI10_DSPI10_SCK_IN_PORT114;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX38"!] 
DSPI12_DSPI12_SINA_PORT48;0:[!// 
DSPI12_DSPI12_SINB_PORT52;1:[!// 
DSPI12_DSPI12_SINC_PORT140;2:[!// 
DSPI12_DSPI12_SIND_PORT141;3:[!// 
DSPI12_DSPI12_SINE_PORT142;4:[!// 
DSPI12_DSPI12_SINF_PORT145;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX39"!] 
M_CAN_1_CAN00_RXDF_PORT24;0:[!// 
M_CAN_1_CAN00_RXDH_PORT46;1:[!// 
M_CAN_1_CAN00_RXDA_PORT33;2:[!// 
M_CAN_1_CAN00_RXDC_PORT79;3:[!// 
M_CAN_1_CAN00_RXDB_PORT132;4:[!// 
M_CAN_1_CAN00_RXDD_PORT253;5:[!// 
M_CAN_1_CAN00_RXDE_PORT248;6:[!// 
M_CAN_1_CAN00_RXDG_PORT258;7:[!// 
[!ENDVAR!] 

[!VAR "INMUX40"!] 
M_CAN_2_CAN01_RXDC_PORT20;0:[!// 
M_CAN_2_CAN01_RXDE_PORT42;1:[!// 
M_CAN_2_CAN01_RXDB_PORT97;2:[!// 
M_CAN_2_CAN01_RXDA_PORT115;3:[!// 
M_CAN_2_CAN01_RXDD_PORT251;4:[!// 
[!ENDVAR!] 

[!VAR "INMUX41"!] 
M_CAN_3_CAN02_RXDB_PORT35;0:[!// 
M_CAN_3_CAN02_RXDE_PORT50;1:[!// 
M_CAN_3_CAN02_RXDD_PORT104;2:[!// 
M_CAN_3_CAN02_RXDA_PORT113;3:[!// 
M_CAN_3_CAN02_RXDC_PORT239;4:[!// 
[!ENDVAR!] 

[!VAR "INMUX42"!] 
M_CAN_4_CAN03_RXDA_PORT3;0:[!// 
M_CAN_4_CAN03_RXDF_PORT16;1:[!// 
M_CAN_4_CAN03_RXDD_PORT73;2:[!// 
M_CAN_4_CAN03_RXDC_PORT127;3:[!// 
M_CAN_4_CAN03_RXDE_PORT134;4:[!// 
M_CAN_4_CAN03_RXDB_PORT235;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX43"!] 
M_CAN_5_CAN10_RXDA_PORT1;0:[!// 
M_CAN_5_CAN10_RXDD_PORT82;1:[!// 
M_CAN_5_CAN10_RXDB_PORT103;2:[!// 
M_CAN_5_CAN10_RXDC_PORT160;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX44"!] 
M_CAN_6_CAN11_RXDB_PORT5;0:[!// 
M_CAN_6_CAN11_RXDA_PORT36;1:[!// 
M_CAN_6_CAN11_RXDD_PORT70;2:[!// 
M_CAN_6_CAN11_RXDC_PORT167;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX45"!] 
M_CAN_7_CAN12_RXDB_PORT56;0:[!// 
M_CAN_7_CAN12_RXDD_PORT71;1:[!// 
M_CAN_7_CAN12_RXDA_PORT131;2:[!// 
M_CAN_7_CAN12_RXDC_PORT163;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX46"!] 
M_CAN_8_CAN13_RXDD_PORT76;0:[!// 
M_CAN_8_CAN13_RXDA_PORT103;1:[!// 
M_CAN_8_CAN13_RXDC_PORT153;2:[!// 
M_CAN_8_CAN13_RXDB_PORT246;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX47"!] 
M_CAN_9_CAN20_RXDE_PORT24;0:[!// 
M_CAN_9_CAN20_RXDD_PORT46;1:[!// 
M_CAN_9_CAN20_RXDA_PORT53;2:[!// 
M_CAN_9_CAN20_RXDB_PORT56;3:[!// 
M_CAN_9_CAN20_RXDF_PORT77;4:[!// 
M_CAN_9_CAN20_RXDC_PORT258;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX48"!] 
M_CAN_10_CAN21_RXDA_PORT3;0:[!// 
M_CAN_10_CAN21_RXDE_PORT16;1:[!// 
M_CAN_10_CAN21_RXDB_PORT92;2:[!// 
M_CAN_10_CAN21_RXDC_PORT127;3:[!// 
M_CAN_10_CAN21_RXDF_PORT155;4:[!// 
M_CAN_10_CAN21_RXDD_PORT235;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX49"!] 
M_CAN_11_CAN22_RXDD_PORT110;0:[!// 
M_CAN_11_CAN22_RXDE_PORT157;1:[!// 
M_CAN_11_CAN22_RXDC_PORT166;2:[!// 
M_CAN_11_CAN22_RXDB_PORT240;3:[!// 
M_CAN_11_CAN22_RXDA_PORT254;4:[!// 
[!ENDVAR!] 

[!VAR "INMUX50"!] 
M_CAN_12_CAN23_RXDD_PORT86;0:[!// 
M_CAN_12_CAN23_RXDA_PORT106;1:[!// 
M_CAN_12_CAN23_RXDC_PORT111;2:[!// 
M_CAN_12_CAN23_RXDE_PORT159;3:[!// 
M_CAN_12_CAN23_RXDB_PORT163;4:[!// 
[!ENDVAR!] 

[!VAR "INMUX51"!] 
TTCAN_CAN0_ECTT1_PORT36;0:[!// 
TTCAN_CAN0_ECTT2_PORT37;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX52"!] 
I2C_0_I2C0_SDAA_PORT36;0:[!// 
I2C_0_I2C0_SDAB_PORT83;1:[!// 
I2C_0_I2C0_SDAC_PORT117;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX53"!] 
I2C_0_I2C0_SCLA_PORT37;0:[!// 
I2C_0_I2C0_SCLB_PORT82;1:[!// 
I2C_0_I2C0_SCLC_PORT116;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX54"!] 
I2C_1_I2C1_SDAA_PORT76;0:[!// 
I2C_1_I2C1_SDAB_PORT92;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX55"!] 
I2C_1_I2C1_SCLA_PORT77;0:[!// 
I2C_1_I2C1_SCLB_PORT89;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX56"!] 
PSI5_PSI5_RX0A_PORT1;0:[!// 
PSI5_PSI5_RX0B_PORT35;1:[!// 
PSI5_PSI5_RX0C_PORT242;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX57"!] 
PSI5_PSI5_RX1A_PORT3;0:[!// 
PSI5_PSI5_RX1B_PORT37;1:[!// 
PSI5_PSI5_RX1C_PORT244;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX58"!] 
PSI5_PSI5_RX2A_PORT5;0:[!// 
PSI5_PSI5_RX2B_PORT39;1:[!// 
PSI5_PSI5_RX2C_PORT246;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX59"!] 
PSI5_PSI5_RX3C_PORT54;0:[!// 
PSI5_PSI5_RX3A_PORT90;1:[!// 
PSI5_PSI5_RX3B_PORT93;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX60"!] 
PSI5S_PSI5S_RXA_PORT3;0:[!// 
PSI5S_PSI5S_RXB_PORT37;1:[!// 
PSI5S_PSI5S_RXC_PORT246;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX61"!] 
QSPI0_QSPI0_MTSRA_PORT139;0:[!// 
QSPI0_QSPI0_MTSRB_PORT158;1:[!// 
QSPI0_QSPI0_MTSRC_PORT153;2:[!// 
QSPI0_QSPI0_MRSTA_PORT137;3:[!// 
QSPI0_QSPI0_MRSTC_PORT154;4:[!// 
QSPI0_QSPI0_MRSTB_PORT157;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX62"!] 
QSPI1_QSPI1_MTSRA_PORT51;0:[!// 
QSPI1_QSPI1_MTSRC_PORT52;1:[!// 
QSPI1_QSPI1_MTSRB_PORT72;2:[!// 
QSPI1_QSPI1_MRSTA_PORT49;3:[!// 
QSPI1_QSPI1_MRSTB_PORT66;4:[!// 
[!ENDVAR!] 

[!VAR "INMUX63"!] 
QSPI2_QSPI2_MTSRA_PORT117;0:[!// 
QSPI2_QSPI2_MTSRB_PORT118;1:[!// 
QSPI2_QSPI2_MTSRD_PORT261;2:[!// 
QSPI2_QSPI2_MRSTF_LVDS_PORT106;3:[!// 
QSPI2_QSPI2_MRSTE_PORT114;4:[!// 
QSPI2_QSPI2_MRSTA_PORT116;5:[!// 
QSPI2_QSPI2_MRSTB_PORT119;6:[!// 
QSPI2_QSPI2_MRSTC_LVDS_PORT142;7:[!// 
QSPI2_QSPI2_MRSTD_PORT260;8:[!// 
[!ENDVAR!] 

[!VAR "INMUX64"!] 
QSPI3_QSPI3_MTSRC_PORT22;0:[!// 
QSPI3_QSPI3_MTSRA_PORT38;1:[!// 
QSPI3_QSPI3_MTSRB_PORT54;2:[!// 
QSPI3_QSPI3_MRSTC_PORT21;3:[!// 
QSPI3_QSPI3_MRSTA_PORT37;4:[!// 
QSPI3_QSPI3_MRSTB_PORT55;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX65"!] 
QSPI4_QSPI4_MTSRB_PORT148;0:[!// 
QSPI4_QSPI4_MTSRA_PORT253;1:[!// 
QSPI4_QSPI4_MRSTD_LVDS_PORT140;2:[!// 
QSPI4_QSPI4_MRSTC_LVDS_PORT142;3:[!// 
QSPI4_QSPI4_MRSTB_PORT149;4:[!// 
QSPI4_QSPI4_MRSTA_PORT254;5:[!// 
[!ENDVAR!] 

[!VAR "INMUX66"!] 
QSPI5_QSPI5_MTSRB_PORT102;0:[!// 
QSPI5_QSPI5_MTSRA_PORT125;1:[!// 
QSPI5_QSPI5_MRSTB_PORT101;2:[!// 
QSPI5_QSPI5_MRSTA_PORT121;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX67"!] 
SENT_SENT_SENT0B_PORT1;0:[!// 
SENT_SENT_SENT0C_PORT40;1:[!// 
SENT_SENT_SENT0A_PORT262;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX68"!] 
SENT_SENT_SENT1B_PORT2;0:[!// 
SENT_SENT_SENT1C_PORT39;1:[!// 
SENT_SENT_SENT1A_PORT263;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX69"!] 
SENT_SENT_SENT2B_PORT3;0:[!// 
SENT_SENT_SENT2C_PORT38;1:[!// 
SENT_SENT_SENT2A_PORT270;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX70"!] 
SENT_SENT_SENT3B_PORT4;0:[!// 
SENT_SENT_SENT3C_PORT37;1:[!// 
SENT_SENT_SENT3A_PORT271;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX71"!] 
SENT_SENT_SENT4B_PORT5;0:[!// 
SENT_SENT_SENT4C_PORT247;1:[!// 
SENT_SENT_SENT4A_PORT272;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX72"!] 
SENT_SENT_SENT5B_PORT6;0:[!// 
SENT_SENT_SENT5C_PORT246;1:[!// 
SENT_SENT_SENT5A_PORT273;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX73"!] 
SENT_SENT_SENT6B_PORT7;0:[!// 
SENT_SENT_SENT6C_PORT245;1:[!// 
SENT_SENT_SENT6A_PORT274;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX74"!] 
SENT_SENT_SENT7B_PORT8;0:[!// 
SENT_SENT_SENT7C_PORT244;1:[!// 
SENT_SENT_SENT7A_PORT275;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX75"!] 
SENT_SENT_SENT8B_PORT9;0:[!// 
SENT_SENT_SENT8C_PORT243;1:[!// 
SENT_SENT_SENT8A_PORT276;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX76"!] 
SENT_SENT_SENT9B_PORT10;0:[!// 
SENT_SENT_SENT9C_PORT242;1:[!// 
SENT_SENT_SENT9A_PORT277;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX77"!] 
SENT_SENT_SENT10B_PORT11;0:[!// 
SENT_SENT_SENT10D_PORT114;1:[!// 
SENT_SENT_SENT10C_PORT238;2:[!// 
SENT_SENT_SENT10A_PORT264;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX78"!] 
SENT_SENT_SENT11B_PORT12;0:[!// 
SENT_SENT_SENT11D_PORT116;1:[!// 
SENT_SENT_SENT11C_PORT239;2:[!// 
SENT_SENT_SENT11A_PORT265;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX79"!] 
SENT_SENT_SENT12B_PORT36;0:[!// 
SENT_SENT_SENT12C_PORT240;1:[!// 
SENT_SENT_SENT12A_PORT266;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX80"!] 
SENT_SENT_SENT13B_PORT35;0:[!// 
SENT_SENT_SENT13C_PORT241;1:[!// 
SENT_SENT_SENT13A_PORT267;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX81"!] 
SENT_SENT_SENT14B_PORT34;0:[!// 
SENT_SENT_SENT14C_PORT248;1:[!// 
SENT_SENT_SENT14A_PORT268;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX82"!] 
SENT_SENT_SENT15B_PORT17;0:[!// 
SENT_SENT_SENT15C_PORT57;1:[!// 
SENT_SENT_SENT15A_PORT269;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX83"!] 
SENT_SENT_SENT16B_PORT25;0:[!// 
SENT_SENT_SENT16C_PORT58;1:[!// 
SENT_SENT_SENT16A_PORT278;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX84"!] 
SENT_SENT_SENT17B_PORT24;0:[!// 
SENT_SENT_SENT17C_PORT61;1:[!// 
SENT_SENT_SENT17D_PORT96;2:[!// 
SENT_SENT_SENT17A_PORT279;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX85"!] 
SENT_SENT_SENT18B_PORT26;0:[!// 
SENT_SENT_SENT18C_PORT60;1:[!// 
SENT_SENT_SENT18D_PORT97;2:[!// 
SENT_SENT_SENT18A_PORT280;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX86"!] 
SENT_SENT_SENT19B_PORT27;0:[!// 
SENT_SENT_SENT19C_PORT59;1:[!// 
SENT_SENT_SENT19A_PORT281;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX87"!] 
SENT_SENT_SENT20B_PORT41;0:[!// 
SENT_SENT_SENT20C_PORT225;1:[!// 
SENT_SENT_SENT20A_PORT282;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX88"!] 
SENT_SENT_SENT21B_PORT42;0:[!// 
SENT_SENT_SENT21C_PORT226;1:[!// 
SENT_SENT_SENT21A_PORT283;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX89"!] 
SENT_SENT_SENT22B_PORT43;0:[!// 
SENT_SENT_SENT22C_PORT227;1:[!// 
SENT_SENT_SENT22A_PORT284;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX90"!] 
SENT_SENT_SENT23B_PORT44;0:[!// 
SENT_SENT_SENT23C_PORT228;1:[!// 
SENT_SENT_SENT23A_PORT285;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX91"!] 
SENT_SENT_SENT24B_PORT45;0:[!// 
SENT_SENT_SENT24C_PORT229;1:[!// 
SENT_SENT_SENT24A_PORT286;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX92"!] 
MSC0_MSC0_INJ0_PORT0;0:[!// 
MSC0_MSC0_INJ1_PORT53;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX93"!] 
MSC0_MSC0_SDI1_PORT50;0:[!// 
MSC0_MSC0_SDI3_PORT66;1:[!// 
MSC0_MSC0_SDI0_PORT73;2:[!// 
MSC0_MSC0_SDI2_PORT99;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX94"!] 
MSC1_MSC1_INJ0_PORT163;0:[!// 
MSC1_MSC1_INJ1_PORT254;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX95"!] 
MSC1_MSC1_SDI1_PORT35;0:[!// 
MSC1_MSC1_SDI0_PORT161;1:[!// 
MSC1_MSC1_SDI2_PORT237;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX96"!] 
MSC2_MSC2_INJ0_PORT93;0:[!// 
MSC2_MSC2_INJ1_PORT111;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX97"!] 
MSC2_MSC2_SDI1_PORT107;0:[!// 
MSC2_MSC2_SDI0_PORT108;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX98"!] 
MSC3_MSC3_INJ0_PORT91;0:[!// 
MSC3_MSC3_INJ1_PORT111;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX99"!] 
FLEXRAY0_ERAY0_RXDA2_PORT33;0:[!// 
FLEXRAY0_ERAY0_RXDA1_PORT72;1:[!// 
FLEXRAY0_ERAY0_RXDA3_PORT97;2:[!// 
FLEXRAY0_ERAY0_RXDA0_PORT104;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX100"!] 
FLEXRAY0_ERAY0_RXDB2_PORT35;0:[!// 
FLEXRAY0_ERAY0_RXDB1_PORT73;1:[!// 
FLEXRAY0_ERAY0_RXDB3_PORT97;2:[!// 
FLEXRAY0_ERAY0_RXDB0_PORT103;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX101"!] 
FLEXRAY1_ERAY1_RXDA1_PORT17;0:[!// 
FLEXRAY1_ERAY1_RXDA0_PORT104;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX102"!] 
FLEXRAY1_ERAY1_RXDB1_PORT24;0:[!// 
FLEXRAY1_ERAY1_RXDB0_PORT103;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX103"!] 
EMIOS_EMIOS_0_PORT1;0:[!// 
EMIOS_EMIOS_0_IN_PORT32;1:[!// 
EMIOS_EMIOS_0_IN_PORT38;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX104"!] 
EMIOS_EMIOS_1_PORT3;0:[!// 
EMIOS_EMIOS_1_PORT34;1:[!// 
EMIOS_EMIOS_1_PORT39;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX105"!] 
EMIOS_EMIOS_2_PORT5;0:[!// 
EMIOS_EMIOS_2_PORT36;1:[!// 
EMIOS_EMIOS_2_PORT40;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX106"!] 
EMIOS_EMIOS_3_PORT38;0:[!// 
EMIOS_EMIOS_3_PORT52;1:[!// 
EMIOS_EMIOS_3_PORT262;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX107"!] 
EMIOS_EMIOS_4_PORT39;0:[!// 
EMIOS_EMIOS_4_PORT55;1:[!// 
EMIOS_EMIOS_4_PORT270;2:[!// 
EMIOS_EMIOS_4_PORT263;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX108"!] 
EMIOS_EMIOS_5_PORT40;0:[!// 
EMIOS_EMIOS_5_PORT56;1:[!// 
EMIOS_EMIOS_5_PORT271;2:[!// 
EMIOS_EMIOS_5_PORT272;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX109"!] 
CCU60_CCU60_T12HRE_PORT0;0:[!// 
CCU60_CCU60_T12HRB_PORT7;1:[!// 
CCU60_CCU60_T12HRC_PORT9;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX110"!] 
CCU60_CCU60_T13HRB_PORT8;0:[!// 
CCU60_CCU60_T13HRC_PORT9;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX111"!] 
EMIOS_EMIOS_6_IN_PORT1;0:[!// 
EMIOS_EMIOS_6_IN_PORT7;1:[!// 
EMIOS_EMIOS_6_PORT32;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX112"!] 
EMIOS_EMIOS_7_PORT3;0:[!// 
EMIOS_EMIOS_7_PORT8;1:[!// 
EMIOS_EMIOS_7_PORT34;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX113"!] 
EMIOS_EMIOS_16_PORT5;0:[!// 
EMIOS_EMIOS_16_PORT9;1:[!// 
EMIOS_EMIOS_16_PORT36;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX114"!] 
EMIOS_EMIOS_17_PORT7;0:[!// 
EMIOS_EMIOS_17_PORT248;1:[!// 
EMIOS_EMIOS_17_PORT273;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX115"!] 
EMIOS_EMIOS_18_PORT8;0:[!// 
EMIOS_EMIOS_18_PORT247;1:[!// 
EMIOS_EMIOS_18_PORT274;2:[!// 
EMIOS_EMIOS_18_PORT275;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX116"!] 
EMIOS_EMIOS_19_PORT9;0:[!// 
EMIOS_EMIOS_19_PORT246;1:[!// 
EMIOS_EMIOS_19_PORT276;2:[!// 
EMIOS_EMIOS_19_PORT277;3:[!// 
[!ENDVAR!] 

[!VAR "INMUX117"!] 
CCU61_CCU61_T12HRE_PORT11;0:[!// 
CCU61_CCU61_T12HRB_PORT38;1:[!// 
CCU61_CCU61_T12HRC_PORT40;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX118"!] 
CCU61_CCU61_T13HRB_PORT39;0:[!// 
CCU61_CCU61_T13HRC_PORT40;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX119"!] 
EMIOS_ipg_debugA_PORT0;0:[!// 
EMIOS_ipg_debugC_PORT245;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX120"!] 
EMIOS_EMIOS_20_PORT7;0:[!// 
EMIOS_EMIOS_20_PORT248;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX121"!] 
EMIOS_EMIOS_21_PORT38;0:[!// 
EMIOS_EMIOS_21_PORT52;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX122"!] 
EMIOS_EMIOS_22_PORT40;0:[!// 
EMIOS_EMIOS_22_PORT56;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX123"!] 
EMIOS_EMIOS_23_PORT51;0:[!// 
EMIOS_EMIOS_23_IN_PORT147;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX124"!] 
EMIOS_EMIOS_24_PORT50;0:[!// 
EMIOS_EMIOS_24_IN_PORT130;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX125"!] 
GPT120_GPT120_T2EUDA_PORT8;0:[!// 
GPT120_GPT120_T2EUDB_PORT247;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX126"!] 
GPT120_GPT120_T3EUDA_PORT39;0:[!// 
GPT120_GPT120_T3EUDB_PORT55;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX127"!] 
GPT120_GPT120_T4EUDA_PORT9;0:[!// 
GPT120_GPT120_T4EUDB_PORT246;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX128"!] 
GPT120_GPT120_T5EUDB_PORT49;0:[!// 
GPT120_GPT120_T5EUDA_PORT146;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX129"!] 
GPT120_GPT120_T6EUDB_PORT48;0:[!// 
GPT120_GPT120_T6EUDA_PORT127;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX130"!] 
GMAC_GETH_MDIO_PORT0;0:[!// 
GMAC_GETH_MDIO_PORT80;1:[!// 
GMAC_GETH_MDIO_PORT143;2:[!// 
GMAC_GETH_MDIOA_PORT0;0:[!// 
GMAC_GETH_MDIOC_PORT80;1:[!// 
GMAC_GETH_MDIOD_PORT143;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX131"!] 
GMAC_GETH_RXDVA_PORT74;0:[!// 
GMAC_GETH_RXDVB_PORT77;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX132"!] 
GMAC_GETH_RXERC_PORT48;0:[!// 
GMAC_GETH_RXERA_PORT76;1:[!// 
GMAC_GETH_RXERB_PORT147;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX133"!] 
GMAC_GETH_CRSA_PORT77;0:[!// 
GMAC_GETH_CRSB_PORT74;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX134"!] 
GMAC_GETH_CRSDVA_PORT74;0:[!// 
GMAC_GETH_CRSDVB_PORT77;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX135"!] 
GMAC_GETH_RXCLKA_PORT75;0:[!// 
GMAC_GETH_RXCLKC_PORT79;1:[!// 
GMAC_GETH_RXCLKB_PORT67;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX136"!] 
GMAC_GETH_TXCLKB_PORT75;0:[!// 
GMAC_GETH_TXCLKA_PORT68;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX137"!] 
QSPI0_QSPI0_SCLKA_PORT136;0:[!// 
QSPI0_QSPI0_SCLKC_PORT155;1:[!// 
QSPI0_QSPI0_SCLKB_PORT156;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX138"!] 
QSPI1_QSPI1_SCLKA_PORT50;0:[!// 
QSPI1_QSPI1_SCLKB_PORT69;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX139"!] 
QSPI2_QSPI2_SCLKA_PORT115;0:[!// 
QSPI2_QSPI2_SCLKB_PORT120;1:[!// 
QSPI2_QSPI2_SCLKD_PORT255;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX140"!] 
QSPI3_QSPI3_SCLKC_PORT23;0:[!// 
QSPI3_QSPI3_SCLKA_PORT39;1:[!// 
QSPI3_QSPI3_SCLKB_PORT56;2:[!// 
[!ENDVAR!] 

[!VAR "INMUX141"!] 
QSPI4_QSPI4_SCLKB_PORT151;0:[!// 
QSPI4_QSPI4_SCLKA_PORT252;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX142"!] 
QSPI5_QSPI5_SCLKB_PORT109;0:[!// 
QSPI5_QSPI5_SCLKA_PORT126;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX143"!] 
QSPI0_QSPI0_SLSIA_PORT138;0:[!// 
QSPI0_QSPI0_SLSIB_PORT134;1:[!// 
QSPI0_QSPI1_SLSIA_PORT73;0:[!// 
[!ENDVAR!] 

[!VAR "INMUX144"!] 
QSPI2_QSPI2_SLSIB_PORT113;0:[!// 
QSPI2_QSPI2_SLSIA_PORT114;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX145"!] 
QSPI3_QSPI3_SLSIB_PORT19;0:[!// 
QSPI3_QSPI3_SLSIA_PORT36;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX146"!] 
QSPI4_QSPI4_SLSIB_PORT150;0:[!// 
QSPI4_QSPI4_SLSIA_PORT251;1:[!// 
[!ENDVAR!] 

[!VAR "INMUX147"!] 
QSPI5_QSPI5_SLSIA_PORT122;0:[!// 
[!ENDVAR!] 


[!VAR "CHECK_1"!]
/*  Mode PORT_GPIO_MODE: */
{
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff
},
/*  Mode PORT_ALT1_FUNC_MODE: */
{
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xfffd,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0x7fff,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT2_FUNC_MODE: */
{
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xfffd,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xc0ff,
(uint16)0x003f,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT3_FUNC_MODE: */
{
(uint16)0xffff,
(uint16)0xfffb,
(uint16)0xffd7,
(uint16)0xff7f,
(uint16)0xdfff,
(uint16)0xfff7,
(uint16)0xfdc3,
(uint16)0xffff,
(uint16)0xfffd,
(uint16)0xffff,
(uint16)0x00ff,
(uint16)0x0140,
(uint16)0x007f,
(uint16)0x0000,
(uint16)0xda00,
(uint16)0xfbff,
(uint16)0x003f,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT4_FUNC_MODE: */
{
(uint16)0x87eb,
(uint16)0x0dff,
(uint16)0x4fef,
(uint16)0xff5c,
(uint16)0xfbff,
(uint16)0xdfef,
(uint16)0x79ff,
(uint16)0xfeff,
(uint16)0x0ffc,
(uint16)0xfffb,
(uint16)0xfff7,
(uint16)0xfebf,
(uint16)0xff00,
(uint16)0xffff,
(uint16)0xf9ff,
(uint16)0xff3e,
(uint16)0x003e,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT5_FUNC_MODE: */
{
(uint16)0xe3b2,
(uint16)0x7f9f,
(uint16)0xffff,
(uint16)0xbff7,
(uint16)0xfffe,
(uint16)0x7e7f,
(uint16)0xffff,
(uint16)0x7fef,
(uint16)0x2ffd,
(uint16)0x67f6,
(uint16)0x00ef,
(uint16)0x0040,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x783e,
(uint16)0x05ff,
(uint16)0x0037,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT6_FUNC_MODE: */
{
(uint16)0x126e,
(uint16)0xfeff,
(uint16)0xb73f,
(uint16)0x875f,
(uint16)0xbff7,
(uint16)0xbe06,
(uint16)0xefff,
(uint16)0xe7fb,
(uint16)0xbfcd,
(uint16)0xfeff,
(uint16)0x003e,
(uint16)0x0000,
(uint16)0xffff,
(uint16)0x007f,
(uint16)0xe800,
(uint16)0xfe83,
(uint16)0x002e,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT7_FUNC_MODE: */
{
(uint16)0x1ce9,
(uint16)0xffa3,
(uint16)0xfefc,
(uint16)0x9eff,
(uint16)0xab3f,
(uint16)0x9e2f,
(uint16)0xf7e7,
(uint16)0x60d4,
(uint16)0x15fc,
(uint16)0x7ff8,
(uint16)0x007e,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0x3fff,
(uint16)0xf800,
(uint16)0xbf65,
(uint16)0x0037,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT8_FUNC_MODE: */
{
(uint16)0x13ff,
(uint16)0x3ffb,
(uint16)0xf77f,
(uint16)0x81bb,
(uint16)0xbc0f,
(uint16)0x3601,
(uint16)0xe7eb,
(uint16)0x01ff,
(uint16)0x26b4,
(uint16)0x74ce,
(uint16)0x003c,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0xd800,
(uint16)0xebbf,
(uint16)0x003e,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT9_FUNC_MODE: */
{
(uint16)0x0c7a,
(uint16)0x3de1,
(uint16)0xb7ff,
(uint16)0x81fd,
(uint16)0x0f2d,
(uint16)0x1a02,
(uint16)0xd6ed,
(uint16)0x01fe,
(uint16)0xf4f4,
(uint16)0x213e,
(uint16)0x002a,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xffff,
(uint16)0xb800,
(uint16)0x7ee7,
(uint16)0x0036,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT10_FUNC_MODE: */
{
(uint16)0x11ff,
(uint16)0x2380,
(uint16)0xe6bf,
(uint16)0x808f,
(uint16)0x2f09,
(uint16)0x1800,
(uint16)0x5788,
(uint16)0x80ff,
(uint16)0x5070,
(uint16)0x0002,
(uint16)0x000a,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x8000,
(uint16)0xdffa,
(uint16)0x0032,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT11_FUNC_MODE: */
{
(uint16)0x1d7f,
(uint16)0x2d00,
(uint16)0xb2fd,
(uint16)0x81d7,
(uint16)0x0e28,
(uint16)0x0002,
(uint16)0xc60b,
(uint16)0x802e,
(uint16)0xd0f0,
(uint16)0x000c,
(uint16)0x000a,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x8000,
(uint16)0x6ff7,
(uint16)0x0020,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT12_FUNC_MODE: */
{
(uint16)0x00ad,
(uint16)0x0d00,
(uint16)0x0327,
(uint16)0x0074,
(uint16)0x0620,
(uint16)0x0000,
(uint16)0xc783,
(uint16)0x807a,
(uint16)0x40d4,
(uint16)0x003c,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x674a,
(uint16)0x0020,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT13_FUNC_MODE: */
{
(uint16)0x03d5,
(uint16)0x0100,
(uint16)0x01dc,
(uint16)0x0145,
(uint16)0x0e00,
(uint16)0x0000,
(uint16)0x828a,
(uint16)0x004c,
(uint16)0x0014,
(uint16)0x0030,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x8000,
(uint16)0x4fc4,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT14_FUNC_MODE: */
{
(uint16)0x03ff,
(uint16)0x0100,
(uint16)0x01d9,
(uint16)0x0060,
(uint16)0x0e00,
(uint16)0x0000,
(uint16)0x0082,
(uint16)0x8020,
(uint16)0x4010,
(uint16)0x0000,
(uint16)0x0002,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x6d7c,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ALT15_FUNC_MODE: */
{
(uint16)0x01b6,
(uint16)0x0000,
(uint16)0x0071,
(uint16)0x0060,
(uint16)0x0200,
(uint16)0x0000,
(uint16)0x0008,
(uint16)0x0000,
(uint16)0x4000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x4dd8,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ONLY_OUTPUT_MODE: */
{
(uint16)0x013a,
(uint16)0x0000,
(uint16)0x0169,
(uint16)0x0040,
(uint16)0x0200,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0008,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0820,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ANALOG_INPUT_MODE: */
{
(uint16)0x0250,
(uint16)0x0000,
(uint16)0x0110,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x00a4,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_ONLY_INPUT_MODE: */
{
(uint16)0x0220,
(uint16)0x0000,
(uint16)0x00d0,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x00e4,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT1_MODE: */
{
(uint16)0x0198,
(uint16)0x0000,
(uint16)0x0100,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0080,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT2_MODE: */
{
(uint16)0x0202,
(uint16)0x0000,
(uint16)0x0100,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0040,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT3_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT4_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT5_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT6_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT7_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT8_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT9_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT10_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT11_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT12_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT13_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT14_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT15_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT16_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT17_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT18_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT19_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT20_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT21_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT22_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT23_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT24_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT25_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT26_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT27_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT28_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT29_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT30_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT31_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT32_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT33_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT34_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT35_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT36_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT37_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT38_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT39_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT40_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT41_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT42_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT43_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT44_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT45_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT46_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT47_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT48_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT49_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT50_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT51_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT52_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT53_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT54_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT55_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT56_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT57_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT58_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT59_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT60_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT61_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT62_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT63_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT64_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT65_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT66_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT67_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT68_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INPUT69_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INOUT1_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INOUT2_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INOUT3_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INOUT4_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
},
/*  Mode PORT_INOUT5_MODE: */
{
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000,
(uint16)0x0000
}
[!ENDVAR!]





[!VAR "INOUT_SETTINGS_1"!] 

  /* Inout settings for pad PORT0:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI3_DSPI3_SCK_IN_OUT0 input func */
  {0U, 88U, 0U, 10U},

  /* Inout settings for pad PORT2:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI3_DSPI3_SCK_IN_OUT2 input func */
  {2U, 88U, 2U, 10U},

  /* Inout settings for pad PORT10:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI4_DSPI4_SCK_IN_OUT10 input func */
  {10U, 88U, 10U, 9U},

  /* Inout settings for pad PORT22:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI9_DSPI9_SCK_IN_OUT22 input func */
  {22U, 88U, 22U, 8U},

  /* Inout settings for pad PORT23:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI19_DSPI19_SCK_IN_OUT23 input func */
  {23U, 88U, 23U, 10U},

  /* Inout settings for pad PORT26:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI7_DSPI7_SCK_IN_OUT26 input func */
  {26U, 88U, 26U, 11U},

  /* Inout settings for pad PORT36:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI2_DSPI2_SCK_IN_OUT36 input func */
  {36U, 88U, 36U, 13U},

  /* Inout settings for pad PORT36:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* I2C0_I2C0_SDA_IN_OUT36 input func */
  {36U, 89U, 36U, 7U},

  /* Inout settings for pad PORT37:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* I2C0_I2C0_SCL_IN_OUT37 input func */
  {37U, 88U, 37U, 4U},

  /* Inout settings for pad PORT39:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI19_DSPI19_SCK_IN_OUT39 input func */
  {39U, 88U, 39U, 14U},

  /* Inout settings for pad PORT40:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI8_DSPI8_SCK_IN_OUT40 input func */
  {40U, 88U, 40U, 0U},

  /* Inout settings for pad PORT46:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI6_DSPI6_SCK_IN_OUT46 input func */
  {46U, 88U, 46U, 10U},

  /* Inout settings for pad PORT50:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI17_DSPI17_SCK_IN_OUT50 input func */
  {50U, 88U, 50U, 11U},

  /* Inout settings for pad PORT54:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI2_DSPI2_SCK_IN_OUT54 input func */
  {54U, 88U, 54U, 11U},

  /* Inout settings for pad PORT56:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI19_DSPI19_SCK_IN_OUT56 input func */
  {56U, 88U, 56U, 13U},

  /* Inout settings for pad PORT59:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI6_DSPI6_SCK_IN_OUT59 input func */
  {59U, 88U, 59U, 7U},

  /* Inout settings for pad PORT64:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI3_DSPI3_SCK_IN_OUT64 input func */
  {64U, 88U, 64U, 6U},

  /* Inout settings for pad PORT67:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI3_DSPI3_SCK_IN_OUT67 input func */
  {67U, 88U, 67U, 7U},

  /* Inout settings for pad PORT69:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI17_DSPI17_SCK_IN_OUT69 input func */
  {69U, 88U, 69U, 6U},

  /* Inout settings for pad PORT69:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI11_DSPI11_SCK_P_IN_OUT69 input func */
  {69U, 89U, 69U, 0U},

  /* Inout settings for pad PORT76:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* I2C1_I2C1_SDA_IN_OUT76 input func */
  {76U, 88U, 76U, 4U},

  /* Inout settings for pad PORT77:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* I2C1_I2C1_SCL_IN_OUT77 input func */
  {77U, 88U, 77U, 6U},

  /* Inout settings for pad PORT81:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI18_DSPI18_SCKN_IN_OUT81 input func */
  {81U, 88U, 81U, 0U},

  /* Inout settings for pad PORT81:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI11_DSPI11_SCK_N_IN_OUT81 input func */
  {81U, 89U, 81U, 0U},

  /* Inout settings for pad PORT82:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI18_DSPI18_SCKP_IN_OUT82 input func */
  {82U, 88U, 82U, 0U},

  /* Inout settings for pad PORT82:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI11_DSPI11_SCK_P_IN_OUT82 input func */
  {82U, 89U, 82U, 0U},

  /* Inout settings for pad PORT82:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* I2C0_I2C0_SCL_IN_OUT82 input func */
  {82U, 90U, 82U, 3U},

  /* Inout settings for pad PORT83:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI0_DSPI0_SCK_IN_OUT83 input func */
  {83U, 88U, 83U, 7U},

  /* Inout settings for pad PORT83:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI11_DSPI11_SCK_P_IN_OUT83 input func */
  {83U, 89U, 83U, 0U},

  /* Inout settings for pad PORT83:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* I2C0_I2C0_SDA_IN_OUT83 input func */
  {83U, 90U, 83U, 4U},

  /* Inout settings for pad PORT85:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI14_DSPI14_SCK_N_IN_OUT85 input func */
  {85U, 88U, 85U, 0U},

  /* Inout settings for pad PORT86:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI14_DSPI14_SCK_P_IN_OUT86 input func */
  {86U, 88U, 86U, 0U},

  /* Inout settings for pad PORT89:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* I2C1_I2C1_SCL_IN_OUT89 input func */
  {89U, 88U, 89U, 4U},

  /* Inout settings for pad PORT92:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* I2C1_I2C1_SDA_IN_OUT92 input func */
  {92U, 88U, 92U, 6U},

  /* Inout settings for pad PORT93:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI7_DSPI7_SCK_IN_OUT93 input func */
  {93U, 88U, 93U, 8U},

  /* Inout settings for pad PORT96:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI10_DSPI10_SCK_IN_OUT96 input func */
  {96U, 88U, 96U, 11U},

  /* Inout settings for pad PORT98:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI2_DSPI2_SCK_IN_OUT98 input func */
  {98U, 88U, 98U, 9U},

  /* Inout settings for pad PORT106:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI21_DSPI21_SCK_IN_OUT106 input func */
  {106U, 88U, 106U, 6U},

  /* Inout settings for pad PORT108:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI5_DSPI5_SCK_IN_OUT108 input func */
  {108U, 88U, 108U, 7U},

  /* Inout settings for pad PORT108:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI7_DSPI7_SCK_IN_OUT108 input func */
  {108U, 89U, 108U, 9U},

  /* Inout settings for pad PORT109:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI21_DSPI21_SCK_IN_OUT109 input func */
  {109U, 88U, 109U, 6U},

  /* Inout settings for pad PORT112:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI1_DSPI1_SCK_IN_OUT112 input func */
  {112U, 88U, 112U, 10U},

  /* Inout settings for pad PORT114:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI10_DSPI10_SCK_IN_OUT114 input func */
  {114U, 88U, 114U, 13U},

  /* Inout settings for pad PORT115:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI18_DSPI18_SCK_IN_OUT115 input func */
  {115U, 88U, 115U, 12U},

  /* Inout settings for pad PORT116:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* I2C0_I2C0_SCL_IN_OUT116 input func */
  {116U, 88U, 116U, 3U},

  /* Inout settings for pad PORT117:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* I2C0_I2C0_SDA_IN_OUT117 input func */
  {117U, 88U, 117U, 5U},

  /* Inout settings for pad PORT118:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI18_DSPI18_SCK_IN_OUT118 input func */
  {118U, 88U, 118U, 10U},

  /* Inout settings for pad PORT118:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI3_DSPI3_SCK_IN_OUT118 input func */
  {118U, 89U, 118U, 12U},

  /* Inout settings for pad PORT120:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI18_DSPI18_SCK_IN_OUT120 input func */
  {120U, 88U, 120U, 6U},

  /* Inout settings for pad PORT120:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI3_DSPI3_SCK_IN_OUT120 input func */
  {120U, 89U, 120U, 8U},

  /* Inout settings for pad PORT121:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI15_DSPI15_SCK_N_IN_OUT121 input func */
  {121U, 88U, 121U, 0U},

  /* Inout settings for pad PORT122:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI15_DSPI15_SCK_P_IN_OUT122 input func */
  {122U, 88U, 122U, 0U},

  /* Inout settings for pad PORT126:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI21_DSPI21_SCK_IN_OUT126 input func */
  {126U, 88U, 126U, 6U},

  /* Inout settings for pad PORT127:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI3_DSPI3_SCK_IN_OUT127 input func */
  {127U, 88U, 127U, 14U},

  /* Inout settings for pad PORT135:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI1_DSPI1_SCK_IN_OUT135 input func */
  {135U, 88U, 135U, 11U},

  /* Inout settings for pad PORT136:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI16_DSPI16_SCK_IN_OUT136 input func */
  {136U, 88U, 136U, 6U},

  /* Inout settings for pad PORT138:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI16_DSPI16_SCK_IN_OUT138 input func */
  {138U, 88U, 138U, 8U},

  /* Inout settings for pad PORT143:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI12_DSPI12_SCK_IN_OUT143 input func */
  {143U, 88U, 143U, 11U},

  /* Inout settings for pad PORT145:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI3_DSPI3_SCK_IN_OUT145 input func */
  {145U, 88U, 145U, 8U},

  /* Inout settings for pad PORT147:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI3_DSPI3_SCK_IN_OUT147 input func */
  {147U, 88U, 147U, 11U},

  /* Inout settings for pad PORT148:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI20_DSPI20_SCKN_IN_OUT148 input func */
  {148U, 88U, 148U, 0U},

  /* Inout settings for pad PORT148:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI13_DSPI13_SCK_N_IN_OUT148 input func */
  {148U, 89U, 148U, 0U},

  /* Inout settings for pad PORT149:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI20_DSPI20_SCKP_IN_OUT149 input func */
  {149U, 88U, 149U, 0U},

  /* Inout settings for pad PORT149:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI13_DSPI13_SCK_P_IN_OUT149 input func */
  {149U, 89U, 149U, 0U},

  /* Inout settings for pad PORT151:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI20_DSPI20_SCK_IN_OUT151 input func */
  {151U, 88U, 151U, 8U},

  /* Inout settings for pad PORT155:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI4_DSPI4_SCK_IN_OUT155 input func */
  {155U, 88U, 155U, 6U},

  /* Inout settings for pad PORT155:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI16_DSPI16_SCK_IN_OUT155 input func */
  {155U, 89U, 155U, 7U},

  /* Inout settings for pad PORT156:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI5_DSPI5_SCK_IN_OUT156 input func */
  {156U, 88U, 156U, 6U},

  /* Inout settings for pad PORT156:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI16_DSPI16_SCK_IN_OUT156 input func */
  {156U, 89U, 156U, 7U},

  /* Inout settings for pad PORT161:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI6_DSPI6_SCK_IN_OUT161 input func */
  {161U, 88U, 161U, 14U},

  /* Inout settings for pad PORT236:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI3_DSPI3_SCK_IN_OUT236 input func */
  {236U, 88U, 236U, 7U},

  /* Inout settings for pad PORT242:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI18_DSPI18_SCK_IN_OUT242 input func */
  {242U, 88U, 242U, 14U},

  /* Inout settings for pad PORT243:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI3_DSPI3_SCK_IN_OUT243 input func */
  {243U, 88U, 243U, 10U},

  /* Inout settings for pad PORT244:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI5_DSPI5_SCK_IN_OUT244 input func */
  {244U, 88U, 244U, 10U},

  /* Inout settings for pad PORT248:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI2_DSPI2_SCK_IN_OUT248 input func */
  {248U, 88U, 248U, 10U},

  /* Inout settings for pad PORT250:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI2_DSPI2_SCK_IN_OUT250 input func */
  {250U, 88U, 250U, 9U},

  /* Inout settings for pad PORT252:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI1_DSPI1_SCK_IN_OUT252 input func */
  {252U, 88U, 252U, 6U},

  /* Inout settings for pad PORT252:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI20_DSPI20_SCK_IN_OUT252 input func */
  {252U, 89U, 252U, 7U},

  /* Inout settings for pad PORT253:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI1_DSPI1_SCK_IN_OUT253 input func */
  {253U, 88U, 253U, 11U},

  /* Inout settings for pad PORT255:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI18_DSPI18_SCK_IN_OUT255 input func */
  {255U, 88U, 255U, 7U},

  /* Inout settings for pad PORT259:     {MSCR, MODE, INMUX reg, PADSEL val} */
  /* DSPI4_DSPI4_SCK_IN_OUT259 input func */
  {259U, 88U, 259U, 6U}

[!ENDVAR!] 

[!VAR "SIZE_OF_INOUT_SETTINGS_1"!][!//
81 [!//
[!ENDVAR!]

[!VAR "INPUT_INMUX_1"!] 
  /* INMUX settings for pad not available:  */ 
  { NO_INPUTMUX_U16, 0U},
  /* INMUX settings for pad PORT0:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN4_10 input func */
  {0U, 1U},
  /* GTM_TIM3_IN0_1 input func */
  {0U, 2U},
  /* GTM_TIM2_IN0_1 input func */
  {0U, 3U},
  /* EMIOS_emios_odis input func */
  {0U, 4U},
  /* GMAC_GETH_MDIOA input func */
  {0U, 7U},
  /* DSPI3_DSPI3_SCK input func */
  {0U, 10U},
  /* GTM_TOUT9 input func */
  {0U, 8U},
  /* LINFLEX3_LIN3_TX input func */
  {0U, 11U},
  /* DSPI3_DSPI3_SOUT input func */
  {0U, 12U},
  /* M_CAN_5_CAN10_TXD input func */
  {0U, 13U},
  /* EMIOS_EMIOS_20 input func */
  {0U, 14U},
  /* GMAC_GETH_MDIO input func */
  {0U, 7U},
  /* INMUX settings for pad PORT1:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN5_11 input func */
  {1U, 1U},
  /* GTM_TIM3_IN1_1 input func */
  {1U, 2U},
  /* GTM_TIM2_IN1_1 input func */
  {1U, 3U},
  /* EMIOS_EMIOS_0 input func */
  {1U, 4U},
  /* LINFLEX3_LIN3_RX input func */
  {1U, 5U},
  /* DSPI3_DSPI3_SINE input func */
  {1U, 6U},
  /* M_CAN_5_CAN10_RXDA input func */
  {1U, 8U},
  /* PSI5_PSI5_RX0A input func */
  {1U, 9U},
  /* EMIOS_EMIOS_6 input func */
  {1U, 10U},
  /* SENT_SENT_SENT0B input func */
  {1U, 11U},
  /* GTM_TOUT10 input func */
  {1U, 14U},
  /* LINFLEX3_LIN3_TX input func */
  {1U, 15U},
  /* DSPI3_DSPI3_SOUT input func */
  {1U, 0U},
  /* SENT_SENT_SPC0 input func */
  {1U, 11U},
  /* EMIOS_EMIOS_6 input func */
  {1U, 4U},
  /* INMUX settings for pad PORT2:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN6_11 input func */
  {2U, 1U},
  /* GTM_TIM3_IN1_2 input func */
  {2U, 2U},
  /* GTM_TIM2_IN1_2 input func */
  {2U, 3U},
  /* SENT_SENT_SENT1B input func */
  {2U, 6U},
  /* DSPI3_DSPI3_SCK input func */
  {2U, 10U},
  /* GTM_TOUT11 input func */
  {2U, 8U},
  /* M_CAN_10_CAN21_TXD input func */
  {2U, 11U},
  /* PSI5_PSI5_TX0 input func */
  {2U, 12U},
  /* M_CAN_4_CAN03_TXD input func */
  {2U, 13U},
  /* DSPI19_DSPI19_PCS4 input func */
  {2U, 14U},
  /* EMIOS_EMIOS_7 input func */
  {2U, 15U},
  /* INMUX settings for pad PORT3:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN7_10 input func */
  {3U, 1U},
  /* GTM_TIM3_IN2_1 input func */
  {3U, 2U},
  /* GTM_TIM2_IN2_1 input func */
  {3U, 3U},
  /* EMIOS_EMIOS_1 input func */
  {3U, 4U},
  /* SAR_ADC_SDADC_EDSADC_ITR5F input func */
  {3U, 6U},
  /* PSI5_PSI5_RX1A input func */
  {3U, 7U},
  /* M_CAN_4_CAN03_RXDA input func */
  {3U, 8U},
  /* M_CAN_10_CAN21_RXDA input func */
  {3U, 9U},
  /* PSI5S_PSI5S_RXA input func */
  {3U, 10U},
  /* SENT_SENT_SENT2B input func */
  {3U, 11U},
  /* EMIOS_EMIOS_7 input func */
  {3U, 12U},
  /* DSPI3_DSPI3_PCS0 input func */
  {3U, 0U},
  /* GTM_TOUT12 input func */
  {3U, 14U},
  /* DSPI3_DSPI3_PCS0 input func */
  {3U, 0U},
  /* SENT_SENT_SPC2 input func */
  {3U, 11U},
  /* EMIOS_EMIOS_16 input func */
  {3U, 3U},
  /* INMUX settings for pad PORT4:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN4_1 input func */
  {4U, 1U},
  /* GTM_TIM3_IN3_1 input func */
  {4U, 2U},
  /* GTM_TIM2_IN3_1 input func */
  {4U, 3U},
  /* SENT_SENT_SENT3B input func */
  {4U, 5U},
  /* LINFLEX10_LIN10_RX input func */
  {4U, 8U},
  /* DSPI0_DSPI0_SINA input func */
  {4U, 9U},
  /* GTM_DTMA5_0 input func */
  {4U, 10U},
  /* GTM_DTMT3_0 input func */
  {4U, 11U},
  /* GTM_TOUT13 input func */
  {4U, 13U},
  /* PSI5S_PSI5S_TX input func */
  {4U, 14U},
  /* M_CAN_6_CAN11_TXD input func */
  {4U, 15U},
  /* PSI5_PSI5_TX1 input func */
  {4U, 0U},
  /* ACMP4_EVADC_FC4BFLOUT input func */
  {4U, 1U},
  /* SENT_SENT_SPC3 input func */
  {4U, 5U},
  /* EMIOS_EMIOS_17 input func */
  {4U, 3U},
  /* INMUX settings for pad PORT5:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN4_1 input func */
  {5U, 1U},
  /* GTM_TIM3_IN0_11 input func */
  {5U, 2U},
  /* GTM_TIM2_IN4_1 input func */
  {5U, 3U},
  /* EMIOS_EMIOS_2 input func */
  {5U, 4U},
  /* DSPI10_DSPI10_PCS0 input func */
  {5U, 5U},
  /* PSI5_PSI5_RX2A input func */
  {5U, 6U},
  /* EMIOS_EMIOS_16 input func */
  {5U, 7U},
  /* SENT_SENT_SENT4B input func */
  {5U, 8U},
  /* M_CAN_6_CAN11_RXDB input func */
  {5U, 9U},
  /* GTM_DTMT1_1 input func */
  {5U, 10U},
  /* GTM_DTMT4_2 input func */
  {5U, 11U},
  /* GTM_TOUT14 input func */
  {5U, 12U},
  /* DSPI19_DSPI19_PCS3 input func */
  {5U, 14U},
  /* DSPI10_DSPI10_PCS0 input func */
  {5U, 15U},
  /* ACMP0_EVADC_FC0BFLOUT input func */
  {5U, 0U},
  /* SENT_SENT_SPC4 input func */
  {5U, 8U},
  /* EMIOS_EMIOS_18 input func */
  {5U, 2U},
  /* INMUX settings for pad PORT6:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN5_1 input func */
  {6U, 1U},
  /* GTM_TIM3_IN1_14 input func */
  {6U, 2U},
  /* GTM_TIM2_IN5_1 input func */
  {6U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR4F input func */
  {6U, 4U},
  /* SENT_SENT_SENT5B input func */
  {6U, 6U},
  /* LINFLEX5_LIN5_RX input func */
  {6U, 7U},
  /* DSPI5_DSPI5_SINA input func */
  {6U, 8U},
  /* GTM_DTMA6_0 input func */
  {6U, 9U},
  /* GTM_DTMT3_1 input func */
  {6U, 10U},
  /* GTM_TOUT15 input func */
  {6U, 11U},
  /* ACMP5_EVADC_FC5BFLOUT input func */
  {6U, 13U},
  /* PSI5_PSI5_TX2 input func */
  {6U, 14U},
  /* SENT_SENT_SPC5 input func */
  {6U, 6U},
  /* EMIOS_EMIOS_19 input func */
  {6U, 1U},
  /* INMUX settings for pad PORT7:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN6_1 input func */
  {7U, 1U},
  /* GTM_TIM3_IN2_11 input func */
  {7U, 2U},
  /* GTM_TIM2_IN6_1 input func */
  {7U, 3U},
  /* EMIOS_EMIOS_6 input func */
  {7U, 4U},
  /* SENT_SENT_SENT6B input func */
  {7U, 5U},
  /* EMIOS_EMIOS_20 input func */
  {7U, 7U},
  /* EMIOS_EMIOS_17 input func */
  {7U, 8U},
  /* GTM_DTMT0_2 input func */
  {7U, 10U},
  /* GTM_TOUT16 input func */
  {7U, 12U},
  /* LINFLEX5_LIN5_TX input func */
  {7U, 13U},
  /* DSPI5_DSPI5_SOUT input func */
  {7U, 14U},
  /* ACMP2_EVADC_FC2BFLOUT input func */
  {7U, 15U},
  /* SENT_SENT_SPC6 input func */
  {7U, 5U},
  /* EMIOS_EMIOS_6 input func */
  {7U, 3U},
  /* INMUX settings for pad PORT8:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN7_1 input func */
  {8U, 1U},
  /* GTM_TIM3_IN3_11 input func */
  {8U, 2U},
  /* GTM_TIM2_IN7_1 input func */
  {8U, 3U},
  /* EMIOS_EMIOS_7 input func */
  {8U, 4U},
  /* SENT_SENT_SENT7B input func */
  {8U, 5U},
  /* EMIOS_EMIOS_18 input func */
  {8U, 8U},
  /* LINFLEX10_LIN10_RX input func */
  {8U, 10U},
  /* DSPI0_DSPI0_SINB input func */
  {8U, 11U},
  /* GTM_TOUT17 input func */
  {8U, 13U},
  /* DSPI19_DSPI19_PCS6 input func */
  {8U, 14U},
  /* LINFLEX10_LIN10_TX input func */
  {8U, 15U},
  /* DSPI0_DSPI0_SOUT input func */
  {8U, 0U},
  /* SENT_SENT_SPC7 input func */
  {8U, 5U},
  /* EMIOS_EMIOS_16 input func */
  {8U, 3U},
  /* INMUX settings for pad PORT9:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN0_7 input func */
  {9U, 1U},
  /* GTM_TIM1_IN0_1 input func */
  {9U, 2U},
  /* GTM_TIM0_IN0_1 input func */
  {9U, 3U},
  /* EMIOS_EMIOS_16 input func */
  {9U, 4U},
  /* SENT_SENT_SENT8B input func */
  {9U, 5U},
  /* EMIOS_EMIOS_19 input func */
  {9U, 6U},
  /* SAR_ADC_SDADC_EDSADC_ITR3F input func */
  {9U, 8U},
  /* GTM_TOUT18 input func */
  {9U, 13U},
  /* DSPI19_DSPI19_PCS7 input func */
  {9U, 14U},
  /* LINFLEX4_LIN4_TX input func */
  {9U, 1U},
  /* DSPI4_DSPI4_SOUT input func */
  {9U, 2U},
  /* SENT_SENT_SPC8 input func */
  {9U, 5U},
  /* EMIOS_EMIOS_18 input func */
  {9U, 4U},
  /* INMUX settings for pad PORT10:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN1_11 input func */
  {10U, 1U},
  /* GTM_TIM1_IN1_1 input func */
  {10U, 2U},
  /* GTM_TIM0_IN1_1 input func */
  {10U, 3U},
  /* SENT_SENT_SENT9B input func */
  {10U, 4U},
  /* DSPI4_DSPI4_SCK input func */
  {10U, 9U},
  /* GTM_TOUT19 input func */
  {10U, 7U},
  /* SENT_SENT_SPC9 input func */
  {10U, 4U},
  /* EMIOS_EMIOS_21 input func */
  {10U, 11U},
  /* INMUX settings for pad PORT11:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN2_11 input func */
  {11U, 1U},
  /* GTM_TIM1_IN2_1 input func */
  {11U, 2U},
  /* GTM_TIM0_IN2_1 input func */
  {11U, 3U},
  /* SENT_SENT_SENT10B input func */
  {11U, 7U},
  /* DSPI4_DSPI4_PCS0 input func */
  {11U, 11U},
  /* GTM_TOUT20 input func */
  {11U, 9U},
  /* DSPI4_DSPI4_PCS0 input func */
  {11U, 11U},
  /* INMUX settings for pad PORT12:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN3_11 input func */
  {12U, 1U},
  /* GTM_TIM1_IN3_1 input func */
  {12U, 2U},
  /* GTM_TIM0_IN3_1 input func */
  {12U, 3U},
  /* LINFLEX4_LIN4_RX input func */
  {12U, 6U},
  /* DSPI4_DSPI4_SINA input func */
  {12U, 7U},
  /* SENT_SENT_SENT11B input func */
  {12U, 8U},
  /* GTM_TOUT21 input func */
  {12U, 10U},
  /* EMIOS_EMIOS_21 input func */
  {12U, 11U},
  /* INMUX settings for pad PORT13:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN5_2 input func */
  {13U, 1U},
  /* GTM_TIM5_IN0_1 input func */
  {13U, 2U},
  /* GTM_TIM4_IN0_1 input func */
  {13U, 3U},
  /* GTM_TOUT167 input func */
  {13U, 5U},
  /* INMUX settings for pad PORT14:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN6_2 input func */
  {14U, 1U},
  /* GTM_TIM5_IN7_1 input func */
  {14U, 2U},
  /* GTM_TIM4_IN7_1 input func */
  {14U, 3U},
  /* GTM_TOUT166 input func */
  {14U, 5U},
  /* INMUX settings for pad PORT15:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN7_2 input func */
  {15U, 1U},
  /* GTM_TIM5_IN1_1 input func */
  {15U, 2U},
  /* GTM_TIM4_IN1_1 input func */
  {15U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR6F input func */
  {15U, 4U},
  /* GTM_TOUT168 input func */
  {15U, 5U},
  /* INMUX settings for pad PORT16:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN4_1 input func */
  {16U, 1U},
  /* GTM_TIM4_IN4_1 input func */
  {16U, 2U},
  /* GTM_TIM2_IN6_13 input func */
  {16U, 3U},
  /* M_CAN_10_CAN21_RXDE input func */
  {16U, 4U},
  /* SAR_ADC_SDADC_EDSADC_ITR6E input func */
  {16U, 5U},
  /* M_CAN_4_CAN03_RXDF input func */
  {16U, 6U},
  /* LINFLEX6_LIN6_RX input func */
  {16U, 7U},
  /* DSPI6_DSPI6_SINB input func */
  {16U, 8U},
  /* GTM_TOUT155 input func */
  {16U, 9U},
  /* INMUX settings for pad PORT17:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN1_2 input func */
  {17U, 1U},
  /* GTM_TIM4_IN1_2 input func */
  {17U, 2U},
  /* SAR_ADC_SDADC_EDSADC_ITR8E input func */
  {17U, 3U},
  /* FLEXRAY1_ERAY1_RXDA1 input func */
  {17U, 4U},
  /* SENT_SENT_SENT15B input func */
  {17U, 5U},
  /* GTM_TOUT159 input func */
  {17U, 6U},
  /* LINFLEX6_LIN6_TX input func */
  {17U, 7U},
  /* DSPI6_DSPI6_SOUT input func */
  {17U, 8U},
  /* INMUX settings for pad PORT18:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN5_1 input func */
  {18U, 1U},
  /* GTM_TIM4_IN5_1 input func */
  {18U, 2U},
  /* GTM_TOUT156 input func */
  {18U, 4U},
  /* M_CAN_4_CAN03_TXD input func */
  {18U, 5U},
  /* M_CAN_10_CAN21_TXD input func */
  {18U, 6U},
  /* INMUX settings for pad PORT19:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN5_2 input func */
  {19U, 1U},
  /* GTM_TIM2_IN0_14 input func */
  {19U, 2U},
  /* GTM_TIM0_IN5_8 input func */
  {19U, 3U},
  /* DSPI19_DSPI19_PCSB input func */
  {19U, 4U},
  /* SAR_ADC_SDADC_EDSADC_ITR7F input func */
  {19U, 5U},
  /* GTM_TOUT111 input func */
  {19U, 6U},
  /* M_CAN_2_CAN01_TXD input func */
  {19U, 8U},
  /* INMUX settings for pad PORT20:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN6_2 input func */
  {20U, 1U},
  /* GTM_TIM2_IN1_14 input func */
  {20U, 2U},
  /* GTM_TIM0_IN6_8 input func */
  {20U, 3U},
  /* M_CAN_2_CAN01_RXDC input func */
  {20U, 4U},
  /* SAR_ADC_SDADC_EDSADC_ITR7E input func */
  {20U, 5U},
  /* DSPI9_DSPI9_PCS0 input func */
  {20U, 8U},
  /* GTM_TOUT112 input func */
  {20U, 6U},
  /* DSPI9_DSPI9_PCS0 input func */
  {20U, 8U},
  /* INMUX settings for pad PORT21:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN3_2 input func */
  {21U, 1U},
  /* GTM_TIM2_IN3_7 input func */
  {21U, 2U},
  /* GTM_TIM2_IN2_7 input func */
  {21U, 3U},
  /* DSPI19_DSPI19_SINC input func */
  {21U, 4U},
  /* LINFLEX9_LIN9_RX input func */
  {21U, 6U},
  /* DSPI9_DSPI9_SINA input func */
  {21U, 7U},
  /* GTM_TOUT113 input func */
  {21U, 8U},
  /* DSPI19_DSPI19_SOUT input func */
  {21U, 9U},
  /* INMUX settings for pad PORT22:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN6_2 input func */
  {22U, 1U},
  /* GTM_TIM5_IN5_3 input func */
  {22U, 2U},
  /* GTM_TIM2_IN5_7 input func */
  {22U, 3U},
  /* DSPI19_DSPI19_SINC input func */
  {22U, 4U},
  /* DSPI9_DSPI9_SCK input func */
  {22U, 8U},
  /* GTM_TOUT114 input func */
  {22U, 6U},
  /* DSPI19_DSPI19_SOUT input func */
  {22U, 9U},
  /* INMUX settings for pad PORT23:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN7_2 input func */
  {23U, 1U},
  /* GTM_TIM2_IN7_7 input func */
  {23U, 2U},
  /* DSPI19_DSPI19_SCKC input func */
  {23U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR8F input func */
  {23U, 4U},
  /* LINFLEX9_LIN9_RX input func */
  {23U, 5U},
  /* DSPI9_DSPI9_SINB input func */
  {23U, 6U},
  /* GTM_TOUT115 input func */
  {23U, 7U},
  /* LINFLEX9_LIN9_TX input func */
  {23U, 8U},
  /* DSPI9_DSPI9_SOUT input func */
  {23U, 9U},
  /* INMUX settings for pad PORT24:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN4_2 input func */
  {24U, 1U},
  /* GTM_TIM5_IN0_10 input func */
  {24U, 2U},
  /* GTM_TIM4_IN4_2 input func */
  {24U, 3U},
  /* M_CAN_1_CAN00_RXDF input func */
  {24U, 4U},
  /* FLEXRAY1_ERAY1_RXDB1 input func */
  {24U, 5U},
  /* SENT_SENT_SENT17B input func */
  {24U, 7U},
  /* LINFLEX0_LIN0_RX input func */
  {24U, 8U},
  /* DSPI10_DSPI10_SINC input func */
  {24U, 9U},
  /* M_CAN_9_CAN20_RXDE input func */
  {24U, 10U},
  /* LINFLEX7_LIN7_RX input func */
  {24U, 11U},
  /* DSPI7_DSPI7_SINB input func */
  {24U, 12U},
  /* GTM_TOUT162 input func */
  {24U, 13U},
  /* ACMP4_EVADC_FC4BFLOUT input func */
  {24U, 14U},
  /* INMUX settings for pad PORT25:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN2_1 input func */
  {25U, 1U},
  /* GTM_TIM5_IN1_11 input func */
  {25U, 2U},
  /* GTM_TIM4_IN2_1 input func */
  {25U, 3U},
  /* SENT_SENT_SENT16B input func */
  {25U, 5U},
  /* GTM_TOUT160 input func */
  {25U, 6U},
  /* LINFLEX7_LIN7_TX input func */
  {25U, 7U},
  /* DSPI7_DSPI7_SOUT input func */
  {25U, 8U},
  /* ACMP5_EVADC_FC5BFLOUT input func */
  {25U, 10U},
  /* INMUX settings for pad PORT26:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN5_2 input func */
  {26U, 1U},
  /* GTM_TIM5_IN2_9 input func */
  {26U, 2U},
  /* GTM_TIM4_IN5_3 input func */
  {26U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR9F input func */
  {26U, 4U},
  /* SENT_SENT_SENT18B input func */
  {26U, 5U},
  /* GTM_DTMT4_0 input func */
  {26U, 6U},
  /* GTM_DTMA6_1 input func */
  {26U, 7U},
  /* GTM_DTMT3_2 input func */
  {26U, 8U},
  /* DSPI7_DSPI7_SCK input func */
  {26U, 11U},
  /* GTM_TOUT163 input func */
  {26U, 9U},
  /* ACMP6_EVADC_FC6BFLOUT input func */
  {26U, 12U},
  /* INMUX settings for pad PORT27:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN7_3 input func */
  {27U, 1U},
  /* GTM_TIM5_IN3_11 input func */
  {27U, 2U},
  /* GTM_TIM4_IN7_2 input func */
  {27U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR9E input func */
  {27U, 4U},
  /* SENT_SENT_SENT19B input func */
  {27U, 5U},
  /* GTM_DTMT4_1 input func */
  {27U, 6U},
  /* GTM_DTMA5_1 input func */
  {27U, 7U},
  /* GTM_DTMA6_2 input func */
  {27U, 8U},
  /* DSPI7_DSPI7_PCS0 input func */
  {27U, 11U},
  /* GTM_TOUT165 input func */
  {27U, 9U},
  /* DSPI7_DSPI7_PCS0 input func */
  {27U, 11U},
  /* ACMP7_EVADC_FC7BFLOUT input func */
  {27U, 12U},
  /* INMUX settings for pad PORT28:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN0_3 input func */
  {28U, 1U},
  /* GTM_TIM5_IN0_2 input func */
  {28U, 2U},
  /* GTM_TIM4_IN0_2 input func */
  {28U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR10F input func */
  {28U, 5U},
  /* GTM_TOUT158 input func */
  {28U, 6U},
  /* LINFLEX7_LIN7_TX input func */
  {28U, 7U},
  /* DSPI7_DSPI7_SOUT input func */
  {28U, 8U},
  /* FLEXRAY1_ERAY1_TXDA input func */
  {28U, 9U},
  /* INMUX settings for pad PORT29:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN1_3 input func */
  {29U, 1U},
  /* GTM_TIM5_IN3_1 input func */
  {29U, 2U},
  /* GTM_TIM4_IN3_1 input func */
  {29U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR10E input func */
  {29U, 5U},
  /* GTM_TOUT161 input func */
  {29U, 6U},
  /* LINFLEX0_LIN0_TX input func */
  {29U, 7U},
  /* DSPI10_DSPI10_SOUT input func */
  {29U, 8U},
  /* M_CAN_1_CAN00_TXD input func */
  {29U, 9U},
  /* M_CAN_9_CAN20_TXD input func */
  {29U, 10U},
  /* FLEXRAY1_ERAY1_TXDB input func */
  {29U, 11U},
  /* INMUX settings for pad PORT30:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN2_3 input func */
  {30U, 1U},
  /* GTM_TIM5_IN6_3 input func */
  {30U, 2U},
  /* GTM_TIM4_IN6_3 input func */
  {30U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR11F input func */
  {30U, 5U},
  /* GTM_TOUT164 input func */
  {30U, 6U},
  /* FLEXRAY1_ERAY1_TXENA input func */
  {30U, 7U},
  /* INMUX settings for pad PORT31:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN3_3 input func */
  {31U, 1U},
  /* GTM_TIM5_IN6_1 input func */
  {31U, 2U},
  /* GTM_TIM4_IN6_1 input func */
  {31U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR11E input func */
  {31U, 6U},
  /* GTM_TOUT157 input func */
  {31U, 7U},
  /* INMUX settings for pad PORT32:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN0_2 input func */
  {32U, 1U},
  /* GTM_TIM0_IN0_2 input func */
  {32U, 2U},
  /* EMIOS_EMIOS_6 input func */
  {32U, 3U},
  /* LINFLEX2_LIN2_RX input func */
  {32U, 4U},
  /* DSPI2_DSPI2_SING input func */
  {32U, 5U},
  /* EMIOS_EMIOS_0 input func */
  {32U, 6U},
  /* GTM_DTMA0_0 input func */
  {32U, 8U},
  /* GTM_TOUT0 input func */
  {32U, 9U},
  /* LINFLEX2_LIN2_TX input func */
  {32U, 10U},
  /* DSPI2_DSPI2_SOUT input func */
  {32U, 11U},
  /* DSPI19_DSPI19_PCS1 input func */
  {32U, 12U},
  /* M_CAN_1_CAN00_TXD input func */
  {32U, 14U},
  /* FLEXRAY0_ERAY0_TXDA input func */
  {32U, 15U},
  /* EMIOS_EMIOS_0 input func */
  {32U, 0U},
  /* INMUX settings for pad PORT33:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN1_2 input func */
  {33U, 1U},
  /* GTM_TIM0_IN1_2 input func */
  {33U, 2U},
  /* FLEXRAY0_ERAY0_RXDA2 input func */
  {33U, 3U},
  /* LINFLEX2_LIN2_RX input func */
  {33U, 4U},
  /* DSPI2_DSPI2_SINB input func */
  {33U, 5U},
  /* M_CAN_1_CAN00_RXDA input func */
  {33U, 6U},
  /* GTM_TOUT1 input func */
  {33U, 8U},
  /* DSPI20_DSPI20_PCS7 input func */
  {33U, 9U},
  /* DSPI19_DSPI19_PCS2 input func */
  {33U, 10U},
  /* EMIOS_EMIOS_1 input func */
  {33U, 12U},
  /* INMUX settings for pad PORT34:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN2_2 input func */
  {34U, 1U},
  /* GTM_TIM0_IN2_2 input func */
  {34U, 2U},
  /* EMIOS_EMIOS_7 input func */
  {34U, 3U},
  /* EMIOS_EMIOS_1 input func */
  {34U, 4U},
  /* SENT_SENT_SENT14B input func */
  {34U, 5U},
  /* GTM_TOUT2 input func */
  {34U, 6U},
  /* LINFLEX1_LIN1_TX input func */
  {34U, 7U},
  /* DSPI1_DSPI1_SOUT input func */
  {34U, 8U},
  /* DSPI19_DSPI19_PCS3 input func */
  {34U, 9U},
  /* PSI5_PSI5_TX0 input func */
  {34U, 10U},
  /* M_CAN_3_CAN02_TXD input func */
  {34U, 11U},
  /* FLEXRAY0_ERAY0_TXDB input func */
  {34U, 12U},
  /* EMIOS_EMIOS_2 input func */
  {34U, 13U},
  /* INMUX settings for pad PORT35:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN3_2 input func */
  {35U, 1U},
  /* GTM_TIM0_IN3_2 input func */
  {35U, 2U},
  /* FLEXRAY0_ERAY0_RXDB2 input func */
  {35U, 4U},
  /* M_CAN_3_CAN02_RXDB input func */
  {35U, 5U},
  /* LINFLEX1_LIN1_RX input func */
  {35U, 6U},
  /* DSPI1_DSPI1_SING input func */
  {35U, 7U},
  /* DSPI13_DSPI13_SIN input func */
  {35U, 8U},
  /* PSI5_PSI5_RX0B input func */
  {35U, 9U},
  /* SENT_SENT_SENT13B input func */
  {35U, 10U},
  /* DSPI2_DSPI2_PCS0 input func */
  {35U, 13U},
  /* GTM_TOUT3 input func */
  {35U, 11U},
  /* DSPI2_DSPI2_PCS0 input func */
  {35U, 13U},
  /* DSPI19_DSPI19_PCS4 input func */
  {35U, 14U},
  /* EMIOS_EMIOS_3 input func */
  {35U, 0U},
  /* INMUX settings for pad PORT36:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN4_1 input func */
  {36U, 1U},
  /* GTM_TIM0_IN4_1 input func */
  {36U, 2U},
  /* EMIOS_EMIOS_16 input func */
  {36U, 3U},
  /* DSPI19_DSPI19_PCSA input func */
  {36U, 5U},
  /* EMIOS_EMIOS_2 input func */
  {36U, 6U},
  /* I2C0_I2C0_SDAA input func */
  {36U, 7U},
  /* M_CAN_6_CAN11_RXDA input func */
  {36U, 8U},
  /* TTCAN0_CAN0_ECTT1 input func */
  {36U, 9U},
  /* SENT_SENT_SENT12B input func */
  {36U, 10U},
  /* DSPI2_DSPI2_SCK input func */
  {36U, 13U},
  /* GTM_TOUT4 input func */
  {36U, 11U},
  /* DSPI19_DSPI19_PCS0 input func */
  {36U, 14U},
  /* PSI5S_PSI5S_CLK input func */
  {36U, 15U},
  /* FLEXRAY0_ERAY0_TXENA input func */
  {36U, 1U},
  /* EMIOS_EMIOS_4 input func */
  {36U, 2U},
  /* INMUX settings for pad PORT37:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN5_1 input func */
  {37U, 1U},
  /* GTM_TIM0_IN5_1 input func */
  {37U, 2U},
  /* I2C0_I2C0_SCLA input func */
  {37U, 4U},
  /* PSI5_PSI5_RX1B input func */
  {37U, 5U},
  /* PSI5S_PSI5S_RXB input func */
  {37U, 6U},
  /* DSPI19_DSPI19_SINA input func */
  {37U, 7U},
  /* SENT_SENT_SENT3C input func */
  {37U, 8U},
  /* TTCAN0_CAN0_ECTT2 input func */
  {37U, 9U},
  /* GTM_TOUT5 input func */
  {37U, 10U},
  /* M_CAN_6_CAN11_TXD input func */
  {37U, 11U},
  /* DSPI19_DSPI19_SOUT input func */
  {37U, 12U},
  /* FLEXRAY0_ERAY0_TXENB input func */
  {37U, 15U},
  /* EMIOS_EMIOS_5 input func */
  {37U, 0U},
  /* INMUX settings for pad PORT38:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN0_10 input func */
  {38U, 1U},
  /* GTM_TIM1_IN6_1 input func */
  {38U, 2U},
  /* GTM_TIM0_IN6_1 input func */
  {38U, 3U},
  /* EMIOS_EMIOS_0 input func */
  {38U, 4U},
  /* SENT_SENT_SENT2C input func */
  {38U, 5U},
  /* SAR_ADC_SDADC_EDSADC_ITR5E input func */
  {38U, 7U},
  /* EMIOS_EMIOS_21 input func */
  {38U, 8U},
  /* EMIOS_EMIOS_3 input func */
  {38U, 9U},
  /* DSPI19_DSPI19_SINA input func */
  {38U, 11U},
  /* GTM_TOUT6 input func */
  {38U, 13U},
  /* PSI5S_PSI5S_TX input func */
  {38U, 14U},
  /* DSPI19_DSPI19_SOUT input func */
  {38U, 15U},
  /* PSI5_PSI5_TX1 input func */
  {38U, 0U},
  /* EMIOS_EMIOS_0 input func */
  {38U, 2U},
  /* INMUX settings for pad PORT39:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN1_10 input func */
  {39U, 1U},
  /* GTM_TIM1_IN7_1 input func */
  {39U, 2U},
  /* GTM_TIM0_IN7_1 input func */
  {39U, 3U},
  /* EMIOS_EMIOS_1 input func */
  {39U, 4U},
  /* SENT_SENT_SENT1C input func */
  {39U, 5U},
  /* SAR_ADC_SDADC_EDSADC_ITR4E input func */
  {39U, 7U},
  /* PSI5_PSI5_RX2B input func */
  {39U, 9U},
  /* EMIOS_EMIOS_4 input func */
  {39U, 10U},
  /* DSPI19_DSPI19_SCKA input func */
  {39U, 11U},
  /* GTM_TOUT7 input func */
  {39U, 13U},
  /* SENT_SENT_SPC1 input func */
  {39U, 5U},
  /* EMIOS_EMIOS_2 input func */
  {39U, 2U},
  /* INMUX settings for pad PORT40:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN2_10 input func */
  {40U, 1U},
  /* GTM_TIM3_IN0_2 input func */
  {40U, 2U},
  /* GTM_TIM2_IN0_2 input func */
  {40U, 3U},
  /* EMIOS_EMIOS_2 input func */
  {40U, 4U},
  /* SENT_SENT_SENT0C input func */
  {40U, 5U},
  /* EMIOS_EMIOS_5 input func */
  {40U, 6U},
  /* SAR_ADC_SDADC_EDSADC_ITR3E input func */
  {40U, 8U},
  /* EMIOS_EMIOS_22 input func */
  {40U, 9U},
  /* GTM_DTMA0_1 input func */
  {40U, 12U},
  /* DSPI8_DSPI8_SCK input func */
  {40U, 0U},
  /* GTM_TOUT8 input func */
  {40U, 13U},
  /* DSPI19_DSPI19_PCS5 input func */
  {40U, 14U},
  /* PSI5_PSI5_TX2 input func */
  {40U, 1U},
  /* GMAC_GETH_MDC input func */
  {40U, 3U},
  /* EMIOS_EMIOS_4 input func */
  {40U, 4U},
  /* INMUX settings for pad PORT41:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN2_2 input func */
  {41U, 1U},
  /* GTM_TIM3_IN3_10 input func */
  {41U, 2U},
  /* GTM_TIM0_IN2_10 input func */
  {41U, 3U},
  /* SENT_SENT_SENT20B input func */
  {41U, 4U},
  /* LINFLEX8_LIN8_RX input func */
  {41U, 5U},
  /* DSPI8_DSPI8_SINA input func */
  {41U, 6U},
  /* GTM_TOUT116 input func */
  {41U, 7U},
  /* LINFLEX2_LIN2_TX input func */
  {41U, 8U},
  /* DSPI2_DSPI2_SOUT input func */
  {41U, 9U},
  /* LINFLEX8_LIN8_TX input func */
  {41U, 10U},
  /* DSPI8_DSPI8_SOUT input func */
  {41U, 11U},
  /* M_CAN_2_CAN01_TXD input func */
  {41U, 12U},
  /* INMUX settings for pad PORT42:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN3_2 input func */
  {42U, 1U},
  /* GTM_TIM3_IN4_11 input func */
  {42U, 2U},
  /* GTM_TIM0_IN3_10 input func */
  {42U, 3U},
  /* LINFLEX2_LIN2_RX input func */
  {42U, 4U},
  /* DSPI2_DSPI2_SINC input func */
  {42U, 5U},
  /* M_CAN_2_CAN01_RXDE input func */
  {42U, 6U},
  /* SENT_SENT_SENT21B input func */
  {42U, 7U},
  /* LINFLEX8_LIN8_RX input func */
  {42U, 8U},
  /* DSPI8_DSPI8_SINB input func */
  {42U, 9U},
  /* GTM_TOUT117 input func */
  {42U, 10U},
  /* INMUX settings for pad PORT43:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN4_3 input func */
  {43U, 1U},
  /* GTM_TIM3_IN5_12 input func */
  {43U, 2U},
  /* GTM_TIM0_IN7_7 input func */
  {43U, 3U},
  /* SENT_SENT_SENT22B input func */
  {43U, 4U},
  /* DSPI8_DSPI8_PCS0 input func */
  {43U, 7U},
  /* GTM_TOUT118 input func */
  {43U, 5U},
  /* DSPI8_DSPI8_PCS0 input func */
  {43U, 7U},
  /* INMUX settings for pad PORT44:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN0_3 input func */
  {44U, 1U},
  /* GTM_TIM4_IN0_3 input func */
  {44U, 2U},
  /* GTM_TIM3_IN6_12 input func */
  {44U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR12F input func */
  {44U, 5U},
  /* SENT_SENT_SENT23B input func */
  {44U, 6U},
  /* DSPI6_DSPI6_PCS0 input func */
  {44U, 11U},
  /* GTM_TOUT151 input func */
  {44U, 7U},
  /* DSPI19_DSPI19_PCS5 input func */
  {44U, 8U},
  /* DSPI20_DSPI20_PCS4 input func */
  {44U, 9U},
  /* DSPI6_DSPI6_PCS0 input func */
  {44U, 11U},
  /* INMUX settings for pad PORT45:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN2_2 input func */
  {45U, 1U},
  /* GTM_TIM4_IN2_3 input func */
  {45U, 2U},
  /* GTM_TIM3_IN7_11 input func */
  {45U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR12E input func */
  {45U, 5U},
  /* SENT_SENT_SENT24B input func */
  {45U, 6U},
  /* GTM_TOUT153 input func */
  {45U, 7U},
  /* DSPI19_DSPI19_PCS7 input func */
  {45U, 8U},
  /* DSPI20_DSPI20_PCS6 input func */
  {45U, 9U},
  /* M_CAN_1_CAN00_TXD input func */
  {45U, 10U},
  /* M_CAN_9_CAN20_TXD input func */
  {45U, 11U},
  /* INMUX settings for pad PORT46:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN3_3 input func */
  {46U, 1U},
  /* GTM_TIM4_IN3_3 input func */
  {46U, 2U},
  /* GTM_TIM2_IN4_14 input func */
  {46U, 3U},
  /* M_CAN_9_CAN20_RXDD input func */
  {46U, 4U},
  /* M_CAN_1_CAN00_RXDH input func */
  {46U, 5U},
  /* SAR_ADC_SDADC_EDSADC_ITR13F input func */
  {46U, 7U},
  /* DSPI6_DSPI6_SCK input func */
  {46U, 10U},
  /* GTM_TOUT154 input func */
  {46U, 8U},
  /* INMUX settings for pad PORT47:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN1_3 input func */
  {47U, 1U},
  /* GTM_TIM4_IN1_3 input func */
  {47U, 2U},
  /* GTM_TIM2_IN5_14 input func */
  {47U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR13E input func */
  {47U, 5U},
  /* GTM_TOUT152 input func */
  {47U, 6U},
  /* DSPI19_DSPI19_PCS6 input func */
  {47U, 7U},
  /* DSPI20_DSPI20_PCS5 input func */
  {47U, 8U},
  /* LINFLEX6_LIN6_TX input func */
  {47U, 9U},
  /* DSPI6_DSPI6_SOUT input func */
  {47U, 10U},
  /* FLEXRAY1_ERAY1_TXENB input func */
  {47U, 11U},
  /* INMUX settings for pad PORT48:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN0_12 input func */
  {48U, 1U},
  /* GTM_TIM1_IN4_2 input func */
  {48U, 2U},
  /* GTM_TIM0_IN4_2 input func */
  {48U, 3U},
  /* LINFLEX11_LIN11_RX input func */
  {48U, 5U},
  /* DSPI12_DSPI12_SINA input func */
  {48U, 6U},
  /* GMAC_GETH_RXERC input func */
  {48U, 7U},
  /* GTM_DTMA5_2 input func */
  {48U, 8U},
  /* GTM_TOUT102 input func */
  {48U, 9U},
  /* LINFLEX11_LIN11_TX input func */
  {48U, 10U},
  /* DSPI12_DSPI12_SOUT input func */
  {48U, 11U},
  /* ACMP6_EVADC_FC6BFLOUT input func */
  {48U, 13U},
  /* INMUX settings for pad PORT49:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN4_12 input func */
  {49U, 1U},
  /* GTM_TIM1_IN1_3 input func */
  {49U, 2U},
  /* GTM_TIM0_IN1_3 input func */
  {49U, 3U},
  /* DSPI17_DSPI17_SINA input func */
  {49U, 5U},
  /* GTM_DTMT0_1 input func */
  {49U, 6U},
  /* GTM_TOUT103 input func */
  {49U, 7U},
  /* DSPI17_DSPI17_SOUT input func */
  {49U, 8U},
  /* DSPI11_DSPI11_PCS1 input func */
  {49U, 10U},
  /* ACMP1_EVADC_FC1BFLOUT input func */
  {49U, 11U},
  /* INMUX settings for pad PORT50:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN5_12 input func */
  {50U, 1U},
  /* GTM_TIM1_IN2_3 input func */
  {50U, 2U},
  /* GTM_TIM0_IN2_3 input func */
  {50U, 3U},
  /* M_CAN_3_CAN02_RXDE input func */
  {50U, 4U},
  /* DSPI11_DSPI11_SIN input func */
  {50U, 5U},
  /* DSPI17_DSPI17_SCKA input func */
  {50U, 6U},
  /* EMIOS_EMIOS_24 input func */
  {50U, 7U},
  /* GTM_DTMT2_2 input func */
  {50U, 9U},
  /* GTM_TOUT104 input func */
  {50U, 10U},
  /* DSPI11_DSPI11_PCS0 input func */
  {50U, 12U},
  /* ACMP3_EVADC_FC3BFLOUT input func */
  {50U, 13U},
  /* INMUX settings for pad PORT51:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN6_10 input func */
  {51U, 1U},
  /* GTM_TIM1_IN3_3 input func */
  {51U, 2U},
  /* GTM_TIM0_IN3_3 input func */
  {51U, 3U},
  /* DSPI17_DSPI17_SINA input func */
  {51U, 4U},
  /* EMIOS_EMIOS_23 input func */
  {51U, 6U},
  /* GTM_TOUT105 input func */
  {51U, 7U},
  /* DSPI17_DSPI17_SOUT input func */
  {51U, 8U},
  /* DSPI11_DSPI11_PCS0 input func */
  {51U, 9U},
  /* M_CAN_3_CAN02_TXD input func */
  {51U, 10U},
  /* INMUX settings for pad PORT52:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN7_3 input func */
  {52U, 1U},
  /* GTM_TIM1_IN6_2 input func */
  {52U, 2U},
  /* GTM_TIM0_IN6_2 input func */
  {52U, 3U},
  /* DSPI17_DSPI17_SINC input func */
  {52U, 4U},
  /* EMIOS_EMIOS_3 input func */
  {52U, 5U},
  /* EMIOS_EMIOS_21 input func */
  {52U, 6U},
  /* LINFLEX11_LIN11_RX input func */
  {52U, 7U},
  /* DSPI12_DSPI12_SINB input func */
  {52U, 8U},
  /* GTM_TOUT106 input func */
  {52U, 9U},
  /* DSPI17_DSPI17_SOUT input func */
  {52U, 11U},
  /* DSPI11_DSPI11_PCS0 input func */
  {52U, 12U},
  /* INMUX settings for pad PORT53:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN3_13 input func */
  {53U, 1U},
  /* GTM_TIM1_IN2_4 input func */
  {53U, 2U},
  /* GTM_TIM0_IN2_4 input func */
  {53U, 3U},
  /* M_CAN_9_CAN20_RXDA input func */
  {53U, 5U},
  /* DSPI2_DSPI2_PCS0 input func */
  {53U, 14U},
  /* GTM_TOUT107 input func */
  {53U, 7U},
  /* LINFLEX2_LIN2_TX input func */
  {53U, 8U},
  /* DSPI2_DSPI2_SOUT input func */
  {53U, 9U},
  /* EMIOS_EMIOS_23 input func */
  {53U, 12U},
  /* DSPI2_DSPI2_PCS0 input func */
  {53U, 14U},
  /* PSI5_PSI5_TX3 input func */
  {53U, 15U},
  /* INMUX settings for pad PORT54:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN2_13 input func */
  {54U, 1U},
  /* GTM_TIM1_IN3_4 input func */
  {54U, 2U},
  /* GTM_TIM0_IN3_4 input func */
  {54U, 3U},
  /* PSI5_PSI5_RX3C input func */
  {54U, 4U},
  /* LINFLEX2_LIN2_RX input func */
  {54U, 5U},
  /* DSPI2_DSPI2_SIND input func */
  {54U, 6U},
  /* DSPI19_DSPI19_SINB input func */
  {54U, 7U},
  /* DSPI2_DSPI2_SCK input func */
  {54U, 11U},
  /* GTM_TOUT108 input func */
  {54U, 9U},
  /* DSPI19_DSPI19_SOUT input func */
  {54U, 12U},
  /* EMIOS_EMIOS_22 input func */
  {54U, 13U},
  /* M_CAN_9_CAN20_TXD input func */
  {54U, 14U},
  /* DSPI17_DSPI17_SOUT input func */
  {54U, 15U},
  /* ACMP7_EVADC_FC7BFLOUT input func */
  {54U, 0U},
  /* INMUX settings for pad PORT55:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN0_3 input func */
  {55U, 1U},
  /* GTM_TIM0_IN0_3 input func */
  {55U, 2U},
  /* DSPI19_DSPI19_SINB input func */
  {55U, 5U},
  /* EMIOS_EMIOS_4 input func */
  {55U, 7U},
  /* GTM_TOUT109 input func */
  {55U, 8U},
  /* DSPI19_DSPI19_SOUT input func */
  {55U, 9U},
  /* M_CAN_9_CAN20_TXD input func */
  {55U, 10U},
  /* M_CAN_7_CAN12_TXD input func */
  {55U, 11U},
  /* INMUX settings for pad PORT56:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN0_13 input func */
  {56U, 1U},
  /* GTM_TIM1_IN5_2 input func */
  {56U, 2U},
  /* GTM_TIM0_IN5_2 input func */
  {56U, 3U},
  /* M_CAN_7_CAN12_RXDB input func */
  {56U, 4U},
  /* EMIOS_EMIOS_22 input func */
  {56U, 5U},
  /* DSPI19_DSPI19_SCKB input func */
  {56U, 6U},
  /* EMIOS_EMIOS_5 input func */
  {56U, 8U},
  /* M_CAN_9_CAN20_RXDB input func */
  {56U, 9U},
  /* GTM_TOUT110 input func */
  {56U, 11U},
  /* INMUX settings for pad PORT57:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN0_5 input func */
  {57U, 1U},
  /* GTM_TIM4_IN1_4 input func */
  {57U, 2U},
  /* GTM_TIM0_IN1_10 input func */
  {57U, 3U},
  /* SENT_SENT_SENT15C input func */
  {57U, 4U},
  /* LINFLEX6_LIN6_RX input func */
  {57U, 5U},
  /* DSPI6_DSPI6_SIND input func */
  {57U, 6U},
  /* GTM_TOUT265 input func */
  {57U, 7U},
  /* INMUX settings for pad PORT58:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN1_5 input func */
  {58U, 1U},
  /* GTM_TIM4_IN2_4 input func */
  {58U, 2U},
  /* GTM_TIM0_IN2_11 input func */
  {58U, 3U},
  /* SENT_SENT_SENT16C input func */
  {58U, 4U},
  /* GTM_TOUT266 input func */
  {58U, 5U},
  /* LINFLEX6_LIN6_TX input func */
  {58U, 6U},
  /* DSPI6_DSPI6_SOUT input func */
  {58U, 7U},
  /* INMUX settings for pad PORT59:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN2_5 input func */
  {59U, 1U},
  /* GTM_TIM4_IN5_4 input func */
  {59U, 2U},
  /* GTM_TIM0_IN5_9 input func */
  {59U, 3U},
  /* SENT_SENT_SENT19C input func */
  {59U, 4U},
  /* DSPI6_DSPI6_SCK input func */
  {59U, 7U},
  /* GTM_TOUT269 input func */
  {59U, 5U},
  /* INMUX settings for pad PORT60:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN3_5 input func */
  {60U, 1U},
  /* GTM_TIM4_IN4_4 input func */
  {60U, 2U},
  /* GTM_TIM0_IN4_9 input func */
  {60U, 3U},
  /* SENT_SENT_SENT18C input func */
  {60U, 4U},
  /* DSPI6_DSPI6_PCS0 input func */
  {60U, 7U},
  /* GTM_TOUT268 input func */
  {60U, 5U},
  /* DSPI6_DSPI6_PCS0 input func */
  {60U, 7U},
  /* INMUX settings for pad PORT61:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN0_4 input func */
  {61U, 1U},
  /* GTM_TIM4_IN3_4 input func */
  {61U, 2U},
  /* GTM_TIM0_IN3_11 input func */
  {61U, 3U},
  /* SENT_SENT_SENT17C input func */
  {61U, 4U},
  /* GTM_TOUT267 input func */
  {61U, 5U},
  /* INMUX settings for pad PORT62:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN1_4 input func */
  {62U, 1U},
  /* GTM_TIM4_IN6_4 input func */
  {62U, 2U},
  /* GTM_TIM0_IN6_9 input func */
  {62U, 3U},
  /* GTM_TOUT270 input func */
  {62U, 4U},
  /* INMUX settings for pad PORT63:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN5_1 input func */
  {63U, 1U},
  /* GTM_TIM4_IN0_4 input func */
  {63U, 2U},
  /* GTM_TIM2_IN0_7 input func */
  {63U, 3U},
  /* LINFLEX3_LIN3_RX input func */
  {63U, 4U},
  /* DSPI3_DSPI3_SINB input func */
  {63U, 5U},
  /* GTM_DTMA2_1 input func */
  {63U, 6U},
  /* GTM_TOUT119 input func */
  {63U, 7U},
  /* LINFLEX3_LIN3_TX input func */
  {63U, 8U},
  /* DSPI3_DSPI3_SOUT input func */
  {63U, 9U},
  /* M_CAN_6_CAN11_TXD input func */
  {63U, 10U},
  /* GMAC_GETH_TXD3 input func */
  {63U, 11U},
  /* INMUX settings for pad PORT64:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN6_1 input func */
  {64U, 1U},
  /* GTM_TIM4_IN1_5 input func */
  {64U, 2U},
  /* GTM_TIM2_IN1_6 input func */
  {64U, 3U},
  /* DSPI3_DSPI3_SCK input func */
  {64U, 6U},
  /* GTM_TOUT120 input func */
  {64U, 4U},
  /* LINFLEX3_LIN3_TX input func */
  {64U, 7U},
  /* DSPI3_DSPI3_SOUT input func */
  {64U, 8U},
  /* M_CAN_7_CAN12_TXD input func */
  {64U, 9U},
  /* GMAC_GETH_TXD2 input func */
  {64U, 10U},
  /* INMUX settings for pad PORT65:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN1_3 input func */
  {65U, 1U},
  /* GTM_TIM2_IN1_3 input func */
  {65U, 2U},
  /* GTM_TOUT95 input func */
  {65U, 3U},
  /* DSPI16_DSPI16_PCS5 input func */
  {65U, 4U},
  /* DSPI17_DSPI17_PCS5 input func */
  {65U, 5U},
  /* DSPI11_DSPI11_PCS1 input func */
  {65U, 6U},
  /* GMAC_GETH_TXD1 input func */
  {65U, 7U},
  /* EMIOS_EMIOS_20 input func */
  {65U, 8U},
  /* INMUX settings for pad PORT66:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN2_2 input func */
  {66U, 1U},
  /* GTM_TIM2_IN2_2 input func */
  {66U, 2U},
  /* DSPI11_DSPI11_SIN input func */
  {66U, 3U},
  /* DSPI17_DSPI17_SINB input func */
  {66U, 4U},
  /* GTM_TOUT96 input func */
  {66U, 5U},
  /* DSPI17_DSPI17_SOUT input func */
  {66U, 6U},
  /* FLEXRAY0_ERAY0_TXDA input func */
  {66U, 7U},
  /* GMAC_GETH_TXD0 input func */
  {66U, 8U},
  /* EMIOS_EMIOS_5 input func */
  {66U, 9U},
  /* INMUX settings for pad PORT67:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN7_1 input func */
  {67U, 1U},
  /* GTM_TIM4_IN2_5 input func */
  {67U, 2U},
  /* GTM_TIM2_IN2_6 input func */
  {67U, 3U},
  /* GMAC_GETH_RXCLKB input func */
  {67U, 4U},
  /* DSPI3_DSPI3_SCK input func */
  {67U, 7U},
  /* GTM_TOUT121 input func */
  {67U, 5U},
  /* M_CAN_8_CAN13_TXD input func */
  {67U, 8U},
  /* GMAC_GETH_TXER input func */
  {67U, 9U},
  /* GMAC_GETH_TXCLK input func */
  {67U, 10U},
  /* SSI0_SSI0_SCK input func */
  {67U, 11U},
  /* INMUX settings for pad PORT68:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN3_5 input func */
  {68U, 1U},
  /* GTM_TIM2_IN3_8 input func */
  {68U, 2U},
  /* GMAC_GETH_TXCLKA input func */
  {68U, 3U},
  /* GMAC_GETH_GREFCLK input func */
  {68U, 4U},
  /* GTM_TOUT122 input func */
  {68U, 5U},
  /* M_CAN_9_CAN20_TXD input func */
  {68U, 6U},
  /*  SSI0_SSI0_CS input func */
  {68U, 7U},
  /* INMUX settings for pad PORT69:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN3_2 input func */
  {69U, 1U},
  /* GTM_TIM2_IN3_2 input func */
  {69U, 2U},
  /* DSPI17_DSPI17_SCKB input func */
  {69U, 3U},
  /*  SSI0_SSI0_DATA0 input func */
  {69U, 12U},
  /* GTM_TOUT97 input func */
  {69U, 4U},
  /* FLEXRAY0_ERAY0_TXENB input func */
  {69U, 5U},
  /* FLEXRAY0_ERAY0_TXENA input func */
  {69U, 7U},
  /* GMAC_GETH_TXEN input func */
  {69U, 9U},
  /* EMIOS_EMIOS_3 input func */
  {69U, 11U},
  /*  SSI0_SSI0_DATA0 input func */
  {69U, 12U},
  /* INMUX settings for pad PORT70:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN4_5 input func */
  {70U, 1U},
  /* GTM_TIM2_IN4_7 input func */
  {70U, 2U},
  /* GMAC_GETH_RXD3A input func */
  {70U, 3U},
  /* M_CAN_6_CAN11_RXDD input func */
  {70U, 4U},
  /*  SSI0_SSI0_DATA1 input func */
  {70U, 6U},
  /* GTM_TOUT123 input func */
  {70U, 5U},
  /*  SSI0_SSI0_DATA1 input func */
  {70U, 6U},
  /* INMUX settings for pad PORT71:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN5_5 input func */
  {71U, 1U},
  /* GTM_TIM2_IN5_8 input func */
  {71U, 2U},
  /* GMAC_GETH_RXD2A input func */
  {71U, 3U},
  /* M_CAN_7_CAN12_RXDD input func */
  {71U, 4U},
  /*  SSI0_SSI0_DATA2 input func */
  {71U, 6U},
  /* GTM_TOUT124 input func */
  {71U, 5U},
  /*  SSI0_SSI0_DATA2 input func */
  {71U, 6U},
  /* INMUX settings for pad PORT72:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN4_2 input func */
  {72U, 1U},
  /* GTM_TIM2_IN4_2 input func */
  {72U, 2U},
  /* DSPI17_DSPI17_SINB input func */
  {72U, 3U},
  /* FLEXRAY0_ERAY0_RXDA1 input func */
  {72U, 4U},
  /* GMAC_GETH_RXD1A input func */
  {72U, 5U},
  /*  SSI0_SSI0_DATA3 input func */
  {72U, 10U},
  /* GTM_TOUT98 input func */
  {72U, 6U},
  /* DSPI17_DSPI17_SOUT input func */
  {72U, 7U},
  /* EMIOS_EMIOS_1 input func */
  {72U, 9U},
  /*  SSI0_SSI0_DATA3 input func */
  {72U, 10U},
  /* INMUX settings for pad PORT73:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN5_2 input func */
  {73U, 1U},
  /* GTM_TIM2_IN5_2 input func */
  {73U, 2U},
  /* GTM_TIM2_IN0_9 input func */
  {73U, 3U},
  /* M_CAN_4_CAN03_RXDD input func */
  {73U, 4U},
  /* FLEXRAY0_ERAY0_RXDB1 input func */
  {73U, 5U},
  /* LINFLEX1_LIN1_RX input func */
  {73U, 6U},
  /* DSPI1_DSPI1_SINE input func */
  {73U, 7U},
  /* DSPI11_DSPI11_SIN input func */
  {73U, 9U},
  /* GMAC_GETH_RXD0A input func */
  {73U, 10U},
  /* DSPI17_DSPI17_PCSA input func */
  {73U, 11U},
  /* GTM_TOUT99 input func */
  {73U, 12U},
  /* DSPI16_DSPI16_PCS3 input func */
  {73U, 13U},
  /* DSPI17_DSPI17_PCS3 input func */
  {73U, 14U},
  /* EMIOS_EMIOS_4 input func */
  {73U, 15U},
  /* SSI1_SSI1_SCK input func */
  {73U, 0U},
  /* INMUX settings for pad PORT74:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN6_2 input func */
  {74U, 1U},
  /* GTM_TIM3_IN0_14 input func */
  {74U, 2U},
  /* GTM_TIM2_IN6_2 input func */
  {74U, 3U},
  /* GMAC_GETH_RXDVA input func */
  {74U, 5U},
  /* GMAC_GETH_CRSB input func */
  {74U, 6U},
  /* GTM_TOUT100 input func */
  {74U, 8U},
  /* DSPI16_DSPI16_PCS4 input func */
  {74U, 9U},
  /* DSPI17_DSPI17_PCS4 input func */
  {74U, 10U},
  /* DSPI11_DSPI11_PCS0 input func */
  {74U, 11U},
  /* FLEXRAY0_ERAY0_TXENB input func */
  {74U, 12U},
  /* EMIOS_EMIOS_2 input func */
  {74U, 13U},
  /* SSI1_SSI1_CS input func */
  {74U, 14U},
  /* INMUX settings for pad PORT75:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN7_2 input func */
  {75U, 1U},
  /* GTM_TIM2_IN7_2 input func */
  {75U, 2U},
  /* GMAC_GETH_REFCLKA input func */
  {75U, 3U},
  /* GMAC_GETH_TXCLKB input func */
  {75U, 4U},
  /* GMAC_GETH_RXCLKA input func */
  {75U, 5U},
  /*  SSI1_SSI1_DATA0 input func */
  {75U, 14U},
  /* GTM_TOUT101 input func */
  {75U, 6U},
  /* LINFLEX1_LIN1_TX input func */
  {75U, 7U},
  /* DSPI1_DSPI1_SOUT input func */
  {75U, 8U},
  /* GTM_CLK2 input func */
  {75U, 9U},
  /* FLEXRAY0_ERAY0_TXDB input func */
  {75U, 10U},
  /* M_CAN_4_CAN03_TXD input func */
  {75U, 11U},
  /* EMIOS_EMIOS_0 input func */
  {75U, 13U},
  /*  SSI1_SSI1_DATA0 input func */
  {75U, 14U},
  /* INMUX settings for pad PORT76:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN6_5 input func */
  {76U, 1U},
  /* GTM_TIM2_IN6_7 input func */
  {76U, 2U},
  /* GMAC_GETH_RXERA input func */
  {76U, 3U},
  /* I2C1_I2C1_SDAA input func */
  {76U, 4U},
  /* M_CAN_8_CAN13_RXDD input func */
  {76U, 5U},
  /*  SSI1_SSI1_DATA1 input func */
  {76U, 8U},
  /* GTM_TOUT125 input func */
  {76U, 6U},
  /*  SSI1_SSI1_DATA1 input func */
  {76U, 8U},
  /* INMUX settings for pad PORT77:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN7_4 input func */
  {77U, 1U},
  /* GTM_TIM2_IN7_8 input func */
  {77U, 2U},
  /* GMAC_GETH_RXDVB input func */
  {77U, 4U},
  /* GMAC_GETH_CRSA input func */
  {77U, 5U},
  /* I2C1_I2C1_SCLA input func */
  {77U, 6U},
  /* M_CAN_9_CAN20_RXDF input func */
  {77U, 7U},
  /*  SSI1_SSI1_DATA2 input func */
  {77U, 10U},
  /* GTM_TOUT126 input func */
  {77U, 8U},
  /*  SSI1_SSI1_DATA2 input func */
  {77U, 10U},
  /* INMUX settings for pad PORT78:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN7_5 input func */
  {78U, 1U},
  /* GTM_TIM0_IN7_8 input func */
  {78U, 2U},
  /* GMAC_GETH_COLA input func */
  {78U, 3U},
  /*  SSI1_SSI1_DATA3 input func */
  {78U, 5U},
  /* GTM_TOUT127 input func */
  {78U, 4U},
  /*  SSI1_SSI1_DATA3 input func */
  {78U, 5U},
  /* INMUX settings for pad PORT79:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN3_2 input func */
  {79U, 1U},
  /* GTM_TIM4_IN0_5 input func */
  {79U, 2U},
  /* GTM_TIM3_IN0_7 input func */
  {79U, 3U},
  /* M_CAN_1_CAN00_RXDC input func */
  {79U, 4U},
  /* GMAC_GETH_RXCLKC input func */
  {79U, 5U},
  /* GTM_DTMA4_0 input func */
  {79U, 6U},
  /* GTM_TOUT128 input func */
  {79U, 7U},
  /* GMAC_GETH_MDC input func */
  {79U, 8U},
  /* INMUX settings for pad PORT80:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN4_1 input func */
  {80U, 1U},
  /* GTM_TIM4_IN1_6 input func */
  {80U, 2U},
  /* GTM_TIM3_IN1_6 input func */
  {80U, 3U},
  /* GMAC_GETH_MDIOC input func */
  {80U, 4U},
  /* DSPI3_DSPI3_PCS0 input func */
  {80U, 7U},
  /* GTM_TOUT129 input func */
  {80U, 5U},
  /* DSPI3_DSPI3_PCS0 input func */
  {80U, 7U},
  /* M_CAN_1_CAN00_TXD input func */
  {80U, 8U},
  /* GMAC_GETH_MDIO input func */
  {80U, 4U},
  /* INMUX settings for pad PORT81:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN5_3 input func */
  {81U, 1U},
  /* GTM_TIM2_IN5_3 input func */
  {81U, 2U},
  /* LINFLEX10_LIN10_RX input func */
  {81U, 3U},
  /* DSPI0_DSPI0_SINC input func */
  {81U, 4U},
  /* GTM_TOUT91 input func */
  {81U, 5U},
  /* LINFLEX10_LIN10_TX input func */
  {81U, 6U},
  /* DSPI0_DSPI0_SOUT input func */
  {81U, 7U},
  /* DSPI11_DSPI11_PCS1 input func */
  {81U, 9U},
  /* M_CAN_5_CAN10_TXD input func */
  {81U, 11U},
  /* INMUX settings for pad PORT82:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN6_3 input func */
  {82U, 1U},
  /* GTM_TIM2_IN6_3 input func */
  {82U, 2U},
  /* I2C0_I2C0_SCLB input func */
  {82U, 3U},
  /* M_CAN_5_CAN10_RXDD input func */
  {82U, 4U},
  /* LINFLEX10_LIN10_RX input func */
  {82U, 5U},
  /* DSPI0_DSPI0_SIND input func */
  {82U, 6U},
  /* GTM_TOUT92 input func */
  {82U, 7U},
  /* INMUX settings for pad PORT83:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN7_3 input func */
  {83U, 1U},
  /* GTM_TIM2_IN7_3 input func */
  {83U, 2U},
  /* I2C0_I2C0_SDAB input func */
  {83U, 4U},
  /* DSPI0_DSPI0_SCK input func */
  {83U, 7U},
  /* GTM_TOUT93 input func */
  {83U, 5U},
  /* INMUX settings for pad PORT84:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN0_3 input func */
  {84U, 1U},
  /* GTM_TIM2_IN0_3 input func */
  {84U, 2U},
  /* DSPI0_DSPI0_PCS0 input func */
  {84U, 5U},
  /* GTM_TOUT94 input func */
  {84U, 3U},
  /* DSPI0_DSPI0_PCS0 input func */
  {84U, 5U},
  /* INMUX settings for pad PORT85:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN0_4 input func */
  {85U, 1U},
  /* GTM_TIM5_IN3_4 input func */
  {85U, 2U},
  /* GTM_TIM3_IN3_8 input func */
  {85U, 3U},
  /* GTM_TOUT253 input func */
  {85U, 4U},
  /* DSPI14_DSPI14_PCS0 input func */
  {85U, 5U},
  /* M_CAN_12_CAN23_TXD input func */
  {85U, 7U},
  /* INMUX settings for pad PORT86:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN1_4 input func */
  {86U, 1U},
  /* GTM_TIM5_IN4_4 input func */
  {86U, 2U},
  /* GTM_TIM3_IN4_9 input func */
  {86U, 3U},
  /* M_CAN_12_CAN23_RXDD input func */
  {86U, 4U},
  /* GTM_TOUT254 input func */
  {86U, 5U},
  /* INMUX settings for pad PORT87:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN2_4 input func */
  {87U, 1U},
  /* GTM_TIM5_IN5_4 input func */
  {87U, 2U},
  /* GTM_TIM3_IN5_10 input func */
  {87U, 3U},
  /* GTM_TOUT255 input func */
  {87U, 4U},
  /* INMUX settings for pad PORT88:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN3_4 input func */
  {88U, 1U},
  /* GTM_TIM5_IN6_4 input func */
  {88U, 2U},
  /* GTM_TIM3_IN6_10 input func */
  {88U, 3U},
  /* GTM_TOUT256 input func */
  {88U, 4U},
  /* INMUX settings for pad PORT89:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN4_4 input func */
  {89U, 1U},
  /* GTM_TIM4_IN7_6 input func */
  {89U, 2U},
  /* GTM_TIM2_IN7_12 input func */
  {89U, 3U},
  /* I2C1_I2C1_SCLB input func */
  {89U, 4U},
  /* GTM_TOUT248 input func */
  {89U, 5U},
  /* LINFLEX3_LIN3_TX input func */
  {89U, 6U},
  /* DSPI3_DSPI3_SOUT input func */
  {89U, 7U},
  /* DSPI21_DSPI21_PCS5 input func */
  {89U, 8U},
  /* M_CAN_10_CAN21_TXD input func */
  {89U, 9U},
  /* INMUX settings for pad PORT90:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN5_4 input func */
  {90U, 1U},
  /* GTM_TIM5_IN1_5 input func */
  {90U, 2U},
  /* GTM_TIM3_IN1_8 input func */
  {90U, 3U},
  /* PSI5_PSI5_RX3A input func */
  {90U, 4U},
  /* DSPI15_DSPI15_SIN input func */
  {90U, 5U},
  /* GTM_TOUT251 input func */
  {90U, 6U},
  /* LINFLEX0_LIN0_TX input func */
  {90U, 7U},
  /* DSPI10_DSPI10_SOUT input func */
  {90U, 8U},
  /* INMUX settings for pad PORT91:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN6_4 input func */
  {91U, 1U},
  /* GTM_TIM5_IN0_9 input func */
  {91U, 2U},
  /* GTM_TIM3_IN0_9 input func */
  {91U, 3U},
  /* LINFLEX0_LIN0_RX input func */
  {91U, 4U},
  /* DSPI10_DSPI10_SINE input func */
  {91U, 5U},
  /* LINFLEX7_LIN7_RX input func */
  {91U, 6U},
  /* DSPI7_DSPI7_SIND input func */
  {91U, 7U},
  /* GTM_TOUT250 input func */
  {91U, 9U},
  /* PSI5_PSI5_TX3 input func */
  {91U, 10U},
  /* INMUX settings for pad PORT92:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN7_4 input func */
  {92U, 1U},
  /* GTM_TIM4_IN0_6 input func */
  {92U, 2U},
  /* GTM_TIM0_IN0_11 input func */
  {92U, 3U},
  /* LINFLEX3_LIN3_RX input func */
  {92U, 4U},
  /* DSPI3_DSPI3_SINH input func */
  {92U, 5U},
  /* I2C1_I2C1_SDAB input func */
  {92U, 6U},
  /* M_CAN_10_CAN21_RXDB input func */
  {92U, 7U},
  /* GTM_TOUT249 input func */
  {92U, 8U},
  /* LINFLEX7_LIN7_TX input func */
  {92U, 9U},
  /* DSPI7_DSPI7_SOUT input func */
  {92U, 10U},
  /* INMUX settings for pad PORT93:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN0_3 input func */
  {93U, 1U},
  /* GTM_TIM5_IN5_5 input func */
  {93U, 2U},
  /* GTM_TIM3_IN5_9 input func */
  {93U, 3U},
  /* PSI5_PSI5_RX3B input func */
  {93U, 5U},
  /* DSPI7_DSPI7_SCK input func */
  {93U, 8U},
  /* GTM_TOUT262 input func */
  {93U, 6U},
  /* INMUX settings for pad PORT94:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN1_3 input func */
  {94U, 1U},
  /* GTM_TIM5_IN2_4 input func */
  {94U, 2U},
  /* GTM_TIM3_IN2_7 input func */
  {94U, 3U},
  /* GTM_TOUT252 input func */
  {94U, 4U},
  /* DSPI21_DSPI21_PCS4 input func */
  {94U, 5U},
  /* INMUX settings for pad PORT95:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN2_3 input func */
  {95U, 1U},
  /* GTM_TIM5_IN7_4 input func */
  {95U, 2U},
  /* GTM_TIM3_IN7_9 input func */
  {95U, 3U},
  /* DSPI7_DSPI7_PCS0 input func */
  {95U, 6U},
  /* GTM_TOUT264 input func */
  {95U, 4U},
  /* DSPI7_DSPI7_PCS0 input func */
  {95U, 6U},
  /* PSI5_PSI5_TX3 input func */
  {95U, 7U},
  /* INMUX settings for pad PORT96:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN3_5 input func */
  {96U, 1U},
  /* GTM_TIM0_IN3_5 input func */
  {96U, 2U},
  /* SENT_SENT_SENT17D input func */
  {96U, 3U},
  /* DSPI10_DSPI10_SCK input func */
  {96U, 11U},
  /* GTM_TOUT80 input func */
  {96U, 4U},
  /* LINFLEX0_LIN0_TX input func */
  {96U, 5U},
  /* DSPI10_DSPI10_SOUT input func */
  {96U, 6U},
  /* FLEXRAY0_ERAY0_TXDA input func */
  {96U, 7U},
  /* FLEXRAY0_ERAY0_TXDB input func */
  {96U, 8U},
  /* M_CAN_2_CAN01_TXD input func */
  {96U, 9U},
  /* EMIOS_EMIOS_5 input func */
  {96U, 12U},
  /* INMUX settings for pad PORT97:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN4_3 input func */
  {97U, 1U},
  /* GTM_TIM0_IN4_3 input func */
  {97U, 2U},
  /* FLEXRAY0_ERAY0_RXDA3 input func */
  {97U, 3U},
  /* LINFLEX0_LIN0_RX input func */
  {97U, 4U},
  /* DSPI10_DSPI10_SINA input func */
  {97U, 5U},
  /* SENT_SENT_SENT18D input func */
  {97U, 6U},
  /* FLEXRAY0_ERAY0_RXDB3 input func */
  {97U, 7U},
  /* M_CAN_2_CAN01_RXDB input func */
  {97U, 8U},
  /* GTM_TOUT81 input func */
  {97U, 11U},
  /* LINFLEX0_LIN0_TX input func */
  {97U, 12U},
  /* DSPI10_DSPI10_SOUT input func */
  {97U, 13U},
  /* EMIOS_EMIOS_20 input func */
  {97U, 14U},
  /* INMUX settings for pad PORT98:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN5_3 input func */
  {98U, 1U},
  /* GTM_TIM0_IN5_3 input func */
  {98U, 2U},
  /* DSPI2_DSPI2_SCK input func */
  {98U, 9U},
  /* GTM_TOUT82 input func */
  {98U, 4U},
  /* LINFLEX2_LIN2_TX input func */
  {98U, 5U},
  /* DSPI2_DSPI2_SOUT input func */
  {98U, 6U},
  /* DSPI18_DSPI18_PCS1 input func */
  {98U, 7U},
  /* INMUX settings for pad PORT99:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN6_3 input func */
  {99U, 1U},
  /* GTM_TIM0_IN6_3 input func */
  {99U, 2U},
  /* LINFLEX2_LIN2_RX input func */
  {99U, 4U},
  /* DSPI2_DSPI2_SINA input func */
  {99U, 5U},
  /* DSPI11_DSPI11_SIN input func */
  {99U, 6U},
  /* DSPI1_DSPI1_PCS0 input func */
  {99U, 13U},
  /* DSPI3_DSPI3_PCS0 input func */
  {99U, 15U},
  /* GTM_TOUT83 input func */
  {99U, 8U},
  /* LINFLEX2_LIN2_TX input func */
  {99U, 9U},
  /* DSPI2_DSPI2_SOUT input func */
  {99U, 10U},
  /* DSPI18_DSPI18_PCS3 input func */
  {99U, 11U},
  /* DSPI1_DSPI1_PCS0 input func */
  {99U, 13U},
  /* DSPI3_DSPI3_PCS0 input func */
  {99U, 15U},
  /* INMUX settings for pad PORT100:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN7_2 input func */
  {100U, 1U},
  /* GTM_TIM0_IN7_2 input func */
  {100U, 2U},
  /* GTM_DTMT0_0 input func */
  {100U, 4U},
  /* GTM_TOUT84 input func */
  {100U, 5U},
  /* GMAC_GETH_PPS input func */
  {100U, 6U},
  /* INMUX settings for pad PORT101:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN0_4 input func */
  {101U, 1U},
  /* GTM_TIM0_IN0_4 input func */
  {101U, 2U},
  /* DSPI21_DSPI21_SINB input func */
  {101U, 4U},
  /* GTM_DTMA2_0 input func */
  {101U, 5U},
  /* GTM_TOUT85 input func */
  {101U, 6U},
  /* DSPI21_DSPI21_SOUT input func */
  {101U, 7U},
  /* FLEXRAY0_ERAY0_TXDB input func */
  {101U, 8U},
  /* FLEXRAY1_ERAY1_TXDB input func */
  {101U, 9U},
  /* INMUX settings for pad PORT102:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN1_4 input func */
  {102U, 1U},
  /* GTM_TIM0_IN1_4 input func */
  {102U, 2U},
  /* DSPI21_DSPI21_SINB input func */
  {102U, 3U},
  /* GTM_TOUT86 input func */
  {102U, 4U},
  /* DSPI21_DSPI21_SOUT input func */
  {102U, 5U},
  /* DSPI18_DSPI18_PCS2 input func */
  {102U, 6U},
  /* M_CAN_8_CAN13_TXD input func */
  {102U, 7U},
  /* FLEXRAY0_ERAY0_TXENB input func */
  {102U, 8U},
  /* FLEXRAY1_ERAY1_TXENB input func */
  {102U, 9U},
  /* INMUX settings for pad PORT103:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN7_10 input func */
  {103U, 1U},
  /* GTM_TIM1_IN0_5 input func */
  {103U, 2U},
  /* GTM_TIM0_IN0_5 input func */
  {103U, 3U},
  /* FLEXRAY0_ERAY0_RXDB0 input func */
  {103U, 4U},
  /* FLEXRAY1_ERAY1_RXDB0 input func */
  {103U, 5U},
  /* M_CAN_5_CAN10_RXDB input func */
  {103U, 6U},
  /* M_CAN_8_CAN13_RXDA input func */
  {103U, 7U},
  /* LINFLEX9_LIN9_RX input func */
  {103U, 8U},
  /* DSPI9_DSPI9_SINC input func */
  {103U, 9U},
  /* GTM_TOUT87 input func */
  {103U, 10U},
  /* DSPI18_DSPI18_PCS4 input func */
  {103U, 12U},
  /* LINFLEX9_LIN9_TX input func */
  {103U, 13U},
  /* DSPI9_DSPI9_SOUT input func */
  {103U, 14U},
  /* INMUX settings for pad PORT104:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN2_3 input func */
  {104U, 1U},
  /* GTM_TIM2_IN2_3 input func */
  {104U, 2U},
  /* FLEXRAY0_ERAY0_RXDA0 input func */
  {104U, 3U},
  /* M_CAN_3_CAN02_RXDD input func */
  {104U, 4U},
  /* LINFLEX1_LIN1_RX input func */
  {104U, 5U},
  /* DSPI1_DSPI1_SIND input func */
  {104U, 6U},
  /* FLEXRAY1_ERAY1_RXDA0 input func */
  {104U, 7U},
  /* DSPI5_DSPI5_PCS0 input func */
  {104U, 10U},
  /* DSPI7_DSPI7_PCS0 input func */
  {104U, 12U},
  /* GTM_TOUT88 input func */
  {104U, 8U},
  /* DSPI5_DSPI5_PCS0 input func */
  {104U, 10U},
  /* DSPI7_DSPI7_PCS0 input func */
  {104U, 12U},
  /* INMUX settings for pad PORT105:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN3_3 input func */
  {105U, 1U},
  /* GTM_TIM2_IN3_3 input func */
  {105U, 2U},
  /* LINFLEX9_LIN9_RX input func */
  {105U, 5U},
  /* DSPI9_DSPI9_SIND input func */
  {105U, 6U},
  /* GTM_TOUT89 input func */
  {105U, 7U},
  /* M_CAN_12_CAN23_TXD input func */
  {105U, 8U},
  /* DSPI11_DSPI11_PCS1 input func */
  {105U, 9U},
  /* M_CAN_5_CAN10_TXD input func */
  {105U, 10U},
  /* FLEXRAY0_ERAY0_TXENB input func */
  {105U, 11U},
  /* FLEXRAY0_ERAY0_TXENA input func */
  {105U, 12U},
  /* FLEXRAY1_ERAY1_TXENA input func */
  {105U, 13U},
  /* INMUX settings for pad PORT106:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN4_3 input func */
  {106U, 1U},
  /* GTM_TIM2_IN4_3 input func */
  {106U, 2U},
  /* M_CAN_12_CAN23_RXDA input func */
  {106U, 3U},
  /* GTM_TOUT90 input func */
  {106U, 5U},
  /* DSPI11_DSPI11_PCS0 input func */
  {106U, 7U},
  /* LINFLEX1_LIN1_TX input func */
  {106U, 8U},
  /* DSPI1_DSPI1_SOUT input func */
  {106U, 9U},
  /* M_CAN_3_CAN02_TXD input func */
  {106U, 10U},
  /* FLEXRAY0_ERAY0_TXDA input func */
  {106U, 11U},
  /* FLEXRAY1_ERAY1_TXDA input func */
  {106U, 12U},
  /* INMUX settings for pad PORT107:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN6_2 input func */
  {107U, 1U},
  /* GTM_TIM5_IN1_4 input func */
  {107U, 2U},
  /* GTM_TIM3_IN1_9 input func */
  {107U, 3U},
  /* DSPI14_DSPI14_SIN input func */
  {107U, 4U},
  /* GTM_TOUT258 input func */
  {107U, 5U},
  /* DSPI14_DSPI14_PCS2 input func */
  {107U, 6U},
  /* INMUX settings for pad PORT108:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN4_3 input func */
  {108U, 1U},
  /* GTM_TIM5_IN4_5 input func */
  {108U, 2U},
  /* GTM_TIM3_IN4_8 input func */
  {108U, 3U},
  /* DSPI14_DSPI14_SIN input func */
  {108U, 4U},
  /* DSPI5_DSPI5_SCK input func */
  {108U, 7U},
  /* DSPI7_DSPI7_SCK input func */
  {108U, 9U},
  /* GTM_TOUT261 input func */
  {108U, 5U},
  /* DSPI21_DSPI21_PCS6 input func */
  {108U, 10U},
  /* INMUX settings for pad PORT109:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN5_3 input func */
  {109U, 1U},
  /* GTM_TIM5_IN3_5 input func */
  {109U, 2U},
  /* GTM_TIM3_IN3_6 input func */
  {109U, 3U},
  /* DSPI21_DSPI21_SCKB input func */
  {109U, 4U},
  /* GTM_TOUT260 input func */
  {109U, 5U},
  /* DSPI14_DSPI14_PCS1 input func */
  {109U, 7U},
  /* M_CAN_11_CAN22_TXD input func */
  {109U, 8U},
  /* INMUX settings for pad PORT110:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN6_3 input func */
  {110U, 1U},
  /* GTM_TIM5_IN2_3 input func */
  {110U, 2U},
  /* GTM_TIM3_IN2_8 input func */
  {110U, 3U},
  /* M_CAN_11_CAN22_RXDD input func */
  {110U, 4U},
  /* GTM_TOUT259 input func */
  {110U, 5U},
  /* LINFLEX5_LIN5_TX input func */
  {110U, 6U},
  /* DSPI5_DSPI5_SOUT input func */
  {110U, 7U},
  /* LINFLEX7_LIN7_TX input func */
  {110U, 8U},
  /* DSPI7_DSPI7_SOUT input func */
  {110U, 9U},
  /* DSPI14_DSPI14_PCS0 input func */
  {110U, 10U},
  /* M_CAN_12_CAN23_TXD input func */
  {110U, 11U},
  /* DSPI21_DSPI21_PCS7 input func */
  {110U, 12U},
  /* INMUX settings for pad PORT111:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN7_3 input func */
  {111U, 1U},
  /* GTM_TIM5_IN6_5 input func */
  {111U, 2U},
  /* GTM_TIM3_IN6_9 input func */
  {111U, 3U},
  /* LINFLEX5_LIN5_RX input func */
  {111U, 5U},
  /* DSPI5_DSPI5_SIND input func */
  {111U, 6U},
  /* LINFLEX7_LIN7_RX input func */
  {111U, 7U},
  /* DSPI7_DSPI7_SINA input func */
  {111U, 8U},
  /* M_CAN_12_CAN23_RXDC input func */
  {111U, 9U},
  /* GTM_TOUT263 input func */
  {111U, 11U},
  /* LINFLEX1_LIN1_TX input func */
  {111U, 12U},
  /* DSPI1_DSPI1_SOUT input func */
  {111U, 13U},
  /* INMUX settings for pad PORT112:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN3_4 input func */
  {112U, 1U},
  /* GTM_TIM2_IN3_4 input func */
  {112U, 2U},
  /* SD_EMMC_SDMMC0_DAT7_IN input func */
  {112U, 3U},
  /* DSPI1_DSPI1_SCK input func */
  {112U, 10U},
  /* GTM_TOUT71 input func */
  {112U, 4U},
  /* LINFLEX1_LIN1_TX input func */
  {112U, 5U},
  /* DSPI1_DSPI1_SOUT input func */
  {112U, 6U},
  /* M_CAN_3_CAN02_TXD input func */
  {112U, 8U},
  /* SD_EMMC_SDMMC0_DAT7 input func */
  {112U, 3U},
  /* INMUX settings for pad PORT113:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN4_4 input func */
  {113U, 1U},
  /* GTM_TIM2_IN4_4 input func */
  {113U, 2U},
  /* M_CAN_3_CAN02_RXDA input func */
  {113U, 3U},
  /* LINFLEX1_LIN1_RX input func */
  {113U, 4U},
  /* DSPI1_DSPI1_SINA input func */
  {113U, 5U},
  /* DSPI18_DSPI18_PCSB input func */
  {113U, 6U},
  /* GTM_TOUT72 input func */
  {113U, 8U},
  /* LINFLEX1_LIN1_TX input func */
  {113U, 9U},
  /* DSPI1_DSPI1_SOUT input func */
  {113U, 10U},
  /* DSPI18_DSPI18_PCS5 input func */
  {113U, 11U},
  /* SD_EMMC_SDMMC0_CLK input func */
  {113U, 12U},
  /* INMUX settings for pad PORT114:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN5_4 input func */
  {114U, 1U},
  /* GTM_TIM2_IN5_4 input func */
  {114U, 2U},
  /* DSPI18_DSPI18_PCSA input func */
  {114U, 3U},
  /* SENT_SENT_SENT10D input func */
  {114U, 4U},
  /* DSPI18_DSPI18_SINE input func */
  {114U, 5U},
  /* DSPI10_DSPI10_SCK input func */
  {114U, 13U},
  /* GTM_TOUT73 input func */
  {114U, 7U},
  /* LINFLEX0_LIN0_TX input func */
  {114U, 8U},
  /* DSPI10_DSPI10_SOUT input func */
  {114U, 9U},
  /* DSPI18_DSPI18_PCS0 input func */
  {114U, 10U},
  /* M_CAN_2_CAN01_TXD input func */
  {114U, 11U},
  /* INMUX settings for pad PORT115:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN6_4 input func */
  {115U, 1U},
  /* GTM_TIM2_IN6_4 input func */
  {115U, 2U},
  /* M_CAN_2_CAN01_RXDA input func */
  {115U, 3U},
  /* LINFLEX0_LIN0_RX input func */
  {115U, 4U},
  /* DSPI10_DSPI10_SINB input func */
  {115U, 5U},
  /* DSPI18_DSPI18_SCKA input func */
  {115U, 6U},
  /* SD_EMMC_SDMMC0_CMD_IN input func */
  {115U, 8U},
  /* GTM_TOUT74 input func */
  {115U, 9U},
  /* LINFLEX0_LIN0_TX input func */
  {115U, 10U},
  /* DSPI10_DSPI10_SOUT input func */
  {115U, 11U},
  /* DSPI11_DSPI11_PCS1 input func */
  {115U, 13U},
  /* SD_EMMC_SDMMC0_CMD input func */
  {115U, 8U},
  /* INMUX settings for pad PORT116:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN7_4 input func */
  {116U, 1U},
  /* GTM_TIM2_IN7_4 input func */
  {116U, 2U},
  /* I2C0_I2C0_SCLC input func */
  {116U, 3U},
  /* DSPI18_DSPI18_SINA input func */
  {116U, 4U},
  /* SENT_SENT_SENT11D input func */
  {116U, 6U},
  /* GTM_TOUT75 input func */
  {116U, 7U},
  /* LINFLEX1_LIN1_TX input func */
  {116U, 8U},
  /* DSPI1_DSPI1_SOUT input func */
  {116U, 9U},
  /* DSPI18_DSPI18_SOUT input func */
  {116U, 10U},
  /* EMIOS_EMIOS_4 input func */
  {116U, 12U},
  /* INMUX settings for pad PORT117:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN0_4 input func */
  {117U, 1U},
  /* GTM_TIM2_IN0_4 input func */
  {117U, 2U},
  /* LINFLEX1_LIN1_RX input func */
  {117U, 3U},
  /* DSPI1_DSPI1_SINB input func */
  {117U, 4U},
  /* I2C0_I2C0_SDAC input func */
  {117U, 5U},
  /* DSPI18_DSPI18_SINA input func */
  {117U, 6U},
  /* GTM_TOUT76 input func */
  {117U, 8U},
  /* LINFLEX1_LIN1_TX input func */
  {117U, 9U},
  /* DSPI1_DSPI1_SOUT input func */
  {117U, 10U},
  /* DSPI18_DSPI18_SOUT input func */
  {117U, 11U},
  /* DSPI11_DSPI11_PCS0 input func */
  {117U, 12U},
  /* EMIOS_EMIOS_2 input func */
  {117U, 14U},
  /* INMUX settings for pad PORT118:      {INMUX reg, PADSEL val} */
  /* GTM_TIM2_IN2_14 input func */
  {118U, 1U},
  /* GTM_TIM1_IN0_6 input func */
  {118U, 2U},
  /* GTM_TIM0_IN0_6 input func */
  {118U, 3U},
  /* DSPI18_DSPI18_SINB input func */
  {118U, 4U},
  /* DSPI3_DSPI3_SCK input func */
  {118U, 12U},
  /* GTM_TOUT77 input func */
  {118U, 5U},
  /* LINFLEX3_LIN3_TX input func */
  {118U, 6U},
  /* DSPI3_DSPI3_SOUT input func */
  {118U, 7U},
  /* DSPI18_DSPI18_SOUT input func */
  {118U, 8U},
  /* DSPI21_DSPI21_PCS3 input func */
  {118U, 9U},
  /* EMIOS_EMIOS_0 input func */
  {118U, 13U},
  /* INMUX settings for pad PORT119:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN1_5 input func */
  {119U, 1U},
  /* GTM_TIM0_IN1_5 input func */
  {119U, 2U},
  /* LINFLEX3_LIN3_RX input func */
  {119U, 3U},
  /* DSPI3_DSPI3_SINA input func */
  {119U, 4U},
  /* DSPI18_DSPI18_SINB input func */
  {119U, 5U},
  /* GTM_TOUT78 input func */
  {119U, 6U},
  /* LINFLEX3_LIN3_TX input func */
  {119U, 7U},
  /* DSPI3_DSPI3_SOUT input func */
  {119U, 8U},
  /* DSPI18_DSPI18_SOUT input func */
  {119U, 9U},
  /* EMIOS_EMIOS_1 input func */
  {119U, 10U},
  /* INMUX settings for pad PORT120:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN2_5 input func */
  {120U, 1U},
  /* GTM_TIM0_IN2_5 input func */
  {120U, 2U},
  /* DSPI18_DSPI18_SCKB input func */
  {120U, 3U},
  /* DSPI3_DSPI3_SCK input func */
  {120U, 8U},
  /* GTM_TOUT79 input func */
  {120U, 5U},
  /* EMIOS_EMIOS_3 input func */
  {120U, 9U},
  /* INMUX settings for pad PORT121:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN0_2 input func */
  {121U, 1U},
  /* GTM_TIM4_IN1_7 input func */
  {121U, 2U},
  /* GTM_TIM2_IN1_8 input func */
  {121U, 3U},
  /* DSPI21_DSPI21_SINA input func */
  {121U, 4U},
  /* GTM_TOUT242 input func */
  {121U, 5U},
  /* DSPI21_DSPI21_SOUT input func */
  {121U, 6U},
  /* INMUX settings for pad PORT122:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN1_2 input func */
  {122U, 1U},
  /* GTM_TIM4_IN2_6 input func */
  {122U, 2U},
  /* GTM_TIM2_IN2_8 input func */
  {122U, 3U},
  /* DSPI21_DSPI21_PCSA input func */
  {122U, 4U},
  /* GTM_TOUT243 input func */
  {122U, 5U},
  /* DSPI21_DSPI21_PCS2 input func */
  {122U, 6U},
  /* INMUX settings for pad PORT123:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN2_2 input func */
  {123U, 1U},
  /* GTM_TIM4_IN3_6 input func */
  {123U, 2U},
  /* GTM_TIM2_IN3_6 input func */
  {123U, 3U},
  /* GTM_TOUT244 input func */
  {123U, 4U},
  /* DSPI21_DSPI21_PCS1 input func */
  {123U, 5U},
  /* INMUX settings for pad PORT124:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN3_3 input func */
  {124U, 1U},
  /* GTM_TIM4_IN4_6 input func */
  {124U, 2U},
  /* GTM_TIM2_IN4_9 input func */
  {124U, 3U},
  /* GTM_TOUT245 input func */
  {124U, 4U},
  /* DSPI21_DSPI21_PCS0 input func */
  {124U, 5U},
  /* INMUX settings for pad PORT125:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN4_2 input func */
  {125U, 1U},
  /* GTM_TIM4_IN5_6 input func */
  {125U, 2U},
  /* GTM_TIM2_IN5_12 input func */
  {125U, 3U},
  /* DSPI21_DSPI21_SINA input func */
  {125U, 4U},
  /* GTM_TOUT246 input func */
  {125U, 5U},
  /* DSPI21_DSPI21_SOUT input func */
  {125U, 6U},
  /* DSPI15_DSPI15_PCS0 input func */
  {125U, 7U},
  /* INMUX settings for pad PORT126:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN5_2 input func */
  {126U, 1U},
  /* GTM_TIM4_IN6_6 input func */
  {126U, 2U},
  /* GTM_TIM2_IN6_9 input func */
  {126U, 3U},
  /* DSPI21_DSPI21_SCKA input func */
  {126U, 4U},
  /* GTM_TOUT247 input func */
  {126U, 5U},
  /* DSPI15_DSPI15_PCS1 input func */
  {126U, 7U},
  /* INMUX settings for pad PORT127:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN6_7 input func */
  {127U, 1U},
  /* GTM_TIM1_IN4_9 input func */
  {127U, 2U},
  /* GTM_TIM0_IN6_7 input func */
  {127U, 3U},
  /* M_CAN_4_CAN03_RXDC input func */
  {127U, 4U},
  /* M_CAN_10_CAN21_RXDC input func */
  {127U, 6U},
  /* DSPI3_DSPI3_SCK input func */
  {127U, 14U},
  /* GTM_TOUT59 input func */
  {127U, 10U},
  /* LINFLEX3_LIN3_TX input func */
  {127U, 11U},
  /* DSPI3_DSPI3_SOUT input func */
  {127U, 12U},
  /* INMUX settings for pad PORT128:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN4_11 input func */
  {128U, 1U},
  /* GTM_TIM3_IN3_5 input func */
  {128U, 2U},
  /* GTM_TIM2_IN3_5 input func */
  {128U, 3U},
  /* GTM_DTMA1_1 input func */
  {128U, 5U},
  /* GTM_TOUT60 input func */
  {128U, 6U},
  /* INMUX settings for pad PORT130:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN5_11 input func */
  {130U, 1U},
  /* GTM_TIM3_IN4_5 input func */
  {130U, 2U},
  /* GTM_TIM2_IN4_5 input func */
  {130U, 3U},
  /* LINFLEX3_LIN3_RX input func */
  {130U, 4U},
  /* DSPI3_DSPI3_SINC input func */
  {130U, 5U},
  /* EMIOS_EMIOS_24 input func */
  {130U, 6U},
  /* EMIOS_EMIOS_24 input func */
  {130U, 6U},
  /* GTM_TOUT61 input func */
  {130U, 7U},
  /* LINFLEX3_LIN3_TX input func */
  {130U, 8U},
  /* DSPI3_DSPI3_SOUT input func */
  {130U, 9U},
  /* M_CAN_4_CAN03_TXD input func */
  {130U, 12U},
  /* M_CAN_10_CAN21_TXD input func */
  {130U, 13U},
  /* INMUX settings for pad PORT131:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN0_1 input func */
  {131U, 1U},
  /* GTM_TIM3_IN6_5 input func */
  {131U, 2U},
  /* GTM_TIM2_IN6_5 input func */
  {131U, 3U},
  /* M_CAN_7_CAN12_RXDA input func */
  {131U, 4U},
  /* LINFLEX9_LIN9_RX input func */
  {131U, 5U},
  /* DSPI9_DSPI9_SINE input func */
  {131U, 6U},
  /* GTM_TOUT62 input func */
  {131U, 7U},
  /* INMUX settings for pad PORT132:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN7_5 input func */
  {132U, 1U},
  /* GTM_TIM2_IN7_5 input func */
  {132U, 2U},
  /* GTM_TIM1_IN5_8 input func */
  {132U, 3U},
  /* GTM_TIM6_IN1_1 input func */
  {132U, 4U},
  /* M_CAN_1_CAN00_RXDB input func */
  {132U, 5U},
  /* LINFLEX9_LIN9_RX input func */
  {132U, 7U},
  /* DSPI9_DSPI9_SINF input func */
  {132U, 8U},
  /* SD_EMMC_SDMMC0_DAT0_IN input func */
  {132U, 9U},
  /* GTM_TOUT63 input func */
  {132U, 10U},
  /* LINFLEX9_LIN9_TX input func */
  {132U, 11U},
  /* DSPI9_DSPI9_SOUT input func */
  {132U, 12U},
  /* M_CAN_7_CAN12_TXD input func */
  {132U, 13U},
  /* EMIOS_EMIOS_21 input func */
  {132U, 14U},
  /* SD_EMMC_SDMMC0_DAT0 input func */
  {132U, 9U},
  /* INMUX settings for pad PORT133:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN2_1 input func */
  {133U, 1U},
  /* GTM_TIM1_IN7_3 input func */
  {133U, 2U},
  /* GTM_TIM0_IN7_3 input func */
  {133U, 3U},
  /* SD_EMMC_SDMMC0_DAT1_IN input func */
  {133U, 4U},
  /* DSPI1_DSPI1_PCS0 input func */
  {133U, 7U},
  /* GTM_TOUT64 input func */
  {133U, 5U},
  /* DSPI1_DSPI1_PCS0 input func */
  {133U, 7U},
  /* DSPI16_DSPI16_PCS0 input func */
  {133U, 8U},
  /* DSPI17_DSPI17_PCS0 input func */
  {133U, 9U},
  /* M_CAN_1_CAN00_TXD input func */
  {133U, 10U},
  /* EMIOS_EMIOS_6 input func */
  {133U, 11U},
  /* SD_EMMC_SDMMC0_DAT1 input func */
  {133U, 4U},
  /* INMUX settings for pad PORT134:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN3_1 input func */
  {134U, 1U},
  /* GTM_TIM3_IN5_5 input func */
  {134U, 2U},
  /* GTM_TIM2_IN5_5 input func */
  {134U, 3U},
  /* M_CAN_4_CAN03_RXDE input func */
  {134U, 4U},
  /* LINFLEX1_LIN1_RX input func */
  {134U, 5U},
  /* DSPI1_DSPI1_SINC input func */
  {134U, 6U},
  /* DSPI16_DSPI16_PCSB input func */
  {134U, 7U},
  /* GTM_TOUT65 input func */
  {134U, 9U},
  /* DSPI16_DSPI16_PCS1 input func */
  {134U, 10U},
  /* DSPI17_DSPI17_PCS1 input func */
  {134U, 11U},
  /* EMIOS_EMIOS_16 input func */
  {134U, 12U},
  /* INMUX settings for pad PORT135:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN6_6 input func */
  {135U, 1U},
  /* GTM_TIM2_IN6_6 input func */
  {135U, 2U},
  /* SD_EMMC_SDMMC0_DAT2_IN input func */
  {135U, 3U},
  /* DSPI1_DSPI1_SCK input func */
  {135U, 11U},
  /* GTM_TOUT66 input func */
  {135U, 4U},
  /* LINFLEX1_LIN1_TX input func */
  {135U, 5U},
  /* DSPI1_DSPI1_SOUT input func */
  {135U, 6U},
  /* DSPI16_DSPI16_PCS6 input func */
  {135U, 7U},
  /* DSPI18_DSPI18_PCS7 input func */
  {135U, 8U},
  /* M_CAN_4_CAN03_TXD input func */
  {135U, 9U},
  /* EMIOS_EMIOS_18 input func */
  {135U, 12U},
  /* SD_EMMC_SDMMC0_DAT2 input func */
  {135U, 3U},
  /* INMUX settings for pad PORT136:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN7_6 input func */
  {136U, 1U},
  /* GTM_TIM2_IN7_6 input func */
  {136U, 2U},
  /* DSPI16_DSPI16_SCKA input func */
  {136U, 3U},
  /* SD_EMMC_SDMMC0_DAT3_IN input func */
  {136U, 4U},
  /* GTM_TOUT67 input func */
  {136U, 5U},
  /* EMIOS_EMIOS_7 input func */
  {136U, 7U},
  /* SD_EMMC_SDMMC0_DAT3 input func */
  {136U, 4U},
  /* INMUX settings for pad PORT137:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN0_5 input func */
  {137U, 1U},
  /* GTM_TIM2_IN0_5 input func */
  {137U, 2U},
  /* DSPI16_DSPI16_SINA input func */
  {137U, 3U},
  /* SD_EMMC_SDMMC0_DAT4_IN input func */
  {137U, 4U},
  /* GTM_TOUT68 input func */
  {137U, 5U},
  /* DSPI16_DSPI16_SOUT input func */
  {137U, 6U},
  /* EMIOS_EMIOS_17 input func */
  {137U, 8U},
  /* SD_EMMC_SDMMC0_DAT4 input func */
  {137U, 4U},
  /* INMUX settings for pad PORT138:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN1_4 input func */
  {138U, 1U},
  /* GTM_TIM2_IN1_4 input func */
  {138U, 2U},
  /* DSPI16_DSPI16_PCSA input func */
  {138U, 3U},
  /* SD_EMMC_SDMMC0_DAT5_IN input func */
  {138U, 4U},
  /* GTM_TOUT69 input func */
  {138U, 5U},
  /* DSPI16_DSPI16_PCS2 input func */
  {138U, 6U},
  /* DSPI17_DSPI17_PCS2 input func */
  {138U, 7U},
  /* EMIOS_EMIOS_19 input func */
  {138U, 9U},
  /* SD_EMMC_SDMMC0_DAT5 input func */
  {138U, 4U},
  /* INMUX settings for pad PORT139:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN2_4 input func */
  {139U, 1U},
  /* GTM_TIM2_IN2_4 input func */
  {139U, 2U},
  /* DSPI16_DSPI16_SINA input func */
  {139U, 3U},
  /* SD_EMMC_SDMMC0_DAT6_IN input func */
  {139U, 4U},
  /* GTM_TOUT70 input func */
  {139U, 5U},
  /* DSPI16_DSPI16_SOUT input func */
  {139U, 6U},
  /* SD_EMMC_SDMMC0_DAT6 input func */
  {139U, 4U},
  /* INMUX settings for pad PORT140:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN0_11 input func */
  {140U, 1U},
  /* GTM_TIM3_IN4_6 input func */
  {140U, 2U},
  /* GTM_TIM2_IN4_6 input func */
  {140U, 3U},
  /* LINFLEX11_LIN11_RX input func */
  {140U, 6U},
  /* DSPI12_DSPI12_SINC input func */
  {140U, 7U},
  /* GTM_TOUT51 input func */
  {140U, 9U},
  /* LINFLEX11_LIN11_TX input func */
  {140U, 10U},
  /* DSPI12_DSPI12_SOUT input func */
  {140U, 11U},
  /* INMUX settings for pad PORT141:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN1_13 input func */
  {141U, 1U},
  /* GTM_TIM3_IN5_6 input func */
  {141U, 2U},
  /* GTM_TIM2_IN5_6 input func */
  {141U, 3U},
  /* LINFLEX11_LIN11_RX input func */
  {141U, 5U},
  /* DSPI12_DSPI12_SIND input func */
  {141U, 6U},
  /* GTM_DTMA4_1 input func */
  {141U, 8U},
  /* GTM_TOUT52 input func */
  {141U, 9U},
  /* INMUX settings for pad PORT142:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN4_11 input func */
  {142U, 1U},
  /* GTM_TIM1_IN0_7 input func */
  {142U, 2U},
  /* GTM_TIM0_IN0_7 input func */
  {142U, 3U},
  /* LINFLEX11_LIN11_RX input func */
  {142U, 9U},
  /* DSPI12_DSPI12_SINE input func */
  {142U, 10U},
  /* GTM_DTMA1_0 input func */
  {142U, 11U},
  /* DSPI3_DSPI3_PCS0 input func */
  {142U, 14U},
  /* GTM_TOUT53 input func */
  {142U, 12U},
  /* DSPI3_DSPI3_PCS0 input func */
  {142U, 14U},
  /* GMAC_GETH_MDC input func */
  {142U, 15U},
  /* INMUX settings for pad PORT143:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN5_12 input func */
  {143U, 1U},
  /* GTM_TIM1_IN1_6 input func */
  {143U, 2U},
  /* GTM_TIM0_IN1_6 input func */
  {143U, 3U},
  /* GMAC_GETH_MDIOD input func */
  {143U, 6U},
  /* DSPI12_DSPI12_SCK input func */
  {143U, 11U},
  /* GTM_TOUT54 input func */
  {143U, 9U},
  /* GMAC_GETH_MDIO input func */
  {143U, 6U},
  /* INMUX settings for pad PORT144:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN6_12 input func */
  {144U, 1U},
  /* GTM_TIM1_IN2_6 input func */
  {144U, 2U},
  /* GTM_TIM0_IN2_6 input func */
  {144U, 3U},
  /* DSPI12_DSPI12_PCS0 input func */
  {144U, 6U},
  /* GTM_TOUT55 input func */
  {144U, 4U},
  /* DSPI12_DSPI12_PCS0 input func */
  {144U, 6U},
  /* INMUX settings for pad PORT145:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN7_11 input func */
  {145U, 1U},
  /* GTM_TIM1_IN3_6 input func */
  {145U, 2U},
  /* GTM_TIM0_IN3_6 input func */
  {145U, 3U},
  /* LINFLEX11_LIN11_RX input func */
  {145U, 4U},
  /* DSPI12_DSPI12_SINF input func */
  {145U, 5U},
  /* DSPI3_DSPI3_SCK input func */
  {145U, 8U},
  /* GTM_TOUT56 input func */
  {145U, 6U},
  /* LINFLEX11_LIN11_TX input func */
  {145U, 9U},
  /* DSPI12_DSPI12_SOUT input func */
  {145U, 10U},
  /* INMUX settings for pad PORT146:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN2_12 input func */
  {146U, 1U},
  /* GTM_TIM1_IN4_8 input func */
  {146U, 2U},
  /* GTM_TIM0_IN4_8 input func */
  {146U, 3U},
  /* LINFLEX3_LIN3_RX input func */
  {146U, 5U},
  /* DSPI3_DSPI3_SINF input func */
  {146U, 6U},
  /* JTAG_TDI input func */
  {146U, 8U},
  /* DSPI3_DSPI3_PCS0 input func */
  {146U, 11U},
  /* GTM_TOUT57 input func */
  {146U, 9U},
  /* DSPI3_DSPI3_PCS0 input func */
  {146U, 11U},
  /* EMIOS_EMIOS_22 input func */
  {146U, 12U},
  /* INMUX settings for pad PORT147:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN3_12 input func */
  {147U, 1U},
  /* GTM_TIM1_IN5_7 input func */
  {147U, 2U},
  /* GTM_TIM0_IN5_7 input func */
  {147U, 3U},
  /* EMIOS_EMIOS_23 input func */
  {147U, 4U},
  /* GMAC_GETH_RXERB input func */
  {147U, 6U},
  /* DSPI3_DSPI3_SCK input func */
  {147U, 11U},
  /* GTM_TOUT58 input func */
  {147U, 7U},
  /* LINFLEX3_LIN3_TX input func */
  {147U, 8U},
  /* DSPI3_DSPI3_SOUT input func */
  {147U, 9U},
  /* EMIOS_EMIOS_23 input func */
  {147U, 12U},
  /* JTAG_TDO input func */
  {147U, 0U},
  /* INMUX settings for pad PORT148:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN3_1 input func */
  {148U, 1U},
  /* GTM_TIM1_IN1_7 input func */
  {148U, 2U},
  /* GTM_TIM0_IN1_7 input func */
  {148U, 3U},
  /* DSPI20_DSPI20_SINB input func */
  {148U, 4U},
  /* LINFLEX6_LIN6_RX input func */
  {148U, 5U},
  /* DSPI6_DSPI6_SINE input func */
  {148U, 6U},
  /* GTM_TOUT47 input func */
  {148U, 7U},
  /* DSPI20_DSPI20_SOUT input func */
  {148U, 9U},
  /* LINFLEX6_LIN6_TX input func */
  {148U, 12U},
  /* DSPI6_DSPI6_SOUT input func */
  {148U, 13U},
  /* INMUX settings for pad PORT149:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN2_1 input func */
  {149U, 1U},
  /* GTM_TIM1_IN0_8 input func */
  {149U, 2U},
  /* GTM_TIM0_IN0_8 input func */
  {149U, 3U},
  /* DSPI20_DSPI20_SINB input func */
  {149U, 4U},
  /* LINFLEX7_LIN7_RX input func */
  {149U, 5U},
  /* DSPI7_DSPI7_SINE input func */
  {149U, 6U},
  /* GTM_TOUT48 input func */
  {149U, 7U},
  /* DSPI20_DSPI20_SOUT input func */
  {149U, 9U},
  /* LINFLEX7_LIN7_TX input func */
  {149U, 12U},
  /* DSPI7_DSPI7_SOUT input func */
  {149U, 13U},
  /* INMUX settings for pad PORT150:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN1_1 input func */
  {150U, 1U},
  /* GTM_TIM1_IN3_7 input func */
  {150U, 2U},
  /* GTM_TIM0_IN3_7 input func */
  {150U, 3U},
  /* DSPI20_DSPI20_PCSB input func */
  {150U, 4U},
  /* GTM_TOUT49 input func */
  {150U, 5U},
  /* LINFLEX5_LIN5_TX input func */
  {150U, 6U},
  /* DSPI5_DSPI5_SOUT input func */
  {150U, 7U},
  /* DSPI20_DSPI20_PCS3 input func */
  {150U, 8U},
  /* INMUX settings for pad PORT151:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN0_1 input func */
  {151U, 1U},
  /* GTM_TIM1_IN4_4 input func */
  {151U, 2U},
  /* GTM_TIM0_IN4_4 input func */
  {151U, 3U},
  /* DSPI20_DSPI20_SCKB input func */
  {151U, 4U},
  /* LINFLEX5_LIN5_RX input func */
  {151U, 5U},
  /* DSPI5_DSPI5_SINC input func */
  {151U, 6U},
  /* GTM_TOUT50 input func */
  {151U, 7U},
  /* INMUX settings for pad PORT152:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN0_8 input func */
  {152U, 1U},
  /* LINFLEX7_LIN7_RX input func */
  {152U, 2U},
  /* DSPI7_DSPI7_SINF input func */
  {152U, 3U},
  /* GTM_DTMA3_0 input func */
  {152U, 4U},
  /* DSPI4_DSPI4_PCS0 input func */
  {152U, 7U},
  /* GTM_TOUT130 input func */
  {152U, 5U},
  /* DSPI4_DSPI4_PCS0 input func */
  {152U, 7U},
  /* M_CAN_8_CAN13_TXD input func */
  {152U, 9U},
  /* INMUX settings for pad PORT153:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN1_7 input func */
  {153U, 1U},
  /* DSPI16_DSPI16_SINC input func */
  {153U, 2U},
  /* M_CAN_8_CAN13_RXDC input func */
  {153U, 3U},
  /* GTM_TOUT131 input func */
  {153U, 4U},
  /* LINFLEX4_LIN4_TX input func */
  {153U, 5U},
  /* DSPI4_DSPI4_SOUT input func */
  {153U, 6U},
  /* DSPI16_DSPI16_SOUT input func */
  {153U, 7U},
  /* INMUX settings for pad PORT154:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN2_6 input func */
  {154U, 1U},
  /* GTM_TIM2_IN6_14 input func */
  {154U, 2U},
  /* DSPI16_DSPI16_SINC input func */
  {154U, 3U},
  /* LINFLEX4_LIN4_RX input func */
  {154U, 4U},
  /* DSPI4_DSPI4_SINC input func */
  {154U, 5U},
  /* GTM_TOUT132 input func */
  {154U, 6U},
  /* DSPI16_DSPI16_SOUT input func */
  {154U, 7U},
  /* M_CAN_10_CAN21_TXD input func */
  {154U, 8U},
  /* INMUX settings for pad PORT155:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN3_7 input func */
  {155U, 1U},
  /* DSPI16_DSPI16_SCKC input func */
  {155U, 2U},
  /* M_CAN_10_CAN21_RXDF input func */
  {155U, 3U},
  /* DSPI4_DSPI4_SCK input func */
  {155U, 6U},
  /* GTM_TOUT133 input func */
  {155U, 4U},
  /* INMUX settings for pad PORT156:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN0_4 input func */
  {156U, 1U},
  /* GTM_TIM3_IN4_7 input func */
  {156U, 2U},
  /* DSPI16_DSPI16_SCKB input func */
  {156U, 3U},
  /* DSPI5_DSPI5_SCK input func */
  {156U, 6U},
  /* GTM_TOUT134 input func */
  {156U, 4U},
  /* M_CAN_11_CAN22_TXD input func */
  {156U, 8U},
  /* INMUX settings for pad PORT157:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN1_10 input func */
  {157U, 1U},
  /* GTM_TIM3_IN5_7 input func */
  {157U, 2U},
  /* DSPI16_DSPI16_SINB input func */
  {157U, 3U},
  /* LINFLEX4_LIN4_RX input func */
  {157U, 4U},
  /* DSPI4_DSPI4_SIND input func */
  {157U, 5U},
  /* M_CAN_11_CAN22_RXDE input func */
  {157U, 6U},
  /* GTM_DTMA3_1 input func */
  {157U, 7U},
  /* GTM_TOUT135 input func */
  {157U, 8U},
  /* DSPI16_DSPI16_SOUT input func */
  {157U, 9U},
  /* INMUX settings for pad PORT158:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN2_8 input func */
  {158U, 1U},
  /* GTM_TIM3_IN6_7 input func */
  {158U, 2U},
  /* DSPI16_DSPI16_SINB input func */
  {158U, 3U},
  /* GTM_TOUT136 input func */
  {158U, 4U},
  /* LINFLEX4_LIN4_TX input func */
  {158U, 5U},
  /* DSPI4_DSPI4_SOUT input func */
  {158U, 6U},
  /* DSPI16_DSPI16_SOUT input func */
  {158U, 7U},
  /* M_CAN_12_CAN23_TXD input func */
  {158U, 8U},
  /* INMUX settings for pad PORT159:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN3_10 input func */
  {159U, 1U},
  /* GTM_TIM3_IN7_7 input func */
  {159U, 2U},
  /* M_CAN_12_CAN23_RXDE input func */
  {159U, 3U},
  /* DSPI4_DSPI4_PCS0 input func */
  {159U, 6U},
  /* GTM_TOUT137 input func */
  {159U, 4U},
  /* DSPI4_DSPI4_PCS0 input func */
  {159U, 6U},
  /* INMUX settings for pad PORT160:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN7_1 input func */
  {160U, 1U},
  /* GTM_TIM1_IN5_4 input func */
  {160U, 2U},
  /* GTM_TIM0_IN5_4 input func */
  {160U, 3U},
  /* M_CAN_5_CAN10_RXDC input func */
  {160U, 4U},
  /* GTM_TOUT41 input func */
  {160U, 5U},
  /* INMUX settings for pad PORT161:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN6_1 input func */
  {161U, 1U},
  /* GTM_TIM1_IN6_4 input func */
  {161U, 2U},
  /* GTM_TIM0_IN6_4 input func */
  {161U, 3U},
  /* DSPI13_DSPI13_SIN input func */
  {161U, 4U},
  /* LINFLEX6_LIN6_RX input func */
  {161U, 5U},
  /* DSPI6_DSPI6_SINF input func */
  {161U, 6U},
  /* DSPI6_DSPI6_SCK input func */
  {161U, 14U},
  /* GTM_TOUT42 input func */
  {161U, 7U},
  /* DSPI20_DSPI20_PCS6 input func */
  {161U, 9U},
  /* GTM_CLK0 input func */
  {161U, 10U},
  /* M_CAN_5_CAN10_TXD input func */
  {161U, 11U},
  /* INMUX settings for pad PORT162:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN5_1 input func */
  {162U, 1U},
  /* GTM_TIM1_IN6_5 input func */
  {162U, 2U},
  /* GTM_TIM0_IN6_5 input func */
  {162U, 3U},
  /* LINFLEX7_LIN7_RX input func */
  {162U, 4U},
  /* DSPI7_DSPI7_SINC input func */
  {162U, 5U},
  /* GTM_TOUT43 input func */
  {162U, 6U},
  /* M_CAN_12_CAN23_TXD input func */
  {162U, 7U},
  /* M_CAN_7_CAN12_TXD input func */
  {162U, 8U},
  /* INMUX settings for pad PORT163:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN4_2 input func */
  {163U, 1U},
  /* GTM_TIM1_IN7_4 input func */
  {163U, 2U},
  /* GTM_TIM0_IN7_4 input func */
  {163U, 3U},
  /* LINFLEX6_LIN6_RX input func */
  {163U, 5U},
  /* DSPI6_DSPI6_SINA input func */
  {163U, 6U},
  /* M_CAN_7_CAN12_RXDC input func */
  {163U, 7U},
  /* M_CAN_12_CAN23_RXDB input func */
  {163U, 8U},
  /* GTM_TOUT44 input func */
  {163U, 9U},
  /* LINFLEX7_LIN7_TX input func */
  {163U, 10U},
  /* DSPI7_DSPI7_SOUT input func */
  {163U, 11U},
  /* INMUX settings for pad PORT164:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN3_2 input func */
  {164U, 1U},
  /* GTM_TIM1_IN7_5 input func */
  {164U, 2U},
  /* GTM_TIM0_IN7_5 input func */
  {164U, 3U},
  /* DSPI6_DSPI6_PCS0 input func */
  {164U, 6U},
  /* GTM_TOUT45 input func */
  {164U, 4U},
  /* DSPI6_DSPI6_PCS0 input func */
  {164U, 6U},
  /* DSPI20_DSPI20_PCS5 input func */
  {164U, 7U},
  /* DSPI13_DSPI13_PCS0 input func */
  {164U, 8U},
  /* INMUX settings for pad PORT165:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN2_2 input func */
  {165U, 1U},
  /* GTM_TIM1_IN2_7 input func */
  {165U, 2U},
  /* GTM_TIM0_IN2_7 input func */
  {165U, 3U},
  /* GTM_TOUT46 input func */
  {165U, 4U},
  /* LINFLEX6_LIN6_TX input func */
  {165U, 5U},
  /* DSPI6_DSPI6_SOUT input func */
  {165U, 6U},
  /* DSPI20_DSPI20_PCS4 input func */
  {165U, 7U},
  /* DSPI13_DSPI13_PCS1 input func */
  {165U, 8U},
  /* M_CAN_11_CAN22_TXD input func */
  {165U, 9U},
  /* INMUX settings for pad PORT166:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN1_2 input func */
  {166U, 1U},
  /* GTM_TIM4_IN2_7 input func */
  {166U, 2U},
  /* GTM_TIM1_IN2_10 input func */
  {166U, 3U},
  /* M_CAN_11_CAN22_RXDC input func */
  {166U, 4U},
  /* GTM_TOUT138 input func */
  {166U, 5U},
  /* M_CAN_6_CAN11_TXD input func */
  {166U, 7U},
  /* INMUX settings for pad PORT167:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN0_2 input func */
  {167U, 1U},
  /* GTM_TIM4_IN3_7 input func */
  {167U, 2U},
  /* GTM_TIM1_IN3_10 input func */
  {167U, 3U},
  /* M_CAN_6_CAN11_RXDC input func */
  {167U, 4U},
  /* GTM_TOUT139 input func */
  {167U, 5U},
  /* INMUX settings for pad PORT168:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN0_6 input func */
  {168U, 1U},
  /* GTM_TIM4_IN0_8 input func */
  {168U, 2U},
  /* GTM_TOUT222 input func */
  {168U, 4U},
  /* INMUX settings for pad PORT169:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN1_6 input func */
  {169U, 1U},
  /* GTM_TIM4_IN1_8 input func */
  {169U, 2U},
  /* GTM_TOUT223 input func */
  {169U, 4U},
  /* INMUX settings for pad PORT170:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN2_6 input func */
  {170U, 1U},
  /* GTM_TIM4_IN2_8 input func */
  {170U, 2U},
  /* GTM_TOUT224 input func */
  {170U, 4U},
  /* INMUX settings for pad PORT171:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN3_6 input func */
  {171U, 1U},
  /* GTM_TIM4_IN3_8 input func */
  {171U, 2U},
  /* GTM_TOUT225 input func */
  {171U, 4U},
  /* INMUX settings for pad PORT172:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN4_5 input func */
  {172U, 1U},
  /* GTM_TIM4_IN4_7 input func */
  {172U, 2U},
  /* GTM_TOUT226 input func */
  {172U, 4U},
  /* INMUX settings for pad PORT173:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN5_5 input func */
  {173U, 1U},
  /* GTM_TIM4_IN5_7 input func */
  {173U, 2U},
  /* GTM_TOUT227 input func */
  {173U, 4U},
  /* INMUX settings for pad PORT174:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN6_5 input func */
  {174U, 1U},
  /* GTM_TIM4_IN6_7 input func */
  {174U, 2U},
  /* GTM_TOUT228 input func */
  {174U, 4U},
  /* INMUX settings for pad PORT175:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN7_5 input func */
  {175U, 1U},
  /* GTM_TIM4_IN7_7 input func */
  {175U, 2U},
  /* GTM_TOUT229 input func */
  {175U, 4U},
  /* INMUX settings for pad PORT176:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN0_5 input func */
  {176U, 1U},
  /* GTM_TIM5_IN0_5 input func */
  {176U, 2U},
  /* SDADC_0_EM_CLK_SDADC0 input func */
  {176U, 9U},
  /* GTM_TOUT230 input func */
  {176U, 4U},
  /* SAR_ADC45_SAR_ADC45_MA2 input func */
  {176U, 7U},
  /* INMUX settings for pad PORT177:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN1_5 input func */
  {177U, 1U},
  /* GTM_TIM5_IN1_6 input func */
  {177U, 2U},
  /* SDADC_0_EM_BS1_SDADC0 input func */
  {177U, 9U},
  /* GTM_TOUT231 input func */
  {177U, 4U},
  /* SAR_ADC45_SAR_ADC45_MA1 input func */
  {177U, 7U},
  /* INMUX settings for pad PORT178:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN2_4 input func */
  {178U, 1U},
  /* GTM_TIM5_IN2_5 input func */
  {178U, 2U},
  /* SDADC_0_EM_BS2_SDADC0 input func */
  {178U, 9U},
  /* GTM_TOUT232 input func */
  {178U, 4U},
  /* SAR_ADC45_SAR_ADC45_MA0 input func */
  {178U, 7U},
  /* INMUX settings for pad PORT179:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN3_4 input func */
  {179U, 1U},
  /* GTM_TIM5_IN3_6 input func */
  {179U, 2U},
  /* SDADC_1_EM_CLK_SDADC1 input func */
  {179U, 9U},
  /* GTM_TOUT233 input func */
  {179U, 4U},
  /* SAR_ADC89_SAR_ADC89_MA2 input func */
  {179U, 7U},
  /* INMUX settings for pad PORT180:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN4_3 input func */
  {180U, 1U},
  /* GTM_TIM5_IN4_6 input func */
  {180U, 2U},
  /* SDADC_1_EM_BS1_SDADC1 input func */
  {180U, 9U},
  /* GTM_TOUT234 input func */
  {180U, 4U},
  /* SAR_ADC89_SAR_ADC89_MA1 input func */
  {180U, 7U},
  /* INMUX settings for pad PORT181:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN5_3 input func */
  {181U, 1U},
  /* GTM_TIM5_IN5_6 input func */
  {181U, 2U},
  /* SDADC_1_EM_BS2_SDADC1 input func */
  {181U, 9U},
  /* GTM_TOUT235 input func */
  {181U, 4U},
  /* SAR_ADC89_SAR_ADC89_MA0 input func */
  {181U, 7U},
  /* INMUX settings for pad PORT182:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN7_3 input func */
  {182U, 1U},
  /* GTM_TIM7_IN6_3 input func */
  {182U, 2U},
  /* GTM_TIM5_IN6_6 input func */
  {182U, 3U},
  /* SDADC_2_EM_CLK_SDADC2 input func */
  {182U, 9U},
  /* GTM_TOUT236 input func */
  {182U, 5U},
  /* CSENT_CSENT0_TXD0 input func */
  {182U, 7U},
  /* INMUX settings for pad PORT183:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN7_2 input func */
  {183U, 1U},
  /* GTM_TIM5_IN7_5 input func */
  {183U, 2U},
  /* SDADC_2_EM_BS1_SDADC2 input func */
  {183U, 9U},
  /* GTM_TOUT237 input func */
  {183U, 4U},
  /* CSENT_CSENT0_TXD1 input func */
  {183U, 7U},
  /* INMUX settings for pad PORT184:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN0_7 input func */
  {184U, 1U},
  /* GTM_TIM3_IN0_12 input func */
  {184U, 2U},
  /* SDADC_2_EM_BS2_SDADC2 input func */
  {184U, 9U},
  /* GTM_TOUT206 input func */
  {184U, 3U},
  /* CSENT_CSENT0_TXD2 input func */
  {184U, 7U},
  /* INMUX settings for pad PORT185:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN1_7 input func */
  {185U, 1U},
  /* GTM_TIM3_IN1_11 input func */
  {185U, 2U},
  /* SDADC_3_EM_CLK_SDADC3 input func */
  {185U, 9U},
  /* GTM_TOUT207 input func */
  {185U, 4U},
  /* CSENT_CSENT0_TXD3 input func */
  {185U, 7U},
  /* INMUX settings for pad PORT186:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN2_7 input func */
  {186U, 1U},
  /* GTM_TIM3_IN2_9 input func */
  {186U, 2U},
  /* SDADC_3_EM_BS1_SDADC3 input func */
  {186U, 9U},
  /* GTM_TOUT208 input func */
  {186U, 4U},
  /* CSENT_CSENT0_TXD4 input func */
  {186U, 7U},
  /* INMUX settings for pad PORT187:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN3_7 input func */
  {187U, 1U},
  /* GTM_TIM3_IN3_9 input func */
  {187U, 2U},
  /* SDADC_3_EM_BS2_SDADC3 input func */
  {187U, 9U},
  /* GTM_TOUT209 input func */
  {187U, 4U},
  /* CSENT_CSENT0_TXD5 input func */
  {187U, 7U},
  /* INMUX settings for pad PORT188:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN4_6 input func */
  {188U, 1U},
  /* GTM_TIM3_IN4_10 input func */
  {188U, 2U},
  /* SDADC_4_EM_CLK_SDADC4 input func */
  {188U, 9U},
  /* GTM_TOUT210 input func */
  {188U, 4U},
  /* CSENT_CSENT0_TXD6 input func */
  {188U, 7U},
  /* INMUX settings for pad PORT189:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN5_6 input func */
  {189U, 1U},
  /* GTM_TIM3_IN5_11 input func */
  {189U, 2U},
  /* SDADC_4_EM_BS1_SDADC4 input func */
  {189U, 9U},
  /* GTM_TOUT211 input func */
  {189U, 4U},
  /* CSENT_CSENT0_TXD7 input func */
  {189U, 7U},
  /* INMUX settings for pad PORT190:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN6_6 input func */
  {190U, 1U},
  /* GTM_TIM3_IN6_14 input func */
  {190U, 2U},
  /* SDADC_4_EM_BS2_SDADC4 input func */
  {190U, 9U},
  /* GTM_TOUT212 input func */
  {190U, 4U},
  /* CSENT_CSENT0_TXD8 input func */
  {190U, 7U},
  /* INMUX settings for pad PORT191:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN7_6 input func */
  {191U, 1U},
  /* GTM_TIM3_IN7_10 input func */
  {191U, 2U},
  /* SDADC_5_EM_CLK_SDADC5 input func */
  {191U, 9U},
  /* GTM_TOUT213 input func */
  {191U, 4U},
  /* CSENT_CSENT0_TXD9 input func */
  {191U, 7U},
  /* INMUX settings for pad PORT192:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN0_6 input func */
  {192U, 1U},
  /* GTM_TIM4_IN0_9 input func */
  {192U, 2U},
  /* EMIOS_EMIOS_8 input func */
  {192U, 6U},
  /* SIUL_EPORT0 input func */
  {192U, 7U},
  /* SDADC_5_EM_BS1_SDADC5 input func */
  {192U, 9U},
  /* GTM_TOUT214 input func */
  {192U, 3U},
  /* EMIOS_EMIOS_8 input func */
  {192U, 6U},
  /* INMUX settings for pad PORT193:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN1_6 input func */
  {193U, 1U},
  /* GTM_TIM4_IN1_9 input func */
  {193U, 2U},
  /* EMIOS_EMIOS_9 input func */
  {193U, 6U},
  /* SIUL_EPORT1 input func */
  {193U, 7U},
  /* SDADC_5_EM_BS2_SDADC5 input func */
  {193U, 9U},
  /* GTM_TOUT215 input func */
  {193U, 3U},
  /* EMIOS_EMIOS_9 input func */
  {193U, 6U},
  /* INMUX settings for pad PORT194:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN2_5 input func */
  {194U, 1U},
  /* GTM_TIM4_IN2_9 input func */
  {194U, 2U},
  /* EMIOS_EMIOS_10 input func */
  {194U, 6U},
  /* SIUL_EPORT2 input func */
  {194U, 7U},
  /* SDADC_6_EM_CLK_SDADC6 input func */
  {194U, 9U},
  /* GTM_TOUT216 input func */
  {194U, 3U},
  /* EMIOS_EMIOS_10 input func */
  {194U, 6U},
  /* INMUX settings for pad PORT195:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN3_5 input func */
  {195U, 1U},
  /* GTM_TIM4_IN3_9 input func */
  {195U, 2U},
  /* EMIOS_EMIOS_11 input func */
  {195U, 6U},
  /* SIUL_EPORT3 input func */
  {195U, 7U},
  /* SDADC_6_EM_BS1_SDADC6 input func */
  {195U, 9U},
  /* GTM_TOUT217 input func */
  {195U, 3U},
  /* EMIOS_EMIOS_11 input func */
  {195U, 6U},
  /* INMUX settings for pad PORT196:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN4_4 input func */
  {196U, 1U},
  /* GTM_TIM4_IN4_8 input func */
  {196U, 2U},
  /* EMIOS_EMIOS_12 input func */
  {196U, 6U},
  /* SIUL_EPORT4 input func */
  {196U, 7U},
  /* SDADC_6_EM_BS2_SDADC6 input func */
  {196U, 9U},
  /* GTM_TOUT218 input func */
  {196U, 3U},
  /* EMIOS_EMIOS_12 input func */
  {196U, 6U},
  /* INMUX settings for pad PORT197:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN5_4 input func */
  {197U, 1U},
  /* GTM_TIM4_IN5_8 input func */
  {197U, 2U},
  /* EMIOS_EMIOS_13 input func */
  {197U, 6U},
  /* SIUL_EPORT5 input func */
  {197U, 7U},
  /* SDADC_7_EM_CLK_SDADC7 input func */
  {197U, 9U},
  /* GTM_TOUT219 input func */
  {197U, 3U},
  /* EMIOS_EMIOS_13 input func */
  {197U, 6U},
  /* INMUX settings for pad PORT198:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN6_4 input func */
  {198U, 1U},
  /* GTM_TIM4_IN6_8 input func */
  {198U, 2U},
  /* EMIOS_EMIOS_14 input func */
  {198U, 6U},
  /* SIUL_EPORT6 input func */
  {198U, 7U},
  /* SDADC_7_EM_BS1_SDADC7 input func */
  {198U, 9U},
  /* GTM_TOUT220 input func */
  {198U, 3U},
  /* EMIOS_EMIOS_14 input func */
  {198U, 6U},
  /* INMUX settings for pad PORT199:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN7_8 input func */
  {199U, 1U},
  /* EMIOS_EMIOS_15 input func */
  {199U, 6U},
  /* SIUL_EPORT7 input func */
  {199U, 7U},
  /* SDADC_7_EM_BS2_SDADC7 input func */
  {199U, 9U},
  /* GTM_TOUT221 input func */
  {199U, 2U},
  /* EMIOS_EMIOS_15 input func */
  {199U, 6U},
  /* INMUX settings for pad PORT200:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN6_9 input func */
  {200U, 1U},
  /* GTM_TIM3_IN6_11 input func */
  {200U, 2U},
  /* EMIOS_EMIOS_25 input func */
  {200U, 6U},
  /* SIUL_EPORT8 input func */
  {200U, 7U},
  /* SDADC_8_EM_CLK_SDADC8 input func */
  {200U, 9U},
  /* GTM_TOUT212 input func */
  {200U, 4U},
  /* EMIOS_EMIOS_25 input func */
  {200U, 6U},
  /* INMUX settings for pad PORT201:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN0_7 input func */
  {201U, 1U},
  /* GTM_TIM4_IN0_10 input func */
  {201U, 2U},
  /* EMIOS_EMIOS_26 input func */
  {201U, 6U},
  /* SIUL_EPORT9 input func */
  {201U, 7U},
  /* SDADC_8_EM_BS1_SDADC8 input func */
  {201U, 9U},
  /* GTM_TOUT190 input func */
  {201U, 4U},
  /* EMIOS_EMIOS_26 input func */
  {201U, 6U},
  /* INMUX settings for pad PORT202:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN1_7 input func */
  {202U, 1U},
  /* GTM_TIM4_IN1_10 input func */
  {202U, 2U},
  /* EMIOS_EMIOS_27 input func */
  {202U, 6U},
  /* SIUL_EPORT10 input func */
  {202U, 7U},
  /* SDADC_8_EM_BS2_SDADC8 input func */
  {202U, 9U},
  /* GTM_TOUT191 input func */
  {202U, 4U},
  /* EMIOS_EMIOS_27 input func */
  {202U, 6U},
  /* INMUX settings for pad PORT203:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN2_6 input func */
  {203U, 1U},
  /* GTM_TIM4_IN2_10 input func */
  {203U, 2U},
  /* EMIOS_EMIOS_28 input func */
  {203U, 6U},
  /* SIUL_EPORT11 input func */
  {203U, 7U},
  /* SDADC_9_EM_CLK_SDADC9 input func */
  {203U, 9U},
  /* GTM_TOUT192 input func */
  {203U, 4U},
  /* EMIOS_EMIOS_28 input func */
  {203U, 6U},
  /* INMUX settings for pad PORT204:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN3_6 input func */
  {204U, 1U},
  /* GTM_TIM4_IN3_10 input func */
  {204U, 2U},
  /* EMIOS_EMIOS_29 input func */
  {204U, 6U},
  /* SIUL_EPORT12 input func */
  {204U, 7U},
  /* SDADC_9_EM_BS1_SDADC9 input func */
  {204U, 9U},
  /* GTM_TOUT193 input func */
  {204U, 4U},
  /* EMIOS_EMIOS_29 input func */
  {204U, 6U},
  /* INMUX settings for pad PORT205:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN4_5 input func */
  {205U, 1U},
  /* GTM_TIM4_IN4_9 input func */
  {205U, 2U},
  /* EMIOS_EMIOS_30 input func */
  {205U, 6U},
  /* SIUL_EPORT13 input func */
  {205U, 7U},
  /* SDADC_9_EM_BS2_SDADC9 input func */
  {205U, 9U},
  /* GTM_TOUT194 input func */
  {205U, 4U},
  /* EMIOS_EMIOS_30 input func */
  {205U, 6U},
  /* INMUX settings for pad PORT206:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN5_5 input func */
  {206U, 1U},
  /* GTM_TIM4_IN5_9 input func */
  {206U, 2U},
  /* EMIOS_EMIOS_31 input func */
  {206U, 6U},
  /* SIUL_EPORT14 input func */
  {206U, 7U},
  /* SDADC_10_EM_CLK_SDADC10 input func */
  {206U, 9U},
  /* GTM_TOUT195 input func */
  {206U, 4U},
  /* EMIOS_EMIOS_31 input func */
  {206U, 6U},
  /* INMUX settings for pad PORT207:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN6_5 input func */
  {207U, 1U},
  /* GTM_TIM4_IN6_9 input func */
  {207U, 2U},
  /* LINFLEX12_LIN12_RX input func */
  {207U, 6U},
  /* SIUL_EPORT15 input func */
  {207U, 7U},
  /* SDADC_10_EM_BS1_SDADC10 input func */
  {207U, 9U},
  /* GTM_TOUT196 input func */
  {207U, 4U},
  /* INMUX settings for pad PORT208:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN7_4 input func */
  {208U, 1U},
  /* GTM_TIM4_IN7_9 input func */
  {208U, 2U},
  /* SIUL_EPORT16 input func */
  {208U, 7U},
  /* SDADC_10_EM_BS2_SDADC10 input func */
  {208U, 9U},
  /* GTM_TOUT197 input func */
  {208U, 4U},
  /* LINFLEX12_LIN12_TX input func */
  {208U, 6U},
  /* INMUX settings for pad PORT209:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN0_8 input func */
  {209U, 1U},
  /* GTM_TIM5_IN0_6 input func */
  {209U, 2U},
  /* LINFLEX14_LIN14_RX input func */
  {209U, 6U},
  /* SIUL_EPORT17 input func */
  {209U, 7U},
  /* SDADC_11_EM_CLK_SDADC11 input func */
  {209U, 9U},
  /* GTM_TOUT198 input func */
  {209U, 4U},
  /* INMUX settings for pad PORT210:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN1_8 input func */
  {210U, 1U},
  /* GTM_TIM5_IN1_7 input func */
  {210U, 2U},
  /* SIUL_EPORT18 input func */
  {210U, 7U},
  /* SDADC_11_EM_BS1_SDADC11 input func */
  {210U, 9U},
  /* GTM_TOUT199 input func */
  {210U, 4U},
  /* LINFLEX14_LIN14_TX input func */
  {210U, 6U},
  /* INMUX settings for pad PORT211:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN2_8 input func */
  {211U, 1U},
  /* GTM_TIM5_IN2_6 input func */
  {211U, 2U},
  /* LINFLEX15_LIN15_RX input func */
  {211U, 6U},
  /* SIUL_EPORT19 input func */
  {211U, 7U},
  /* SDADC_11_EM_BS2_SDADC11 input func */
  {211U, 9U},
  /* GTM_TOUT200 input func */
  {211U, 4U},
  /* INMUX settings for pad PORT212:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN3_8 input func */
  {212U, 1U},
  /* GTM_TIM5_IN3_7 input func */
  {212U, 2U},
  /* SIUL_EPORT20 input func */
  {212U, 7U},
  /* SDADC_12_EM_CLK_SDADC12 input func */
  {212U, 9U},
  /* GTM_TOUT201 input func */
  {212U, 4U},
  /* LINFLEX15_LIN15_TX input func */
  {212U, 6U},
  /* INMUX settings for pad PORT213:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN4_7 input func */
  {213U, 1U},
  /* GTM_TIM5_IN4_7 input func */
  {213U, 2U},
  /* LINFLEX16_LIN16_RX input func */
  {213U, 6U},
  /* SIUL_EPORT21 input func */
  {213U, 7U},
  /* SDADC_12_EM_BS1_SDADC12 input func */
  {213U, 9U},
  /* GTM_TOUT202 input func */
  {213U, 4U},
  /* INMUX settings for pad PORT214:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN5_7 input func */
  {214U, 1U},
  /* GTM_TIM5_IN5_7 input func */
  {214U, 2U},
  /* SIUL_EPORT22 input func */
  {214U, 7U},
  /* SDADC_12_EM_BS2_SDADC12 input func */
  {214U, 9U},
  /* GTM_TOUT203 input func */
  {214U, 4U},
  /* LINFLEX16_LIN16_TX input func */
  {214U, 6U},
  /* INMUX settings for pad PORT215:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN6_7 input func */
  {215U, 1U},
  /* GTM_TIM5_IN6_7 input func */
  {215U, 2U},
  /* SIUL_EPORT23 input func */
  {215U, 7U},
  /* SDADC_13_EM_CLK_SDADC13 input func */
  {215U, 9U},
  /* GTM_TOUT204 input func */
  {215U, 4U},
  /* INMUX settings for pad PORT216:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN7_7 input func */
  {216U, 1U},
  /* GTM_TIM5_IN7_6 input func */
  {216U, 2U},
  /* PASS_PASS_BAF_PLOCK input func */
  {216U, 7U},
  /* SDADC_13_EM_BS1_SDADC13 input func */
  {216U, 9U},
  /* GTM_TOUT205 input func */
  {216U, 4U},
  /* INMUX settings for pad PORT217:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN0_8 input func */
  {217U, 1U},
  /* GTM_TIM2_IN0_13 input func */
  {217U, 2U},
  /* SDADC_13_EM_BS2_SDADC13 input func */
  {217U, 9U},
  /* GTM_TOUT174 input func */
  {217U, 4U},
  /* MC_CGL_EBI_CLKOUT input func */
  {217U, 7U},
  /* INMUX settings for pad PORT218:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN1_8 input func */
  {218U, 1U},
  /* GTM_TIM2_IN1_9 input func */
  {218U, 2U},
  /* TTCAN0_TTCAN0_RX input func */
  {218U, 9U},
  /* GTM_TOUT175 input func */
  {218U, 4U},
  /* MC_CGL_SYS_CLK0 input func */
  {218U, 7U},
  /* INMUX settings for pad PORT219:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN2_7 input func */
  {219U, 1U},
  /* GTM_TIM2_IN2_9 input func */
  {219U, 2U},
  /* GTM_TOUT176 input func */
  {219U, 4U},
  /* MC_CGL_SYS_CLK1 input func */
  {219U, 7U},
  /* TTCAN0_TTCAN0_TX input func */
  {219U, 9U},
  /* INMUX settings for pad PORT220:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN3_7 input func */
  {220U, 1U},
  /* GTM_TIM2_IN3_14 input func */
  {220U, 2U},
  /* TTCAN1_TTCAN1_RX input func */
  {220U, 9U},
  /* GTM_TOUT177 input func */
  {220U, 4U},
  /* MC_CGL_CDM input func */
  {220U, 7U},
  /* INMUX settings for pad PORT221:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN4_6 input func */
  {221U, 1U},
  /* GTM_TIM2_IN4_12 input func */
  {221U, 2U},
  /* GTM_TOUT178 input func */
  {221U, 4U},
  /* MC_CGL_FEC_REF_CLK input func */
  {221U, 7U},
  /* TTCAN1_TTCAN1_TX input func */
  {221U, 9U},
  /* INMUX settings for pad PORT222:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN5_6 input func */
  {222U, 1U},
  /* GTM_TIM2_IN5_13 input func */
  {222U, 2U},
  /* TTCAN2_TTCAN2_RX input func */
  {222U, 9U},
  /* GTM_TOUT179 input func */
  {222U, 4U},
  /* INMUX settings for pad PORT223:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN6_6 input func */
  {223U, 1U},
  /* GTM_TIM2_IN6_12 input func */
  {223U, 2U},
  /* GTM_TOUT180 input func */
  {223U, 4U},
  /* TTCAN2_TTCAN2_TX input func */
  {223U, 9U},
  /* INMUX settings for pad PORT224:      {INMUX reg, PADSEL val} */
  /* GTM_TIM7_IN7_5 input func */
  {224U, 1U},
  /* GTM_TIM2_IN7_14 input func */
  {224U, 2U},
  /* GTM_TOUT181 input func */
  {224U, 4U},
  /* INMUX settings for pad PORT225:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN0_9 input func */
  {225U, 1U},
  /* GTM_TIM5_IN0_7 input func */
  {225U, 2U},
  /* SENT_SENT_SENT20C input func */
  {225U, 4U},
  /* GTM_TOUT182 input func */
  {225U, 5U},
  /* INMUX settings for pad PORT226:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN1_9 input func */
  {226U, 1U},
  /* GTM_TIM5_IN1_8 input func */
  {226U, 2U},
  /* SENT_SENT_SENT21C input func */
  {226U, 4U},
  /* GTM_TOUT183 input func */
  {226U, 5U},
  /* INMUX settings for pad PORT227:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN2_9 input func */
  {227U, 1U},
  /* GTM_TIM5_IN2_7 input func */
  {227U, 2U},
  /* SENT_SENT_SENT22C input func */
  {227U, 4U},
  /* GTM_TOUT184 input func */
  {227U, 5U},
  /* INMUX settings for pad PORT228:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN3_9 input func */
  {228U, 1U},
  /* GTM_TIM5_IN3_8 input func */
  {228U, 2U},
  /* SENT_SENT_SENT23C input func */
  {228U, 4U},
  /* GTM_TOUT185 input func */
  {228U, 5U},
  /* INMUX settings for pad PORT229:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN4_8 input func */
  {229U, 1U},
  /* GTM_TIM5_IN4_8 input func */
  {229U, 2U},
  /* SENT_SENT_SENT24C input func */
  {229U, 4U},
  /* GTM_TOUT186 input func */
  {229U, 5U},
  /* INMUX settings for pad PORT230:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN5_8 input func */
  {230U, 1U},
  /* GTM_TIM5_IN5_8 input func */
  {230U, 2U},
  /* GTM_TOUT187 input func */
  {230U, 4U},
  /* INMUX settings for pad PORT231:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN6_8 input func */
  {231U, 1U},
  /* GTM_TIM5_IN6_8 input func */
  {231U, 2U},
  /* GTM_TOUT188 input func */
  {231U, 4U},
  /* INMUX settings for pad PORT232:      {INMUX reg, PADSEL val} */
  /* GTM_TIM6_IN7_8 input func */
  {232U, 1U},
  /* GTM_TIM5_IN7_7 input func */
  {232U, 2U},
  /* GTM_TOUT189 input func */
  {232U, 4U},
  /* INMUX settings for pad PORT233:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN2_5 input func */
  {233U, 1U},
  /* GTM_TIM2_IN2_5 input func */
  {233U, 2U},
  /* GTM_TOUT36 input func */
  {233U, 3U},
  /* INMUX settings for pad PORT234:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN3_15 input func */
  {234U, 1U},
  /* GTM_TOUT37 input func */
  {234U, 2U},
  /* INMUX settings for pad PORT235:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN3_8 input func */
  {235U, 1U},
  /* GTM_TIM0_IN3_8 input func */
  {235U, 2U},
  /* M_CAN_4_CAN03_RXDB input func */
  {235U, 3U},
  /* LINFLEX3_LIN3_RX input func */
  {235U, 4U},
  /* DSPI3_DSPI3_SIND input func */
  {235U, 5U},
  /* M_CAN_10_CAN21_RXDD input func */
  {235U, 6U},
  /* GTM_TOUT38 input func */
  {235U, 7U},
  /* LINFLEX3_LIN3_TX input func */
  {235U, 8U},
  /* DSPI3_DSPI3_SOUT input func */
  {235U, 9U},
  /* INMUX settings for pad PORT236:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN4_5 input func */
  {236U, 1U},
  /* GTM_TIM0_IN4_5 input func */
  {236U, 2U},
  /* DSPI3_DSPI3_SCK input func */
  {236U, 7U},
  /* GTM_TOUT39 input func */
  {236U, 3U},
  /* LINFLEX3_LIN3_TX input func */
  {236U, 4U},
  /* DSPI3_DSPI3_SOUT input func */
  {236U, 5U},
  /* M_CAN_4_CAN03_TXD input func */
  {236U, 8U},
  /* M_CAN_10_CAN21_TXD input func */
  {236U, 9U},
  /* INMUX settings for pad PORT237:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN5_5 input func */
  {237U, 1U},
  /* GTM_TIM0_IN5_5 input func */
  {237U, 2U},
  /* DSPI13_DSPI13_SIN input func */
  {237U, 4U},
  /* GTM_TOUT40 input func */
  {237U, 5U},
  /* GTM_CLK1 input func */
  {237U, 6U},
  /* DSPI13_DSPI13_PCS0 input func */
  {237U, 7U},
  /* EMIOS_EMIOS_20 input func */
  {237U, 9U},
  /* INMUX settings for pad PORT238:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN5_9 input func */
  {238U, 1U},
  /* GTM_TIM4_IN1_14 input func */
  {238U, 2U},
  /* GTM_TIM3_IN5_8 input func */
  {238U, 3U},
  /* SENT_SENT_SENT10C input func */
  {238U, 4U},
  /* GTM_TOUT140 input func */
  {238U, 5U},
  /* LINFLEX2_LIN2_TX input func */
  {238U, 6U},
  /* DSPI2_DSPI2_SOUT input func */
  {238U, 7U},
  /* M_CAN_3_CAN02_TXD input func */
  {238U, 8U},
  /* INMUX settings for pad PORT239:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN6_9 input func */
  {239U, 1U},
  /* GTM_TIM4_IN4_15 input func */
  {239U, 2U},
  /* GTM_TIM3_IN6_8 input func */
  {239U, 3U},
  /* M_CAN_3_CAN02_RXDC input func */
  {239U, 4U},
  /* LINFLEX2_LIN2_RX input func */
  {239U, 6U},
  /* DSPI2_DSPI2_SINF input func */
  {239U, 7U},
  /* LINFLEX6_LIN6_RX input func */
  {239U, 8U},
  /* DSPI6_DSPI6_SINC input func */
  {239U, 9U},
  /* SENT_SENT_SENT11C input func */
  {239U, 10U},
  /* GTM_TOUT141 input func */
  {239U, 11U},
  /* M_CAN_11_CAN22_TXD input func */
  {239U, 13U},
  /* INMUX settings for pad PORT240:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN7_8 input func */
  {240U, 1U},
  /* GTM_TIM4_IN0_15 input func */
  {240U, 2U},
  /* GTM_TIM3_IN7_8 input func */
  {240U, 3U},
  /* M_CAN_11_CAN22_RXDB input func */
  {240U, 5U},
  /* SENT_SENT_SENT12C input func */
  {240U, 6U},
  /* SPORTA_SPORTA_CLK input func */
  {240U, 11U},
  /* GTM_TOUT142 input func */
  {240U, 7U},
  /* LINFLEX6_LIN6_TX input func */
  {240U, 8U},
  /* DSPI6_DSPI6_SOUT input func */
  {240U, 9U},
  /* SPORTA_SPORTA_CLK input func */
  {240U, 11U},
  /* INMUX settings for pad PORT241:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN0_13 input func */
  {241U, 1U},
  /* GTM_TIM1_IN4_6 input func */
  {241U, 2U},
  /* GTM_TIM0_IN4_6 input func */
  {241U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR0E input func */
  {241U, 4U},
  /* SENT_SENT_SENT13C input func */
  {241U, 5U},
  /* GTM_DTMT1_2 input func */
  {241U, 6U},
  /* SPORTA_SPORTA_FS input func */
  {241U, 12U},
  /* GTM_TOUT22 input func */
  {241U, 8U},
  /* LINFLEX5_LIN5_TX input func */
  {241U, 9U},
  /* DSPI5_DSPI5_SOUT input func */
  {241U, 10U},
  /* ACMP2_EVADC_FC2BFLOUT input func */
  {241U, 11U},
  /* SPORTA_SPORTA_FS input func */
  {241U, 12U},
  /* INMUX settings for pad PORT242:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN1_15 input func */
  {242U, 1U},
  /* GTM_TIM1_IN5_6 input func */
  {242U, 2U},
  /* GTM_TIM0_IN5_6 input func */
  {242U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR1E input func */
  {242U, 4U},
  /* PSI5_PSI5_RX0C input func */
  {242U, 5U},
  /* SENT_SENT_SENT9C input func */
  {242U, 7U},
  /* LINFLEX8_LIN8_RX input func */
  {242U, 8U},
  /* DSPI8_DSPI8_SINC input func */
  {242U, 9U},
  /* DSPI3_DSPI3_PCS0 input func */
  {242U, 13U},
  /* SPORTA_SPORTA_D0 input func */
  {242U, 2U},
  /* GTM_TOUT23 input func */
  {242U, 11U},
  /* DSPI3_DSPI3_PCS0 input func */
  {242U, 13U},
  /* ACMP4_EVADC_FC4BFLOUT input func */
  {242U, 1U},
  /* SPORTA_SPORTA_D0 input func */
  {242U, 2U},
  /* INMUX settings for pad PORT243:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN2_14 input func */
  {243U, 1U},
  /* GTM_TIM1_IN6_6 input func */
  {243U, 2U},
  /* GTM_TIM0_IN6_6 input func */
  {243U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR2E input func */
  {243U, 4U},
  /* SENT_SENT_SENT8C input func */
  {243U, 5U},
  /* DSPI3_DSPI3_SCK input func */
  {243U, 10U},
  /* SPORTA_SPORTA_D1 input func */
  {243U, 15U},
  /* GTM_TOUT24 input func */
  {243U, 8U},
  /* PSI5_PSI5_TX0 input func */
  {243U, 12U},
  /* ACMP3_EVADC_FC3BFLOUT input func */
  {243U, 14U},
  /* SPORTA_SPORTA_D1 input func */
  {243U, 15U},
  /* INMUX settings for pad PORT244:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN3_12 input func */
  {244U, 1U},
  /* GTM_TIM1_IN7_6 input func */
  {244U, 2U},
  /* GTM_TIM0_IN7_6 input func */
  {244U, 3U},
  /* PSI5_PSI5_RX1C input func */
  {244U, 4U},
  /* SENT_SENT_SENT7C input func */
  {244U, 5U},
  /* DSPI5_DSPI5_SCK input func */
  {244U, 10U},
  /* GTM_TOUT25 input func */
  {244U, 8U},
  /* DSPI20_DSPI20_PCS2 input func */
  {244U, 11U},
  /* ACMP5_EVADC_FC5BFLOUT input func */
  {244U, 14U},
  /* SPORTA_SPORTA_TDV input func */
  {244U, 15U},
  /* INMUX settings for pad PORT245:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN4_10 input func */
  {245U, 1U},
  /* GTM_TIM1_IN0_10 input func */
  {245U, 2U},
  /* GTM_TIM0_IN0_10 input func */
  {245U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR0F input func */
  {245U, 4U},
  /* SENT_SENT_SENT6C input func */
  {245U, 5U},
  /* EMIOS_emios_odis input func */
  {245U, 7U},
  /* LINFLEX5_LIN5_RX input func */
  {245U, 8U},
  /* DSPI5_DSPI5_SINB input func */
  {245U, 9U},
  /* GTM_DTMT2_0 input func */
  {245U, 10U},
  /* SPORTB_SPORTB_CLK input func */
  {245U, 2U},
  /* GTM_TOUT26 input func */
  {245U, 11U},
  /* PSI5_PSI5_TX1 input func */
  {245U, 14U},
  /* ACMP0_EVADC_FC0BFLOUT input func */
  {245U, 0U},
  /* M_CAN_8_CAN13_TXD input func */
  {245U, 1U},
  /* SPORTB_SPORTB_CLK input func */
  {245U, 2U},
  /* INMUX settings for pad PORT246:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN5_10 input func */
  {246U, 1U},
  /* GTM_TIM1_IN1_8 input func */
  {246U, 2U},
  /* GTM_TIM0_IN1_8 input func */
  {246U, 3U},
  /* SAR_ADC_SDADC_EDSADC_ITR1F input func */
  {246U, 5U},
  /* PSI5S_PSI5S_RXC input func */
  {246U, 7U},
  /* EMIOS_EMIOS_19 input func */
  {246U, 9U},
  /* PSI5_PSI5_RX2C input func */
  {246U, 10U},
  /* SENT_SENT_SENT5C input func */
  {246U, 11U},
  /* M_CAN_8_CAN13_RXDB input func */
  {246U, 12U},
  /* DSPI5_DSPI5_PCS0 input func */
  {246U, 4U},
  /* GTM_TOUT27 input func */
  {246U, 13U},
  /* DSPI16_DSPI16_PCS7 input func */
  {246U, 14U},
  /* DSPI17_DSPI17_PCS7 input func */
  {246U, 15U},
  /* ACMP2_EVADC_FC2BFLOUT input func */
  {246U, 2U},
  /* DSPI5_DSPI5_PCS0 input func */
  {246U, 4U},
  /* INMUX settings for pad PORT247:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN2_9 input func */
  {247U, 1U},
  /* GTM_TIM0_IN2_9 input func */
  {247U, 2U},
  /* SAR_ADC_SDADC_EDSADC_ITR2F input func */
  {247U, 3U},
  /* SENT_SENT_SENT4C input func */
  {247U, 5U},
  /* EMIOS_EMIOS_18 input func */
  {247U, 6U},
  /* LINFLEX8_LIN8_RX input func */
  {247U, 8U},
  /* DSPI8_DSPI8_SIND input func */
  {247U, 9U},
  /* GTM_DTMT2_1 input func */
  {247U, 10U},
  /* DSPI2_DSPI2_PCS0 input func */
  {247U, 13U},
  /* SPORTB_SPORTB_D0 input func */
  {247U, 3U},
  /* GTM_TOUT28 input func */
  {247U, 11U},
  /* DSPI2_DSPI2_PCS0 input func */
  {247U, 13U},
  /* PSI5_PSI5_TX2 input func */
  {247U, 15U},
  /* ACMP1_EVADC_FC1BFLOUT input func */
  {247U, 1U},
  /* PSI5S_PSI5S_TX input func */
  {247U, 2U},
  /* SPORTB_SPORTB_D0 input func */
  {247U, 3U},
  /* INMUX settings for pad PORT248:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN3_9 input func */
  {248U, 1U},
  /* GTM_TIM0_IN3_9 input func */
  {248U, 2U},
  /* M_CAN_1_CAN00_RXDE input func */
  {248U, 3U},
  /* EMIOS_EMIOS_20 input func */
  {248U, 4U},
  /* EMIOS_EMIOS_17 input func */
  {248U, 5U},
  /* SENT_SENT_SENT14C input func */
  {248U, 7U},
  /* DSPI2_DSPI2_SCK input func */
  {248U, 10U},
  /* SPORTB_SPORTB_D1 input func */
  {248U, 15U},
  /* GTM_TOUT29 input func */
  {248U, 8U},
  /* DSPI20_DSPI20_PCS7 input func */
  {248U, 11U},
  /* LINFLEX8_LIN8_TX input func */
  {248U, 12U},
  /* DSPI8_DSPI8_SOUT input func */
  {248U, 13U},
  /* ACMP3_EVADC_FC3BFLOUT input func */
  {248U, 14U},
  /* SPORTB_SPORTB_D1 input func */
  {248U, 15U},
  /* INMUX settings for pad PORT249:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN4_7 input func */
  {249U, 1U},
  /* GTM_TIM0_IN4_7 input func */
  {249U, 2U},
  /* LINFLEX2_LIN2_RX input func */
  {249U, 3U},
  /* DSPI2_DSPI2_SINE input func */
  {249U, 4U},
  /* FCCU_FCCU_EIN input func */
  {249U, 12U},
  /* GTM_TOUT30 input func */
  {249U, 6U},
  /* LINFLEX2_LIN2_TX input func */
  {249U, 7U},
  /* DSPI2_DSPI2_SOUT input func */
  {249U, 8U},
  /* DSPI20_DSPI20_PCS2 input func */
  {249U, 9U},
  /* M_CAN_1_CAN00_TXD input func */
  {249U, 10U},
  /* EMIOS_EMIOS_19 input func */
  {249U, 11U},
  /* FCCU_FCCU_EOUT input func */
  {249U, 12U},
  /* SPORTB_SPORTB_TDV input func */
  {249U, 13U},
  /* INMUX settings for pad PORT250:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN1_9 input func */
  {250U, 1U},
  /* GTM_TIM0_IN1_9 input func */
  {250U, 2U},
  /* DSPI2_DSPI2_SCK input func */
  {250U, 9U},
  /* SPORTB_SPORTB_FS input func */
  {250U, 14U},
  /* PWM_PWM0_IN input func */
  {250U, 15U},
  /* GTM_TOUT31 input func */
  {250U, 4U},
  /* LINFLEX2_LIN2_TX input func */
  {250U, 5U},
  /* DSPI2_DSPI2_SOUT input func */
  {250U, 6U},
  /* DSPI20_DSPI20_PCS1 input func */
  {250U, 7U},
  /* M_CAN_2_CAN01_TXD input func */
  {250U, 10U},
  /* LINFLEX0_LIN0_TX input func */
  {250U, 11U},
  /* DSPI10_DSPI10_SOUT input func */
  {250U, 12U},
  /* EMIOS_EMIOS_18 input func */
  {250U, 13U},
  /* SPORTB_SPORTB_FS input func */
  {250U, 14U},
  /* PWM_PWM0_OUT input func */
  {250U, 15U},
  /* INMUX settings for pad PORT251:      {INMUX reg, PADSEL val} */
  /* GTM_TIM4_IN4_14 input func */
  {251U, 1U},
  /* GTM_TIM1_IN0_9 input func */
  {251U, 2U},
  /* GTM_TIM0_IN0_9 input func */
  {251U, 3U},
  /* DSPI20_DSPI20_PCSA input func */
  {251U, 4U},
  /* M_CAN_2_CAN01_RXDD input func */
  {251U, 6U},
  /* LINFLEX0_LIN0_RX input func */
  {251U, 7U},
  /* DSPI10_DSPI10_SIND input func */
  {251U, 8U},
  /* DSPI1_DSPI1_PCS0 input func */
  {251U, 13U},
  /* FCCU_FCCU_EIN input func */
  {251U, 0U},
  /* GTM_TOUT32 input func */
  {251U, 9U},
  /* DSPI17_DSPI17_PCS6 input func */
  {251U, 10U},
  /* DSPI20_DSPI20_PCS0 input func */
  {251U, 11U},
  /* DSPI1_DSPI1_PCS0 input func */
  {251U, 13U},
  /* PSI5S_PSI5S_CLK input func */
  {251U, 14U},
  /* EMIOS_EMIOS_17 input func */
  {251U, 15U},
  /* FCCU_FCCU_EOUT input func */
  {251U, 0U},
  /* INMUX settings for pad PORT252:      {INMUX reg, PADSEL val} */
  /* GTM_TIM1_IN2_8 input func */
  {252U, 1U},
  /* GTM_TIM0_IN2_8 input func */
  {252U, 2U},
  /* DSPI20_DSPI20_SCKA input func */
  {252U, 3U},
  /* DSPI1_DSPI1_SCK input func */
  {252U, 6U},
  /* PWM_PWM1_IN input func */
  {252U, 10U},
  /* GTM_TOUT33 input func */
  {252U, 4U},
  /* EMIOS_EMIOS_16 input func */
  {252U, 9U},
  /* PWM_PWM1_OUT input func */
  {252U, 10U},
  /* INMUX settings for pad PORT253:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN0_6 input func */
  {253U, 1U},
  /* GTM_TIM2_IN0_6 input func */
  {253U, 2U},
  /* DSPI20_DSPI20_SINA input func */
  {253U, 3U},
  /* M_CAN_1_CAN00_RXDD input func */
  {253U, 4U},
  /* DSPI1_DSPI1_SCK input func */
  {253U, 11U},
  /* GTM_TOUT34 input func */
  {253U, 6U},
  /* LINFLEX1_LIN1_TX input func */
  {253U, 7U},
  /* DSPI1_DSPI1_SOUT input func */
  {253U, 8U},
  /* DSPI20_DSPI20_SOUT input func */
  {253U, 9U},
  /* M_CAN_11_CAN22_TXD input func */
  {253U, 12U},
  /* EMIOS_EMIOS_7 input func */
  {253U, 14U},
  /* INMUX settings for pad PORT254:      {INMUX reg, PADSEL val} */
  /* GTM_TIM3_IN1_5 input func */
  {254U, 1U},
  /* GTM_TIM2_IN1_5 input func */
  {254U, 2U},
  /* LINFLEX1_LIN1_RX input func */
  {254U, 3U},
  /* DSPI1_DSPI1_SINF input func */
  {254U, 4U},
  /* DSPI20_DSPI20_SINA input func */
  {254U, 6U},
  /* M_CAN_11_CAN22_RXDA input func */
  {254U, 8U},
  /* GTM_TOUT35 input func */
  {254U, 9U},
  /* LINFLEX1_LIN1_TX input func */
  {254U, 10U},
  /* DSPI1_DSPI1_SOUT input func */
  {254U, 11U},
  /* DSPI20_DSPI20_SOUT input func */
  {254U, 12U},
  /* DSPI18_DSPI18_PCS6 input func */
  {254U, 13U},
  /* M_CAN_1_CAN00_TXD input func */
  {254U, 14U},
  /* EMIOS_EMIOS_6 input func */
  {254U, 15U},
  /* INMUX settings for pad PORT255:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN0_8 input func */
  {255U, 1U},
  /* GTM_TIM4_IN5_14 input func */
  {255U, 2U},
  /* GTM_TIM2_IN0_8 input func */
  {255U, 3U},
  /* DSPI18_DSPI18_SCKD input func */
  {255U, 4U},
  /* PWM_PWM2_IN input func */
  {255U, 10U},
  /* GTM_TOUT143 input func */
  {255U, 6U},
  /* EMIOS_EMIOS_4 input func */
  {255U, 8U},
  /* PWM_PWM2_OUT input func */
  {255U, 10U},
  /* INMUX settings for pad PORT256:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN1_9 input func */
  {256U, 1U},
  /* GTM_TIM4_IN6_12 input func */
  {256U, 2U},
  /* GTM_TIM2_IN1_7 input func */
  {256U, 3U},
  /* GTM_TOUT144 input func */
  {256U, 5U},
  /* EMIOS_EMIOS_5 input func */
  {256U, 7U},
  /* INMUX settings for pad PORT257:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN3_9 input func */
  {257U, 1U},
  /* GTM_TIM3_IN4_12 input func */
  {257U, 2U},
  /* GTM_TIM2_IN3_9 input func */
  {257U, 3U},
  /* PWM_PWM3_IN input func */
  {257U, 10U},
  /* GTM_TOUT146 input func */
  {257U, 4U},
  /* LINFLEX4_LIN4_TX input func */
  {257U, 5U},
  /* DSPI4_DSPI4_SOUT input func */
  {257U, 6U},
  /* M_CAN_1_CAN00_TXD input func */
  {257U, 7U},
  /* M_CAN_9_CAN20_TXD input func */
  {257U, 8U},
  /* EMIOS_EMIOS_20 input func */
  {257U, 9U},
  /* PWM_PWM3_OUT input func */
  {257U, 10U},
  /* INMUX settings for pad PORT258:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN4_9 input func */
  {258U, 1U},
  /* GTM_TIM3_IN5_13 input func */
  {258U, 2U},
  /* GTM_TIM2_IN4_8 input func */
  {258U, 3U},
  /* LINFLEX4_LIN4_RX input func */
  {258U, 4U},
  /* DSPI4_DSPI4_SINB input func */
  {258U, 5U},
  /* M_CAN_1_CAN00_RXDG input func */
  {258U, 6U},
  /* M_CAN_9_CAN20_RXDC input func */
  {258U, 7U},
  /* GTM_TOUT147 input func */
  {258U, 8U},
  /* EMIOS_EMIOS_0 input func */
  {258U, 9U},
  /* INMUX settings for pad PORT259:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN5_10 input func */
  {259U, 1U},
  /* GTM_TIM3_IN6_13 input func */
  {259U, 2U},
  /* GTM_TIM2_IN5_9 input func */
  {259U, 3U},
  /* DSPI4_DSPI4_SCK input func */
  {259U, 6U},
  /* GTM_TOUT148 input func */
  {259U, 4U},
  /* EMIOS_EMIOS_1 input func */
  {259U, 8U},
  /* INMUX settings for pad PORT260:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN6_10 input func */
  {260U, 1U},
  /* GTM_TIM3_IN7_12 input func */
  {260U, 2U},
  /* GTM_TIM2_IN6_8 input func */
  {260U, 3U},
  /* DSPI18_DSPI18_SIND input func */
  {260U, 4U},
  /* DSPI4_DSPI4_PCS0 input func */
  {260U, 7U},
  /* GTM_TOUT149 input func */
  {260U, 5U},
  /* DSPI4_DSPI4_PCS0 input func */
  {260U, 7U},
  /* DSPI18_DSPI18_SOUT input func */
  {260U, 8U},
  /* ACMP6_EVADC_FC6BFLOUT input func */
  {260U, 9U},
  /* EMIOS_EMIOS_2 input func */
  {260U, 10U},
  /* INMUX settings for pad PORT261:      {INMUX reg, PADSEL val} */
  /* GTM_TIM5_IN7_9 input func */
  {261U, 1U},
  /* GTM_TIM4_IN7_12 input func */
  {261U, 2U},
  /* GTM_TIM2_IN7_9 input func */
  {261U, 3U},
  /* DSPI18_DSPI18_SIND input func */
  {261U, 4U},
  /* LINFLEX8_LIN8_RX input func */
  {261U, 5U},
  /* DSPI8_DSPI8_SINE input func */
  {261U, 6U},
  /* GTM_TOUT150 input func */
  {261U, 7U},
  /* LINFLEX8_LIN8_TX input func */
  {261U, 8U},
  /* DSPI8_DSPI8_SOUT input func */
  {261U, 9U},
  /* DSPI18_DSPI18_SOUT input func */
  {261U, 10U},
  /* ACMP7_EVADC_FC7BFLOUT input func */
  {261U, 11U},
  /* EMIOS_EMIOS_3 input func */
  {261U, 12U},
  /* INMUX settings for pad PORT262:      {INMUX reg, PADSEL val} */
  /* GPIO_AN24_P40.0 input func */
  {262U, 0U},
  /* GPIO_AN24_P40.0 input func */
  {262U, 0U},
  /* SENT_SENT_SENT0A input func */
  {262U, 1U},
  /* EMIOS_EMIOS_3 input func */
  {262U, 2U},
  /* INMUX settings for pad PORT263:      {INMUX reg, PADSEL val} */
  /* GPIO_AN25_P40.1 input func */
  {263U, 0U},
  /* GPIO_AN25_P40.1 input func */
  {263U, 0U},
  /* SENT_SENT_SENT1A input func */
  {263U, 1U},
  /* EMIOS_EMIOS_4 input func */
  {263U, 2U},
  /* INMUX settings for pad PORT264:      {INMUX reg, PADSEL val} */
  /* GPIO_AN17_P40.10 input func */
  {264U, 0U},
  /* GPIO_AN17_P40.10 input func */
  {264U, 0U},
  /* SENT_SENT_SENT10A input func */
  {264U, 1U},
  /* INMUX settings for pad PORT265:      {INMUX reg, PADSEL val} */
  /* GPIO_AN18_P40.11 input func */
  {265U, 0U},
  /* GPIO_AN18_P40.11 input func */
  {265U, 0U},
  /* SENT_SENT_SENT11A input func */
  {265U, 1U},
  /* INMUX settings for pad PORT266:      {INMUX reg, PADSEL val} */
  /* GPIO_AN19_P40.12 input func */
  {266U, 0U},
  /* GPIO_AN19_P40.12 input func */
  {266U, 0U},
  /* SENT_SENT_SENT12A input func */
  {266U, 1U},
  /* INMUX settings for pad PORT267:      {INMUX reg, PADSEL val} */
  /* GPIO_AN28_P40.13 input func */
  {267U, 0U},
  /* GPIO_AN28_P40.13 input func */
  {267U, 0U},
  /* SENT_SENT_SENT13A input func */
  {267U, 1U},
  /* INMUX settings for pad PORT268:      {INMUX reg, PADSEL val} */
  /* GPIO_AN29_P40.14 input func */
  {268U, 0U},
  /* GPIO_AN29_P40.14 input func */
  {268U, 0U},
  /* SENT_SENT_SENT14A input func */
  {268U, 1U},
  /* INMUX settings for pad PORT269:      {INMUX reg, PADSEL val} */
  /* GPIO_AN67_P40.15 input func */
  {269U, 0U},
  /* GPIO_AN67_P40.15 input func */
  {269U, 0U},
  /* SENT_SENT_SENT15A input func */
  {269U, 1U},
  /* INMUX settings for pad PORT270:      {INMUX reg, PADSEL val} */
  /* GPIO_AN26_P40.2 input func */
  {270U, 0U},
  /* GPIO_AN26_P40.2 input func */
  {270U, 0U},
  /* SENT_SENT_SENT2A input func */
  {270U, 1U},
  /* EMIOS_EMIOS_4 input func */
  {270U, 2U},
  /* INMUX settings for pad PORT271:      {INMUX reg, PADSEL val} */
  /* GPIO_AN27_P40.3 input func */
  {271U, 0U},
  /* GPIO_AN27_P40.3 input func */
  {271U, 0U},
  /* SENT_SENT_SENT3A input func */
  {271U, 1U},
  /* EMIOS_EMIOS_5 input func */
  {271U, 2U},
  /* INMUX settings for pad PORT272:      {INMUX reg, PADSEL val} */
  /* GPIO_AN32_P40.4 input func */
  {272U, 0U},
  /* GPIO_AN32_P40.4 input func */
  {272U, 0U},
  /* SENT_SENT_SENT4A input func */
  {272U, 1U},
  /* EMIOS_EMIOS_5 input func */
  {272U, 2U},
  /* INMUX settings for pad PORT273:      {INMUX reg, PADSEL val} */
  /* GPIO_AN33_P40.5 input func */
  {273U, 0U},
  /* GPIO_AN33_P40.5 input func */
  {273U, 0U},
  /* SENT_SENT_SENT5A input func */
  {273U, 1U},
  /* EMIOS_EMIOS_17 input func */
  {273U, 2U},
  /* INMUX settings for pad PORT274:      {INMUX reg, PADSEL val} */
  /* GPIO_AN36_P40.6 input func */
  {274U, 0U},
  /* GPIO_AN36_P40.6 input func */
  {274U, 0U},
  /* SENT_SENT_SENT6A input func */
  {274U, 1U},
  /* EMIOS_EMIOS_18 input func */
  {274U, 2U},
  /* INMUX settings for pad PORT275:      {INMUX reg, PADSEL val} */
  /* GPIO_AN37_P40.7 input func */
  {275U, 0U},
  /* GPIO_AN37_P40.7 input func */
  {275U, 0U},
  /* SENT_SENT_SENT7A input func */
  {275U, 1U},
  /* EMIOS_EMIOS_18 input func */
  {275U, 2U},
  /* INMUX settings for pad PORT276:      {INMUX reg, PADSEL val} */
  /* GPIO_AN38_P40.8 input func */
  {276U, 0U},
  /* GPIO_AN38_P40.8 input func */
  {276U, 0U},
  /* SENT_SENT_SENT8A input func */
  {276U, 1U},
  /* EMIOS_EMIOS_19 input func */
  {276U, 2U},
  /* INMUX settings for pad PORT277:      {INMUX reg, PADSEL val} */
  /* GPIO_AN39_P40.9 input func */
  {277U, 0U},
  /* GPIO_AN39_P40.9 input func */
  {277U, 0U},
  /* SENT_SENT_SENT9A input func */
  {277U, 1U},
  /* EMIOS_EMIOS_19 input func */
  {277U, 2U},
  /* INMUX settings for pad PORT278:      {INMUX reg, PADSEL val} */
  /* GPIO_AN68_P41.0 input func */
  {278U, 0U},
  /* GPIO_AN68_P41.0 input func */
  {278U, 0U},
  /* SENT_SENT_SENT16A input func */
  {278U, 1U},
  /* INMUX settings for pad PORT279:      {INMUX reg, PADSEL val} */
  /* GPIO_AN69_P41.1 input func */
  {279U, 0U},
  /* GPIO_AN69_P41.1 input func */
  {279U, 0U},
  /* SENT_SENT_SENT17A input func */
  {279U, 1U},
  /* INMUX settings for pad PORT280:      {INMUX reg, PADSEL val} */
  /* GPIO_AN70_P41.2 input func */
  {280U, 0U},
  /* GPIO_AN70_P41.2 input func */
  {280U, 0U},
  /* SENT_SENT_SENT18A input func */
  {280U, 1U},
  /* INMUX settings for pad PORT281:      {INMUX reg, PADSEL val} */
  /* GPIO_AN71_P41.3 input func */
  {281U, 0U},
  /* GPIO_AN71_P41.3 input func */
  {281U, 0U},
  /* SENT_SENT_SENT19A input func */
  {281U, 1U},
  /* INMUX settings for pad PORT282:      {INMUX reg, PADSEL val} */
  /* GPIO_AN54_P41.4 input func */
  {282U, 0U},
  /* GPIO_AN54_P41.4 input func */
  {282U, 0U},
  /* SENT_SENT_SENT20A input func */
  {282U, 1U},
  /* INMUX settings for pad PORT283:      {INMUX reg, PADSEL val} */
  /* GPIO_AN55_P41.5 input func */
  {283U, 0U},
  /* GPIO_AN55_P41.5 input func */
  {283U, 0U},
  /* SENT_SENT_SENT21A input func */
  {283U, 1U},
  /* INMUX settings for pad PORT284:      {INMUX reg, PADSEL val} */
  /* GPIO_AN62_P41.6 input func */
  {284U, 0U},
  /* GPIO_AN62_P41.6 input func */
  {284U, 0U},
  /* SENT_SENT_SENT22A input func */
  {284U, 1U},
  /* INMUX settings for pad PORT285:      {INMUX reg, PADSEL val} */
  /* GPIO_AN63_P41.7 input func */
  {285U, 0U},
  /* GPIO_AN63_P41.7 input func */
  {285U, 0U},
  /* SENT_SENT_SENT23A input func */
  {285U, 1U},
  /* INMUX settings for pad PORT286:      {INMUX reg, PADSEL val} */
  /* GPIO_AN64_P41.8 input func */
  {286U, 0U},
  /* GPIO_AN64_P41.8 input func */
  {286U, 0U},
  /* SENT_SENT_SENT24A input func */
  {286U, 1U},
  /* INMUX settings for pad PORT287:      {INMUX reg, PADSEL val} */
  /* GPIO_AN0 input func */
  {287U, 0U},
  /* GPIO_AN0 input func */
  {287U, 0U},
  /* INMUX settings for pad PORT288:      {INMUX reg, PADSEL val} */
  /* GPIO_AN1 input func */
  {288U, 0U},
  /* GPIO_AN1 input func */
  {288U, 0U},
  /* INMUX settings for pad PORT289:      {INMUX reg, PADSEL val} */
  /* GPIO_AN2 input func */
  {289U, 0U},
  /* GPIO_AN2 input func */
  {289U, 0U},
  /* INMUX settings for pad PORT290:      {INMUX reg, PADSEL val} */
  /* GPIO_AN3 input func */
  {290U, 0U},
  /* GPIO_AN3 input func */
  {290U, 0U},
  /* INMUX settings for pad PORT291:      {INMUX reg, PADSEL val} */
  /* GPIO_AN4 input func */
  {291U, 0U},
  /* GPIO_AN4 input func */
  {291U, 0U},
  /* INMUX settings for pad PORT292:      {INMUX reg, PADSEL val} */
  /* GPIO_AN5 input func */
  {292U, 0U},
  /* GPIO_AN5 input func */
  {292U, 0U},
  /* INMUX settings for pad PORT293:      {INMUX reg, PADSEL val} */
  /* GPIO_AN6 input func */
  {293U, 0U},
  /* GPIO_AN6 input func */
  {293U, 0U},
  /* INMUX settings for pad PORT294:      {INMUX reg, PADSEL val} */
  /* GPIO_AN7 input func */
  {294U, 0U},
  /* GPIO_AN7 input func */
  {294U, 0U},
  /* INMUX settings for pad PORT295:      {INMUX reg, PADSEL val} */
  /* GPIO_AN8 input func */
  {295U, 0U},
  /* GPIO_AN8 input func */
  {295U, 0U},
  /* INMUX settings for pad PORT296:      {INMUX reg, PADSEL val} */
  /* GPIO_AN9 input func */
  {296U, 0U},
  /* GPIO_AN9 input func */
  {296U, 0U},
  /* INMUX settings for pad PORT297:      {INMUX reg, PADSEL val} */
  /* GPIO_AN10 input func */
  {297U, 0U},
  /* GPIO_AN10 input func */
  {297U, 0U},
  /* INMUX settings for pad PORT298:      {INMUX reg, PADSEL val} */
  /* GPIO_AN11 input func */
  {298U, 0U},
  /* GPIO_AN11 input func */
  {298U, 0U},
  /* INMUX settings for pad PORT299:      {INMUX reg, PADSEL val} */
  /* GPIO_AN12 input func */
  {299U, 0U},
  /* GPIO_AN12 input func */
  {299U, 0U},
  /* INMUX settings for pad PORT300:      {INMUX reg, PADSEL val} */
  /* GPIO_AN13 input func */
  {300U, 0U},
  /* GPIO_AN13 input func */
  {300U, 0U},
  /* INMUX settings for pad PORT301:      {INMUX reg, PADSEL val} */
  /* GPIO_AN14 input func */
  {301U, 0U},
  /* GPIO_AN14 input func */
  {301U, 0U},
  /* INMUX settings for pad PORT302:      {INMUX reg, PADSEL val} */
  /* GPIO_AN15 input func */
  {302U, 0U},
  /* GPIO_AN15 input func */
  {302U, 0U},
  /* INMUX settings for pad PORT303:      {INMUX reg, PADSEL val} */
  /* GPIO_AN16 input func */
  {303U, 0U},
  /* GPIO_AN16 input func */
  {303U, 0U},
  /* INMUX settings for pad PORT304:      {INMUX reg, PADSEL val} */
  /* GPIO_AN20 input func */
  {304U, 0U},
  /* GPIO_AN20 input func */
  {304U, 0U},
  /* INMUX settings for pad PORT305:      {INMUX reg, PADSEL val} */
  /* GPIO_AN21 input func */
  {305U, 0U},
  /* GPIO_AN21 input func */
  {305U, 0U},
  /* INMUX settings for pad PORT306:      {INMUX reg, PADSEL val} */
  /* GPIO_AN22 input func */
  {306U, 0U},
  /* GPIO_AN22 input func */
  {306U, 0U},
  /* INMUX settings for pad PORT307:      {INMUX reg, PADSEL val} */
  /* GPIO_AN23 input func */
  {307U, 0U},
  /* GPIO_AN23 input func */
  {307U, 0U},
  /* INMUX settings for pad PORT308:      {INMUX reg, PADSEL val} */
  /* GPIO_AN30 input func */
  {308U, 0U},
  /* GPIO_AN30 input func */
  {308U, 0U},
  /* INMUX settings for pad PORT309:      {INMUX reg, PADSEL val} */
  /* GPIO_AN31 input func */
  {309U, 0U},
  /* GPIO_AN31 input func */
  {309U, 0U},
  /* INMUX settings for pad PORT310:      {INMUX reg, PADSEL val} */
  /* GPIO_AN34 input func */
  {310U, 0U},
  /* GPIO_AN34 input func */
  {310U, 0U},
  /* INMUX settings for pad PORT311:      {INMUX reg, PADSEL val} */
  /* GPIO_AN35 input func */
  {311U, 0U},
  /* GPIO_AN35 input func */
  {311U, 0U},
  /* INMUX settings for pad PORT312:      {INMUX reg, PADSEL val} */
  /* GPIO_AN40 input func */
  {312U, 0U},
  /* GPIO_AN40 input func */
  {312U, 0U},
  /* INMUX settings for pad PORT313:      {INMUX reg, PADSEL val} */
  /* GPIO_AN41 input func */
  {313U, 0U},
  /* GPIO_AN41 input func */
  {313U, 0U},
  /* INMUX settings for pad PORT314:      {INMUX reg, PADSEL val} */
  /* GPIO_AN42 input func */
  {314U, 0U},
  /* GPIO_AN42 input func */
  {314U, 0U},
  /* INMUX settings for pad PORT315:      {INMUX reg, PADSEL val} */
  /* GPIO_AN43 input func */
  {315U, 0U},
  /* GPIO_AN43 input func */
  {315U, 0U},
  /* INMUX settings for pad PORT316:      {INMUX reg, PADSEL val} */
  /* GPIO_AN44 input func */
  {316U, 0U},
  /* GPIO_AN44 input func */
  {316U, 0U},
  /* INMUX settings for pad PORT317:      {INMUX reg, PADSEL val} */
  /* GPIO_AN45 input func */
  {317U, 0U},
  /* GPIO_AN45 input func */
  {317U, 0U},
  /* INMUX settings for pad PORT318:      {INMUX reg, PADSEL val} */
  /* GPIO_AN46 input func */
  {318U, 0U},
  /* GPIO_AN46 input func */
  {318U, 0U},
  /* INMUX settings for pad PORT319:      {INMUX reg, PADSEL val} */
  /* GPIO_AN47 input func */
  {319U, 0U},
  /* GPIO_AN47 input func */
  {319U, 0U},
  /* INMUX settings for pad PORT320:      {INMUX reg, PADSEL val} */
  /* GPIO_AN48 input func */
  {320U, 0U},
  /* GPIO_AN48 input func */
  {320U, 0U},
  /* INMUX settings for pad PORT321:      {INMUX reg, PADSEL val} */
  /* GPIO_AN49 input func */
  {321U, 0U},
  /* GPIO_AN49 input func */
  {321U, 0U},
  /* INMUX settings for pad PORT322:      {INMUX reg, PADSEL val} */
  /* GPIO_AN50 input func */
  {322U, 0U},
  /* GPIO_AN50 input func */
  {322U, 0U},
  /* INMUX settings for pad PORT323:      {INMUX reg, PADSEL val} */
  /* GPIO_AN51 input func */
  {323U, 0U},
  /* GPIO_AN51 input func */
  {323U, 0U},
  /* INMUX settings for pad PORT324:      {INMUX reg, PADSEL val} */
  /* GPIO_AN52 input func */
  {324U, 0U},
  /* GPIO_AN52 input func */
  {324U, 0U},
  /* INMUX settings for pad PORT325:      {INMUX reg, PADSEL val} */
  /* GPIO_AN53 input func */
  {325U, 0U},
  /* GPIO_AN53 input func */
  {325U, 0U},
  /* INMUX settings for pad PORT326:      {INMUX reg, PADSEL val} */
  /* GPIO_AN56 input func */
  {326U, 0U},
  /* GPIO_AN56 input func */
  {326U, 0U},
  /* INMUX settings for pad PORT327:      {INMUX reg, PADSEL val} */
  /* GPIO_AN57 input func */
  {327U, 0U},
  /* GPIO_AN57 input func */
  {327U, 0U},
  /* INMUX settings for pad PORT328:      {INMUX reg, PADSEL val} */
  /* GPIO_AN58 input func */
  {328U, 0U},
  /* GPIO_AN58 input func */
  {328U, 0U},
  /* INMUX settings for pad PORT329:      {INMUX reg, PADSEL val} */
  /* GPIO_AN59 input func */
  {329U, 0U},
  /* GPIO_AN59 input func */
  {329U, 0U},
  /* INMUX settings for pad PORT330:      {INMUX reg, PADSEL val} */
  /* GPIO_AN60 input func */
  {330U, 0U},
  /* GPIO_AN60 input func */
  {330U, 0U},
  /* INMUX settings for pad PORT331:      {INMUX reg, PADSEL val} */
  /* GPIO_AN61 input func */
  {331U, 0U},
  /* GPIO_AN61 input func */
  {331U, 0U},
  /* INMUX settings for pad PORT332:      {INMUX reg, PADSEL val} */
  /* GPIO_AN65 input func */
  {332U, 0U},
  /* GPIO_AN65 input func */
  {332U, 0U},
  /* INMUX settings for pad PORT333:      {INMUX reg, PADSEL val} */
  /* GPIO_AN66 input func */
  {333U, 0U},
  /* GPIO_AN66 input func */
  {333U, 0U},
  /* INMUX settings for pad PORT334:      {INMUX reg, PADSEL val} */
  /* GPIO_AN72 input func */
  {334U, 0U},
  /* GPIO_AN72 input func */
  {334U, 0U},
  /* INMUX settings for pad PORT335:      {INMUX reg, PADSEL val} */
  /* GPIO_AN73 input func */
  {335U, 0U},
  /* GPIO_AN73 input func */
  {335U, 0U}
[!ENDVAR!] 



 


[!VAR "INPUT_INDEX_1"!] 
  /* Index to address the input settings for pad 0*/
  (uint16)1,
  /* Index to address the input settings for pad 1*/
  (uint16)15,
  /* Index to address the input settings for pad 2*/
  (uint16)31,
  /* Index to address the input settings for pad 3*/
  (uint16)43,
  /* Index to address the input settings for pad 4*/
  (uint16)60,
  /* Index to address the input settings for pad 5*/
  (uint16)76,
  /* Index to address the input settings for pad 6*/
  (uint16)94,
  /* Index to address the input settings for pad 7*/
  (uint16)109,
  /* Index to address the input settings for pad 8*/
  (uint16)124,
  /* Index to address the input settings for pad 9*/
  (uint16)139,
  /* Index to address the input settings for pad 10*/
  (uint16)153,
  /* Index to address the input settings for pad 11*/
  (uint16)162,
  /* Index to address the input settings for pad 12*/
  (uint16)170,
  /* Index to address the input settings for pad 13*/
  (uint16)179,
  /* Index to address the input settings for pad 14*/
  (uint16)184,
  /* Index to address the input settings for pad 15*/
  (uint16)189,
  /* Index to address the input settings for pad 16*/
  (uint16)195,
  /* Index to address the input settings for pad 17*/
  (uint16)205,
  /* Index to address the input settings for pad 18*/
  (uint16)214,
  /* Index to address the input settings for pad 19*/
  (uint16)220,
  /* Index to address the input settings for pad 20*/
  (uint16)228,
  /* Index to address the input settings for pad 21*/
  (uint16)237,
  /* Index to address the input settings for pad 22*/
  (uint16)246,
  /* Index to address the input settings for pad 23*/
  (uint16)254,
  /* Index to address the input settings for pad 24*/
  (uint16)264,
  /* Index to address the input settings for pad 25*/
  (uint16)278,
  /* Index to address the input settings for pad 26*/
  (uint16)287,
  /* Index to address the input settings for pad 27*/
  (uint16)299,
  /* Index to address the input settings for pad 28*/
  (uint16)312,
  /* Index to address the input settings for pad 29*/
  (uint16)321,
  /* Index to address the input settings for pad 30*/
  (uint16)332,
  /* Index to address the input settings for pad 31*/
  (uint16)339,
  /* Index to address the input settings for pad 32*/
  (uint16)345,
  /* Index to address the input settings for pad 33*/
  (uint16)360,
  /* Index to address the input settings for pad 34*/
  (uint16)371,
  /* Index to address the input settings for pad 35*/
  (uint16)385,
  /* Index to address the input settings for pad 36*/
  (uint16)400,
  /* Index to address the input settings for pad 37*/
  (uint16)416,
  /* Index to address the input settings for pad 38*/
  (uint16)430,
  /* Index to address the input settings for pad 39*/
  (uint16)445,
  /* Index to address the input settings for pad 40*/
  (uint16)458,
  /* Index to address the input settings for pad 41*/
  (uint16)474,
  /* Index to address the input settings for pad 42*/
  (uint16)487,
  /* Index to address the input settings for pad 43*/
  (uint16)498,
  /* Index to address the input settings for pad 44*/
  (uint16)506,
  /* Index to address the input settings for pad 45*/
  (uint16)517,
  /* Index to address the input settings for pad 46*/
  (uint16)528,
  /* Index to address the input settings for pad 47*/
  (uint16)537,
  /* Index to address the input settings for pad 48*/
  (uint16)548,
  /* Index to address the input settings for pad 49*/
  (uint16)560,
  /* Index to address the input settings for pad 50*/
  (uint16)570,
  /* Index to address the input settings for pad 51*/
  (uint16)582,
  /* Index to address the input settings for pad 52*/
  (uint16)592,
  /* Index to address the input settings for pad 53*/
  (uint16)604,
  /* Index to address the input settings for pad 54*/
  (uint16)616,
  /* Index to address the input settings for pad 55*/
  (uint16)631,
  /* Index to address the input settings for pad 56*/
  (uint16)640,
  /* Index to address the input settings for pad 57*/
  (uint16)650,
  /* Index to address the input settings for pad 58*/
  (uint16)658,
  /* Index to address the input settings for pad 59*/
  (uint16)666,
  /* Index to address the input settings for pad 60*/
  (uint16)673,
  /* Index to address the input settings for pad 61*/
  (uint16)681,
  /* Index to address the input settings for pad 62*/
  (uint16)687,
  /* Index to address the input settings for pad 63*/
  (uint16)692,
  /* Index to address the input settings for pad 64*/
  (uint16)704,
  /* Index to address the input settings for pad 65*/
  (uint16)714,
  /* Index to address the input settings for pad 66*/
  (uint16)723,
  /* Index to address the input settings for pad 67*/
  (uint16)733,
  /* Index to address the input settings for pad 68*/
  (uint16)744,
  /* Index to address the input settings for pad 69*/
  (uint16)752,
  /* Index to address the input settings for pad 70*/
  (uint16)763,
  /* Index to address the input settings for pad 71*/
  (uint16)771,
  /* Index to address the input settings for pad 72*/
  (uint16)779,
  /* Index to address the input settings for pad 73*/
  (uint16)790,
  /* Index to address the input settings for pad 74*/
  (uint16)806,
  /* Index to address the input settings for pad 75*/
  (uint16)819,
  /* Index to address the input settings for pad 76*/
  (uint16)834,
  /* Index to address the input settings for pad 77*/
  (uint16)843,
  /* Index to address the input settings for pad 78*/
  (uint16)853,
  /* Index to address the input settings for pad 79*/
  (uint16)860,
  /* Index to address the input settings for pad 80*/
  (uint16)869,
  /* Index to address the input settings for pad 81*/
  (uint16)879,
  /* Index to address the input settings for pad 82*/
  (uint16)889,
  /* Index to address the input settings for pad 83*/
  (uint16)897,
  /* Index to address the input settings for pad 84*/
  (uint16)903,
  /* Index to address the input settings for pad 85*/
  (uint16)909,
  /* Index to address the input settings for pad 86*/
  (uint16)916,
  /* Index to address the input settings for pad 87*/
  (uint16)922,
  /* Index to address the input settings for pad 88*/
  (uint16)927,
  /* Index to address the input settings for pad 89*/
  (uint16)932,
  /* Index to address the input settings for pad 90*/
  (uint16)942,
  /* Index to address the input settings for pad 91*/
  (uint16)951,
  /* Index to address the input settings for pad 92*/
  (uint16)961,
  /* Index to address the input settings for pad 93*/
  (uint16)972,
  /* Index to address the input settings for pad 94*/
  (uint16)979,
  /* Index to address the input settings for pad 95*/
  (uint16)985,
  /* Index to address the input settings for pad 96*/
  (uint16)993,
  /* Index to address the input settings for pad 97*/
  (uint16)1005,
  /* Index to address the input settings for pad 98*/
  (uint16)1018,
  /* Index to address the input settings for pad 99*/
  (uint16)1026,
  /* Index to address the input settings for pad 100*/
  (uint16)1040,
  /* Index to address the input settings for pad 101*/
  (uint16)1047,
  /* Index to address the input settings for pad 102*/
  (uint16)1056,
  /* Index to address the input settings for pad 103*/
  (uint16)1066,
  /* Index to address the input settings for pad 104*/
  (uint16)1080,
  /* Index to address the input settings for pad 105*/
  (uint16)1093,
  /* Index to address the input settings for pad 106*/
  (uint16)1105,
  /* Index to address the input settings for pad 107*/
  (uint16)1116,
  /* Index to address the input settings for pad 108*/
  (uint16)1123,
  /* Index to address the input settings for pad 109*/
  (uint16)1132,
  /* Index to address the input settings for pad 110*/
  (uint16)1140,
  /* Index to address the input settings for pad 111*/
  (uint16)1153,
  /* Index to address the input settings for pad 112*/
  (uint16)1165,
  /* Index to address the input settings for pad 113*/
  (uint16)1175,
  /* Index to address the input settings for pad 114*/
  (uint16)1187,
  /* Index to address the input settings for pad 115*/
  (uint16)1199,
  /* Index to address the input settings for pad 116*/
  (uint16)1212,
  /* Index to address the input settings for pad 117*/
  (uint16)1223,
  /* Index to address the input settings for pad 118*/
  (uint16)1236,
  /* Index to address the input settings for pad 119*/
  (uint16)1248,
  /* Index to address the input settings for pad 120*/
  (uint16)1259,
  /* Index to address the input settings for pad 121*/
  (uint16)1266,
  /* Index to address the input settings for pad 122*/
  (uint16)1273,
  /* Index to address the input settings for pad 123*/
  (uint16)1280,
  /* Index to address the input settings for pad 124*/
  (uint16)1286,
  /* Index to address the input settings for pad 125*/
  (uint16)1292,
  /* Index to address the input settings for pad 126*/
  (uint16)1300,
  /* Index to address the input settings for pad 127*/
  (uint16)1307,
  /* Index to address the input settings for pad 128*/
  (uint16)1317,
  /* Index to address the input settings for pad 129*/
  (uint16)1323,
  /* Index to address the input settings for pad 130*/
  (uint16)1324,
  /* Index to address the input settings for pad 131*/
  (uint16)1337,
  /* Index to address the input settings for pad 132*/
  (uint16)1345,
  /* Index to address the input settings for pad 133*/
  (uint16)1360,
  /* Index to address the input settings for pad 134*/
  (uint16)1373,
  /* Index to address the input settings for pad 135*/
  (uint16)1385,
  /* Index to address the input settings for pad 136*/
  (uint16)1398,
  /* Index to address the input settings for pad 137*/
  (uint16)1406,
  /* Index to address the input settings for pad 138*/
  (uint16)1415,
  /* Index to address the input settings for pad 139*/
  (uint16)1425,
  /* Index to address the input settings for pad 140*/
  (uint16)1433,
  /* Index to address the input settings for pad 141*/
  (uint16)1442,
  /* Index to address the input settings for pad 142*/
  (uint16)1450,
  /* Index to address the input settings for pad 143*/
  (uint16)1461,
  /* Index to address the input settings for pad 144*/
  (uint16)1469,
  /* Index to address the input settings for pad 145*/
  (uint16)1476,
  /* Index to address the input settings for pad 146*/
  (uint16)1486,
  /* Index to address the input settings for pad 147*/
  (uint16)1497,
  /* Index to address the input settings for pad 148*/
  (uint16)1509,
  /* Index to address the input settings for pad 149*/
  (uint16)1520,
  /* Index to address the input settings for pad 150*/
  (uint16)1531,
  /* Index to address the input settings for pad 151*/
  (uint16)1540,
  /* Index to address the input settings for pad 152*/
  (uint16)1548,
  /* Index to address the input settings for pad 153*/
  (uint16)1557,
  /* Index to address the input settings for pad 154*/
  (uint16)1565,
  /* Index to address the input settings for pad 155*/
  (uint16)1574,
  /* Index to address the input settings for pad 156*/
  (uint16)1580,
  /* Index to address the input settings for pad 157*/
  (uint16)1587,
  /* Index to address the input settings for pad 158*/
  (uint16)1597,
  /* Index to address the input settings for pad 159*/
  (uint16)1606,
  /* Index to address the input settings for pad 160*/
  (uint16)1613,
  /* Index to address the input settings for pad 161*/
  (uint16)1619,
  /* Index to address the input settings for pad 162*/
  (uint16)1631,
  /* Index to address the input settings for pad 163*/
  (uint16)1640,
  /* Index to address the input settings for pad 164*/
  (uint16)1651,
  /* Index to address the input settings for pad 165*/
  (uint16)1660,
  /* Index to address the input settings for pad 166*/
  (uint16)1670,
  /* Index to address the input settings for pad 167*/
  (uint16)1677,
  /* Index to address the input settings for pad 168*/
  (uint16)1683,
  /* Index to address the input settings for pad 169*/
  (uint16)1687,
  /* Index to address the input settings for pad 170*/
  (uint16)1691,
  /* Index to address the input settings for pad 171*/
  (uint16)1695,
  /* Index to address the input settings for pad 172*/
  (uint16)1699,
  /* Index to address the input settings for pad 173*/
  (uint16)1703,
  /* Index to address the input settings for pad 174*/
  (uint16)1707,
  /* Index to address the input settings for pad 175*/
  (uint16)1711,
  /* Index to address the input settings for pad 176*/
  (uint16)1715,
  /* Index to address the input settings for pad 177*/
  (uint16)1721,
  /* Index to address the input settings for pad 178*/
  (uint16)1727,
  /* Index to address the input settings for pad 179*/
  (uint16)1733,
  /* Index to address the input settings for pad 180*/
  (uint16)1739,
  /* Index to address the input settings for pad 181*/
  (uint16)1745,
  /* Index to address the input settings for pad 182*/
  (uint16)1751,
  /* Index to address the input settings for pad 183*/
  (uint16)1758,
  /* Index to address the input settings for pad 184*/
  (uint16)1764,
  /* Index to address the input settings for pad 185*/
  (uint16)1770,
  /* Index to address the input settings for pad 186*/
  (uint16)1776,
  /* Index to address the input settings for pad 187*/
  (uint16)1782,
  /* Index to address the input settings for pad 188*/
  (uint16)1788,
  /* Index to address the input settings for pad 189*/
  (uint16)1794,
  /* Index to address the input settings for pad 190*/
  (uint16)1800,
  /* Index to address the input settings for pad 191*/
  (uint16)1806,
  /* Index to address the input settings for pad 192*/
  (uint16)1812,
  /* Index to address the input settings for pad 193*/
  (uint16)1820,
  /* Index to address the input settings for pad 194*/
  (uint16)1828,
  /* Index to address the input settings for pad 195*/
  (uint16)1836,
  /* Index to address the input settings for pad 196*/
  (uint16)1844,
  /* Index to address the input settings for pad 197*/
  (uint16)1852,
  /* Index to address the input settings for pad 198*/
  (uint16)1860,
  /* Index to address the input settings for pad 199*/
  (uint16)1868,
  /* Index to address the input settings for pad 200*/
  (uint16)1875,
  /* Index to address the input settings for pad 201*/
  (uint16)1883,
  /* Index to address the input settings for pad 202*/
  (uint16)1891,
  /* Index to address the input settings for pad 203*/
  (uint16)1899,
  /* Index to address the input settings for pad 204*/
  (uint16)1907,
  /* Index to address the input settings for pad 205*/
  (uint16)1915,
  /* Index to address the input settings for pad 206*/
  (uint16)1923,
  /* Index to address the input settings for pad 207*/
  (uint16)1931,
  /* Index to address the input settings for pad 208*/
  (uint16)1938,
  /* Index to address the input settings for pad 209*/
  (uint16)1945,
  /* Index to address the input settings for pad 210*/
  (uint16)1952,
  /* Index to address the input settings for pad 211*/
  (uint16)1959,
  /* Index to address the input settings for pad 212*/
  (uint16)1966,
  /* Index to address the input settings for pad 213*/
  (uint16)1973,
  /* Index to address the input settings for pad 214*/
  (uint16)1980,
  /* Index to address the input settings for pad 215*/
  (uint16)1987,
  /* Index to address the input settings for pad 216*/
  (uint16)1993,
  /* Index to address the input settings for pad 217*/
  (uint16)1999,
  /* Index to address the input settings for pad 218*/
  (uint16)2005,
  /* Index to address the input settings for pad 219*/
  (uint16)2011,
  /* Index to address the input settings for pad 220*/
  (uint16)2017,
  /* Index to address the input settings for pad 221*/
  (uint16)2023,
  /* Index to address the input settings for pad 222*/
  (uint16)2029,
  /* Index to address the input settings for pad 223*/
  (uint16)2034,
  /* Index to address the input settings for pad 224*/
  (uint16)2039,
  /* Index to address the input settings for pad 225*/
  (uint16)2043,
  /* Index to address the input settings for pad 226*/
  (uint16)2048,
  /* Index to address the input settings for pad 227*/
  (uint16)2053,
  /* Index to address the input settings for pad 228*/
  (uint16)2058,
  /* Index to address the input settings for pad 229*/
  (uint16)2063,
  /* Index to address the input settings for pad 230*/
  (uint16)2068,
  /* Index to address the input settings for pad 231*/
  (uint16)2072,
  /* Index to address the input settings for pad 232*/
  (uint16)2076,
  /* Index to address the input settings for pad 233*/
  (uint16)2080,
  /* Index to address the input settings for pad 234*/
  (uint16)2084,
  /* Index to address the input settings for pad 235*/
  (uint16)2087,
  /* Index to address the input settings for pad 236*/
  (uint16)2097,
  /* Index to address the input settings for pad 237*/
  (uint16)2106,
  /* Index to address the input settings for pad 238*/
  (uint16)2114,
  /* Index to address the input settings for pad 239*/
  (uint16)2123,
  /* Index to address the input settings for pad 240*/
  (uint16)2135,
  /* Index to address the input settings for pad 241*/
  (uint16)2146,
  /* Index to address the input settings for pad 242*/
  (uint16)2159,
  /* Index to address the input settings for pad 243*/
  (uint16)2174,
  /* Index to address the input settings for pad 244*/
  (uint16)2186,
  /* Index to address the input settings for pad 245*/
  (uint16)2197,
  /* Index to address the input settings for pad 246*/
  (uint16)2213,
  /* Index to address the input settings for pad 247*/
  (uint16)2229,
  /* Index to address the input settings for pad 248*/
  (uint16)2246,
  /* Index to address the input settings for pad 249*/
  (uint16)2261,
  /* Index to address the input settings for pad 250*/
  (uint16)2275,
  /* Index to address the input settings for pad 251*/
  (uint16)2291,
  /* Index to address the input settings for pad 252*/
  (uint16)2308,
  /* Index to address the input settings for pad 253*/
  (uint16)2317,
  /* Index to address the input settings for pad 254*/
  (uint16)2329,
  /* Index to address the input settings for pad 255*/
  (uint16)2343,
  /* Index to address the input settings for pad 256*/
  (uint16)2352,
  /* Index to address the input settings for pad 257*/
  (uint16)2358,
  /* Index to address the input settings for pad 258*/
  (uint16)2370,
  /* Index to address the input settings for pad 259*/
  (uint16)2380,
  /* Index to address the input settings for pad 260*/
  (uint16)2387,
  /* Index to address the input settings for pad 261*/
  (uint16)2398,
  /* Index to address the input settings for pad 262*/
  (uint16)2411,
  /* Index to address the input settings for pad 263*/
  (uint16)2414,
  /* Index to address the input settings for pad 264*/
  (uint16)2417,
  /* Index to address the input settings for pad 265*/
  (uint16)2419,
  /* Index to address the input settings for pad 266*/
  (uint16)2421,
  /* Index to address the input settings for pad 267*/
  (uint16)2423,
  /* Index to address the input settings for pad 268*/
  (uint16)2425,
  /* Index to address the input settings for pad 269*/
  (uint16)2427,
  /* Index to address the input settings for pad 270*/
  (uint16)2429,
  /* Index to address the input settings for pad 271*/
  (uint16)2432,
  /* Index to address the input settings for pad 272*/
  (uint16)2435,
  /* Index to address the input settings for pad 273*/
  (uint16)2438,
  /* Index to address the input settings for pad 274*/
  (uint16)2441,
  /* Index to address the input settings for pad 275*/
  (uint16)2444,
  /* Index to address the input settings for pad 276*/
  (uint16)2447,
  /* Index to address the input settings for pad 277*/
  (uint16)2450,
  /* Index to address the input settings for pad 278*/
  (uint16)2453,
  /* Index to address the input settings for pad 279*/
  (uint16)2455,
  /* Index to address the input settings for pad 280*/
  (uint16)2457,
  /* Index to address the input settings for pad 281*/
  (uint16)2459,
  /* Index to address the input settings for pad 282*/
  (uint16)2461,
  /* Index to address the input settings for pad 283*/
  (uint16)2463,
  /* Index to address the input settings for pad 284*/
  (uint16)2465,
  /* Index to address the input settings for pad 285*/
  (uint16)2467,
  /* Index to address the input settings for pad 286*/
  (uint16)2469,
  /* Index to address the input settings for pad 287*/
  (uint16)2471,
  /* Index to address the input settings for pad 288*/
  (uint16)2472,
  /* Index to address the input settings for pad 289*/
  (uint16)2473,
  /* Index to address the input settings for pad 290*/
  (uint16)2474,
  /* Index to address the input settings for pad 291*/
  (uint16)2475,
  /* Index to address the input settings for pad 292*/
  (uint16)2476,
  /* Index to address the input settings for pad 293*/
  (uint16)2477,
  /* Index to address the input settings for pad 294*/
  (uint16)2478,
  /* Index to address the input settings for pad 295*/
  (uint16)2479,
  /* Index to address the input settings for pad 296*/
  (uint16)2480,
  /* Index to address the input settings for pad 297*/
  (uint16)2481,
  /* Index to address the input settings for pad 298*/
  (uint16)2482,
  /* Index to address the input settings for pad 299*/
  (uint16)2483,
  /* Index to address the input settings for pad 300*/
  (uint16)2484,
  /* Index to address the input settings for pad 301*/
  (uint16)2485,
  /* Index to address the input settings for pad 302*/
  (uint16)2486,
  /* Index to address the input settings for pad 303*/
  (uint16)2487,
  /* Index to address the input settings for pad 304*/
  (uint16)2488,
  /* Index to address the input settings for pad 305*/
  (uint16)2489,
  /* Index to address the input settings for pad 306*/
  (uint16)2490,
  /* Index to address the input settings for pad 307*/
  (uint16)2491,
  /* Index to address the input settings for pad 308*/
  (uint16)2492,
  /* Index to address the input settings for pad 309*/
  (uint16)2493,
  /* Index to address the input settings for pad 310*/
  (uint16)2494,
  /* Index to address the input settings for pad 311*/
  (uint16)2495,
  /* Index to address the input settings for pad 312*/
  (uint16)2496,
  /* Index to address the input settings for pad 313*/
  (uint16)2497,
  /* Index to address the input settings for pad 314*/
  (uint16)2498,
  /* Index to address the input settings for pad 315*/
  (uint16)2499,
  /* Index to address the input settings for pad 316*/
  (uint16)2500,
  /* Index to address the input settings for pad 317*/
  (uint16)2501,
  /* Index to address the input settings for pad 318*/
  (uint16)2502,
  /* Index to address the input settings for pad 319*/
  (uint16)2503,
  /* Index to address the input settings for pad 320*/
  (uint16)2504,
  /* Index to address the input settings for pad 321*/
  (uint16)2505,
  /* Index to address the input settings for pad 322*/
  (uint16)2506,
  /* Index to address the input settings for pad 323*/
  (uint16)2507,
  /* Index to address the input settings for pad 324*/
  (uint16)2508,
  /* Index to address the input settings for pad 325*/
  (uint16)2509,
  /* Index to address the input settings for pad 326*/
  (uint16)2510,
  /* Index to address the input settings for pad 327*/
  (uint16)2511,
  /* Index to address the input settings for pad 328*/
  (uint16)2512,
  /* Index to address the input settings for pad 329*/
  (uint16)2513,
  /* Index to address the input settings for pad 330*/
  (uint16)2514,
  /* Index to address the input settings for pad 331*/
  (uint16)2515,
  /* Index to address the input settings for pad 332*/
  (uint16)2516,
  /* Index to address the input settings for pad 333*/
  (uint16)2517,
  /* Index to address the input settings for pad 334*/
  (uint16)2518,
  /* Index to address the input settings for pad 335*/
  (uint16)2519,
  /* Index to address the input settings for pad 336*/
  (uint16)0,
  /* Index to address the input settings for pad 337*/
  (uint16)0,
  /* Index to address the input settings for pad 338*/
  (uint16)0,
  /* Index to address the input settings for pad 339*/
  (uint16)0,
  /* Index to address the input settings for pad 340*/
  (uint16)0,
[!ENDVAR!] 





[!VAR "NUMBER_INDEX_1"!][!//
1241[!//
[!ENDVAR!]


[!ENDIF!][!//avoid multiple inclusion
