;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 210, 10
	SPL 0, <-54
	JMN 0, <-54
	SUB 0, <0
	JMZ -93, #20
	ADD 139, 51
	JMZ -93, #20
	CMP #-12, 110
	SUB 0, 900
	SPL 0, <-54
	SUB @13, 105
	SPL 0, <-54
	SUB @13, 105
	JMZ -73, #29
	SUB @-127, 100
	SUB @13, 105
	SUB @-127, 100
	SUB #162, @200
	JMN 0, <-54
	SUB #162, @200
	JMZ -93, #20
	CMP #9, -2
	SUB 0, 900
	JMZ -93, #20
	SPL 0, <-54
	SUB 0, 900
	SPL 0, <-54
	SUB -0, 0
	SUB @-127, 100
	MOV 12, @80
	MOV 12, @80
	SUB -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	CMP @13, 105
	MOV #931, 201
	MOV #931, 201
	ADD 210, 30
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	SUB 72, @206
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
