# Dynamic Pipeline CPU with 54 Instructions Based on MIPS Architecture

## Description

A simple dynamic pipeline CPU with 54 instructions based on MIPS architecture.



## Environment

- Programming Language: 

    Verilog

- Development Board:

    Xilinx NEXYS 4 DDR

- Design Tools: 

    Vivado 2018.2



