# RISC-V Single Cycle CPU

![Cover Image](cover.jpg)

## Usage

### Play Bad Apple

1. Run `logisim-evolution.jar`

2. Open `32b_single_cycle_cpu.circ` in Logisim

3. Load IMEM and DMEM to the right memory modules. 

4. Enable clock.

### Compile your own program

Working on it...

## Notes

- Only instructions used in `bad_apple.s` is tested. Other instructions are NOT guaranteed to be functional. Will be tested later.

- Can achieve ~300 Hz clock rate on a i7-6700K computer.

## Terms and Conditions

The software [Logisim-evoluion](https://github.com/reds-heig/logisim-evolution) is under [GNU GENERAL PUBLIC LICENSE](https://github.com/reds-heig/logisim-evolution/blob/master/LICENSE.md).

This project is under GNU GENERAL PUBLIC LICENSE. Feel free to redistribute it and/or modify it under the terms of the GNU General Public License.