// Seed: 3973965564
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign id_1 = 1;
  reg id_5;
  wire id_6;
  logic [7:0][1 : ""][(  -1  ) : 1 'b0] id_7;
  wor id_8, id_9;
  if (-1) assign id_1 = 1 == 1 ? id_8 : -1;
  always this <= id_5;
  wire id_10;
  supply1 id_11, id_12;
  if ((id_12)) begin : LABEL_0
    assign id_11 = 1;
    wire id_13, id_14;
  end else wire id_15;
  parameter id_16 = -1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  if (id_4) assign id_3 = id_4;
  else wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
