#ifndef MY_ABC_HERE
#define MY_ABC_HERE
#endif
 
#ifndef __INCmvBoardEnvSpech
#define __INCmvBoardEnvSpech

#include "mvSysHwConfig.h"

#define BD_ID_DATA_START_OFFS			0x0
#define BD_DETECT_SEQ_OFFS			0x0
#define BD_SYS_NUM_OFFS				0x4
#define BD_NAME_OFFS				0x8

#define MV_BOARD_DIMM0_I2C_ADDR			0x56
#define MV_BOARD_DIMM0_I2C_ADDR_TYPE 		ADDR7_BIT
#define MV_BOARD_DIMM1_I2C_ADDR			0x57
#define MV_BOARD_DIMM1_I2C_ADDR_TYPE 		ADDR7_BIT
#define MV_BOARD_DIMM_I2C_CHANNEL		0x0

#define BOARD_ID_BASE				0x0

#define DB_88F78XX0_BP_ID			(BOARD_ID_BASE)
#define RD_78460_SERVER_ID			(DB_88F78XX0_BP_ID + 1)
#define DB_78X60_PCAC_ID			(RD_78460_SERVER_ID + 1)
#define FPGA_88F78XX0_ID			(DB_78X60_PCAC_ID + 1)
#define DB_88F78XX0_BP_REV2_ID		(FPGA_88F78XX0_ID + 1)
#define RD_78460_NAS_ID				(DB_88F78XX0_BP_REV2_ID + 1)
#define DB_78X60_AMC_ID				(RD_78460_NAS_ID + 1)
#define DB_78X60_PCAC_REV2_ID		(DB_78X60_AMC_ID + 1)
#define RD_78460_SERVER_REV2_ID		(DB_78X60_PCAC_REV2_ID + 1)
#define DB_784MP_GP_ID				(RD_78460_SERVER_REV2_ID + 1)
#define RD_78460_CUSTOMER_ID		(DB_784MP_GP_ID+ 1)

#ifdef MY_DEF_HERE
#define SYNO_AXP_4BAY_2BAY		(0xf + 1)
#define SYNO_AXP_2BAY			(SYNO_AXP_4BAY_2BAY + 1)
#define SYNO_AXP_4BAY_RACK		(SYNO_AXP_2BAY + 1)
#define MV_MAX_BOARD_ID			(SYNO_AXP_4BAY_RACK + 1)
#else
#define MV_MAX_BOARD_ID				(RD_78460_CUSTOMER_ID + 1)
#endif

#define INVALID_BAORD_ID			0xFFFFFFFF

#define DB_88F78XX0_MPP0_7			0x11111111
#define DB_88F78XX0_MPP8_15			0x22221111
#define DB_88F78XX0_MPP16_23			0x22222222
 
#define DB_88F78XX0_MPP24_31			0x11040000  
#define DB_88F78XX0_MPP32_39			0x11111111
#define DB_88F78XX0_MPP40_47			0x04221130  
#define DB_88F78XX0_MPP48_55			0x11111110
#define DB_88F78XX0_MPP56_63			0x11111101  
#define DB_88F78XX0_MPP64_67			0x00002111

#define DB_88F78XX0_GPP_OUT_ENA_LOW		(~(BIT26 | BIT27))
#define DB_88F78XX0_GPP_OUT_ENA_MID		(~(BIT16 | BIT15))
#define DB_88F78XX0_GPP_OUT_ENA_HIGH		(~(0x0))

#define DB_88F78XX0_GPP_OUT_VAL_LOW		0x0
#define DB_88F78XX0_GPP_OUT_VAL_MID		BIT15
#define DB_88F78XX0_GPP_OUT_VAL_HIGH		0x0

#define DB_88F78XX0_GPP_POL_LOW			0x0
#define DB_88F78XX0_GPP_POL_MID			0x0
#define DB_88F78XX0_GPP_POL_HIGH		0x0

#define DB_88F78XX0_REV2_MPP0_7			0x11111111
#define DB_88F78XX0_REV2_MPP8_15		0x22221111
#define DB_88F78XX0_REV2_MPP16_23		0x22222222
 
#define DB_88F78XX0_REV2_MPP24_31		0x11040000  
#define DB_88F78XX0_REV2_MPP32_39		0x11111111
#define DB_88F78XX0_REV2_MPP40_47		0x04221130  
#define DB_88F78XX0_REV2_MPP48_55		0x11111113
#define DB_88F78XX0_REV2_MPP56_63		0x11111101  
#define DB_88F78XX0_REV2_MPP64_67		0x00002111

#define DB_88F78XX0_REV2_GPP_OUT_ENA_LOW	(~(BIT26 | BIT27))
#define DB_88F78XX0_REV2_GPP_OUT_ENA_MID	(~(BIT16 | BIT15))
#define DB_88F78XX0_REV2_GPP_OUT_ENA_HIGH	(~(0x0))

#define DB_88F78XX0_REV2_GPP_OUT_VAL_LOW	0x0
#define DB_88F78XX0_REV2_GPP_OUT_VAL_MID	BIT15
#define DB_88F78XX0_REV2_GPP_OUT_VAL_HIGH	0x0

#define DB_88F78XX0_REV2_GPP_POL_LOW		0x0
#define DB_88F78XX0_REV2_GPP_POL_MID		0x0
#define DB_88F78XX0_REV2_GPP_POL_HIGH		0x0

#define RD_78460_NAS_MPP0_7             0x00000000
#define RD_78460_NAS_MPP8_15		0x00000000
#define RD_78460_NAS_MPP16_23		0x33000000
#define RD_78460_NAS_MPP24_31		0x11000000  
#define RD_78460_NAS_MPP32_39		0x11111111
#define RD_78460_NAS_MPP40_47		0x00221100  
#define RD_78460_NAS_MPP48_55		0x00000003
#define RD_78460_NAS_MPP56_63		0x00000000  
#define RD_78460_NAS_MPP64_67		0x00000000

#define RD_78460_NAS_GPP_OUT_ENA_LOW	(~(BIT21))
#define RD_78460_NAS_GPP_OUT_ENA_MID	(~(0x0))
#define RD_78460_NAS_GPP_OUT_ENA_HIGH	(~(0x0))

#define RD_78460_NAS_GPP_OUT_VAL_LOW	(BIT21)
#define RD_78460_NAS_GPP_OUT_VAL_MID	0x0
#define RD_78460_NAS_GPP_OUT_VAL_HIGH	0x0

#define RD_78460_NAS_GPP_POL_LOW		0x0
#define RD_78460_NAS_GPP_POL_MID		0x0
#define RD_78460_NAS_GPP_POL_HIGH		0x0

#define RD_78460_MPP0_7				0x00000000
#define RD_78460_MPP8_15			0x00000000
#define RD_78460_MPP16_23			0x00000000
#define RD_78460_MPP24_31			0x00000000
#define RD_78460_MPP32_39			0x11110000
#define RD_78460_MPP40_47			0x00000000
#define RD_78460_MPP48_55			0x00000000
#define RD_78460_MPP56_63			0x00000000
#define RD_78460_MPP64_67			0x00000000

#define RD_78460_GPP_OUT_ENA_LOW		(~(BIT23 | BIT28 | BIT29 | BIT30 | BIT31))
#define RD_78460_GPP_OUT_ENA_MID		(~(BIT0 | BIT1 | BIT2 | BIT8 | BIT9 | BIT10 | BIT11 | BIT12))
#define RD_78460_GPP_OUT_ENA_HIGH		(~(0x0))

#define RD_78460_GPP_OUT_VAL_LOW		(BIT28 | BIT29 | BIT30 | BIT31)
#define RD_78460_GPP_OUT_VAL_MID		(BIT0)
#define RD_78460_GPP_OUT_VAL_HIGH		0x0

#define RD_78460_GPP_POL_LOW			0x0
 
#define RD_78460_GPP_POL_MID			0x0
#define RD_78460_GPP_POL_HIGH			0x0

#define RD_78460_SERVER_REV2_MPP0_7				0x00000000
#define RD_78460_SERVER_REV2_MPP8_15			0x00000000
#define RD_78460_SERVER_REV2_MPP16_23			0x00000000
#define RD_78460_SERVER_REV2_MPP24_31			0x00000000
#define RD_78460_SERVER_REV2_MPP32_39			0x11110000
#define RD_78460_SERVER_REV2_MPP40_47			0x00000000
#define RD_78460_SERVER_REV2_MPP48_55			0x00000000
#define RD_78460_SERVER_REV2_MPP56_63			0x00000000
#define RD_78460_SERVER_REV2_MPP64_67			0x00000000

#define RD_78460_SERVER_REV2_GPP_OUT_ENA_LOW		(~(BIT23 | BIT28 | BIT29 | BIT30 | BIT31))
#define RD_78460_SERVER_REV2_GPP_OUT_ENA_MID		(~(BIT0 | BIT1 | BIT2 | BIT8 | BIT9 | BIT10 | BIT11 | BIT12))
#define RD_78460_SERVER_REV2_GPP_OUT_ENA_HIGH		(~(0x0))

#define RD_78460_SERVER_REV2_GPP_OUT_VAL_LOW		(BIT28 | BIT29 | BIT30 | BIT31)
#define RD_78460_SERVER_REV2_GPP_OUT_VAL_MID		(BIT0)
#define RD_78460_SERVER_REV2_GPP_OUT_VAL_HIGH		0x0

#define RD_78460_SERVER_REV2_GPP_POL_LOW			0x0
 
#define RD_78460_SERVER_REV2_GPP_POL_MID			0x0
#define RD_78460_SERVER_REV2_GPP_POL_HIGH			0x0

#define DB_78X60_PCAC_MPP0_7			0x00000000
#define DB_78X60_PCAC_MPP8_15			0x00000000
#define DB_78X60_PCAC_MPP16_23			0x00000000
#define DB_78X60_PCAC_MPP24_31			0x11000000
#define DB_78X60_PCAC_MPP32_39			0x11111111
#define DB_78X60_PCAC_MPP40_47			0x00221105
#define DB_78X60_PCAC_MPP48_55			0x00000000
#define DB_78X60_PCAC_MPP56_63			0x00000000
#define DB_78X60_PCAC_MPP64_67			0x00000000

#define DB_78X60_PCAC_GPP_OUT_ENA_LOW		(~(BIT26 | BIT27))
#define DB_78X60_PCAC_GPP_OUT_ENA_MID		(~(BIT16 | BIT21 | BIT22 | BIT23 | BIT24))
#define DB_78X60_PCAC_GPP_OUT_ENA_HIGH		(~(0x0))

#define DB_78X60_PCAC_GPP_OUT_VAL_LOW		0x0
#define DB_78X60_PCAC_GPP_OUT_VAL_MID		0x0
#define DB_78X60_PCAC_GPP_OUT_VAL_HIGH		0x0

#define DB_78X60_PCAC_GPP_POL_LOW		0x0
#define DB_78X60_PCAC_GPP_POL_MID		0x0
#define DB_78X60_PCAC_GPP_POL_HIGH		0x0

#define DB_78X60_PCAC_REV2_MPP0_7			0x00000000
#define DB_78X60_PCAC_REV2_MPP8_15			0x00000000
#define DB_78X60_PCAC_REV2_MPP16_23			0x00000000
#define DB_78X60_PCAC_REV2_MPP24_31			0x11000000
#define DB_78X60_PCAC_REV2_MPP32_39			0x11111111
#define DB_78X60_PCAC_REV2_MPP40_47			0x00221105
#define DB_78X60_PCAC_REV2_MPP48_55			0x00000000
#define DB_78X60_PCAC_REV2_MPP56_63			0x00000000
#define DB_78X60_PCAC_REV2_MPP64_67			0x00000000

#define DB_78X60_PCAC_REV2_GPP_OUT_ENA_LOW		(~(BIT26 | BIT27))
#define DB_78X60_PCAC_REV2_GPP_OUT_ENA_MID		(~(BIT16 | BIT21 | BIT22 | BIT23 | BIT24))
#define DB_78X60_PCAC_REV2_GPP_OUT_ENA_HIGH		(~(0x0))

#define DB_78X60_PCAC_REV2_GPP_OUT_VAL_LOW		0x0
#define DB_78X60_PCAC_REV2_GPP_OUT_VAL_MID		0x0
#define DB_78X60_PCAC_REV2_GPP_OUT_VAL_HIGH		0x0

#define DB_78X60_PCAC_REV2_GPP_POL_LOW		0x0
#define DB_78X60_PCAC_REV2_GPP_POL_MID		0x0
#define DB_78X60_PCAC_REV2_GPP_POL_HIGH		0x0

#define FPGA_88F78XX0_MPP0_7			0x11111111
#define FPGA_88F78XX0_MPP8_15			0x22221111
#define FPGA_88F78XX0_MPP16_23			0x22222222
#define FPGA_88F78XX0_MPP24_31			0x11500000
#define FPGA_88F78XX0_MPP32_39			0x11111111
#define FPGA_88F78XX0_MPP40_47			0x44221133
#define FPGA_88F78XX0_MPP48_55			0x11111111
#define FPGA_88F78XX0_MPP56_63			0x11111111
#define FPGA_88F78XX0_MPP64_67			0x00002111

#define FPGA_88F78XX0_GPP_OUT_ENA_LOW		(BIT26 | BIT27)
#define FPGA_88F78XX0_GPP_OUT_ENA_MID		(BIT16)
#define FPGA_88F78XX0_GPP_OUT_ENA_HIGH		0x0

#define FPGA_88F78XX0_GPP_OUT_VAL_LOW		0x0
#define FPGA_88F78XX0_GPP_OUT_VAL_MID		0x0
#define FPGA_88F78XX0_GPP_OUT_VAL_HIGH		0x0

#define FPGA_88F78XX0_GPP_POL_LOW		0x0
#define FPGA_88F78XX0_GPP_POL_MID		0x0
#define FPGA_88F78XX0_GPP_POL_HIGH		0x0

#define DB_78X60_AMC_MPP0_7			0x11111111
#define DB_78X60_AMC_MPP8_15			0x00001111
#define DB_78X60_AMC_MPP16_23			0x00000000
#define DB_78X60_AMC_MPP24_31			0x00000000
#define DB_78X60_AMC_MPP32_39			0x11110000
#define DB_78X60_AMC_MPP40_47			0x00004000
#define DB_78X60_AMC_MPP48_55			0x00001113
#define DB_78X60_AMC_MPP56_63			0x11111110
#define DB_78X60_AMC_MPP64_67			0x00000111

#define DB_78X60_AMC_GPP_OUT_ENA_LOW		(~(BIT21 | BIT23 | BIT29 | BIT30))
#define DB_78X60_AMC_GPP_OUT_ENA_MID		(~(BIT21 | BIT22 | BIT23 | BIT24))
#define DB_78X60_AMC_GPP_OUT_ENA_HIGH		(~(0x0))

#define DB_78X60_AMC_GPP_OUT_VAL_LOW		0x0
#define DB_78X60_AMC_GPP_OUT_VAL_MID		0x0
#define DB_78X60_AMC_GPP_OUT_VAL_HIGH		0x0

#define DB_78X60_AMC_GPP_POL_LOW		0x0
#define DB_78X60_AMC_GPP_POL_MID		0x0
#define DB_78X60_AMC_GPP_POL_HIGH		0x0

#define RD_78460_GP_MPP0_7			0x00000000
#define RD_78460_GP_MPP8_15			0x00000000
#define RD_78460_GP_MPP16_23		0x33000000
#define RD_78460_GP_MPP24_31		0x11000000
#define RD_78460_GP_MPP32_39		0x11111111
#define RD_78460_GP_MPP40_47		0x00221100
#define RD_78460_GP_MPP48_55		0x00000003
#define RD_78460_GP_MPP56_63		0x00000000
#define RD_78460_GP_MPP64_67		0x00000000

#define RD_78460_GP_GPP_OUT_ENA_LOW	(~(BIT21 | BIT20))
#define RD_78460_GP_GPP_OUT_ENA_MID (~(BIT26 | BIT27))
#define RD_78460_GP_GPP_OUT_ENA_HIGH	(~(0x0))

#define RD_78460_GP_GPP_OUT_VAL_LOW	(BIT21 | BIT20)
#define RD_78460_GP_GPP_OUT_VAL_MID	(BIT26 | BIT27)
#define RD_78460_GP_GPP_OUT_VAL_HIGH	0x0

#define RD_78460_GP_GPP_POL_LOW		0x0
#define RD_78460_GP_GPP_POL_MID		0x0
#define RD_78460_GP_GPP_POL_HIGH	0x0

#define RD_78460_CUSTOMER_MPP0_7             0x00000000
#define RD_78460_CUSTOMER_MPP8_15		0x00000000
#define RD_78460_CUSTOMER_MPP16_23		0x33000000
#define RD_78460_CUSTOMER_MPP24_31		0x11000000  
#define RD_78460_CUSTOMER_MPP32_39		0x11111111
#define RD_78460_CUSTOMER_MPP40_47		0x00221100  
#define RD_78460_CUSTOMER_MPP48_55		0x00000003
#define RD_78460_CUSTOMER_MPP56_63		0x00000000  
#define RD_78460_CUSTOMER_MPP64_67		0x00000000

#define RD_78460_CUSTOMER_GPP_OUT_ENA_LOW	(~(BIT21))
#define RD_78460_CUSTOMER_GPP_OUT_ENA_MID	(~(0x0))
#define RD_78460_CUSTOMER_GPP_OUT_ENA_HIGH	(~(0x0))

#define RD_78460_CUSTOMER_GPP_OUT_VAL_LOW	(BIT21)
#define RD_78460_CUSTOMER_GPP_OUT_VAL_MID	0x0
#define RD_78460_CUSTOMER_GPP_OUT_VAL_HIGH	0x0

#define RD_78460_CUSTOMER_GPP_POL_LOW		0x0
#define RD_78460_CUSTOMER_GPP_POL_MID		0x0
#define RD_78460_CUSTOMER_GPP_POL_HIGH		0x0

#endif  
