Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: N3Adapter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "N3Adapter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "N3Adapter"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : N3Adapter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\WBctrl.vhd" into library work
Parsing entity <WBctrl>.
Parsing architecture <Behavioral> of entity <wbctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\MEMctrl.vhd" into library work
Parsing entity <MEMctrl>.
Parsing architecture <Behavioral> of entity <memctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\IFctrl.vhd" into library work
Parsing entity <IFctrl>.
Parsing architecture <Behavioral> of entity <ifctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd" into library work
Parsing entity <EXctrl>.
Parsing architecture <Behavioral> of entity <exctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CLKctrl.vhd" into library work
Parsing entity <CLKctrl>.
Parsing architecture <Behavioral> of entity <clkctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\ACctrl.vhd" into library work
Parsing entity <ACctrl>.
Parsing architecture <Behavioral> of entity <acctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" into library work
Parsing entity <N3Adapter>.
Parsing architecture <Behavioral> of entity <n3adapter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <N3Adapter> (architecture <Behavioral>) from library <work>.

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.

Elaborating entity <CLKctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <IFctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <EXctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <MEMctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <WBctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <ACctrl> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 155: Net <LCD_CMDS[0][9]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <N3Adapter>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd".
WARNING:Xst:2935 - Signal 'LCD_CMDS<0>', unconnected in block 'N3Adapter', is tied to its initial value (0000111100).
WARNING:Xst:2935 - Signal 'LCD_CMDS<1>', unconnected in block 'N3Adapter', is tied to its initial value (0000001100).
WARNING:Xst:2935 - Signal 'LCD_CMDS<2>', unconnected in block 'N3Adapter', is tied to its initial value (0000000001).
WARNING:Xst:2935 - Signal 'LCD_CMDS<3>', unconnected in block 'N3Adapter', is tied to its initial value (0000000010).
WARNING:Xst:2935 - Signal 'LCD_CMDS<20>', unconnected in block 'N3Adapter', is tied to its initial value (0011000000).
WARNING:Xst:2935 - Signal 'LCD_CMDS<37>', unconnected in block 'N3Adapter', is tied to its initial value (0000000010).
    Found 1-bit register for signal <btnr_deb>.
    Found 7-bit register for signal <clkCount>.
    Found 1-bit register for signal <OneUSClk>.
    Found 21-bit register for signal <count>.
    Found 6-bit register for signal <lcd_cmd_ptr>.
    Found 4-bit register for signal <stCur>.
    Found 16-bit register for signal <js>.
    Found 4-bit register for signal <shift>.
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <seg>.
    Found 32-bit register for signal <btnr_debounce.count>.
    Found finite state machine <FSM_0> for signal <stCur>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 1                                              |
    | Outputs            | 13                                             |
    | Clock              | OneUSClk (rising_edge)                         |
    | Reset              | btnr (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | stpoweron_delay                                |
    | Power Up State     | stpoweron_delay                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <btnr_debounce.count[31]_GND_5_o_add_1_OUT> created at line 269.
    Found 7-bit adder for signal <clkCount[6]_GND_5_o_add_7_OUT> created at line 316.
    Found 21-bit adder for signal <count[20]_GND_5_o_add_10_OUT> created at line 328.
    Found 6-bit adder for signal <lcd_cmd_ptr[5]_GND_5_o_add_27_OUT> created at line 350.
    Found 16-bit adder for signal <js[15]_GND_5_o_add_112_OUT> created at line 627.
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<21><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<22><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<23><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<24><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<25><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<26><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<27><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<28><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<29><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<30><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<31><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<32><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<33><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<34><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<35><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<36><7:0>>
    Found 16x8-bit Read Only RAM for signal <GND_5_o_GND_5_o_wide_mux_86_OUT>
    Found 16x8-bit Read Only RAM for signal <GND_5_o_GND_5_o_wide_mux_88_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[15]_GND_5_o_wide_mux_118_OUT>
    Found 16x7-bit Read Only RAM for signal <IR[15]_GND_5_o_wide_mux_119_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[11]_GND_5_o_wide_mux_121_OUT>
    Found 16x7-bit Read Only RAM for signal <IR[11]_GND_5_o_wide_mux_122_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[7]_GND_5_o_wide_mux_124_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[3]_GND_5_o_wide_mux_127_OUT>
    Found 4x1-bit Read Only RAM for signal <IOAD[1]_GND_176_o_Mux_154_o>
    Found 16x15-bit Read Only RAM for signal <_n0389>
    Found 16x15-bit Read Only RAM for signal <_n0414>
    Found 32x100-bit Read Only RAM for signal <_n0447>
    Found 8-bit 3-to-1 multiplexer for signal <IOAD[1]_IODB[0]_wide_mux_133_OUT> created at line 683.
    Found 1-bit tristate buffer for signal <IODB<7>> created at line 668
    Found 1-bit tristate buffer for signal <IODB<6>> created at line 668
    Found 1-bit tristate buffer for signal <IODB<5>> created at line 668
    Found 1-bit tristate buffer for signal <IODB<4>> created at line 668
    Found 1-bit tristate buffer for signal <IODB<3>> created at line 668
    Found 1-bit tristate buffer for signal <IODB<2>> created at line 668
    Found 1-bit tristate buffer for signal <IODB<1>> created at line 668
    Found 1-bit tristate buffer for signal <IODB<0>> created at line 668
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<0> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<1> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<2> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<3> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<4> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<5> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<6> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<7> may hinder XST clustering optimizations.
    Summary:
	inferred  28 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred 100 D-type flip-flop(s).
	inferred  37 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <N3Adapter> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd".
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <CLKctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CLKctrl.vhd".
    Found 4-bit register for signal <tmp>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <CLKctrl> synthesized.

Synthesizing Unit <IFctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\IFctrl.vhd".
    Found 1-bit register for signal <PC<15>>.
    Found 1-bit register for signal <PC<14>>.
    Found 1-bit register for signal <PC<13>>.
    Found 1-bit register for signal <PC<12>>.
    Found 1-bit register for signal <PC<11>>.
    Found 1-bit register for signal <PC<10>>.
    Found 1-bit register for signal <PC<9>>.
    Found 1-bit register for signal <PC<8>>.
    Found 1-bit register for signal <PC<7>>.
    Found 1-bit register for signal <PC<6>>.
    Found 1-bit register for signal <PC<5>>.
    Found 1-bit register for signal <PC<4>>.
    Found 1-bit register for signal <PC<3>>.
    Found 1-bit register for signal <PC<2>>.
    Found 1-bit register for signal <PC<1>>.
    Found 1-bit register for signal <PC<0>>.
    Found 16-bit adder for signal <PC[15]_GND_9_o_add_0_OUT> created at line 64.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  16 Latch(s).
	inferred  17 Multiplexer(s).
Unit <IFctrl> synthesized.

Synthesizing Unit <EXctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd".
    Found 8-bit register for signal <B>.
    Found 16-bit register for signal <Addr>.
    Found 1-bit register for signal <Cy>.
    Found 8-bit register for signal <ALUOUT>.
    Found 8-bit register for signal <Reg<7>>.
    Found 8-bit register for signal <Reg<6>>.
    Found 8-bit register for signal <Reg<5>>.
    Found 8-bit register for signal <Reg<4>>.
    Found 8-bit register for signal <Reg<3>>.
    Found 8-bit register for signal <Reg<2>>.
    Found 8-bit register for signal <Reg<1>>.
    Found 8-bit register for signal <Reg<0>>.
    Found 8-bit register for signal <A>.
    Found 9-bit adder for signal <n0103> created at line 94.
    Found 9-bit adder for signal <A[7]_GND_26_o_add_15_OUT> created at line 94.
    Found 9-bit subtractor for signal <GND_26_o_GND_26_o_sub_17_OUT<8:0>> created at line 97.
    Found 9-bit subtractor for signal <GND_26_o_GND_26_o_sub_18_OUT<8:0>> created at line 97.
    Found 8-bit 8-to-1 multiplexer for signal <IR[10]_Reg[7][7]_wide_mux_8_OUT> created at line 74.
    Found 8-bit 8-to-1 multiplexer for signal <IR[2]_Reg[7][7]_wide_mux_9_OUT> created at line 75.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 105 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <EXctrl> synthesized.

Synthesizing Unit <MEMctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\MEMctrl.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <MEMctrl> synthesized.

Synthesizing Unit <WBctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\WBctrl.vhd".
    Found 16-bit register for signal <PCnew>.
    Found 16-bit register for signal <PC[15]_dff_7>.
    Found 16-bit adder for signal <PC[15]_Addr[15]_add_8_OUT> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <WBctrl> synthesized.

Synthesizing Unit <ACctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\ACctrl.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <address<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nBLE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nBHE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nRD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ABUS<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_62_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nMEM_nIO_DLATCH_63_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_64_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<15>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_66_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<14>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_68_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<13>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_70_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<12>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_72_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<11>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_74_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<10>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_76_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<9>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_78_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<8>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_80_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<7>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_82_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<6>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_84_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<5>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_86_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<4>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_88_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<3>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_90_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<2>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_nIO_DLATCH_92_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<1>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <IR<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<0>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <IR<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nPREQ>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IOAD<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IOAD<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nPRD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nPWR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_RDIR_DLATCH_123_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nIO_RDIR_DLATCH_124_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_RDIR_DLATCH_125_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <IODB<7>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_RDIR_DLATCH_127_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <IODB<6>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_RDIR_DLATCH_129_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <IODB<5>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_RDIR_DLATCH_131_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <IODB<4>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_RDIR_DLATCH_133_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <IODB<3>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_RDIR_DLATCH_135_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <IODB<2>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <Z_12_o_RDIR_DLATCH_137_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <IODB<1>> created at line 96
    Found 1-bit tristate buffer for signal <IODB<0>> created at line 96
WARNING:Xst:737 - Found 1-bit latch for signal <address<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nMREQ>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nWR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  92 Latch(s).
	inferred  59 Multiplexer(s).
	inferred  24 Tristate(s).
Unit <ACctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 28
 16x15-bit single-port Read Only RAM                   : 2
 16x7-bit single-port Read Only RAM                    : 6
 16x8-bit single-port Read Only RAM                    : 18
 32x100-bit single-port Read Only RAM                  : 1
 4x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 3
 21-bit adder                                          : 1
 32-bit adder                                          : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Registers                                            : 42
 1-bit register                                        : 19
 16-bit register                                       : 4
 21-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 3
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 12
# Latches                                              : 116
 1-bit latch                                           : 116
# Multiplexers                                         : 136
 1-bit 2-to-1 multiplexer                              : 95
 10-bit 2-to-1 multiplexer                             : 11
 16-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 23
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 2
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <N3Adapter>.
The following registers are absorbed into counter <js>: 1 register on signal <js>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <btnr_debounce.count>: 1 register on signal <btnr_debounce.count>.
The following registers are absorbed into counter <lcd_cmd_ptr>: 1 register on signal <lcd_cmd_ptr>.
INFO:Xst:3231 - The small RAM <Mram_LCD_CMDS<35><7:0>> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R0<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<35>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_LCD_CMDS<36><7:0>> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R0<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<36>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IOAD[1]_GND_176_o_Mux_154_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IOAD>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IR[15]_GND_5_o_wide_mux_119_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<15:12>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IR[11]_GND_5_o_wide_mux_122_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<11:8>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0389> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0414> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0447> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 100-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<15:11>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[15]_GND_5_o_wide_mux_118_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<15:12>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[11]_GND_5_o_wide_mux_121_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<11:8>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[7]_GND_5_o_wide_mux_124_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[3]_GND_5_o_wide_mux_127_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<33><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R1<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<33>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<34><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R1<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<34>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<31><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R2<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<31>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<32><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R2<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<32>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<29><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R3<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<29>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<30><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R3<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<30>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<27><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R4<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<27>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<28><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R4<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<28>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<25><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R5<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<25>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<26><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R5<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<26>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<23><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R6<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<23>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<24><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R6<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<24>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<21><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R7<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<21>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<22><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R7<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<22>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_5_o_GND_5_o_wide_mux_86_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("000",IR<1>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_5_o_GND_5_o_wide_mux_88_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("000",IR<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <N3Adapter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 28
 16x15-bit single-port distributed Read Only RAM       : 2
 16x7-bit single-port distributed Read Only RAM        : 6
 16x8-bit single-port distributed Read Only RAM        : 18
 32x100-bit single-port distributed Read Only RAM      : 1
 4x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 2
 32-bit adder                                          : 1
 9-bit adder carry in                                  : 1
 9-bit subtractor borrow in                            : 1
# Counters                                             : 5
 16-bit up counter                                     : 1
 21-bit up counter                                     : 1
 32-bit up counter                                     : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 175
 Flip-Flops                                            : 175
# Multiplexers                                         : 136
 1-bit 2-to-1 multiplexer                              : 95
 10-bit 2-to-1 multiplexer                             : 11
 16-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 23
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <shift_2> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <an_1> 
INFO:Xst:2261 - The FF/Latch <shift_3> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <an_2> 
INFO:Xst:2261 - The FF/Latch <shift_0> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <an_3> 
INFO:Xst:2261 - The FF/Latch <shift_1> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <an_0> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <stCur[1:10]> with one-hot encoding.
--------------------------------------
 State                  | Encoding
--------------------------------------
 stfunctionset          | 0000010000
 stdisplayctrlset       | 0000100000
 stdisplayclear         | 0001000000
 stpoweron_delay        | 0000000001
 stfunctionset_delay    | 0000000010
 stdisplayctrlset_delay | 0000000100
 stdisplayclear_delay   | 0000001000
 stinitdne              | 0010000000
 stactwr                | 0100000000
 stchardelay            | 1000000000
--------------------------------------
WARNING:Xst:2677 - Node <btnr_debounce.count_17> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_18> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_19> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_20> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_21> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_22> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_23> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_24> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_25> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_26> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_27> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_28> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_29> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_30> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <btnr_debounce.count_31> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:2677 - Node <comCPU/comAC/ABUS_0> of sequential type is unconnected in block <N3Adapter>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    comCPU/comAC/nMREQ in unit <N3Adapter>
    PC_0 in unit <IFctrl>
    PC_2 in unit <IFctrl>
    PC_3 in unit <IFctrl>
    PC_1 in unit <IFctrl>
    PC_4 in unit <IFctrl>
    PC_5 in unit <IFctrl>
    PC_6 in unit <IFctrl>
    PC_7 in unit <IFctrl>
    PC_9 in unit <IFctrl>
    PC_10 in unit <IFctrl>
    PC_8 in unit <IFctrl>
    PC_12 in unit <IFctrl>
    PC_13 in unit <IFctrl>
    PC_11 in unit <IFctrl>
    PC_15 in unit <IFctrl>
    PC_14 in unit <IFctrl>

WARNING:Xst:2040 - Unit N3Adapter: 8 multi-source signals are replaced by logic (pull-up yes): IODB<0>, IODB<1>, IODB<2>, IODB<3>, IODB<4>, IODB<5>, IODB<6>, IODB<7>.

Optimizing unit <N3Adapter> ...

Optimizing unit <IFctrl> ...

Optimizing unit <EXctrl> ...

Optimizing unit <MEMctrl> ...

Optimizing unit <WBctrl> ...
WARNING:Xst:1293 - FF/Latch <btnr_debounce.count_16> has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkCount_1> (without init value) has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkCount_2> (without init value) has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkCount_3> (without init value) has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkCount_4> (without init value) has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkCount_5> (without init value) has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkCount_6> (without init value) has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <js_0> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <clkCount_0> 
INFO:Xst:2261 - The FF/Latch <OneUSClk> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <js_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block N3Adapter, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 255
 Flip-Flops                                            : 255

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : N3Adapter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1053
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 79
#      LUT2                        : 26
#      LUT3                        : 182
#      LUT4                        : 85
#      LUT5                        : 129
#      LUT6                        : 293
#      MUXCY                       : 111
#      MUXF7                       : 18
#      VCC                         : 1
#      XORCY                       : 118
# FlipFlops/Latches                : 386
#      FD                          : 91
#      FDC                         : 3
#      FDC_1                       : 16
#      FDE                         : 66
#      FDE_1                       : 9
#      FDP                         : 1
#      FDP_1                       : 16
#      FDR                         : 47
#      FDRE                        : 5
#      FDS                         : 1
#      LD                          : 59
#      LDC                         : 33
#      LDC_1                       : 3
#      LDE                         : 24
#      LDE_1                       : 11
#      LDP_1                       : 1
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 93
#      IBUF                        : 11
#      IOBUF                       : 16
#      OBUF                        : 66

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             350  out of  18224     1%  
 Number of Slice LUTs:                  804  out of   9112     8%  
    Number used as Logic:               804  out of   9112     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    925
   Number with an unused Flip Flop:     575  out of    925    62%  
   Number with an unused LUT:           121  out of    925    13%  
   Number of fully used LUT-FF pairs:   229  out of    925    24%  
   Number of unique control sets:        82

IO Utilization: 
 Number of IOs:                          94
 Number of bonded IOBs:                  94  out of    232    40%  
    IOB Flip Flops/Latches:              36

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)                      | Load  |
-------------------------------------------------------------------------------------+--------------------------------------------+-------+
CLK                                                                                  | BUFGP                                      | 54    |
js_15                                                                                | NONE(shift_0)                              | 12    |
btnr_deb                                                                             | BUFG                                       | 77    |
OneUSClk                                                                             | NONE(stCur_FSM_FFd10)                      | 16    |
comCPU/RDIR(comCPU/comIF/RDIR1:O)                                                    | BUFG(*)(comCPU/comAC/Rtemp_0)              | 27    |
comCPU/comAC/nMREQ_G(comCPU/comAC/RDIR_nMEM_OR_76_o1:O)                              | NONE(*)(comCPU/comAC/ABUS_2)               | 16    |
comCPU/nMEM(comCPU/comMEM/nMEM1:O)                                                   | NONE(*)(comCPU/comAC/nBLE)                 | 4     |
comCPU/comAC/nMEM_RDIR_OR_58_o(comCPU/comAC/nMEM_RDIR_OR_58_o1:O)                    | NONE(*)(comCPU/comAC/address_15)           | 16    |
comCPU/comAC/nIO_RD_MUX_259_o(comCPU/comAC/Mmux_nIO_RD_MUX_259_o11:O)                | NONE(*)(comCPU/comAC/nMEM_nIO_DLATCH_63_q) | 17    |
comCPU/comAC/RDIR_nMEM_AND_121_o(comCPU/comAC/RDIR_nMEM_AND_121_o1:O)                | NONE(*)(comCPU/comAC/nIO_RDIR_DLATCH_124_q)| 9     |
comCPU/comAC/RDIR_nMEM_AND_117_o(comCPU/comAC/RDIR_nMEM_AND_117_o1:O)                | NONE(*)(comCPU/comAC/nPWR)                 | 2     |
comCPU/comCLK/tmp[2]_dff_1_0                                                         | NONE(comCPU/comIF/IR_0)                    | 16    |
comCPU/comCLK/tmp[2]_dff_1_1                                                         | BUFG                                       | 32    |
comCPU/Rupdate(comCPU/comWB/Mmux_Rupdate1:O)                                         | BUFG(*)(comCPU/comEX/Reg_0_7)              | 64    |
comCPU/comCLK/tmp[2]_dff_1_2                                                         | NONE(comCPU/comMEM/Rtemp_7)                | 8     |
comCPU/comIF/PCupdate_PCnew[0]_AND_36_o(comCPU/comIF/PCupdate_PCnew[0]_AND_36_o1:O)  | NONE(*)(comCPU/comIF/PC_0_LDC)             | 1     |
comCPU/comIF/PCupdate_PCnew[2]_AND_32_o(comCPU/comIF/PCupdate_PCnew[2]_AND_32_o1:O)  | NONE(*)(comCPU/comIF/PC_2_LDC)             | 1     |
comCPU/comIF/PCupdate_PCnew[3]_AND_30_o(comCPU/comIF/PCupdate_PCnew[3]_AND_30_o1:O)  | NONE(*)(comCPU/comIF/PC_3_LDC)             | 1     |
comCPU/comIF/PCupdate_PCnew[1]_AND_34_o(comCPU/comIF/PCupdate_PCnew[1]_AND_34_o1:O)  | NONE(*)(comCPU/comIF/PC_1_LDC)             | 1     |
comCPU/comIF/PCupdate_PCnew[4]_AND_28_o(comCPU/comIF/PCupdate_PCnew[4]_AND_28_o1:O)  | NONE(*)(comCPU/comIF/PC_4_LDC)             | 1     |
comCPU/comIF/PCupdate_PCnew[5]_AND_26_o(comCPU/comIF/PCupdate_PCnew[5]_AND_26_o1:O)  | NONE(*)(comCPU/comIF/PC_5_LDC)             | 1     |
comCPU/comIF/PCupdate_PCnew[6]_AND_24_o(comCPU/comIF/PCupdate_PCnew[6]_AND_24_o1:O)  | NONE(*)(comCPU/comIF/PC_6_LDC)             | 1     |
comCPU/comIF/PCupdate_PCnew[7]_AND_22_o(comCPU/comIF/PCupdate_PCnew[7]_AND_22_o1:O)  | NONE(*)(comCPU/comIF/PC_7_LDC)             | 1     |
comCPU/comIF/PCupdate_PCnew[9]_AND_18_o(comCPU/comIF/PCupdate_PCnew[9]_AND_18_o1:O)  | NONE(*)(comCPU/comIF/PC_9_LDC)             | 1     |
comCPU/comIF/PCupdate_PCnew[10]_AND_16_o(comCPU/comIF/PCupdate_PCnew[10]_AND_16_o1:O)| NONE(*)(comCPU/comIF/PC_10_LDC)            | 1     |
comCPU/comIF/PCupdate_PCnew[8]_AND_20_o(comCPU/comIF/PCupdate_PCnew[8]_AND_20_o1:O)  | NONE(*)(comCPU/comIF/PC_8_LDC)             | 1     |
comCPU/comIF/PCupdate_PCnew[12]_AND_12_o(comCPU/comIF/PCupdate_PCnew[12]_AND_12_o1:O)| NONE(*)(comCPU/comIF/PC_12_LDC)            | 1     |
comCPU/comIF/PCupdate_PCnew[13]_AND_10_o(comCPU/comIF/PCupdate_PCnew[13]_AND_10_o1:O)| NONE(*)(comCPU/comIF/PC_13_LDC)            | 1     |
comCPU/comIF/PCupdate_PCnew[11]_AND_14_o(comCPU/comIF/PCupdate_PCnew[11]_AND_14_o1:O)| NONE(*)(comCPU/comIF/PC_11_LDC)            | 1     |
comCPU/comIF/PCupdate_PCnew[15]_AND_6_o(comCPU/comIF/PCupdate_PCnew[15]_AND_6_o1:O)  | NONE(*)(comCPU/comIF/PC_15_LDC)            | 1     |
comCPU/comIF/PCupdate_PCnew[14]_AND_8_o(comCPU/comIF/PCupdate_PCnew[14]_AND_8_o1:O)  | NONE(*)(comCPU/comIF/PC_14_LDC)            | 1     |
-------------------------------------------------------------------------------------+--------------------------------------------+-------+
(*) These 24 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.556ns (Maximum Frequency: 132.340MHz)
   Minimum input arrival time before clock: 7.077ns
   Maximum output required time after clock: 10.644ns
   Maximum combinational path delay: 6.397ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.067ns (frequency: 164.830MHz)
  Total number of paths / destination ports: 2056 / 76
-------------------------------------------------------------------------
Delay:               6.067ns (Levels of Logic = 4)
  Source:            count_12 (FF)
  Destination:       count_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: count_12 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   1.028  count_12 (count_12)
     LUT5:I0->O            1   0.203   0.924  delayOK10 (delayOK10)
     LUT5:I0->O            1   0.203   0.580  delayOK13 (delayOK13)
     LUT6:I5->O            1   0.205   0.580  delayOK14_SW0 (N66)
     LUT6:I5->O           30   0.205   1.263  delayOK14 (delayOK)
     FDR:R                     0.430          count_0
    ----------------------------------------
    Total                      6.067ns (1.693ns logic, 4.374ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'js_15'
  Clock period: 6.276ns (frequency: 159.333MHz)
  Total number of paths / destination ports: 251 / 12
-------------------------------------------------------------------------
Delay:               6.276ns (Levels of Logic = 6)
  Source:            shift_1 (FF)
  Destination:       seg_0 (FF)
  Source Clock:      js_15 rising
  Destination Clock: js_15 rising

  Data Path: shift_1 to seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.447   1.207  shift_1 (shift_1)
     LUT3:I2->O           13   0.205   0.933  Mmux_shift[3]_digit4[7]_wide_mux_114_OUT1121 (Mmux_shift[3]_digit4[7]_wide_mux_114_OUT112)
     LUT6:I5->O            1   0.205   0.580  Mmux_shift[3]_digit4[7]_wide_mux_114_OUT12121 (Mmux_shift[3]_digit4[7]_wide_mux_114_OUT12121)
     LUT6:I5->O            1   0.205   0.580  Mmux_shift[3]_digit4[7]_wide_mux_114_OUT12124_SW0 (N64)
     LUT6:I5->O            2   0.205   0.617  Mmux_shift[3]_digit4[7]_wide_mux_114_OUT12124 (Mmux_shift[3]_digit4[7]_wide_mux_114_OUT1212)
     LUT6:I5->O            1   0.205   0.580  Mmux_shift[3]_digit4[7]_wide_mux_114_OUT1210 (Mmux_shift[3]_digit4[7]_wide_mux_114_OUT129)
     LUT6:I5->O            1   0.205   0.000  Mmux_shift[3]_digit4[7]_wide_mux_114_OUT1211 (shift[3]_digit4[7]_wide_mux_114_OUT<3>)
     FD:D                      0.102          seg_3
    ----------------------------------------
    Total                      6.276ns (1.779ns logic, 4.497ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btnr_deb'
  Clock period: 7.556ns (frequency: 132.340MHz)
  Total number of paths / destination ports: 1487 / 118
-------------------------------------------------------------------------
Delay:               3.778ns (Levels of Logic = 18)
  Source:            comCPU/comIF/PC_0_P_0 (FF)
  Destination:       comCPU/comWB/PC[15]_dff_10_15 (FF)
  Source Clock:      btnr_deb falling
  Destination Clock: btnr_deb rising

  Data Path: comCPU/comIF/PC_0_P_0 to comCPU/comWB/PC[15]_dff_10_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q            6   0.447   0.849  comCPU/comIF/PC_0_P_0 (comCPU/comIF/PC_0_P_0)
     LUT3:I1->O            8   0.203   0.802  comCPU/comIF/PC_01 (comCPU/comIF/PC_0)
     MUXCY:DI->O           1   0.145   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<0> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<1> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<2> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<3> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<4> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<5> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<6> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<7> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<8> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<9> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<10> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<11> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<12> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<13> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<14> (comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_cy<14>)
     XORCY:CI->O           1   0.180   0.580  comCPU/comWB/Madd_PC[15]_Addr[15]_add_8_OUT_xor<15> (comCPU/comWB/PC[15]_Addr[15]_add_8_OUT<15>)
     LUT3:I2->O            1   0.205   0.000  comCPU/comWB/Mmux_PC[15]_PC[15]_mux_9_OUT71 (comCPU/comWB/PC[15]_PC[15]_mux_9_OUT<15>)
     FD:D                      0.102          comCPU/comWB/PC[15]_dff_10_15
    ----------------------------------------
    Total                      3.778ns (1.548ns logic, 2.230ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OneUSClk'
  Clock period: 6.689ns (frequency: 149.505MHz)
  Total number of paths / destination ports: 358 / 30
-------------------------------------------------------------------------
Delay:               6.689ns (Levels of Logic = 5)
  Source:            stCur_FSM_FFd10 (FF)
  Destination:       lcd_cmd_ptr_0 (FF)
  Source Clock:      OneUSClk rising
  Destination Clock: OneUSClk rising

  Data Path: stCur_FSM_FFd10 to lcd_cmd_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              6   0.447   0.745  stCur_FSM_FFd10 (stCur_FSM_FFd10)
     LUT6:I5->O            1   0.205   0.580  delayOK5_SW0 (N68)
     LUT6:I5->O            1   0.205   0.684  delayOK5 (delayOK5)
     LUT6:I4->O           30   0.203   1.264  delayOK14 (delayOK)
     LUT6:I5->O            8   0.205   0.803  GND_5_o_writeDone_AND_151_o1 (GND_5_o_writeDone_AND_151_o)
     LUT3:I2->O            5   0.205   0.714  Mcount_lcd_cmd_ptr_val2 (Mcount_lcd_cmd_ptr_val)
     FDRE:R                    0.430          lcd_cmd_ptr_0
    ----------------------------------------
    Total                      6.689ns (1.900ns logic, 4.789ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/RDIR'
  Clock period: 3.685ns (frequency: 271.367MHz)
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Delay:               3.685ns (Levels of Logic = 3)
  Source:            comCPU/comAC/nPREQ (LATCH)
  Destination:       comCPU/comAC/Rtemp_0 (LATCH)
  Source Clock:      comCPU/RDIR rising
  Destination Clock: comCPU/RDIR rising

  Data Path: comCPU/comAC/nPREQ to comCPU/comAC/Rtemp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            2   0.498   0.721  comCPU/comAC/nPREQ (comCPU/comAC/nPREQ)
     LUT4:I2->O            8   0.203   1.167  nPREQ_nPRD_AND_171_o_inv1 (nPREQ_nPRD_AND_171_o_inv)
     LUT6:I0->O            3   0.203   0.651  IODB<0>LogicTrst1 (IODB<0>)
     LUT6:I5->O            1   0.205   0.000  comCPU/comAC/Mmux_Rtemp[7]_Rtemp[7]_MUX_465_o1 (comCPU/comAC/Rtemp[7]_Rtemp[7]_MUX_465_o)
     LDE_1:D                   0.037          comCPU/comAC/Rtemp_0
    ----------------------------------------
    Total                      3.685ns (1.146ns logic, 2.539ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.521ns (Levels of Logic = 2)
  Source:            btnr (PAD)
  Destination:       btnr_deb (FF)
  Destination Clock: CLK rising

  Data Path: btnr to btnr_deb
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.192  btnr_IBUF (btnr_IBUF)
     INV:I->O              1   0.206   0.579  btnr_inv1_INV_0 (btnr_inv)
     FDE:CE                    0.322          btnr_deb
    ----------------------------------------
    Total                      3.521ns (1.750ns logic, 1.771ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'js_15'
  Total number of paths / destination ports: 73 / 7
-------------------------------------------------------------------------
Offset:              7.077ns (Levels of Logic = 7)
  Source:            btnu (PAD)
  Destination:       seg_0 (FF)
  Destination Clock: js_15 rising

  Data Path: btnu to seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.233  btnu_IBUF (btnu_IBUF)
     LUT3:I0->O           13   0.205   0.933  Mmux_shift[3]_digit4[7]_wide_mux_114_OUT1121 (Mmux_shift[3]_digit4[7]_wide_mux_114_OUT112)
     LUT6:I5->O            1   0.205   0.580  Mmux_shift[3]_digit4[7]_wide_mux_114_OUT12121 (Mmux_shift[3]_digit4[7]_wide_mux_114_OUT12121)
     LUT6:I5->O            1   0.205   0.580  Mmux_shift[3]_digit4[7]_wide_mux_114_OUT12124_SW0 (N64)
     LUT6:I5->O            2   0.205   0.617  Mmux_shift[3]_digit4[7]_wide_mux_114_OUT12124 (Mmux_shift[3]_digit4[7]_wide_mux_114_OUT1212)
     LUT6:I5->O            1   0.205   0.580  Mmux_shift[3]_digit4[7]_wide_mux_114_OUT1210 (Mmux_shift[3]_digit4[7]_wide_mux_114_OUT129)
     LUT6:I5->O            1   0.205   0.000  Mmux_shift[3]_digit4[7]_wide_mux_114_OUT1211 (shift[3]_digit4[7]_wide_mux_114_OUT<3>)
     FD:D                      0.102          seg_3
    ----------------------------------------
    Total                      7.077ns (2.554ns logic, 4.523ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'btnr_deb'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_0_C_0 (FF)
  Destination Clock: btnr_deb falling

  Data Path: btns to comCPU/comIF/PC_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[0]_AND_37_o1 (comCPU/comIF/PCupdate_PCnew[0]_AND_37_o)
     FDC_1:CLR                 0.430          comCPU/comIF/PC_0_C_0
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OneUSClk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.802ns (Levels of Logic = 2)
  Source:            btnr (PAD)
  Destination:       stCur_FSM_FFd6 (FF)
  Destination Clock: OneUSClk rising

  Data Path: btnr to stCur_FSM_FFd6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.297  btnr_IBUF (btnr_IBUF)
     LUT2:I0->O            3   0.203   0.650  delayOK_01 (delayOK_0)
     FDR:R                     0.430          stCur_FSM_FFd6
    ----------------------------------------
    Total                      3.802ns (1.855ns logic, 1.947ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/RDIR'
  Total number of paths / destination ports: 48 / 24
-------------------------------------------------------------------------
Offset:              3.242ns (Levels of Logic = 3)
  Source:            MemDB<8> (PAD)
  Destination:       comCPU/comAC/Rtemp_0 (LATCH)
  Destination Clock: comCPU/RDIR rising

  Data Path: MemDB<8> to comCPU/comAC/Rtemp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.222   0.651  MemDB_8_IOBUF (N39)
     LUT4:I3->O            1   0.205   0.924  comCPU/comAC/Mmux_Rtemp[7]_Rtemp[7]_MUX_465_o1_SW0 (N22)
     LUT6:I1->O            1   0.203   0.000  comCPU/comAC/Mmux_Rtemp[7]_Rtemp[7]_MUX_465_o1 (comCPU/comAC/Rtemp[7]_Rtemp[7]_MUX_465_o)
     LDE_1:D                   0.037          comCPU/comAC/Rtemp_0
    ----------------------------------------
    Total                      3.242ns (1.667ns logic, 1.575ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[0]_AND_36_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_0_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[0]_AND_36_o falling

  Data Path: btns to comCPU/comIF/PC_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[0]_AND_37_o1 (comCPU/comIF/PCupdate_PCnew[0]_AND_37_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_0_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[2]_AND_32_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_2_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[2]_AND_32_o falling

  Data Path: btns to comCPU/comIF/PC_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[2]_AND_33_o1 (comCPU/comIF/PCupdate_PCnew[2]_AND_33_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_2_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[3]_AND_30_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_3_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[3]_AND_30_o falling

  Data Path: btns to comCPU/comIF/PC_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[3]_AND_31_o1 (comCPU/comIF/PCupdate_PCnew[3]_AND_31_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_3_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[1]_AND_34_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_1_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[1]_AND_34_o falling

  Data Path: btns to comCPU/comIF/PC_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[1]_AND_35_o1 (comCPU/comIF/PCupdate_PCnew[1]_AND_35_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_1_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[4]_AND_28_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_4_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[4]_AND_28_o falling

  Data Path: btns to comCPU/comIF/PC_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[4]_AND_29_o1 (comCPU/comIF/PCupdate_PCnew[4]_AND_29_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_4_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[5]_AND_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_5_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[5]_AND_26_o falling

  Data Path: btns to comCPU/comIF/PC_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[5]_AND_27_o1 (comCPU/comIF/PCupdate_PCnew[5]_AND_27_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_5_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[6]_AND_24_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_6_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[6]_AND_24_o falling

  Data Path: btns to comCPU/comIF/PC_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[6]_AND_25_o1 (comCPU/comIF/PCupdate_PCnew[6]_AND_25_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_6_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[7]_AND_22_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_7_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[7]_AND_22_o falling

  Data Path: btns to comCPU/comIF/PC_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[7]_AND_23_o1 (comCPU/comIF/PCupdate_PCnew[7]_AND_23_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_7_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[9]_AND_18_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_9_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[9]_AND_18_o falling

  Data Path: btns to comCPU/comIF/PC_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[9]_AND_19_o1 (comCPU/comIF/PCupdate_PCnew[9]_AND_19_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_9_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[10]_AND_16_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_10_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[10]_AND_16_o falling

  Data Path: btns to comCPU/comIF/PC_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[10]_AND_17_o1 (comCPU/comIF/PCupdate_PCnew[10]_AND_17_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_10_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[8]_AND_20_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_8_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[8]_AND_20_o falling

  Data Path: btns to comCPU/comIF/PC_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[8]_AND_21_o1 (comCPU/comIF/PCupdate_PCnew[8]_AND_21_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_8_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[12]_AND_12_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_12_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[12]_AND_12_o falling

  Data Path: btns to comCPU/comIF/PC_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[12]_AND_13_o1 (comCPU/comIF/PCupdate_PCnew[12]_AND_13_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_12_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[13]_AND_10_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_13_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[13]_AND_10_o falling

  Data Path: btns to comCPU/comIF/PC_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[13]_AND_11_o1 (comCPU/comIF/PCupdate_PCnew[13]_AND_11_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_13_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[11]_AND_14_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_11_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[11]_AND_14_o falling

  Data Path: btns to comCPU/comIF/PC_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[11]_AND_15_o1 (comCPU/comIF/PCupdate_PCnew[11]_AND_15_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_11_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[15]_AND_6_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_15_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[15]_AND_6_o falling

  Data Path: btns to comCPU/comIF/PC_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[15]_AND_7_o1 (comCPU/comIF/PCupdate_PCnew[15]_AND_7_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_15_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[14]_AND_8_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comCPU/comIF/PC_14_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[14]_AND_8_o falling

  Data Path: btns to comCPU/comIF/PC_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.577  btns_IBUF (btns_IBUF)
     LUT3:I0->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[14]_AND_9_o1 (comCPU/comIF/PCupdate_PCnew[14]_AND_9_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_14_LDC
    ----------------------------------------
    Total                      4.050ns (1.857ns logic, 2.193ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comAC/nIO_RD_MUX_259_o'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.115ns (Levels of Logic = 2)
  Source:            MemDB<15> (PAD)
  Destination:       comCPU/comAC/Z_12_o_nIO_DLATCH_62_q (LATCH)
  Destination Clock: comCPU/comAC/nIO_RD_MUX_259_o falling

  Data Path: MemDB<15> to comCPU/comAC/Z_12_o_nIO_DLATCH_62_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.222   0.651  MemDB_15_IOBUF (N32)
     LUT3:I2->O            1   0.205   0.000  comCPU/comAC/Mmux_DBUS[15]_ALUOUT[7]_mux_2_OUT<15>11 (comCPU/comAC/DBUS[15]_ALUOUT[7]_mux_2_OUT<15>)
     LDC:D                     0.037          comCPU/comAC/Z_12_o_nIO_DLATCH_62_q
    ----------------------------------------
    Total                      2.115ns (1.464ns logic, 0.651ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/RDIR'
  Total number of paths / destination ports: 72 / 8
-------------------------------------------------------------------------
Offset:              6.900ns (Levels of Logic = 4)
  Source:            comCPU/comAC/nPREQ (LATCH)
  Destination:       led<7> (PAD)
  Source Clock:      comCPU/RDIR rising

  Data Path: comCPU/comAC/nPREQ to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            2   0.498   0.721  comCPU/comAC/nPREQ (comCPU/comAC/nPREQ)
     LUT4:I2->O            8   0.203   1.167  nPREQ_nPRD_AND_171_o_inv1 (nPREQ_nPRD_AND_171_o_inv)
     LUT6:I0->O            3   0.203   0.755  IODB<0>LogicTrst1 (IODB<0>)
     LUT4:I2->O            1   0.203   0.579  Mmux_led11 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      6.900ns (3.678ns logic, 3.222ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/comAC/RDIR_nMEM_AND_117_o'
  Total number of paths / destination ports: 48 / 8
-------------------------------------------------------------------------
Offset:              7.043ns (Levels of Logic = 4)
  Source:            comCPU/comAC/nPWR (LATCH)
  Destination:       led<7> (PAD)
  Source Clock:      comCPU/comAC/RDIR_nMEM_AND_117_o falling

  Data Path: comCPU/comAC/nPWR to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.864  comCPU/comAC/nPWR (comCPU/comAC/nPWR)
     LUT4:I0->O            8   0.203   1.167  nPREQ_nPRD_AND_171_o_inv1 (nPREQ_nPRD_AND_171_o_inv)
     LUT6:I0->O            3   0.203   0.755  IODB<0>LogicTrst1 (IODB<0>)
     LUT4:I2->O            1   0.203   0.579  Mmux_led11 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      7.043ns (3.678ns logic, 3.365ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/comAC/RDIR_nMEM_AND_121_o'
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Offset:              5.716ns (Levels of Logic = 3)
  Source:            comCPU/comAC/nIO_RDIR_DLATCH_124_q (LATCH)
  Destination:       led<7> (PAD)
  Source Clock:      comCPU/comAC/RDIR_nMEM_AND_121_o falling

  Data Path: comCPU/comAC/nIO_RDIR_DLATCH_124_q to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.498   0.907  comCPU/comAC/nIO_RDIR_DLATCH_124_q (comCPU/comAC/nIO_RDIR_DLATCH_124_q)
     LUT6:I4->O            3   0.203   0.755  IODB<0>LogicTrst1 (IODB<0>)
     LUT4:I2->O            1   0.203   0.579  Mmux_led11 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      5.716ns (3.475ns logic, 2.241ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'js_15'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.224ns (Levels of Logic = 1)
  Source:            shift_2 (FF)
  Destination:       an<1> (PAD)
  Source Clock:      js_15 rising

  Data Path: shift_2 to an<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.447   1.206  shift_2 (shift_2)
     OBUF:I->O                 2.571          an_1_OBUF (an<1>)
    ----------------------------------------
    Total                      4.224ns (3.018ns logic, 1.206ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OneUSClk'
  Total number of paths / destination ports: 1381 / 10
-------------------------------------------------------------------------
Offset:              10.644ns (Levels of Logic = 7)
  Source:            lcd_cmd_ptr_2 (FF)
  Destination:       JA<6> (PAD)
  Source Clock:      OneUSClk rising

  Data Path: lcd_cmd_ptr_2 to JA<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             46   0.447   1.855  lcd_cmd_ptr_2 (lcd_cmd_ptr_2)
     LUT6:I0->O            3   0.203   0.898  _n0855<5>1 (_n0855)
     LUT4:I0->O            4   0.203   0.684  n0195<0>41 (n0195<0>4)
     LUT4:I3->O            1   0.205   0.580  n0195<6>211 (n0195<6>21)
     LUT5:I4->O            2   0.205   0.981  n0195<6>2 (n0195<6>2)
     LUT6:I0->O            1   0.203   0.827  n0195<6>6 (n0195<6>7)
     LUT4:I0->O            1   0.203   0.579  n0195<6>25 (JA_6_OBUF)
     OBUF:I->O                 2.571          JA_6_OBUF (JA<6>)
    ----------------------------------------
    Total                     10.644ns (4.240ns logic, 6.404ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/comCLK/tmp[2]_dff_1_0'
  Total number of paths / destination ports: 711 / 7
-------------------------------------------------------------------------
Offset:              10.565ns (Levels of Logic = 6)
  Source:            comCPU/comIF/IR_15 (LATCH)
  Destination:       JA<0> (PAD)
  Source Clock:      comCPU/comCLK/tmp[2]_dff_1_0 falling

  Data Path: comCPU/comIF/IR_15 to JA<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             77   0.498   1.954  comCPU/comIF/IR_15 (comCPU/comIF/IR_15)
     LUT4:I1->O           10   0.205   1.221  Mram__n0447901 (Mram__n044790)
     LUT6:I0->O            6   0.203   1.089  n0195<1>21 (n0195<1>2)
     LUT5:I0->O            1   0.203   0.808  n0195<0>48 (n0195<0>8)
     LUT6:I3->O            1   0.205   0.827  n0195<0>50 (n0195<0>10)
     LUT4:I0->O            1   0.203   0.579  n0195<0>75 (JA_0_OBUF)
     OBUF:I->O                 2.571          JA_0_OBUF (JA<0>)
    ----------------------------------------
    Total                     10.565ns (4.088ns logic, 6.477ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/Rupdate'
  Total number of paths / destination ports: 384 / 7
-------------------------------------------------------------------------
Offset:              9.457ns (Levels of Logic = 6)
  Source:            comCPU/comEX/Reg_1_3 (FF)
  Destination:       JA<5> (PAD)
  Source Clock:      comCPU/Rupdate rising

  Data Path: comCPU/comEX/Reg_1_3 to JA<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.031  comCPU/comEX/Reg_1_3 (comCPU/comEX/Reg_1_3)
     LUT3:I0->O            1   0.205   0.944  LCD_CMDS<34><4>1 (LCD_CMDS<34><4>)
     LUT6:I0->O            1   0.203   0.944  n0195<4>55 (n0195<4>55)
     LUT6:I0->O            1   0.203   0.944  n0195<4>57 (n0195<4>57)
     LUT6:I0->O            2   0.203   0.981  n0195<4>510 (n0195<4>5)
     LUT6:I0->O            1   0.203   0.579  n0195<5>9 (JA_5_OBUF)
     OBUF:I->O                 2.571          JA_5_OBUF (JA<5>)
    ----------------------------------------
    Total                      9.457ns (4.035ns logic, 5.422ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/comAC/nMREQ_G'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            comCPU/comAC/ABUS_15 (LATCH)
  Destination:       MemAdr<15> (PAD)
  Source Clock:      comCPU/comAC/nMREQ_G falling

  Data Path: comCPU/comAC/ABUS_15 to MemAdr<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  comCPU/comAC/ABUS_15 (comCPU/comAC/ABUS_15)
     OBUF:I->O                 2.571          MemAdr_15_OBUF (MemAdr<15>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/comAC/nIO_RD_MUX_259_o'
  Total number of paths / destination ports: 32 / 16
-------------------------------------------------------------------------
Offset:              4.858ns (Levels of Logic = 2)
  Source:            comCPU/comAC/nMEM_nIO_DLATCH_63_q (LATCH)
  Destination:       MemDB<15> (PAD)
  Source Clock:      comCPU/comAC/nIO_RD_MUX_259_o falling

  Data Path: comCPU/comAC/nMEM_nIO_DLATCH_63_q to MemDB<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.579  comCPU/comAC/nMEM_nIO_DLATCH_63_q (comCPU/comAC/nMEM_nIO_DLATCH_63_q)
     INV:I->O             16   0.206   1.004  comCPU/comAC/nMEM_nIO_DLATCH_63_q_inv1_INV_0 (comCPU/comAC/nMEM_nIO_DLATCH_63_q_inv)
     IOBUF:T->IO               2.571          MemDB_15_IOBUF (MemDB<15>)
    ----------------------------------------
    Total                      4.858ns (3.275ns logic, 1.583ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/nMEM'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            comCPU/comAC/nRD (LATCH)
  Destination:       MemOE (PAD)
  Source Clock:      comCPU/nMEM rising

  Data Path: comCPU/comAC/nRD to MemOE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC_1:G->Q            1   0.498   0.579  comCPU/comAC/nRD (comCPU/comAC/nRD)
     OBUF:I->O                 2.571          MemOE_OBUF (MemOE)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Delay:               6.397ns (Levels of Logic = 4)
  Source:            sw<0> (PAD)
  Destination:       led<7> (PAD)

  Data Path: sw<0> to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.864  sw_0_IBUF (sw_0_IBUF)
     LUT6:I2->O            3   0.203   0.755  IODB<7>LogicTrst1 (IODB<7>)
     LUT4:I2->O            1   0.203   0.579  Mmux_led81 (led_7_OBUF)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      6.397ns (4.199ns logic, 2.198ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.067|         |         |         |
OneUSClk       |    4.761|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OneUSClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.994|         |         |         |
OneUSClk       |    6.689|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btnr_deb
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |    5.268|         |
btnr_deb                                |    1.940|    3.778|    4.932|         |
comCPU/comCLK/tmp[2]_dff_1_0            |         |    4.440|    6.254|         |
comCPU/comCLK/tmp[2]_dff_1_1            |    3.053|         |    3.808|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_36_o |         |    3.955|    1.778|         |
comCPU/comIF/PCupdate_PCnew[10]_AND_16_o|         |    3.821|    4.054|         |
comCPU/comIF/PCupdate_PCnew[11]_AND_14_o|         |    3.797|    4.030|         |
comCPU/comIF/PCupdate_PCnew[12]_AND_12_o|         |    3.752|    3.985|         |
comCPU/comIF/PCupdate_PCnew[13]_AND_10_o|         |    3.708|    3.941|         |
comCPU/comIF/PCupdate_PCnew[14]_AND_8_o |         |    3.687|    3.920|         |
comCPU/comIF/PCupdate_PCnew[15]_AND_6_o |         |    2.716|    3.706|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_34_o |         |    3.936|    3.065|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_32_o |         |    3.917|    4.150|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_30_o |         |    3.898|    4.131|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_28_o |         |    3.904|    4.137|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_26_o |         |    3.860|    4.093|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_24_o |         |    3.866|    4.099|         |
comCPU/comIF/PCupdate_PCnew[7]_AND_22_o |         |    3.849|    4.082|         |
comCPU/comIF/PCupdate_PCnew[8]_AND_20_o |         |    3.854|    4.087|         |
comCPU/comIF/PCupdate_PCnew[9]_AND_18_o |         |    3.809|    4.042|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/RDIR
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
btnr_deb                        |    4.806|         |         |         |
comCPU/RDIR                     |    3.685|         |         |         |
comCPU/comAC/RDIR_nMEM_AND_117_o|         |    3.828|         |         |
comCPU/comAC/RDIR_nMEM_AND_121_o|         |    2.501|         |         |
comCPU/comAC/nMEM_RDIR_OR_58_o  |         |    2.988|         |         |
comCPU/comCLK/tmp[2]_dff_1_0    |         |    5.736|         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/Rupdate
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
btnr_deb                    |         |    1.499|         |         |
comCPU/comCLK/tmp[2]_dff_1_0|         |    4.271|         |         |
comCPU/comCLK/tmp[2]_dff_1_2|         |    1.487|         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/RDIR_nMEM_AND_117_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
btnr_deb                    |         |         |    1.962|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    2.868|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/RDIR_nMEM_AND_121_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
btnr_deb                    |         |         |    1.945|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    2.854|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/nIO_RD_MUX_259_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
CLK                           |         |         |    3.368|         |
btnr_deb                      |         |         |    3.688|         |
comCPU/comAC/nMEM_RDIR_OR_58_o|         |         |    1.901|         |
comCPU/comCLK/tmp[2]_dff_1_0  |         |         |    4.650|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/nMEM_RDIR_OR_58_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
btnr_deb                                |         |         |    3.777|         |
comCPU/comCLK/tmp[2]_dff_1_0            |         |         |    4.767|         |
comCPU/comCLK/tmp[2]_dff_1_1            |         |         |    1.340|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_36_o |         |         |    1.730|         |
comCPU/comIF/PCupdate_PCnew[10]_AND_16_o|         |         |    1.759|         |
comCPU/comIF/PCupdate_PCnew[11]_AND_14_o|         |         |    1.700|         |
comCPU/comIF/PCupdate_PCnew[12]_AND_12_o|         |         |    1.700|         |
comCPU/comIF/PCupdate_PCnew[13]_AND_10_o|         |         |    1.730|         |
comCPU/comIF/PCupdate_PCnew[14]_AND_8_o |         |         |    1.700|         |
comCPU/comIF/PCupdate_PCnew[15]_AND_6_o |         |         |    1.730|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_34_o |         |         |    1.759|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_32_o |         |         |    1.730|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_30_o |         |         |    1.730|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_28_o |         |         |    1.700|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_26_o |         |         |    1.730|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_24_o |         |         |    1.700|         |
comCPU/comIF/PCupdate_PCnew[7]_AND_22_o |         |         |    1.730|         |
comCPU/comIF/PCupdate_PCnew[8]_AND_20_o |         |         |    1.700|         |
comCPU/comIF/PCupdate_PCnew[9]_AND_18_o |         |         |    1.700|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/nMREQ_G
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
CLK                           |         |         |    1.862|         |
btnr_deb                      |         |         |    3.660|         |
comCPU/comAC/nMEM_RDIR_OR_58_o|         |         |    1.467|         |
comCPU/comCLK/tmp[2]_dff_1_0  |         |         |    4.650|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comCLK/tmp[2]_dff_1_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.941|         |
comCPU/RDIR    |         |         |    1.114|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comCLK/tmp[2]_dff_1_1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
comCPU/Rupdate              |    1.952|         |         |         |
comCPU/comCLK/tmp[2]_dff_1_0|         |    4.440|         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comCLK/tmp[2]_dff_1_2
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
comCPU/RDIR                 |         |         |    1.151|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    4.057|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[0]_AND_36_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.268|         |
btnr_deb                    |         |         |    4.932|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.254|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[10]_AND_16_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.223|         |
btnr_deb                    |         |         |    4.886|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.208|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[11]_AND_14_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.223|         |
btnr_deb                    |         |         |    4.886|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.208|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[12]_AND_12_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.223|         |
btnr_deb                    |         |         |    4.886|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.208|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[13]_AND_10_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.223|         |
btnr_deb                    |         |         |    4.886|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.208|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[14]_AND_8_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.223|         |
btnr_deb                    |         |         |    4.886|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.208|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[15]_AND_6_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.223|         |
btnr_deb                    |         |         |    4.886|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.208|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[1]_AND_34_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.268|         |
btnr_deb                    |         |         |    4.932|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.254|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[2]_AND_32_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.268|         |
btnr_deb                    |         |         |    4.932|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.254|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[3]_AND_30_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.268|         |
btnr_deb                    |         |         |    4.932|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.254|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[4]_AND_28_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.268|         |
btnr_deb                    |         |         |    4.932|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.254|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[5]_AND_26_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.268|         |
btnr_deb                    |         |         |    4.932|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.254|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[6]_AND_24_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.268|         |
btnr_deb                    |         |         |    4.932|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.254|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[7]_AND_22_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.268|         |
btnr_deb                    |         |         |    4.932|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.254|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[8]_AND_20_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.268|         |
btnr_deb                    |         |         |    4.932|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.254|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[9]_AND_18_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    5.223|         |
btnr_deb                    |         |         |    4.886|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.208|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/nMEM
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
CLK                           |    3.368|         |         |         |
btnr_deb                      |    3.688|         |         |         |
comCPU/comAC/nMEM_RDIR_OR_58_o|         |    2.277|         |         |
comCPU/comCLK/tmp[2]_dff_1_0  |         |    2.868|         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock js_15
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
btnr_deb                                |    2.931|    5.719|         |         |
comCPU/comCLK/tmp[2]_dff_1_0            |         |    5.993|         |         |
comCPU/comIF/PCupdate_PCnew[0]_AND_36_o |         |    5.470|         |         |
comCPU/comIF/PCupdate_PCnew[10]_AND_16_o|         |    5.461|         |         |
comCPU/comIF/PCupdate_PCnew[11]_AND_14_o|         |    5.570|         |         |
comCPU/comIF/PCupdate_PCnew[12]_AND_12_o|         |    5.369|         |         |
comCPU/comIF/PCupdate_PCnew[13]_AND_10_o|         |    5.572|         |         |
comCPU/comIF/PCupdate_PCnew[14]_AND_8_o |         |    5.443|         |         |
comCPU/comIF/PCupdate_PCnew[15]_AND_6_o |         |    4.988|         |         |
comCPU/comIF/PCupdate_PCnew[1]_AND_34_o |         |    5.344|         |         |
comCPU/comIF/PCupdate_PCnew[2]_AND_32_o |         |    4.819|         |         |
comCPU/comIF/PCupdate_PCnew[3]_AND_30_o |         |    5.242|         |         |
comCPU/comIF/PCupdate_PCnew[4]_AND_28_o |         |    5.777|         |         |
comCPU/comIF/PCupdate_PCnew[5]_AND_26_o |         |    5.849|         |         |
comCPU/comIF/PCupdate_PCnew[6]_AND_24_o |         |    5.760|         |         |
comCPU/comIF/PCupdate_PCnew[7]_AND_22_o |         |    5.896|         |         |
comCPU/comIF/PCupdate_PCnew[8]_AND_20_o |         |    5.533|         |         |
comCPU/comIF/PCupdate_PCnew[9]_AND_18_o |         |    5.447|         |         |
js_15                                   |    6.276|         |         |         |
----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.59 secs
 
--> 

Total memory usage is 266628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  149 (   0 filtered)
Number of infos    :   43 (   0 filtered)

