
---------- Begin Simulation Statistics ----------
final_tick                                87531574375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     62                       # Simulator instruction rate (inst/s)
host_mem_usage                               10399748                       # Number of bytes of host memory used
host_op_rate                                       65                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27001.23                       # Real time elapsed on the host
host_tick_rate                                3139179                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1675568                       # Number of instructions simulated
sim_ops                                       1749886                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084762                       # Number of seconds simulated
sim_ticks                                 84761690000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.523937                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   29196                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                43238                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                501                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4719                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             35108                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5524                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7311                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1787                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66851                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11414                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1428                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      343812                       # Number of instructions committed
system.cpu.committedOps                        390668                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.385821                       # CPI: cycles per instruction
system.cpu.discardedOps                         13515                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             201177                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            101789                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            46697                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          990616                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.228007                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      502                       # number of quiesce instructions executed
system.cpu.numCycles                          1507898                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       502                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  215776     55.23%     55.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1225      0.31%     55.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::MemRead                 104696     26.80%     82.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 68971     17.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   390668                       # Class of committed instruction
system.cpu.quiesceCycles                    134110806                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          517282                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1759                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               88437                       # Transaction distribution
system.membus.trans_dist::ReadResp              89185                       # Transaction distribution
system.membus.trans_dist::WriteReq             120426                       # Transaction distribution
system.membus.trans_dist::WriteResp            120426                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          347                       # Transaction distribution
system.membus.trans_dist::CleanEvict              447                       # Transaction distribution
system.membus.trans_dist::ReadExReq               205                       # Transaction distribution
system.membus.trans_dist::ReadExResp              205                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            236                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           520                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        13823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       406070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       406070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 420434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4780                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        67136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        86741                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12991260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12991260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13093105                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            211508                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000095                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009724                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  211488     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              211508                       # Request fanout histogram
system.membus.reqLayer6.occupancy           699241405                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11721625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              504484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2333375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10565205                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          619525200                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1183750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       393216                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        98304                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       491520                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       101376                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       110592                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4639077                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1159769                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5798846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1159769                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4639077                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5798846                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5798846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5798846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     11597692                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       507904                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       507904                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       457779                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       457779                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9258                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       364992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       106496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       541120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       286720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       888844                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1212428                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       102400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        55296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1931366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1762                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2046                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          241                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13353                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5838108                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1703936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8656156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      4587520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14221336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     19398680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1638400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       884736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       173544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       173544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     30764869                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2653833125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          2204416                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1068                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2326279404                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1989171000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       491520                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2850816                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       655360                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       491520                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1146880                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       491520                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       565248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       163840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        15360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       179200                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13144051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      6958615                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5798846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7731795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     33633308                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7731795                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5798846                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13530641                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13144051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      6958615                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13530641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13530641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     47163949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1146880                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1638400                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       491520                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       173544                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       665064                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        15360                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1146880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1162240                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       491520                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5432                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       496952                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5798846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13530641                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19329487                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5798846                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2047434                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7846281                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5798846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19329487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2047434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27175768                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        87839                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        87831                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       115200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       115200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        94432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       282636                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        20480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5450                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       406070                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3020060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      9043992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       173544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12991260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       280910                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       280910    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       280910                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    771969780                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    554244000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    170755384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1703936                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      4587520                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    177046840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      4064764                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      4134172                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      8198936                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     42688846                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        53248                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       143360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     42885454                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1016191                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       129248                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1145439                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2014534915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20102667                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     54122564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2088760146                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47955202                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48774063                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     96729265                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2062490118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     68876730                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     54122564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2185489412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1703936                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092568                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4915200                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     17104920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      6094848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9306136                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15400984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        53248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523142                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       153600                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2742278                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1523712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       290822                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1814534                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20102667                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    119069924                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     57988462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4639077                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    201800129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     71905692                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    109791770                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    181697463                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20102667                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    190975616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    167780232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4639077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    383497592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16576                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15104                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15104                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          236                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          259                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       178194                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        17366                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         195560                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       178194                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       178194                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       178194                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        17366                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        195560                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1316124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      4128792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       173544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          44928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5663388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        22208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1703936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4915200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        98304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7395008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        20592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        64518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               88533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          347                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        26624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        76800                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             115547                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     15527345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     48710591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2047434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            530051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66815421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         262005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20102667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     57988462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7731795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1159769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87244697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         262005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     35630012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    106699052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7731795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1159769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2047434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           530051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            154060118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     47216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    141223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     10240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003213804250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1254                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              172683                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             121124                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       88541                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115547                       # Number of write requests accepted
system.mem_ctrls.readBursts                     88541                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115547                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     96                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7199                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4315047665                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  442185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6636518915                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48787.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.55                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75035.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1680                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    82170                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  107384                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    16                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 88525                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115547                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   53332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5682                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    904.817797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   796.704402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.570853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          601      4.17%      4.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          469      3.25%      7.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          265      1.84%      9.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          284      1.97%     11.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          460      3.19%     14.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          198      1.37%     15.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          225      1.56%     17.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          230      1.59%     18.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11697     81.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14429                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      70.543062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    322.645493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1185     94.50%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.64%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.16%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            9      0.72%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.24%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           23      1.83%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.08%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            6      0.48%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           17      1.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1254                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      92.209896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     25.299642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    255.564675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1101     87.87%     87.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            27      2.15%     90.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      0.64%     90.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.24%     90.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.40%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           15      1.20%     92.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.40%     92.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.24%     93.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      0.48%     93.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           80      6.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5659968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7394752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5663900                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7395008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        66.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        87.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84761647625                       # Total gap between requests
system.mem_ctrls.avgGap                     415319.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1316124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      4122712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       173544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        44864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        24000                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1703936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4913152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        98304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15527344.959733577445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 48638860.315314620733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2047434.401083791396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 529295.723103208584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 283146.784826966061                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20102666.664621718228                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 57964299.673590742052                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7731794.871008353308                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1159769.230651252903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        20592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        64518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2729                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          347                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        26624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        76800                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1629846520                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   4648815690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    327870035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     29986670                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7405436965                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 178733966350                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1002809709830                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 189744734750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   8739117640                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     79149.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     72054.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    120142.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42716.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21341316.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6713264.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  13057418.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  18529759.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   5689529.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7120616.175000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4970036.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           160886625                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       160575884.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     811469389.500231                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     173372954.062523                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1485505500.899931                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2803901006.287271                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         33.079815                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77922456550                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4585265250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2255751950                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1004                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           502                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     166971037.848606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    438970904.556476                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          502    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545328625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             502                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      3712113375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  83819461000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       138977                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           138977                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       138977                       # number of overall hits
system.cpu.icache.overall_hits::total          138977                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          236                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            236                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          236                       # number of overall misses
system.cpu.icache.overall_misses::total           236                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10251250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10251250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10251250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10251250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       139213                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       139213                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       139213                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       139213                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001695                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001695                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001695                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001695                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          236                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          236                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9877625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9877625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9877625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9877625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001695                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001695                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001695                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001695                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41854.343220                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41854.343220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41854.343220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41854.343220                       # average overall mshr miss latency
system.cpu.icache.replacements                     69                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       138977                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          138977                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          236                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           236                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10251250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10251250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       139213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       139213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9877625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9877625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41854.343220                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41854.343220                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           366.807801                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9957                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                69                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            144.304348                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   366.807801                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.716421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.716421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            278662                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           278662                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       169825                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           169825                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       169825                       # number of overall hits
system.cpu.dcache.overall_hits::total          169825                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          889                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            889                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          889                       # number of overall misses
system.cpu.dcache.overall_misses::total           889                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     67479125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     67479125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     67479125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     67479125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       170714                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       170714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       170714                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       170714                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005208                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005208                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005208                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005208                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75904.527559                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75904.527559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75904.527559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75904.527559                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          347                       # number of writebacks
system.cpu.dcache.writebacks::total               347                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          164                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          725                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          725                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          725                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          725                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5824                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5824                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     53938625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     53938625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     53938625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     53938625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12990000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12990000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004247                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004247                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74398.103448                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74398.103448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74398.103448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74398.103448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2230.425824                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2230.425824                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    725                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       106458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          106458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     39612625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     39612625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       106981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       106981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004889                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004889                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75741.156788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75741.156788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          520                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          520                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          598                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          598                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38780250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38780250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12990000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12990000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74577.403846                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74577.403846                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.408027                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.408027                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        63367                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          63367                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          366                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          366                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27866500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27866500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76137.978142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76137.978142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5226                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5226                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15158375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15158375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73943.292683                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73943.292683                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8899                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               725                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.274483                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            683581                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           683581                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87531574375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                87532633125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     62                       # Simulator instruction rate (inst/s)
host_mem_usage                               10399748                       # Number of bytes of host memory used
host_op_rate                                       65                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27001.46                       # Real time elapsed on the host
host_tick_rate                                3139191                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1676645                       # Number of instructions simulated
sim_ops                                       1751214                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084763                       # Number of seconds simulated
sim_ticks                                 84762748750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.456931                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   29250                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                43361                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                501                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4737                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             35145                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5524                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7311                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1787                       # Number of indirect misses.
system.cpu.branchPred.lookups                   67045                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11467                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1428                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      344889                       # Number of instructions committed
system.cpu.committedOps                        391996                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.377037                       # CPI: cycles per instruction
system.cpu.discardedOps                         13566                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             201895                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            102112                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            46802                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          990976                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.228465                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      502                       # number of quiesce instructions executed
system.cpu.numCycles                          1509592                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       502                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  216544     55.24%     55.24% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1225      0.31%     55.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::MemRead                 105004     26.79%     82.34% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 69222     17.66%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   391996                       # Class of committed instruction
system.cpu.quiesceCycles                    134110806                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          518616                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          814                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1764                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               88505                       # Transaction distribution
system.membus.trans_dist::ReadResp              89256                       # Transaction distribution
system.membus.trans_dist::WriteReq             120426                       # Transaction distribution
system.membus.trans_dist::WriteResp            120426                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          348                       # Transaction distribution
system.membus.trans_dist::CleanEvict              448                       # Transaction distribution
system.membus.trans_dist::ReadExReq               205                       # Transaction distribution
system.membus.trans_dist::ReadExResp              205                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           521                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        13826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       406206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       406206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 420578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4780                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        67264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        86869                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12995612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12995612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13097713                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            211579                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000095                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009722                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  211559     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              211579                       # Request fanout histogram
system.membus.reqLayer6.occupancy           699324655                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11721625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              509234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2333375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10570580                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          619888820                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1193750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       393216                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        98304                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       491520                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       101376                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       110592                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4639019                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1159755                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5798774                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1159755                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4639019                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5798774                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5798774                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5798774                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     11597547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       507904                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       507904                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       457914                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       457913                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9258                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       364992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       106496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       541120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       286720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       888844                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1212428                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       102400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        55296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        11133                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        11133                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1931635                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1762                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2046                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          241                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13353                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5838108                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1703936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8656156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      4587520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14221336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     19398680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1638400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       884736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       177864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       177864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     30769189                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2654313625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          2204685                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1068                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2326692904                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1989305000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       491520                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2850816                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       655360                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       491520                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1146880                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       491520                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       565248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       163840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        15360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       179200                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13143887                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      6958528                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5798774                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7731698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     33632888                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7731698                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5798774                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13530472                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13143887                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      6958528                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13530472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13530472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     47163360                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1146880                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1638400                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       491520                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       177864                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       669384                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        15360                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1146880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1162240                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       491520                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5567                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       497087                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5798774                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13530472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19329246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5798774                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2098375                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7897148                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5798774                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19329246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2098375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27226394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        87907                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        87899                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       115200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       115200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        94432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       282636                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        20480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5586                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       406206                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3020060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      9043992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       177896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12995612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       280978                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       280978    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       280978                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    772046280                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    554584000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    170757432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1703936                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      4587520                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    177048888                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      4064804                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      4134172                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      8198976                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     42689358                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        53248                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       143360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     42885966                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1016201                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       129248                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1145449                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2014533914                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20102416                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     54121888                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2088758218                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47955075                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48773454                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     96728529                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2062488989                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     68875869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     54121888                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2185486747                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1703936                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092568                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4915200                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     17104920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      6094848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9306136                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15400984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        53248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523142                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       153600                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2742278                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1523712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       290822                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1814534                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20102416                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    119068437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     57987737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4639019                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    201797609                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     71904794                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    109790399                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    181695193                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20102416                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    190973231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    167778136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4639019                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    383492802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15232                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15232                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          238                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          261                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       179702                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        17366                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         197068                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       179702                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       179702                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       179702                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        17366                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        197068                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1316124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      4128792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       178088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          44992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5667996                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        22272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1703936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4915200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        98304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7395072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        20592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        64518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               88605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          348                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        26624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        76800                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             115548                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     15527151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     48709982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2101017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            530799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66868950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         262757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20102416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     57987737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7731698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1159755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87244363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         262757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     35629567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    106697720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7731698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1159755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2101017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           530799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            154113313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     47216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    141223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     10240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003213804250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1254                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1254                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              172815                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             121136                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       88610                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115548                       # Number of write requests accepted
system.mem_ctrls.readBursts                     88610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     96                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7199                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4320934920                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  442570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6644427420                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48816.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75066.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1680                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    82241                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  107393                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    16                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 88594                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115548                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   53391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5682                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    904.734326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   796.481497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.697541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          603      4.18%      4.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          469      3.25%      7.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          265      1.84%      9.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          284      1.97%     11.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          460      3.19%     14.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          198      1.37%     15.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          225      1.56%     17.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          230      1.59%     18.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11701     81.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14435                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      70.543062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    322.645493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1185     94.50%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.64%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.16%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            9      0.72%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.24%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           23      1.83%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.08%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            6      0.48%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           17      1.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1254                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      92.149123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     25.290400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    255.471739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1102     87.88%     87.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            27      2.15%     90.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      0.64%     90.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.24%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.40%     91.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           15      1.20%     92.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.40%     92.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.24%     93.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      0.48%     93.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           80      6.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1254                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5664896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7395520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5668316                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7395072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        66.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        87.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84762869625                       # Total gap between requests
system.mem_ctrls.avgGap                     415182.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1316124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      4122712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       178408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        44928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        24000                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1703936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4913920                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        98304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15527151.011605199426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 48638252.779644548893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2104792.525383976288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 530044.160466185887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 283143.248112278758                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20102415.567310161889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 57972636.240162037313                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7731698.295119293034                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1159754.744267893955                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        20592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        64518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          348                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        26624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        76800                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1629846520                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   4648815690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    335663915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30101295                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7405436965                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 178733966350                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1002824511330                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 189744734750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   8739117640                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     79149.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     72054.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    120008.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42818.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21279991.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6713264.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  13057610.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  18529759.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   5689529.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7125057.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4972102.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        161023031.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       160592561.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     811469389.500231                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     173399274.525023                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1485505856.399931                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2804087272.724771                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         33.081599                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77922456550                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4585350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2256725950                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1004                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           502                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     166971037.848606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    438970904.556476                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          502    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545328625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             502                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      3713172125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  83819461000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       139334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           139334                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       139334                       # number of overall hits
system.cpu.icache.overall_hits::total          139334                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          238                       # number of overall misses
system.cpu.icache.overall_misses::total           238                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10338750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10338750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10338750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10338750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       139572                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       139572                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       139572                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       139572                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001705                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001705                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001705                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001705                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43440.126050                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43440.126050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43440.126050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43440.126050                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          238                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9961625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9961625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9961625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9961625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001705                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001705                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001705                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001705                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41855.567227                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41855.567227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41855.567227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41855.567227                       # average overall mshr miss latency
system.cpu.icache.replacements                     70                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       139334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          139334                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           238                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10338750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10338750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       139572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       139572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43440.126050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43440.126050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9961625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9961625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41855.567227                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41855.567227                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           366.807841                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              773696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               440                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1758.400000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   366.807841                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.716422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.716422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            279382                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           279382                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       170400                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           170400                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       170400                       # number of overall hits
system.cpu.dcache.overall_hits::total          170400                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          890                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            890                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          890                       # number of overall misses
system.cpu.dcache.overall_misses::total           890                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     67626625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     67626625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     67626625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     67626625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       171290                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       171290                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       171290                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       171290                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005196                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005196                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005196                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005196                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75984.971910                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75984.971910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75984.971910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75984.971910                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          348                       # number of writebacks
system.cpu.dcache.writebacks::total               348                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          164                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5824                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5824                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     54084875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     54084875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     54084875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     54084875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12990000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12990000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004238                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004238                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74497.073003                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74497.073003                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74497.073003                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74497.073003                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2230.425824                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2230.425824                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    726                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       106782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          106782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          524                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           524                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     39760125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     39760125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       107306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       107306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75878.101145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75878.101145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          598                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          598                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38926500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38926500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12990000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12990000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74714.971209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74714.971209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.408027                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.408027                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        63618                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          63618                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          366                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          366                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27866500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27866500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005720                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005720                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76137.978142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76137.978142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5226                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5226                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15158375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15158375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73943.292683                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73943.292683                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              172838                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1238                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            139.610662                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            685886                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           685886                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87532633125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
