

================================================================
== Synthesis Summary Report of 'FIR_HLS'
================================================================
+ General Information: 
    * Date:           Sat Oct 18 15:37:13 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        FIR_v4
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |                  Modules                  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |                  & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ FIR_HLS                                  |     -|  3.21|      268|  2.680e+03|         -|      269|     -|        no|  2 (~0%)|  3 (~0%)|  918 (~0%)|  1633 (1%)|    -|
    | + FIR_filter_2                            |     -|  5.52|       20|    200.000|         -|       20|     -|        no|        -|  1 (~0%)|  171 (~0%)|  370 (~0%)|    -|
    |  + FIR_filter_2_Pipeline_VITIS_LOOP_65_1  |     -|  5.52|       10|    100.000|         -|       10|     -|        no|        -|  1 (~0%)|  109 (~0%)|  120 (~0%)|    -|
    |   o VITIS_LOOP_65_1                       |     -|  7.30|        8|     80.000|         5|        1|     5|       yes|        -|        -|          -|          -|    -|
    |  + FIR_filter_2_Pipeline_VITIS_LOOP_69_2  |     -|  5.77|        6|     60.000|         -|        6|     -|        no|        -|        -|    8 (~0%)|   67 (~0%)|    -|
    |   o VITIS_LOOP_69_2                       |     -|  7.30|        4|     40.000|         2|        1|     4|       yes|        -|        -|          -|          -|    -|
    | + FIR_filter                              |     -|  5.52|       22|    220.000|         -|       22|     -|        no|        -|  1 (~0%)|  154 (~0%)|  371 (~0%)|    -|
    |  + FIR_filter_Pipeline_VITIS_LOOP_65_1    |     -|  5.52|       11|    110.000|         -|       11|     -|        no|        -|  1 (~0%)|  122 (~0%)|  120 (~0%)|    -|
    |   o VITIS_LOOP_65_1                       |     -|  7.30|        9|     90.000|         5|        1|     6|       yes|        -|        -|          -|          -|    -|
    |  + FIR_filter_Pipeline_VITIS_LOOP_69_2    |     -|  5.77|        7|     70.000|         -|        7|     -|        no|        -|        -|    9 (~0%)|   68 (~0%)|    -|
    |   o VITIS_LOOP_69_2                       |     -|  7.30|        5|     50.000|         2|        1|     5|       yes|        -|        -|          -|          -|    -|
    | + FIR_HLS_Pipeline_VITIS_LOOP_65_1        |     -|  4.86|      122|  1.220e+03|         -|      122|     -|        no|  1 (~0%)|  1 (~0%)|  113 (~0%)|  130 (~0%)|    -|
    |  o VITIS_LOOP_65_1                        |     -|  7.30|      120|  1.200e+03|         5|        1|   117|       yes|        -|        -|          -|          -|    -|
    | + FIR_HLS_Pipeline_VITIS_LOOP_69_2        |     -|  4.83|      118|  1.180e+03|         -|      118|     -|        no|        -|        -|   17 (~0%)|   80 (~0%)|    -|
    |  o VITIS_LOOP_69_2                        |     -|  7.30|      116|  1.160e+03|         2|        1|   116|       yes|        -|        -|          -|          -|    -|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+-----------+---------------+-------+--------+--------+
| Interface | Direction | Register Mode | TDATA | TREADY | TVALID |
+-----------+-----------+---------------+-------+--------+--------+
| input_r   | in        | both          | 16    | 1      | 1      |
| output_r  | out       | both          | 16    | 1      | 1      |
+-----------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------+
| Argument | Direction | Datatype          |
+----------+-----------+-------------------+
| input    | in        | stream<short, 0>& |
| output   | out       | stream<short, 0>& |
+----------+-----------+-------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| input    | input_r      | interface |
| output   | output_r     | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+--------------+-------+-----------+---------+
| Name                                      | DSP | Pragma | Variable     | Op    | Impl      | Latency |
+-------------------------------------------+-----+--------+--------------+-------+-----------+---------+
| + FIR_HLS                                 | 3   |        |              |       |           |         |
|   add_ln25_1_fu_256_p2                    |     |        | add_ln25_1   | add   | fabric    | 0       |
|  + FIR_filter_2                           | 1   |        |              |       |           |         |
|    ashr_ln73_fu_79_p2                     |     |        | ashr_ln73    | ashr  | auto_pipe | 0       |
|   + FIR_filter_2_Pipeline_VITIS_LOOP_65_1 | 1   |        |              |       |           |         |
|     icmp_ln65_fu_90_p2                    |     |        | icmp_ln65    | seteq | auto      | 0       |
|     add_ln65_fu_96_p2                     |     |        | add_ln65     | add   | fabric    | 0       |
|     sub_ln66_fu_107_p2                    |     |        | sub_ln66     | sub   | fabric    | 0       |
|     mac_muladd_16s_15s_32s_32_4_1_U1      | 1   |        | mul_ln66     | mul   | dsp_slice | 3       |
|     mac_muladd_16s_15s_32s_32_4_1_U1      | 1   |        | sext_ln66_2  | sext  | dsp_slice | 3       |
|     mac_muladd_16s_15s_32s_32_4_1_U1      | 1   |        | FIR_accu32_3 | add   | dsp_slice | 3       |
|   + FIR_filter_2_Pipeline_VITIS_LOOP_69_2 | 0   |        |              |       |           |         |
|     icmp_ln69_fu_66_p2                    |     |        | icmp_ln69    | seteq | auto      | 0       |
|     add_ln70_fu_92_p2                     |     |        | add_ln70     | add   | fabric    | 0       |
|     add_ln69_fu_81_p2                     |     |        | add_ln69     | add   | fabric    | 0       |
|  + FIR_filter                             | 1   |        |              |       |           |         |
|    ashr_ln73_fu_79_p2                     |     |        | ashr_ln73    | ashr  | auto_pipe | 0       |
|   + FIR_filter_Pipeline_VITIS_LOOP_65_1   | 1   |        |              |       |           |         |
|     icmp_ln65_fu_92_p2                    |     |        | icmp_ln65    | seteq | auto      | 0       |
|     add_ln65_fu_98_p2                     |     |        | add_ln65     | add   | fabric    | 0       |
|     sub_ln66_fu_109_p2                    |     |        | sub_ln66     | sub   | fabric    | 0       |
|     mac_muladd_16s_14s_31s_31_4_1_U11     | 1   |        | mul_ln66     | mul   | dsp_slice | 3       |
|     mac_muladd_16s_14s_31s_31_4_1_U11     | 1   |        | sext_ln66_2  | sext  | dsp_slice | 3       |
|     mac_muladd_16s_14s_31s_31_4_1_U11     | 1   |        | FIR_accu32_1 | add   | dsp_slice | 3       |
|   + FIR_filter_Pipeline_VITIS_LOOP_69_2   | 0   |        |              |       |           |         |
|     icmp_ln69_fu_66_p2                    |     |        | icmp_ln69    | seteq | auto      | 0       |
|     add_ln70_fu_88_p2                     |     |        | add_ln70     | add   | fabric    | 0       |
|     add_ln69_fu_77_p2                     |     |        | add_ln69     | add   | fabric    | 0       |
|  + FIR_HLS_Pipeline_VITIS_LOOP_65_1       | 1   |        |              |       |           |         |
|    icmp_ln65_fu_90_p2                     |     |        | icmp_ln65    | seteq | auto      | 0       |
|    add_ln65_fu_96_p2                      |     |        | add_ln65     | add   | fabric    | 0       |
|    sub_ln66_fu_107_p2                     |     |        | sub_ln66     | sub   | fabric    | 0       |
|    mac_muladd_16s_16s_32ns_32_4_1_U20     | 1   |        | mul_ln66     | mul   | dsp_slice | 3       |
|    mac_muladd_16s_16s_32ns_32_4_1_U20     | 1   |        | FIR_accu32_5 | add   | dsp_slice | 3       |
|  + FIR_HLS_Pipeline_VITIS_LOOP_69_2       | 0   |        |              |       |           |         |
|    icmp_ln69_fu_66_p2                     |     |        | icmp_ln69    | seteq | auto      | 0       |
|    add_ln70_fu_88_p2                      |     |        | add_ln70     | add   | fabric    | 0       |
|    add_ln69_fu_77_p2                      |     |        | add_ln69     | add   | fabric    | 0       |
+-------------------------------------------+-----+--------+--------------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
+-----------------------------------------+--------+------+------+------+--------+---------------------+------+---------+------------------+
| Name                                    | Usage  | Type | BRAM | URAM | Pragma | Variable            | Impl | Latency | Bitwidth, Depth, |
|                                         |        |      |      |      |        |                     |      |         | Banks            |
+-----------------------------------------+--------+------+------+------+--------+---------------------+------+---------+------------------+
| + FIR_HLS                               |        |      | 2    | 0    |        |                     |      |         |                  |
|   H_filter_FIR_dec_40_U                 | ram_2p |      |      |      |        | H_filter_FIR_dec_40 | auto | 1       | 16, 6, 1         |
|   H_filter_FIR_kernel_U                 | ram_2p |      | 1    |      |        | H_filter_FIR_kernel | auto | 1       | 16, 117, 1       |
|   H_filter_FIR_int_40_U                 | ram_2p |      |      |      |        | H_filter_FIR_int_40 | auto | 1       | 16, 6, 1         |
|   H_filter_FIR_dec_43_U                 | ram_2p |      |      |      |        | H_filter_FIR_dec_43 | auto | 1       | 16, 5, 1         |
|   b_FIR_dec_int_43_U                    | rom_1p |      |      |      |        | b_FIR_dec_int_43    | auto | 1       | 15, 5, 1         |
|   H_filter_FIR_int_41_U                 | ram_2p |      |      |      |        | H_filter_FIR_int_41 | auto | 1       | 16, 5, 1         |
|   b_FIR_dec_int_41_U                    | rom_1p |      |      |      |        | b_FIR_dec_int_41    | auto | 1       | 15, 5, 1         |
|   H_filter_FIR_dec_42_U                 | ram_2p |      |      |      |        | H_filter_FIR_dec_42 | auto | 1       | 16, 5, 1         |
|   b_FIR_dec_int_42_U                    | rom_1p |      |      |      |        | b_FIR_dec_int_42    | auto | 1       | 15, 5, 1         |
|   H_filter_FIR_int_42_U                 | ram_2p |      |      |      |        | H_filter_FIR_int_42 | auto | 1       | 16, 5, 1         |
|   H_filter_FIR_dec_41_U                 | ram_2p |      |      |      |        | H_filter_FIR_dec_41 | auto | 1       | 16, 5, 1         |
|   H_filter_FIR_int_43_U                 | ram_2p |      |      |      |        | H_filter_FIR_int_43 | auto | 1       | 16, 5, 1         |
|  + FIR_filter                           |        |      | 0    | 0    |        |                     |      |         |                  |
|   + FIR_filter_Pipeline_VITIS_LOOP_65_1 |        |      | 0    | 0    |        |                     |      |         |                  |
|     b_FIR_dec_int_40_U                  | rom_1p |      |      |      |        | b_FIR_dec_int_40    | auto | 1       | 14, 6, 1         |
|  + FIR_HLS_Pipeline_VITIS_LOOP_65_1     |        |      | 1    | 0    |        |                     |      |         |                  |
|    b_FIR_kernel_U                       | rom_1p |      | 1    |      |        | b_FIR_kernel        | auto | 1       | 16, 117, 1       |
+-----------------------------------------+--------+------+------+------+--------+---------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------+-----------------------------------+
| Type      | Options                       | Location                          |
+-----------+-------------------------------+-----------------------------------+
| interface | mode=axis port=input          | FIR_HLS.cpp:15 in fir_hls, input  |
| interface | mode=axis port=output         | FIR_HLS.cpp:16 in fir_hls, output |
| interface | mode=ap_ctrl_none port=return | FIR_HLS.cpp:17 in fir_hls, return |
+-----------+-------------------------------+-----------------------------------+


