<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: RV32IMACFDArch Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="classRV32IMACFDArch-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">RV32IMACFDArch Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="RV32IMACFDArch_8h_source.html">RV32IMACFDArch.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for RV32IMACFDArch:</div>
<div class="dyncontent">
<div class="center"><img src="classRV32IMACFDArch__inherit__graph.png" border="0" usemap="#RV32IMACFDArch_inherit__map" alt="Inheritance graph"/></div>
<map name="RV32IMACFDArch_inherit__map" id="RV32IMACFDArch_inherit__map">
<area shape="rect" title=" " alt="" coords="759,97,896,123"/>
<area shape="rect" href="classetiss_1_1CPUArch.html" title="the interface to translate instructions of and processor architecture" alt="" coords="593,97,711,123"/>
<area shape="rect" href="classetiss_1_1CPUArchRegListenerInterface.html" title="allows to inform plugins about changes to a register that is present in the cpu structure." alt="" coords="333,5,528,47"/>
<area shape="rect" href="classetiss_1_1CPUArchCPUManipulation.html" title="interface for cpu structure access." alt="" coords="316,71,545,98"/>
<area shape="rect" href="classetiss_1_1CPUArchDefaultPlugins.html" title="provides common basic plugins" alt="" coords="325,122,537,149"/>
<area shape="rect" href="classetiss_1_1TranslationPlugin.html" title="allows to add code to the translation of instructions" alt="" coords="345,173,517,199"/>
<area shape="rect" href="classetiss_1_1Plugin.html" title="base plugin class that provides access to different plugin functions if present" alt="" coords="167,173,268,199"/>
<area shape="rect" href="classetiss_1_1ToString.html" title="Marker interface for toString() support." alt="" coords="5,173,119,199"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for RV32IMACFDArch:</div>
<div class="dyncontent">
<div class="center"><img src="classRV32IMACFDArch__coll__graph.png" border="0" usemap="#RV32IMACFDArch_coll__map" alt="Collaboration graph"/></div>
<map name="RV32IMACFDArch_coll__map" id="RV32IMACFDArch_coll__map">
<area shape="rect" title=" " alt="" coords="1136,1124,1273,1151"/>
<area shape="rect" href="classetiss_1_1CPUArch.html" title="the interface to translate instructions of and processor architecture" alt="" coords="765,1201,882,1228"/>
<area shape="rect" href="classetiss_1_1Plugin.html" title="base plugin class that provides access to different plugin functions if present" alt="" coords="1154,856,1255,883"/>
<area shape="rect" title=" " alt="" coords="1724,1155,1889,1197"/>
<area shape="rect" href="classetiss_1_1CPUArchRegListenerInterface.html" title="allows to inform plugins about changes to a register that is present in the cpu structure." alt="" coords="327,1213,521,1254"/>
<area shape="rect" href="classetiss_1_1CPUArchCPUManipulation.html" title="interface for cpu structure access." alt="" coords="309,1380,539,1407"/>
<area shape="rect" href="classetiss_1_1CPUArchDefaultPlugins.html" title="provides common basic plugins" alt="" coords="318,1431,530,1457"/>
<area shape="rect" href="classetiss_1_1TranslationPlugin.html" title="allows to add code to the translation of instructions" alt="" coords="1507,1132,1679,1159"/>
<area shape="rect" href="classetiss_1_1InterruptListenerPlugin.html" title=" " alt="" coords="1509,917,1678,958"/>
<area shape="rect" href="classetiss_1_1RegisterDevicePlugin.html" title="RegisterDevicePlugin::changedRegister is called if a supported register has been changed." alt="" coords="1493,865,1693,892"/>
<area shape="rect" href="classetiss_1_1CoroutinePlugin.html" title="this plugin will be called before a block is executed." alt="" coords="1511,764,1675,791"/>
<area shape="rect" title=" " alt="" coords="1511,982,1676,1023"/>
<area shape="rect" href="classetiss_1_1SystemWrapperPlugin.html" title="this plugin allows to wrap the ETISS_System interface" alt="" coords="1491,815,1696,841"/>
<area shape="rect" href="classetiss_1_1ToString.html" title="Marker interface for toString() support." alt="" coords="767,116,880,143"/>
<area shape="rect" href="classetiss_1_1CPUCore.html" title="CPUCore is responsible for the simulation of a CPU core in ETISS." alt="" coords="2672,923,2791,949"/>
<area shape="rect" title=" " alt="" coords="1913,899,2093,941"/>
<area shape="rect" href="structETISS__CPU.html" title="basic cpu state structure needed for execution of any cpu architecture." alt="" coords="777,329,869,356"/>
<area shape="rect" href="classetiss_1_1mm_1_1MMU.html" title=" " alt="" coords="1529,316,1658,343"/>
<area shape="rect" title=" " alt="" coords="387,273,461,300"/>
<area shape="rect" title=" " alt="" coords="399,324,449,351"/>
<area shape="rect" title=" " alt="" coords="387,375,461,401"/>
<area shape="rect" title=" " alt="" coords="393,425,455,452"/>
<area shape="rect" href="structETISS__System.html" title="memory access and time synchronization functions." alt="" coords="766,579,881,605"/>
<area shape="rect" title="STL class." alt="" coords="381,1085,467,1112"/>
<area shape="rect" href="classetiss_1_1JIT.html" title="compiler interface for just in time compilation of generated C code" alt="" coords="785,1275,862,1301"/>
<area shape="rect" title=" " alt="" coords="741,1115,906,1141"/>
<area shape="rect" title="STL class." alt="" coords="5,1078,144,1119"/>
<area shape="rect" href="classetiss_1_1CPUCore_1_1InterruptVectorWrapper.html" title=" " alt="" coords="2317,873,2499,914"/>
<area shape="rect" title=" " alt="" coords="2861,877,3017,918"/>
<area shape="rect" href="classetiss_1_1VirtualStructSupport.html" title=" " alt="" coords="2312,1129,2504,1156"/>
<area shape="rect" href="classetiss_1_1InterruptVector.html" title="interface to set interrupt bits" alt="" coords="1924,613,2083,640"/>
<area shape="rect" title=" " alt="" coords="1179,523,1230,549"/>
<area shape="rect" href="classetiss_1_1VirtualStruct.html" title="abstract representation of an module of a simulation which could be a embedded device of the cpu of a..." alt="" coords="1932,664,2075,691"/>
<area shape="rect" href="classetiss_1_1fault_1_1Injector.html" title=" " alt="" coords="1519,617,1667,644"/>
<area shape="rect" title=" " alt="" coords="1297,1283,1463,1325"/>
<area shape="rect" title=" " alt="" coords="2325,735,2491,777"/>
<area shape="rect" title=" " alt="" coords="1492,489,1695,530"/>
<area shape="rect" title=" " alt="" coords="1499,669,1687,739"/>
<area shape="rect" title=" " alt="" coords="2117,962,2288,1003"/>
<area shape="rect" title=" " alt="" coords="3131,915,3319,957"/>
<area shape="rect" title=" " alt="" coords="2120,303,2285,345"/>
<area shape="rect" title=" " alt="" coords="34,517,115,544"/>
<area shape="rect" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html" title="provides to architecture dependent registers as defined by gdb" alt="" coords="357,963,491,1005"/>
<area shape="rect" title=" " alt="" coords="345,571,503,613"/>
<area shape="rect" title=" " alt="" coords="331,637,517,723"/>
<area shape="rect" title=" " alt="" coords="334,747,514,818"/>
<area shape="rect" title=" " alt="" coords="331,477,517,547"/>
<area shape="rect" title="STL class." alt="" coords="2362,1180,2454,1207"/>
<area shape="rect" title=" " alt="" coords="2389,1235,2427,1261"/>
<area shape="rect" href="classRV32IMACFDGDBCore.html" title="Generated on Thu, 24 Feb 2022 17:15:20 +0100." alt="" coords="740,1055,907,1081"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a7c48bfc898bbb8de8947a22ade53c823"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#a7c48bfc898bbb8de8947a22ade53c823">RV32IMACFDArch</a> ()</td></tr>
<tr class="separator:a7c48bfc898bbb8de8947a22ade53c823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba7f5c1df168a6a6458360847bfb541"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="JITImpl_2TCC_2CMakeLists_8txt.html#afec2f53c8d2d6bfd3d0c2a7fefc6bd06">std::set</a>&lt; std::string &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#acba7f5c1df168a6a6458360847bfb541">getListenerSupportedRegisters</a> ()</td></tr>
<tr class="separator:acba7f5c1df168a6a6458360847bfb541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8390132dc660448a1e1e25ed922701"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#a2a8390132dc660448a1e1e25ed922701">newCPU</a> ()</td></tr>
<tr class="memdesc:a2a8390132dc660448a1e1e25ed922701"><td class="mdescLeft">&#160;</td><td class="mdescRight">allocate new cpu structure  <a href="classRV32IMACFDArch.html#a2a8390132dc660448a1e1e25ed922701">More...</a><br /></td></tr>
<tr class="separator:a2a8390132dc660448a1e1e25ed922701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebddad58b8ef43fa641be9993a017121"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#aebddad58b8ef43fa641be9993a017121">resetCPU</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="el" href="386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">etiss::uint64</a> *startpointer)</td></tr>
<tr class="memdesc:aebddad58b8ef43fa641be9993a017121"><td class="mdescLeft">&#160;</td><td class="mdescRight">reset cpu (structure)  <a href="classRV32IMACFDArch.html#aebddad58b8ef43fa641be9993a017121">More...</a><br /></td></tr>
<tr class="separator:aebddad58b8ef43fa641be9993a017121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238801085a13b7f25bcb0fc9ca3b7dec"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#a238801085a13b7f25bcb0fc9ca3b7dec">deleteCPU</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *)</td></tr>
<tr class="memdesc:a238801085a13b7f25bcb0fc9ca3b7dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">delete cpu structure  <a href="classRV32IMACFDArch.html#a238801085a13b7f25bcb0fc9ca3b7dec">More...</a><br /></td></tr>
<tr class="separator:a238801085a13b7f25bcb0fc9ca3b7dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d49005cbd5ac0f9421cf50e877fe810"><td class="memItemLeft" align="right" valign="top">virtual std::shared_ptr&lt; <a class="el" href="classetiss_1_1VirtualStruct.html">etiss::VirtualStruct</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#a8d49005cbd5ac0f9421cf50e877fe810">getVirtualStruct</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:a8d49005cbd5ac0f9421cf50e877fe810"><td class="mdescLeft">&#160;</td><td class="mdescRight">get the VirtualStruct of the core to mitigate register access  <a href="classRV32IMACFDArch.html#a8d49005cbd5ac0f9421cf50e877fe810">More...</a><br /></td></tr>
<tr class="separator:a8d49005cbd5ac0f9421cf50e877fe810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5629fb96fcdc96ea987efc3dd0f1d3bf"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#a5629fb96fcdc96ea987efc3dd0f1d3bf">getMaximumInstructionSizeInBytes</a> ()</td></tr>
<tr class="separator:a5629fb96fcdc96ea987efc3dd0f1d3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa335fdd6fffbde2fe4036d8569ce59b7"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#aa335fdd6fffbde2fe4036d8569ce59b7">getInstructionSizeInBytes</a> ()</td></tr>
<tr class="separator:aa335fdd6fffbde2fe4036d8569ce59b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5428d3754c6cae9705274bb26d4f2180"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="JITImpl_2TCC_2CMakeLists_8txt.html#afec2f53c8d2d6bfd3d0c2a7fefc6bd06">std::set</a>&lt; std::string &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#a5428d3754c6cae9705274bb26d4f2180">getHeaders</a> () const</td></tr>
<tr class="memdesc:a5428d3754c6cae9705274bb26d4f2180"><td class="mdescLeft">&#160;</td><td class="mdescRight">required headers (RV32IMACFD.h)  <a href="classRV32IMACFDArch.html#a5428d3754c6cae9705274bb26d4f2180">More...</a><br /></td></tr>
<tr class="separator:a5428d3754c6cae9705274bb26d4f2180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad619f7f7ed553fda427776dedb729e80"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#ad619f7f7ed553fda427776dedb729e80">handleException</a> (<a class="el" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> code, <a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:ad619f7f7ed553fda427776dedb729e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will be called automatically in order to handling architecure dependent exceptions such as interrupt, system call, illegal instructions.  <a href="classRV32IMACFDArch.html#ad619f7f7ed553fda427776dedb729e80">More...</a><br /></td></tr>
<tr class="separator:ad619f7f7ed553fda427776dedb729e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac47cabe9345afb4379d68d764c3329"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#a4ac47cabe9345afb4379d68d764c3329">initInstrSet</a> (<a class="el" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> &amp;) const</td></tr>
<tr class="memdesc:a4ac47cabe9345afb4379d68d764c3329"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is called during CPUArch initialization.  <a href="classRV32IMACFDArch.html#a4ac47cabe9345afb4379d68d764c3329">More...</a><br /></td></tr>
<tr class="separator:a4ac47cabe9345afb4379d68d764c3329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb0a85406c8825a7c15b8be2c362696"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#aebb0a85406c8825a7c15b8be2c362696">initCodeBlock</a> (<a class="el" href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a> &amp;cb) const</td></tr>
<tr class="memdesc:aebb0a85406c8825a7c15b8be2c362696"><td class="mdescLeft">&#160;</td><td class="mdescRight">called before instructions are translated for the code block  <a href="classRV32IMACFDArch.html#aebb0a85406c8825a7c15b8be2c362696">More...</a><br /></td></tr>
<tr class="separator:aebb0a85406c8825a7c15b8be2c362696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0eb3c3412ce6f18b20cc31f5797ed36"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#ac0eb3c3412ce6f18b20cc31f5797ed36">compensateEndianess</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="el" href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a> &amp;ba) const</td></tr>
<tr class="memdesc:ac0eb3c3412ce6f18b20cc31f5797ed36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target architecture may have inconsistent endianess.  <a href="classRV32IMACFDArch.html#ac0eb3c3412ce6f18b20cc31f5797ed36">More...</a><br /></td></tr>
<tr class="separator:ac0eb3c3412ce6f18b20cc31f5797ed36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d62e819784cdd2f52a97db19f9c4623"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#a6d62e819784cdd2f52a97db19f9c4623">createInterruptVector</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:a6d62e819784cdd2f52a97db19f9c4623"><td class="mdescLeft">&#160;</td><td class="mdescRight">If interrupt handling is expected, vector table could be provided to support interrupt triggering.  <a href="classRV32IMACFDArch.html#a6d62e819784cdd2f52a97db19f9c4623">More...</a><br /></td></tr>
<tr class="separator:a6d62e819784cdd2f52a97db19f9c4623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa621d152e19cc69c06ef2b02576012"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#a0aa621d152e19cc69c06ef2b02576012">deleteInterruptVector</a> (<a class="el" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> *vec, <a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:a0aa621d152e19cc69c06ef2b02576012"><td class="mdescLeft">&#160;</td><td class="mdescRight">delete an allocated interrupt vector object  <a href="classRV32IMACFDArch.html#a0aa621d152e19cc69c06ef2b02576012">More...</a><br /></td></tr>
<tr class="separator:a0aa621d152e19cc69c06ef2b02576012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac779e50ea9a9b607db5f9d5b7fe499d7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#ac779e50ea9a9b607db5f9d5b7fe499d7">getGDBCore</a> ()</td></tr>
<tr class="memdesc:ac779e50ea9a9b607db5f9d5b7fe499d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">get the GDBcore for <a class="el" href="structRV32IMACFD.html" title="Generated on Tue, 01 Mar 2022 00:20:25 +0100.">RV32IMACFD</a> architecture  <a href="classRV32IMACFDArch.html#ac779e50ea9a9b607db5f9d5b7fe499d7">More...</a><br /></td></tr>
<tr class="separator:ac779e50ea9a9b607db5f9d5b7fe499d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1CPUArch"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1CPUArch')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1CPUArch.html">etiss::CPUArch</a></td></tr>
<tr class="memitem:a4b3974a660232e47dc0aaa3014da6394 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a4b3974a660232e47dc0aaa3014da6394">CPUArch</a> (std::string archname)</td></tr>
<tr class="separator:a4b3974a660232e47dc0aaa3014da6394 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3431d9d224565434a93423439e3a008 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#af3431d9d224565434a93423439e3a008">~CPUArch</a> ()</td></tr>
<tr class="separator:af3431d9d224565434a93423439e3a008 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18054a0c010ec14c632918ecce6339a inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#ab18054a0c010ec14c632918ecce6339a">getArchName</a> () const</td></tr>
<tr class="memdesc:ab18054a0c010ec14c632918ecce6339a inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the name of this architecture.  <a href="classetiss_1_1CPUArch.html#ab18054a0c010ec14c632918ecce6339a">More...</a><br /></td></tr>
<tr class="separator:ab18054a0c010ec14c632918ecce6339a inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef2dfd20d2938ddfebbfdec931b97ad inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#afef2dfd20d2938ddfebbfdec931b97ad">getName</a> () const</td></tr>
<tr class="memdesc:afef2dfd20d2938ddfebbfdec931b97ad inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the name of this architecture.  <a href="classetiss_1_1CPUArch.html#afef2dfd20d2938ddfebbfdec931b97ad">More...</a><br /></td></tr>
<tr class="separator:afef2dfd20d2938ddfebbfdec931b97ad inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f2d2f8f3c8ecb199938156ce5553e1 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a51f2d2f8f3c8ecb199938156ce5553e1">getMaximumInstructionsPerMetaInstruction</a> ()</td></tr>
<tr class="memdesc:a51f2d2f8f3c8ecb199938156ce5553e1 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">maximum number of instructions in a meta instruction  <a href="classetiss_1_1CPUArch.html#a51f2d2f8f3c8ecb199938156ce5553e1">More...</a><br /></td></tr>
<tr class="separator:a51f2d2f8f3c8ecb199938156ce5553e1 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed39e34187f1ba96046fd90c7e9716d7 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#aed39e34187f1ba96046fd90c7e9716d7">getSuperInstructionCount</a> ()</td></tr>
<tr class="memdesc:aed39e34187f1ba96046fd90c7e9716d7 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">fixed number of sub instructions per instruction (e.g.  <a href="classetiss_1_1CPUArch.html#aed39e34187f1ba96046fd90c7e9716d7">More...</a><br /></td></tr>
<tr class="separator:aed39e34187f1ba96046fd90c7e9716d7 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571cb18c6924046f709894b95bf597fd inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a571cb18c6924046f709894b95bf597fd">getBlockGlobalCode</a> ()</td></tr>
<tr class="memdesc:a571cb18c6924046f709894b95bf597fd inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">get c++ code snippet that is placed at the top of a translated block  <a href="classetiss_1_1CPUArch.html#a571cb18c6924046f709894b95bf597fd">More...</a><br /></td></tr>
<tr class="separator:a571cb18c6924046f709894b95bf597fd inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6db14472033fbfa09dea3d29ebacfa inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#abb6db14472033fbfa09dea3d29ebacfa">unlikelyInstruction</a> (<a class="el" href="386-GCC_8h.html#a2d76431d1047f8ec8a0e1cb64a4cd54c">etiss::uint8</a> *instr, unsigned <a class="el" href="opencl-c_8h.html#a5239ad4a82703f59e38e2051506250c3">length</a>, <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> &amp;ismetainstruction)</td></tr>
<tr class="memdesc:abb6db14472033fbfa09dea3d29ebacfa inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">return true if the given data is unlikely to be an instruction.  <a href="classetiss_1_1CPUArch.html#abb6db14472033fbfa09dea3d29ebacfa">More...</a><br /></td></tr>
<tr class="separator:abb6db14472033fbfa09dea3d29ebacfa inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34011e70c796236fb850a63b0b8bfd32 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a34011e70c796236fb850a63b0b8bfd32">getIncludePath</a> ()</td></tr>
<tr class="memdesc:a34011e70c796236fb850a63b0b8bfd32 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns a path that will be used to look up header files  <a href="classetiss_1_1CPUArch.html#a34011e70c796236fb850a63b0b8bfd32">More...</a><br /></td></tr>
<tr class="separator:a34011e70c796236fb850a63b0b8bfd32 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58f087b803dd678dd5b7700d92cadc4 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#af58f087b803dd678dd5b7700d92cadc4">finalizeInstrSet</a> (<a class="el" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> &amp;) const</td></tr>
<tr class="memdesc:af58f087b803dd678dd5b7700d92cadc4 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">the default behavior of this function of a cpu arch is to add "cpu-&gt;cpuTime_ps += cpu-&gt;cpuCycleTime_ps;" if the cpu time update group is not in use  <a href="classetiss_1_1CPUArch.html#af58f087b803dd678dd5b7700d92cadc4">More...</a><br /></td></tr>
<tr class="separator:af58f087b803dd678dd5b7700d92cadc4 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2785f9898eb9186c6bae3b3066b43623 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classetiss_1_1mm_1_1MMU.html">etiss::mm::MMU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a2785f9898eb9186c6bae3b3066b43623">newMMU</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:a2785f9898eb9186c6bae3b3066b43623 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">It is an interface to instanciate a Memory Management Unit.  <a href="classetiss_1_1CPUArch.html#a2785f9898eb9186c6bae3b3066b43623">More...</a><br /></td></tr>
<tr class="separator:a2785f9898eb9186c6bae3b3066b43623 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1CPUArchRegListenerInterface"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1CPUArchRegListenerInterface')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1CPUArchRegListenerInterface.html">etiss::CPUArchRegListenerInterface</a></td></tr>
<tr class="memitem:a41aeafe938bc40a0bea708091f861cfe inherit pub_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchRegListenerInterface.html#a41aeafe938bc40a0bea708091f861cfe">~CPUArchRegListenerInterface</a> ()</td></tr>
<tr class="separator:a41aeafe938bc40a0bea708091f861cfe inherit pub_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1CPUArchCPUManipulation"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1CPUArchCPUManipulation')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1CPUArchCPUManipulation.html">etiss::CPUArchCPUManipulation</a></td></tr>
<tr class="memitem:a40aa14d45ecb0f622b332b3d11e2f167 inherit pub_methods_classetiss_1_1CPUArchCPUManipulation"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchCPUManipulation.html#a40aa14d45ecb0f622b332b3d11e2f167">~CPUArchCPUManipulation</a> ()</td></tr>
<tr class="separator:a40aa14d45ecb0f622b332b3d11e2f167 inherit pub_methods_classetiss_1_1CPUArchCPUManipulation"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1CPUArchDefaultPlugins')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1CPUArchDefaultPlugins.html">etiss::CPUArchDefaultPlugins</a></td></tr>
<tr class="memitem:ae9f754260f79c4d3471e1ba4768cae82 inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchDefaultPlugins.html#ae9f754260f79c4d3471e1ba4768cae82">~CPUArchDefaultPlugins</a> ()</td></tr>
<tr class="separator:ae9f754260f79c4d3471e1ba4768cae82 inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f03e3f9c5003f5079fc86d1169828e inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchDefaultPlugins.html#a18f03e3f9c5003f5079fc86d1169828e">newTimer</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:a18f03e3f9c5003f5079fc86d1169828e inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a simple default timer implementaion instance for this architecture.  <a href="classetiss_1_1CPUArchDefaultPlugins.html#a18f03e3f9c5003f5079fc86d1169828e">More...</a><br /></td></tr>
<tr class="separator:a18f03e3f9c5003f5079fc86d1169828e inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcafc22a438cb8434876cdd9b757667c inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchDefaultPlugins.html#abcafc22a438cb8434876cdd9b757667c">deleteTimer</a> (<a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a> *timer)</td></tr>
<tr class="memdesc:abcafc22a438cb8434876cdd9b757667c inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="mdescLeft">&#160;</td><td class="mdescRight">delete timer instance  <a href="classetiss_1_1CPUArchDefaultPlugins.html#abcafc22a438cb8434876cdd9b757667c">More...</a><br /></td></tr>
<tr class="separator:abcafc22a438cb8434876cdd9b757667c inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1TranslationPlugin"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1TranslationPlugin')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1TranslationPlugin.html">etiss::TranslationPlugin</a></td></tr>
<tr class="memitem:a66f6269843f2eaae6d6f6def4ec6d455 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#a66f6269843f2eaae6d6f6def4ec6d455">TranslationPlugin</a> ()</td></tr>
<tr class="separator:a66f6269843f2eaae6d6f6def4ec6d455 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad43beb7d4c21fe5f6ad9213255538335 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#ad43beb7d4c21fe5f6ad9213255538335">~TranslationPlugin</a> ()</td></tr>
<tr class="separator:ad43beb7d4c21fe5f6ad9213255538335 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b06657eceef18ce843ac3fd5c934c39 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#a3b06657eceef18ce843ac3fd5c934c39">finalizeCodeBlock</a> (<a class="el" href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a> &amp;) const</td></tr>
<tr class="memdesc:a3b06657eceef18ce843ac3fd5c934c39 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">called after all instructions have been translated for the code block  <a href="classetiss_1_1TranslationPlugin.html#a3b06657eceef18ce843ac3fd5c934c39">More...</a><br /></td></tr>
<tr class="separator:a3b06657eceef18ce843ac3fd5c934c39 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35e0ee4d19fe3977b436f9a357c5718 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">virtual void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#ad35e0ee4d19fe3977b436f9a357c5718">getPluginHandle</a> ()</td></tr>
<tr class="memdesc:ad35e0ee4d19fe3977b436f9a357c5718 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">called to get the handle that is available in translated code via getPoinerCode(). [default: this]  <a href="classetiss_1_1TranslationPlugin.html#ad35e0ee4d19fe3977b436f9a357c5718">More...</a><br /></td></tr>
<tr class="separator:ad35e0ee4d19fe3977b436f9a357c5718 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1Plugin"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1Plugin')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a></td></tr>
<tr class="memitem:aee4cc1864a2afa84a9ad935153f3fe39 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aee4cc1864a2afa84a9ad935153f3fe39">~Plugin</a> ()</td></tr>
<tr class="separator:aee4cc1864a2afa84a9ad935153f3fe39 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede31186e0c877c175fee1071feb8804 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aede31186e0c877c175fee1071feb8804">getType</a> ()</td></tr>
<tr class="separator:aede31186e0c877c175fee1071feb8804 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7681b6d161b0c6756164798b02dfc8 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1InterruptListenerPlugin.html">InterruptListenerPlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a8c7681b6d161b0c6756164798b02dfc8">getInterruptListenerPlugin</a> ()</td></tr>
<tr class="separator:a8c7681b6d161b0c6756164798b02dfc8 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d1d95fef331ca8876f75734a0af1396 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1CoroutinePlugin.html">CoroutinePlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a9d1d95fef331ca8876f75734a0af1396">getCoroutinePlugin</a> ()</td></tr>
<tr class="separator:a9d1d95fef331ca8876f75734a0af1396 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6682d28d97b4d3bcbddd148ff46dd30b inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1SystemWrapperPlugin.html">SystemWrapperPlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a6682d28d97b4d3bcbddd148ff46dd30b">getSystemWrapperPlugin</a> ()</td></tr>
<tr class="separator:a6682d28d97b4d3bcbddd148ff46dd30b inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa1bd73a2729a13d855eac90a3ca1d6d inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1RegisterDevicePlugin.html">RegisterDevicePlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aaa1bd73a2729a13d855eac90a3ca1d6d">getRegisterDevicePlugin</a> ()</td></tr>
<tr class="separator:aaa1bd73a2729a13d855eac90a3ca1d6d inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3363a09962310ceb9e1bafefa10b15d7 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1TranslationPlugin.html">TranslationPlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a3363a09962310ceb9e1bafefa10b15d7">getTranslationPlugin</a> ()</td></tr>
<tr class="separator:a3363a09962310ceb9e1bafefa10b15d7 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc9f2597aff23049e720d7d7397f637 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aedc9f2597aff23049e720d7d7397f637">getPluginName</a> () const</td></tr>
<tr class="separator:aedc9f2597aff23049e720d7d7397f637 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b4a268058ced1d0eae94cb19448c69 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">const std::string &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a64b4a268058ced1d0eae94cb19448c69">getLastAssignedCoreName</a> ()</td></tr>
<tr class="separator:a64b4a268058ced1d0eae94cb19448c69 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4272ba43aad943f3f94ad83c9ac7cb7c inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a4272ba43aad943f3f94ad83c9ac7cb7c">toString</a> () const</td></tr>
<tr class="separator:a4272ba43aad943f3f94ad83c9ac7cb7c inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1ToString"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1ToString')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1ToString.html">etiss::ToString</a></td></tr>
<tr class="memitem:a09d99c6fbe262014dc5d134f4a5a8ee2 inherit pub_methods_classetiss_1_1ToString"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1ToString.html#a09d99c6fbe262014dc5d134f4a5a8ee2">ToString</a> ()</td></tr>
<tr class="separator:a09d99c6fbe262014dc5d134f4a5a8ee2 inherit pub_methods_classetiss_1_1ToString"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940d277a6c972b234fa3c5a4aee0b69b inherit pub_methods_classetiss_1_1ToString"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1ToString.html#a940d277a6c972b234fa3c5a4aee0b69b">~ToString</a> ()</td></tr>
<tr class="separator:a940d277a6c972b234fa3c5a4aee0b69b inherit pub_methods_classetiss_1_1ToString"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a94e9528e5d475f9396dc069a1eacd7bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="JITImpl_2TCC_2CMakeLists_8txt.html#afec2f53c8d2d6bfd3d0c2a7fefc6bd06">std::set</a>&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#a94e9528e5d475f9396dc069a1eacd7bf">listenerSupportedRegisters_</a></td></tr>
<tr class="separator:a94e9528e5d475f9396dc069a1eacd7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af709e00803878f502484e3dc2bbe402b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="JITImpl_2TCC_2CMakeLists_8txt.html#afec2f53c8d2d6bfd3d0c2a7fefc6bd06">std::set</a>&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#af709e00803878f502484e3dc2bbe402b">headers_</a></td></tr>
<tr class="separator:af709e00803878f502484e3dc2bbe402b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3921fe7020547a11f56b7243b26139bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRV32IMACFDGDBCore.html">RV32IMACFDGDBCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRV32IMACFDArch.html#a3921fe7020547a11f56b7243b26139bd">gdbcore_</a></td></tr>
<tr class="separator:a3921fe7020547a11f56b7243b26139bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_static_methods_classetiss_1_1CPUArchRegListenerInterface"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classetiss_1_1CPUArchRegListenerInterface')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classetiss_1_1CPUArchRegListenerInterface.html">etiss::CPUArchRegListenerInterface</a></td></tr>
<tr class="memitem:a9ba89fc7a632259550bd93eb61cc49ac inherit pub_static_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchRegListenerInterface.html#a9ba89fc7a632259550bd93eb61cc49ac">signalChangedRegisterValue</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, const char *registerName)</td></tr>
<tr class="memdesc:a9ba89fc7a632259550bd93eb61cc49ac inherit pub_static_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">call this function to inform RegisterDevicePlugins about changed special register values.  <a href="classetiss_1_1CPUArchRegListenerInterface.html#a9ba89fc7a632259550bd93eb61cc49ac">More...</a><br /></td></tr>
<tr class="separator:a9ba89fc7a632259550bd93eb61cc49ac inherit pub_static_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_attribs_classetiss_1_1Plugin"><td colspan="2" onclick="javascript:toggleInherit('pub_static_attribs_classetiss_1_1Plugin')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a></td></tr>
<tr class="memitem:ab3c795eecc5448eff4401f1eed90e6ed inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#ab3c795eecc5448eff4401f1eed90e6ed">INTERRUPTLISTENER</a> = 1 &lt;&lt; 0</td></tr>
<tr class="memdesc:ab3c795eecc5448eff4401f1eed90e6ed inherit pub_static_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">access to translated code  <a href="classetiss_1_1Plugin.html#ab3c795eecc5448eff4401f1eed90e6ed">More...</a><br /></td></tr>
<tr class="separator:ab3c795eecc5448eff4401f1eed90e6ed inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a14c7448a5f069aae4c4fbbd33cf95 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a58a14c7448a5f069aae4c4fbbd33cf95">COROUTINE</a> = 1 &lt;&lt; 1</td></tr>
<tr class="memdesc:a58a14c7448a5f069aae4c4fbbd33cf95 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">callback after execution of each translated block  <a href="classetiss_1_1Plugin.html#a58a14c7448a5f069aae4c4fbbd33cf95">More...</a><br /></td></tr>
<tr class="separator:a58a14c7448a5f069aae4c4fbbd33cf95 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff9fd5784c34636d62cff4ebf396143 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#acff9fd5784c34636d62cff4ebf396143">SYSTEMWRAPPER</a> = 1 &lt;&lt; 2</td></tr>
<tr class="memdesc:acff9fd5784c34636d62cff4ebf396143 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">can wrap/change <a class="el" href="structETISS__System.html" title="memory access and time synchronization functions.">ETISS_System</a> structure at execution start  <a href="classetiss_1_1Plugin.html#acff9fd5784c34636d62cff4ebf396143">More...</a><br /></td></tr>
<tr class="separator:acff9fd5784c34636d62cff4ebf396143 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f3ee0076e79e274ef582b8bdb5b095 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a22f3ee0076e79e274ef582b8bdb5b095">REGISTERDEVICE</a></td></tr>
<tr class="memdesc:a22f3ee0076e79e274ef582b8bdb5b095 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">gets noticed of changes to special registers (e.g. mmu register etc. [depends on architecture])  <a href="classetiss_1_1Plugin.html#a22f3ee0076e79e274ef582b8bdb5b095">More...</a><br /></td></tr>
<tr class="separator:a22f3ee0076e79e274ef582b8bdb5b095 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a658ede76b3b9b2a95df818ec00fc6419 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a658ede76b3b9b2a95df818ec00fc6419">TRANSLATION</a></td></tr>
<tr class="memdesc:a658ede76b3b9b2a95df818ec00fc6419 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">access to translated code during translation phase or when instruction tree is built  <a href="classetiss_1_1Plugin.html#a658ede76b3b9b2a95df818ec00fc6419">More...</a><br /></td></tr>
<tr class="separator:a658ede76b3b9b2a95df818ec00fc6419 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classetiss_1_1CPUArch"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classetiss_1_1CPUArch')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classetiss_1_1CPUArch.html">etiss::CPUArch</a></td></tr>
<tr class="memitem:a7bd60623486b146d3a5061803a6597f2 inherit pro_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a7bd60623486b146d3a5061803a6597f2">_getPluginName</a> () const</td></tr>
<tr class="memdesc:a7bd60623486b146d3a5061803a6597f2 inherit pro_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">do not override. maps to <a class="el" href="classetiss_1_1CPUArch.html#afef2dfd20d2938ddfebbfdec931b97ad" title="returns the name of this architecture.">getName()</a>.  <a href="classetiss_1_1CPUArch.html#a7bd60623486b146d3a5061803a6597f2">More...</a><br /></td></tr>
<tr class="separator:a7bd60623486b146d3a5061803a6597f2 inherit pro_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classetiss_1_1TranslationPlugin"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classetiss_1_1TranslationPlugin')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classetiss_1_1TranslationPlugin.html">etiss::TranslationPlugin</a></td></tr>
<tr class="memitem:a6ba6e1b9951a3ed6fed50bfb7686e19c inherit pro_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#a6ba6e1b9951a3ed6fed50bfb7686e19c">getPointerCode</a> () const</td></tr>
<tr class="memdesc:a6ba6e1b9951a3ed6fed50bfb7686e19c inherit pro_methods_classetiss_1_1TranslationPlugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns a C code expression that allows to get or assign a pointer to the variable assigned to this translation plugin.  <a href="classetiss_1_1TranslationPlugin.html#a6ba6e1b9951a3ed6fed50bfb7686e19c">More...</a><br /></td></tr>
<tr class="separator:a6ba6e1b9951a3ed6fed50bfb7686e19c inherit pro_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classetiss_1_1Plugin"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classetiss_1_1Plugin')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a></td></tr>
<tr class="memitem:a469e16d5d7381ebb40fb91cb838c9f71 inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a469e16d5d7381ebb40fb91cb838c9f71">Plugin</a> (unsigned type=0)</td></tr>
<tr class="separator:a469e16d5d7381ebb40fb91cb838c9f71 inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e3655c1b684c4957237b036ef2cb4d inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#ac2e3655c1b684c4957237b036ef2cb4d">init</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="el" href="structETISS__System.html">ETISS_System</a> *system, <a class="el" href="classetiss_1_1CPUArch.html">CPUArch</a> *arch)</td></tr>
<tr class="memdesc:ac2e3655c1b684c4957237b036ef2cb4d inherit pro_methods_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">this function is called before the plugin is used in the cpu execution loop (<a class="el" href="classetiss_1_1CPUCore.html#a3abad91e823939228f7db1596e040c19" title="Start the simulation of the CPU core for the system model.">etiss::CPUCore::execute</a>).  <a href="classetiss_1_1Plugin.html#ac2e3655c1b684c4957237b036ef2cb4d">More...</a><br /></td></tr>
<tr class="separator:ac2e3655c1b684c4957237b036ef2cb4d inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661dae4f5acc1eae1aaad027d5b719ed inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a661dae4f5acc1eae1aaad027d5b719ed">cleanup</a> ()</td></tr>
<tr class="memdesc:a661dae4f5acc1eae1aaad027d5b719ed inherit pro_methods_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">this function is called after cpu execution loop (<a class="el" href="classetiss_1_1CPUCore.html#a3abad91e823939228f7db1596e040c19" title="Start the simulation of the CPU core for the system model.">etiss::CPUCore::execute</a>) finished.  <a href="classetiss_1_1Plugin.html#a661dae4f5acc1eae1aaad027d5b719ed">More...</a><br /></td></tr>
<tr class="separator:a661dae4f5acc1eae1aaad027d5b719ed inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19fc2be30e28fc85325d7fe1849f5dcb inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a19fc2be30e28fc85325d7fe1849f5dcb">setCorrespondingCPUCoreName</a> (std::string <a class="el" href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a>)</td></tr>
<tr class="separator:a19fc2be30e28fc85325d7fe1849f5dcb inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedae6217db0a6f080aea880ca5ea980d inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aedae6217db0a6f080aea880ca5ea980d">addedToCPUCore</a> (<a class="el" href="classetiss_1_1CPUCore.html">etiss::CPUCore</a> *core)</td></tr>
<tr class="memdesc:aedae6217db0a6f080aea880ca5ea980d inherit pro_methods_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">called as soon a plugin has been added to its <a class="el" href="classetiss_1_1CPUCore.html" title="CPUCore is responsible for the simulation of a CPU core in ETISS.">CPUCore</a>.  <a href="classetiss_1_1Plugin.html#aedae6217db0a6f080aea880ca5ea980d">More...</a><br /></td></tr>
<tr class="separator:aedae6217db0a6f080aea880ca5ea980d inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1b486e64381074fb497d111dcbdab39 inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#ac1b486e64381074fb497d111dcbdab39">removedFromCPUCore</a> (<a class="el" href="classetiss_1_1CPUCore.html">etiss::CPUCore</a> *core)</td></tr>
<tr class="memdesc:ac1b486e64381074fb497d111dcbdab39 inherit pro_methods_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">called as soon a plugin has been removed from its <a class="el" href="classetiss_1_1CPUCore.html" title="CPUCore is responsible for the simulation of a CPU core in ETISS.">CPUCore</a>.  <a href="classetiss_1_1Plugin.html#ac1b486e64381074fb497d111dcbdab39">More...</a><br /></td></tr>
<tr class="separator:ac1b486e64381074fb497d111dcbdab39 inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classetiss_1_1Plugin"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classetiss_1_1Plugin')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a></td></tr>
<tr class="memitem:a68a483793a3aa852c985500a78d1605f inherit pro_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a68a483793a3aa852c985500a78d1605f">plugin_cpu_</a></td></tr>
<tr class="memdesc:a68a483793a3aa852c985500a78d1605f inherit pro_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">holds a pointer to the cpu structure. will be set before init call and after cleanup call  <a href="classetiss_1_1Plugin.html#a68a483793a3aa852c985500a78d1605f">More...</a><br /></td></tr>
<tr class="separator:a68a483793a3aa852c985500a78d1605f inherit pro_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5247993c472de6112687f5a3521fe03 inherit pro_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structETISS__System.html">ETISS_System</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aa5247993c472de6112687f5a3521fe03">plugin_system_</a></td></tr>
<tr class="memdesc:aa5247993c472de6112687f5a3521fe03 inherit pro_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">holds a pointer to the system structure.  <a href="classetiss_1_1Plugin.html#aa5247993c472de6112687f5a3521fe03">More...</a><br /></td></tr>
<tr class="separator:aa5247993c472de6112687f5a3521fe03 inherit pro_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcece48c0d8116913e2e61f524f3f67b inherit pro_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1CPUArch.html">CPUArch</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#adcece48c0d8116913e2e61f524f3f67b">plugin_arch_</a></td></tr>
<tr class="memdesc:adcece48c0d8116913e2e61f524f3f67b inherit pro_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">holds a pointer to the <a class="el" href="classetiss_1_1CPUArch.html" title="the interface to translate instructions of and processor architecture">CPUArch</a> instance. will be set before init call and after cleanup call  <a href="classetiss_1_1Plugin.html#adcece48c0d8116913e2e61f524f3f67b">More...</a><br /></td></tr>
<tr class="separator:adcece48c0d8116913e2e61f524f3f67b inherit pro_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fcd655193d6a9b0d15c9688f4f16ca2 inherit pro_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1CPUCore.html">CPUCore</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a0fcd655193d6a9b0d15c9688f4f16ca2">plugin_core_</a></td></tr>
<tr class="memdesc:a0fcd655193d6a9b0d15c9688f4f16ca2 inherit pro_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">holds a pointer to the associated <a class="el" href="classetiss_1_1CPUCore.html" title="CPUCore is responsible for the simulation of a CPU core in ETISS.">CPUCore</a> instance.  <a href="classetiss_1_1Plugin.html#a0fcd655193d6a9b0d15c9688f4f16ca2">More...</a><br /></td></tr>
<tr class="separator:a0fcd655193d6a9b0d15c9688f4f16ca2 inherit pro_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8h_source.html#l00027">27</a> of file <a class="el" href="RV32IMACFDArch_8h_source.html">RV32IMACFDArch.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a7c48bfc898bbb8de8947a22ade53c823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c48bfc898bbb8de8947a22ade53c823">&#9670;&nbsp;</a></span>RV32IMACFDArch()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RV32IMACFDArch::RV32IMACFDArch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00046">46</a> of file <a class="el" href="RV32IMACFDArch_8cpp_source.html">RV32IMACFDArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="RV32IMACFDArch_8h_source.html#l00102">headers_</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ac0eb3c3412ce6f18b20cc31f5797ed36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0eb3c3412ce6f18b20cc31f5797ed36">&#9670;&nbsp;</a></span>compensateEndianess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RV32IMACFDArch::compensateEndianess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a> &amp;&#160;</td>
          <td class="paramname"><em>ba</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target architecture may have inconsistent endianess. </p>
<p>This function is called whenever a data is read from memory.</p>
<p>Data read from memory is buffered, and this function is called to alter sequence of buffered data so that the inconsistent endianess is compensated.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="RV32IMACFDArchSpecificImp_8h.html">RV32IMACFDArchSpecificImp.h</a></dd></dl>
<p>Target architecture may have inconsistent endianess. Data read from memory is buffered, and this function is called to alter sequence of buffered data so that the inconsistent endianess is compensated. Example for ARMv6M: void * ptr = ba.internalBuffer(); if (ba.byteCount() == 2) { ((uint32_t*)ptr) = ((uint16_t)(*((uint8_t*)ptr))) | ((uint16_t)(*(((uint8_t*)ptr)+1)) &lt;&lt; 8); } else if (ba.byteCount() == 4) { ((uint32_t*)ptr) = ((((uint32_t)(*((uint8_t*)ptr))) | ((uint32_t)(*(((uint8_t*)ptr)+1)) &lt;&lt; 8)) &lt;&lt; 16) | ((uint32_t)(*(((uint8_t*)ptr)+2)) ) | ((uint32_t)(*(((uint8_t*)ptr)+3)) &lt;&lt; 8); } else { <a class="el" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35" title="write log message at the given level.">etiss::log</a>(<a class="el" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca8d9fd163d9fb98c7553986a7c16e02c6">etiss::FATALERROR</a>,"Endianess cannot be handled",ba.byteCount()); }</p>
<dl class="section attention"><dt>Attention</dt><dd>Default endianess: little-endian </dd></dl>

<p>Reimplemented from <a class="el" href="classetiss_1_1CPUArch.html#ad1ecb5fa556dbda8dd34a0acbf79b65f">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00462">462</a> of file <a class="el" href="RV32IMACFDArchSpecificImp_8cpp_source.html">RV32IMACFDArchSpecificImp.cpp</a>.</p>

</div>
</div>
<a id="a6d62e819784cdd2f52a97db19f9c4623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d62e819784cdd2f52a97db19f9c4623">&#9670;&nbsp;</a></span>createInterruptVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> * RV32IMACFDArch::createInterruptVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If interrupt handling is expected, vector table could be provided to support interrupt triggering. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="RV32IMACFDArchSpecificImp_8h.html">RV32IMACFDArchSpecificImp.h</a></dd></dl>
<p>Interrupt vector table is used to inform the core whenever an edge/level triggered interrupt incoming. The content of interrupt vector could be a special register or standalone interrupt lines. </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1CPUArch.html#a8a21733db333251915508f937b2fabf5">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00493">493</a> of file <a class="el" href="RV32IMACFDArchSpecificImp_8cpp_source.html">RV32IMACFDArchSpecificImp.cpp</a>.</p>

</div>
</div>
<a id="a238801085a13b7f25bcb0fc9ca3b7dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238801085a13b7f25bcb0fc9ca3b7dec">&#9670;&nbsp;</a></span>deleteCPU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RV32IMACFDArch::deleteCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>delete cpu structure </p>

<p>Implements <a class="el" href="classetiss_1_1CPUArch.html#a09227a06379d2f2a91da6f10faa9131a">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00177">177</a> of file <a class="el" href="RV32IMACFDArch_8cpp_source.html">RV32IMACFDArch.cpp</a>.</p>

</div>
</div>
<a id="a0aa621d152e19cc69c06ef2b02576012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa621d152e19cc69c06ef2b02576012">&#9670;&nbsp;</a></span>deleteInterruptVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RV32IMACFDArch::deleteInterruptVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> *&#160;</td>
          <td class="paramname"><em>vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>delete an allocated interrupt vector object </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1CPUArch.html#a818102cdbe32c2e1aef2501170231254">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00511">511</a> of file <a class="el" href="RV32IMACFDArchSpecificImp_8cpp_source.html">RV32IMACFDArchSpecificImp.cpp</a>.</p>

</div>
</div>
<a id="ac779e50ea9a9b607db5f9d5b7fe499d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac779e50ea9a9b607db5f9d5b7fe499d7">&#9670;&nbsp;</a></span>getGDBCore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a> &amp; RV32IMACFDArch::getGDBCore </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>get the GDBcore for <a class="el" href="structRV32IMACFD.html" title="Generated on Tue, 01 Mar 2022 00:20:25 +0100.">RV32IMACFD</a> architecture </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="RV32IMACFDGDBCore_8h.html">RV32IMACFDGDBCore.h</a> for implementation of GDBcore </dd></dl>

<p>Reimplemented from <a class="el" href="classetiss_1_1CPUArch.html#a73e73070b3ea20e320166eca643bd295">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00213">213</a> of file <a class="el" href="RV32IMACFDArch_8cpp_source.html">RV32IMACFDArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="RV32IMACFDArch_8h_source.html#l00103">gdbcore_</a>.</p>

</div>
</div>
<a id="a5428d3754c6cae9705274bb26d4f2180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5428d3754c6cae9705274bb26d4f2180">&#9670;&nbsp;</a></span>getHeaders()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="JITImpl_2TCC_2CMakeLists_8txt.html#afec2f53c8d2d6bfd3d0c2a7fefc6bd06">std::set</a>&lt; std::string &gt; &amp; RV32IMACFDArch::getHeaders </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>required headers (RV32IMACFD.h) </p>

<p>Implements <a class="el" href="classetiss_1_1CPUArch.html#a3b3421671e0809efe8d3b63ece28fc52">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00201">201</a> of file <a class="el" href="RV32IMACFDArch_8cpp_source.html">RV32IMACFDArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="RV32IMACFDArch_8h_source.html#l00102">headers_</a>.</p>

</div>
</div>
<a id="aa335fdd6fffbde2fe4036d8569ce59b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa335fdd6fffbde2fe4036d8569ce59b7">&#9670;&nbsp;</a></span>getInstructionSizeInBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned RV32IMACFDArch::getInstructionSizeInBytes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>2 </dd></dl>

<p>Implements <a class="el" href="classetiss_1_1CPUArch.html#a78b44720cd799cf5bc3ab664a4510140">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00193">193</a> of file <a class="el" href="RV32IMACFDArch_8cpp_source.html">RV32IMACFDArch.cpp</a>.</p>

</div>
</div>
<a id="acba7f5c1df168a6a6458360847bfb541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba7f5c1df168a6a6458360847bfb541">&#9670;&nbsp;</a></span>getListenerSupportedRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="JITImpl_2TCC_2CMakeLists_8txt.html#afec2f53c8d2d6bfd3d0c2a7fefc6bd06">std::set</a>&lt; std::string &gt; &amp; RV32IMACFDArch::getListenerSupportedRegisters </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section see"><dt>See also</dt><dd>CPUArchRegListenerInterface::signalChangedRegisterValue </dd></dl>

<p>Implements <a class="el" href="classetiss_1_1CPUArchRegListenerInterface.html#a27b3f3b61ee0e1e70e291c73132c1efd">etiss::CPUArchRegListenerInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00051">51</a> of file <a class="el" href="RV32IMACFDArch_8cpp_source.html">RV32IMACFDArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="RV32IMACFDArch_8h_source.html#l00101">listenerSupportedRegisters_</a>.</p>

</div>
</div>
<a id="a5629fb96fcdc96ea987efc3dd0f1d3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5629fb96fcdc96ea987efc3dd0f1d3bf">&#9670;&nbsp;</a></span>getMaximumInstructionSizeInBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned RV32IMACFDArch::getMaximumInstructionSizeInBytes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>8 (jump instruction + instruction of delay slot) </dd></dl>

<p>Implements <a class="el" href="classetiss_1_1CPUArch.html#ad07535d7ce770c9bf1444ba652019138">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00185">185</a> of file <a class="el" href="RV32IMACFDArch_8cpp_source.html">RV32IMACFDArch.cpp</a>.</p>

</div>
</div>
<a id="a8d49005cbd5ac0f9421cf50e877fe810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d49005cbd5ac0f9421cf50e877fe810">&#9670;&nbsp;</a></span>getVirtualStruct()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::shared_ptr&lt; <a class="el" href="classetiss_1_1VirtualStruct.html">etiss::VirtualStruct</a> &gt; RV32IMACFDArch::getVirtualStruct </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>get the VirtualStruct of the core to mitigate register access </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="RV32IMACFDArchSpecificImp_8h.html">RV32IMACFDArchSpecificImp.h</a> </dd></dl>

<p>Implements <a class="el" href="classetiss_1_1CPUArchCPUManipulation.html#a5062b8521e7c9fd4e0f6865a2fc02828">etiss::CPUArchCPUManipulation</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00469">469</a> of file <a class="el" href="RV32IMACFDArchSpecificImp_8cpp_source.html">RV32IMACFDArchSpecificImp.cpp</a>.</p>

<p class="reference">References <a class="el" href="VirtualStruct_8cpp_source.html#l00596">etiss::VirtualStruct::allocate()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRV32IMACFDArch_a8d49005cbd5ac0f9421cf50e877fe810_cgraph.png" border="0" usemap="#classRV32IMACFDArch_a8d49005cbd5ac0f9421cf50e877fe810_cgraph" alt=""/></div>
<map name="classRV32IMACFDArch_a8d49005cbd5ac0f9421cf50e877fe810_cgraph" id="classRV32IMACFDArch_a8d49005cbd5ac0f9421cf50e877fe810_cgraph">
<area shape="rect" title="get the VirtualStruct of the core to mitigate register access" alt="" coords="5,5,215,47"/>
<area shape="rect" href="classetiss_1_1VirtualStruct.html#a93b4b649ad0469b9ec8bfbff9b7913c7" title=" " alt="" coords="263,5,405,47"/>
<area shape="rect" href="classetiss_1_1VirtualStruct.html#ade876097b3add30e8f13d338ffab7ae7" title=" " alt="" coords="453,5,596,47"/>
</map>
</div>

</div>
</div>
<a id="ad619f7f7ed553fda427776dedb729e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad619f7f7ed553fda427776dedb729e80">&#9670;&nbsp;</a></span>handleException()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> RV32IMACFDArch::handleException </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a>&#160;</td>
          <td class="paramname"><em>cause</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function will be called automatically in order to handling architecure dependent exceptions such as interrupt, system call, illegal instructions. </p>
<p>Generated on Thu, 24 Feb 2022 17:15:20 +0100.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="RV32IMACFDArchSpecificImp_8h.html">RV32IMACFDArchSpecificImp.h</a></dd></dl>
<p>This file contains the architecture specific implementation for the <a class="el" href="structRV32IMACFD.html" title="Generated on Tue, 01 Mar 2022 00:20:25 +0100.">RV32IMACFD</a> core architecture.</p>
<p>WARNING: This file contains user-added code, be mindful when overwriting this with generated code!</p>
<p>This function will be called automatically in order to handling exceptions such as interrupt, system call, illegal instructions</p>
<p>Exception handling mechanism is implementation dependent for each cpu variant. Please add it to the following block if exception handling is demanded. Pesudo example: switch(cause){ case etiss::RETURNCODE::INTERRUPT: break; </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1CPUArch.html#af7f949bf98cf21778e678ce64c7d16a7">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00030">30</a> of file <a class="el" href="RV32IMACFDArchSpecificImp_8cpp_source.html">RV32IMACFDArchSpecificImp.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCV_2Encoding_8h_source.html#l00185">CAUSE_BREAKPOINT</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00183">CAUSE_FETCH_ACCESS</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00194">CAUSE_FETCH_PAGE_FAULT</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00184">CAUSE_ILLEGAL_INSTRUCTION</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00187">CAUSE_LOAD_ACCESS</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00195">CAUSE_LOAD_PAGE_FAULT</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00193">CAUSE_MACHINE_ECALL</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00189">CAUSE_STORE_ACCESS</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00196">CAUSE_STORE_PAGE_FAULT</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00191">CAUSE_SUPERVISOR_ECALL</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00190">CAUSE_USER_ECALL</a>, <a class="el" href="Misc_8cpp_source.html#l00560">etiss::cfg()</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00057">RV32IMACFD::CSR</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00178">CSR_MCAUSE</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00171">CSR_MEDELEG</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00177">CSR_MEPC</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00172">CSR_MIDELEG</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00173">CSR_MIE</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00180">CSR_MIP</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00169">CSR_MSTATUS</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00179">CSR_MTVAL</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00174">CSR_MTVEC</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00165">CSR_SCAUSE</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00164">CSR_SEPC</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00159">CSR_SSTATUS</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00161">CSR_STVEC</a>, <a class="el" href="Misc_8h_source.html#l00127">etiss::ERROR</a>, <a class="el" href="Misc_8h_source.html#l00129">etiss::INFO</a>, <a class="el" href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00092">ETISS_CPU::instructionPointer</a>, <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h_source.html#l00073">likely</a>, <a class="el" href="Misc_8cpp_source.html#l00125">etiss::log()</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00049">MSTATUS_MIE</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00053">MSTATUS_MPIE</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00056">MSTATUS_MPP</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00047">MSTATUS_SIE</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00054">MSTATUS_SPP</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00046">MSTATUS_UIE</a>, <a class="el" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::mm::NOERROR</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00099">PRV_M</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00097">PRV_S</a>, <a class="el" href="RISCV_2Encoding_8h_source.html#l00096">PRV_U</a>, <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h_source.html#l00074">unlikely</a>, <a class="el" href="Misc_8h_source.html#l00130">etiss::VERBOSE</a>, and <a class="el" href="Misc_8h_source.html#l00128">etiss::WARNING</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRV32IMACFDArch_ad619f7f7ed553fda427776dedb729e80_cgraph.png" border="0" usemap="#classRV32IMACFDArch_ad619f7f7ed553fda427776dedb729e80_cgraph" alt=""/></div>
<map name="classRV32IMACFDArch_ad619f7f7ed553fda427776dedb729e80_cgraph" id="classRV32IMACFDArch_ad619f7f7ed553fda427776dedb729e80_cgraph">
<area shape="rect" title="This function will be called automatically in order to handling architecure dependent exceptions such..." alt="" coords="5,31,259,57"/>
<area shape="rect" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88" title="Get reference of the global ETISS configuration object." alt="" coords="307,5,388,32"/>
<area shape="rect" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35" title="write log message at the given level." alt="" coords="436,31,517,57"/>
<area shape="rect" href="namespaceetiss.html#a5d23a51a17c09f1b863c601d4454f99b" title="conversion of type T to std::string." alt="" coords="565,31,677,57"/>
</map>
</div>

</div>
</div>
<a id="aebb0a85406c8825a7c15b8be2c362696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebb0a85406c8825a7c15b8be2c362696">&#9670;&nbsp;</a></span>initCodeBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RV32IMACFDArch::initCodeBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>called before instructions are translated for the code block </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1TranslationPlugin.html#a2aadada06ec498ac2b0805c55731257a">etiss::TranslationPlugin</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00206">206</a> of file <a class="el" href="RV32IMACFDArch_8cpp_source.html">RV32IMACFDArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodePart_8h_source.html#l00603">etiss::CodeBlock::fileglobalCode()</a>, and <a class="el" href="CodePart_8h_source.html#l00604">etiss::CodeBlock::functionglobalCode()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRV32IMACFDArch_aebb0a85406c8825a7c15b8be2c362696_cgraph.png" border="0" usemap="#classRV32IMACFDArch_aebb0a85406c8825a7c15b8be2c362696_cgraph" alt=""/></div>
<map name="classRV32IMACFDArch_aebb0a85406c8825a7c15b8be2c362696_cgraph" id="classRV32IMACFDArch_aebb0a85406c8825a7c15b8be2c362696_cgraph">
<area shape="rect" title="called before instructions are translated for the code block" alt="" coords="5,23,204,65"/>
<area shape="rect" href="classetiss_1_1CodeBlock.html#aae4da5d613aef29d68602ff28f0066d5" title=" " alt="" coords="269,5,499,32"/>
<area shape="rect" href="classetiss_1_1CodeBlock.html#a7c33557d0ddc090ae829375e0828bf54" title=" " alt="" coords="252,56,516,83"/>
</map>
</div>

</div>
</div>
<a id="a4ac47cabe9345afb4379d68d764c3329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac47cabe9345afb4379d68d764c3329">&#9670;&nbsp;</a></span>initInstrSet()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RV32IMACFDArch::initInstrSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> &amp;&#160;</td>
          <td class="paramname"><em>mis</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function is called during CPUArch initialization. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="RV32IMACFDArchSpecificImp_8h.html">RV32IMACFDArchSpecificImp.h</a></dd></dl>
<p>Function pointer length_updater_ has to be replaced if multiple length instruction execution is supported. This function enables dynamic instruction length update in order to guarantee correct binary translation Pesudo example: vis-&gt;length_updater_ = [](VariableInstructionSet &amp; ,InstructionContext &amp; ic, BitArray &amp; ba) { switch(ba.byteCount()){ case 4: if ( INSTRUCTION_LENTH_NOT_EQUAL(4)){ updateInstrLength(ic, ba); ic.is_not_default_width_ = true; } break; } }; </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1TranslationPlugin.html#a69308a8f7a1bff3115038e20802f631e">etiss::TranslationPlugin</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00309">309</a> of file <a class="el" href="RV32IMACFDArchSpecificImp_8cpp_source.html">RV32IMACFDArchSpecificImp.cpp</a>.</p>

<p class="reference">References <a class="el" href="Instruction_8cpp_source.html#l01226">etiss::instr::InstructionCollection::addTo()</a>, <a class="el" href="Misc_8cpp_source.html#l00560">etiss::cfg()</a>, <a class="el" href="Instruction_8cpp_source.html#l01206">etiss::instr::ModedInstructionSet::compile()</a>, <a class="el" href="Misc_8h_source.html#l00126">etiss::FATALERROR</a>, <a class="el" href="Misc_8h_source.html#l00349">etiss::Configuration::get()</a>, <a class="el" href="Instruction_8cpp_source.html#l01141">etiss::instr::ModedInstructionSet::get()</a>, <a class="el" href="arm__acle_8h.html#af0f89e107c8af9af65a3b058fcafc81a">if()</a>, <a class="el" href="Instruction_8h_source.html#l00550">etiss::instr::InstructionContext::instr_width_</a>, <a class="el" href="Instruction_8h_source.html#l00551">etiss::instr::InstructionContext::instr_width_fully_evaluated_</a>, <a class="el" href="Instruction_8h_source.html#l00548">etiss::instr::InstructionContext::is_not_default_width_</a>, <a class="el" href="Instruction_8h_source.html#l00750">etiss::instr::VariableInstructionSet::length_updater_</a>, <a class="el" href="Misc_8cpp_source.html#l00125">etiss::log()</a>, <a class="el" href="Instruction_8cpp_source.html#l01214">etiss::instr::ModedInstructionSet::print()</a>, <a class="el" href="Instruction_8cpp_source.html#l00421">etiss::instr::BitArrayRange::read()</a>, <a class="el" href="RV32IMACFDArch_8cpp.html#a32fb15799c90009685c62d5e721daf6a">RV32IMACFDISA</a>, and <a class="el" href="Misc_8h_source.html#l00372">etiss::Configuration::set()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRV32IMACFDArch_a4ac47cabe9345afb4379d68d764c3329_cgraph.png" border="0" usemap="#classRV32IMACFDArch_a4ac47cabe9345afb4379d68d764c3329_cgraph" alt=""/></div>
<map name="classRV32IMACFDArch_a4ac47cabe9345afb4379d68d764c3329_cgraph" id="classRV32IMACFDArch_a4ac47cabe9345afb4379d68d764c3329_cgraph">
<area shape="rect" title="This function is called during CPUArch initialization." alt="" coords="5,328,221,355"/>
<area shape="rect" href="classetiss_1_1instr_1_1InstructionCollection.html#a9540933b96f577488e0a15ce43ebc09e" title=" " alt="" coords="291,29,458,70"/>
<area shape="rect" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35" title="write log message at the given level." alt="" coords="1089,223,1171,250"/>
<area shape="rect" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88" title="Get reference of the global ETISS configuration object." alt="" coords="597,248,679,275"/>
<area shape="rect" href="classetiss_1_1instr_1_1ModedInstructionSet.html#a11e34354ba3d04d12d322c5ca454f0ff" title=" " alt="" coords="269,108,480,149"/>
<area shape="rect" href="classetiss_1_1Configuration.html#ad8c43846d16752474dfab08a50e135ad" title="template function to read the value of a configuration key." alt="" coords="817,198,995,224"/>
<area shape="rect" href="classetiss_1_1instr_1_1ModedInstructionSet.html#ace6e14638621794d2a2f894ac2930af1" title=" " alt="" coords="269,350,480,392"/>
<area shape="rect" href="arm__acle_8h.html#af0f89e107c8af9af65a3b058fcafc81a" title=" " alt="" coords="355,416,394,443"/>
<area shape="rect" href="classetiss_1_1instr_1_1ModedInstructionSet.html#a0200e359d9942543629bbe27ebe25717" title=" " alt="" coords="269,584,480,625"/>
<area shape="rect" href="classetiss_1_1instr_1_1BitArrayRange.html#ac4b0a05b20a0daa0a1f9152e9a20c71e" title="reads bits from the range to the return value starting at the lsb." alt="" coords="279,518,471,560"/>
<area shape="rect" href="classetiss_1_1Configuration.html#a8ff4ddfe1936f2edbda7f85c60a78180" title="template function to set the value of a configuration key." alt="" coords="287,299,463,326"/>
<area shape="rect" href="classetiss_1_1instr_1_1InstructionClass.html#a3d4c825b320dead140adb63e7099914d" title=" " alt="" coords="555,29,721,70"/>
<area shape="rect" href="JITImpl_2TCC_2CMakeLists_8txt.html#afec2f53c8d2d6bfd3d0c2a7fefc6bd06" title=" " alt="" coords="1109,15,1151,42"/>
<area shape="rect" href="classetiss_1_1instr_1_1InstructionGroup.html#a49454a183fab081c558c8de41ec1ed83" title=" " alt="" coords="823,66,989,108"/>
<area shape="rect" href="namespaceetiss.html#a5d23a51a17c09f1b863c601d4454f99b" title="conversion of type T to std::string." alt="" coords="1300,223,1412,250"/>
<area shape="rect" href="classetiss_1_1instr_1_1VariableInstructionSet.html#aa1565f073ad9d25111e059d9885bc4f8" title=" " alt="" coords="796,132,1016,173"/>
<area shape="rect" href="classetiss_1_1instr_1_1ModedInstructionSet.html#aa69531ea12e7d9d96bfe71e6f9cd0661" title=" " alt="" coords="533,550,743,592"/>
<area shape="rect" href="classetiss_1_1instr_1_1VariableInstructionSet.html#a3d9456680c68c4e786dbc159d95a201c" title=" " alt="" coords="528,616,748,657"/>
<area shape="rect" href="classetiss_1_1instr_1_1InstructionSet.html#a724a25736c24d1ebe2bf3729c97ee874" title=" " alt="" coords="823,616,989,657"/>
<area shape="rect" href="classetiss_1_1instr_1_1Node.html#a9a2610f40963e96ef94c22978633f140" title="recursive print function to produce a human readable text that represents the structure of this node ..." alt="" coords="1064,616,1196,657"/>
<area shape="rect" href="classetiss_1_1instr_1_1BitArrayRange.html#a3f8978c8415e3824bed20543815cfb01" title="lowest bit of the range (included)." alt="" coords="1244,652,1468,679"/>
<area shape="rect" href="classetiss_1_1instr_1_1BitArrayRange.html#aa7745239a00bd586d77b6eda3bd8b7e8" title="highest bit of the range (included)" alt="" coords="1260,586,1452,628"/>
</map>
</div>

</div>
</div>
<a id="a2a8390132dc660448a1e1e25ed922701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a8390132dc660448a1e1e25ed922701">&#9670;&nbsp;</a></span>newCPU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> * RV32IMACFDArch::newCPU </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>allocate new cpu structure </p>

<p>Implements <a class="el" href="classetiss_1_1CPUArch.html#aef31da82cfd8db497138468a07879909">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00056">56</a> of file <a class="el" href="RV32IMACFDArch_8cpp_source.html">RV32IMACFDArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00063">resetCPU()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRV32IMACFDArch_a2a8390132dc660448a1e1e25ed922701_cgraph.png" border="0" usemap="#classRV32IMACFDArch_a2a8390132dc660448a1e1e25ed922701_cgraph" alt=""/></div>
<map name="classRV32IMACFDArch_a2a8390132dc660448a1e1e25ed922701_cgraph" id="classRV32IMACFDArch_a2a8390132dc660448a1e1e25ed922701_cgraph">
<area shape="rect" title="allocate new cpu structure" alt="" coords="5,5,204,32"/>
<area shape="rect" href="classRV32IMACFDArch.html#aebddad58b8ef43fa641be9993a017121" title="reset cpu (structure)" alt="" coords="252,5,457,32"/>
<area shape="rect" href="____clang__cuda__device__functions_8h.html#a49709260eb058623bbc31b82aa8d6ed7" title=" " alt="" coords="505,5,581,32"/>
</map>
</div>

</div>
</div>
<a id="aebddad58b8ef43fa641be9993a017121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebddad58b8ef43fa641be9993a017121">&#9670;&nbsp;</a></span>resetCPU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RV32IMACFDArch::resetCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">etiss::uint64</a> *&#160;</td>
          <td class="paramname"><em>startpointer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reset cpu (structure) </p>

<p>Implements <a class="el" href="classetiss_1_1CPUArch.html#a168a3a295931bc7df7a47994c492b6c8">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00063">63</a> of file <a class="el" href="RV32IMACFDArch_8cpp_source.html">RV32IMACFDArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00028">RV32IMACFD::A0</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00029">RV32IMACFD::A1</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00030">RV32IMACFD::A2</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00031">RV32IMACFD::A3</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00032">RV32IMACFD::A4</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00033">RV32IMACFD::A5</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00034">RV32IMACFD::A6</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00035">RV32IMACFD::A7</a>, <a class="el" href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00103">ETISS_CPU::cpuCycleTime_ps</a>, <a class="el" href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00095">ETISS_CPU::cpuTime_ps</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00057">RV32IMACFD::CSR</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00055">RV32IMACFD::DPC</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00059">RV32IMACFD::F</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00056">RV32IMACFD::FCSR</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00052">RV32IMACFD::FENCE</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00021">RV32IMACFD::GP</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00058">RV32IMACFD::ins_CSR</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00051">RV32IMACFD::ins_X</a>, <a class="el" href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00092">ETISS_CPU::instructionPointer</a>, <a class="el" href="____clang__cuda__device__functions_8h_source.html#l01480">memset()</a>, <a class="el" href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00107">ETISS_CPU::mode</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00054">RV32IMACFD::PRIV</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00019">RV32IMACFD::RA</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00053">RV32IMACFD::RES</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00060">RV32IMACFD::RES_ADDR</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00026">RV32IMACFD::S0</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00027">RV32IMACFD::S1</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00044">RV32IMACFD::S10</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00045">RV32IMACFD::S11</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00036">RV32IMACFD::S2</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00037">RV32IMACFD::S3</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00038">RV32IMACFD::S4</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00039">RV32IMACFD::S5</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00040">RV32IMACFD::S6</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00041">RV32IMACFD::S7</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00042">RV32IMACFD::S8</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00043">RV32IMACFD::S9</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00020">RV32IMACFD::SP</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00023">RV32IMACFD::T0</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00024">RV32IMACFD::T1</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00025">RV32IMACFD::T2</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00046">RV32IMACFD::T3</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00047">RV32IMACFD::T4</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00048">RV32IMACFD::T5</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00049">RV32IMACFD::T6</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00022">RV32IMACFD::TP</a>, <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00050">RV32IMACFD::X</a>, and <a class="el" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00018">RV32IMACFD::ZERO</a>.</p>

<p class="reference">Referenced by <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00056">newCPU()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRV32IMACFDArch_aebddad58b8ef43fa641be9993a017121_cgraph.png" border="0" usemap="#classRV32IMACFDArch_aebddad58b8ef43fa641be9993a017121_cgraph" alt=""/></div>
<map name="classRV32IMACFDArch_aebddad58b8ef43fa641be9993a017121_cgraph" id="classRV32IMACFDArch_aebddad58b8ef43fa641be9993a017121_cgraph">
<area shape="rect" title="reset cpu (structure)" alt="" coords="5,5,211,32"/>
<area shape="rect" href="____clang__cuda__device__functions_8h.html#a49709260eb058623bbc31b82aa8d6ed7" title=" " alt="" coords="259,5,335,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRV32IMACFDArch_aebddad58b8ef43fa641be9993a017121_icgraph.png" border="0" usemap="#classRV32IMACFDArch_aebddad58b8ef43fa641be9993a017121_icgraph" alt=""/></div>
<map name="classRV32IMACFDArch_aebddad58b8ef43fa641be9993a017121_icgraph" id="classRV32IMACFDArch_aebddad58b8ef43fa641be9993a017121_icgraph">
<area shape="rect" title="reset cpu (structure)" alt="" coords="252,5,457,32"/>
<area shape="rect" href="classRV32IMACFDArch.html#a2a8390132dc660448a1e1e25ed922701" title="allocate new cpu structure" alt="" coords="5,5,204,32"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a3921fe7020547a11f56b7243b26139bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3921fe7020547a11f56b7243b26139bd">&#9670;&nbsp;</a></span>gdbcore_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRV32IMACFDGDBCore.html">RV32IMACFDGDBCore</a> RV32IMACFDArch::gdbcore_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8h_source.html#l00103">103</a> of file <a class="el" href="RV32IMACFDArch_8h_source.html">RV32IMACFDArch.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00213">getGDBCore()</a>.</p>

</div>
</div>
<a id="af709e00803878f502484e3dc2bbe402b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af709e00803878f502484e3dc2bbe402b">&#9670;&nbsp;</a></span>headers_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="JITImpl_2TCC_2CMakeLists_8txt.html#afec2f53c8d2d6bfd3d0c2a7fefc6bd06">std::set</a>&lt;std::string&gt; RV32IMACFDArch::headers_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8h_source.html#l00102">102</a> of file <a class="el" href="RV32IMACFDArch_8h_source.html">RV32IMACFDArch.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00201">getHeaders()</a>, and <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00046">RV32IMACFDArch()</a>.</p>

</div>
</div>
<a id="a94e9528e5d475f9396dc069a1eacd7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94e9528e5d475f9396dc069a1eacd7bf">&#9670;&nbsp;</a></span>listenerSupportedRegisters_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="JITImpl_2TCC_2CMakeLists_8txt.html#afec2f53c8d2d6bfd3d0c2a7fefc6bd06">std::set</a>&lt;std::string&gt; RV32IMACFDArch::listenerSupportedRegisters_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RV32IMACFDArch_8h_source.html#l00101">101</a> of file <a class="el" href="RV32IMACFDArch_8h_source.html">RV32IMACFDArch.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RV32IMACFDArch_8cpp_source.html#l00051">getListenerSupportedRegisters()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>/home/runner/work/etiss_test/etiss_test/ArchImpl/RV32IMACFD/<a class="el" href="RV32IMACFDArch_8h_source.html">RV32IMACFDArch.h</a></li>
<li>/home/runner/work/etiss_test/etiss_test/ArchImpl/RV32IMACFD/<a class="el" href="RV32IMACFDArch_8cpp_source.html">RV32IMACFDArch.cpp</a></li>
<li>/home/runner/work/etiss_test/etiss_test/ArchImpl/RV32IMACFD/<a class="el" href="RV32IMACFDArchSpecificImp_8cpp_source.html">RV32IMACFDArchSpecificImp.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:24 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
