fpga
pt1
temporal
synthesis
partitions
reconfigurable
linearization
partitioning
lp
tp
functional
ilp
partition
ijk
tasks
formulation
nlp
branch
scratch
maestre
multichip
bagherzadeh
linearizations
placed
pk
hermida
tightened
meenakshi
adders
specification
kurdahi
kaul
latency
const
glover
ranga
fractional
units
gebotys
resource
relaxation
segments
alap
segment
vemuri
hartej
opers
multipar
fortet
exploration
constituent
constraint
binding
behavioral
fadi
ptk
optimally
nader
multipliers
var
task
reconfiguration
generators
linearized
constrains
tightening
singh
designs
dsp
communicated
scheduling
spatial
fernandez
cut
asap
rafael
reconfigured
flop
fpgas
solver
automation
vlsi
constraints
allocation
scheduled
undertaken
pad
rtl
dependency
schedule
temporal partitioning
pt1 t
w pt1
y tp
functional unit
control step
x ijk
unit k
variable selection
functional units
task t
temporal segment
scratch memory
to branch
partition p
the scratch
partitioning and
t 2
branch on
u pk
reconfigurable processors
non linear
the variable
product terms
spatial partitioning
placed in
and bound
operation i
function generators
multichip architectures
temporal partition
and synthesis
the fpga
in partition
the specification
branch and
variable to
for reconfigurable
to partitions
variable w
lp relaxation
a task
operation graph
temporal partitions
tasks are
of partitions
the lp
0 1
cost function
the ilp
reconfigurable computing
the formulation
of functional
nlp formulation
kaul ranga
tightened constraints
linear product
lp model
var const
s linearization
synthesis of
control steps
same partition
fpga resource
by gebotys
l var
meenakshi kaul
task graph
constraints to
m s
the synthesis
2 multipliers
feasible region
be placed
1 non
the nlp
graph no
ranga vemuri
for synthesis
cut off
lp solver
cost metrics
the design
our formulation
software partitioning
design exploration
partitions this
cannot contribute
while solving
integer solutions
pt1 t 2
w pt1 t
partitioning and synthesis
functional unit k
temporal partitioning and
to branch on
branch and bound
variable to branch
a value 1
number of partitions
placed in partition
the scratch memory
in partition p
the variable w
scratch memory of
0 1 non
of functional units
a task t
1 non linear
take a value
a m s
kaul ranga vemuri
task t 2
meenakshi kaul ranga
the variable selection
the design exploration
off by equation
terms are 0
non linear terms
to the scratch
m s l
spatial partitioning and
non linear product
operation graph of
l var const
variables y tp
non integer solutions
s l var
a 0 1
a functional unit
the same partition
product terms are
0 1 variable
the functional unit
memory of any
they cannot contribute
synthesis of dsp
the lp relaxation
set of functional
n a m
cut off by
hardware software partitioning
functional unit is
cannot contribute to
in a partition
the solution time
be placed in
t 2 is
of the specification
the task graph
in the specification
of operations which
if a task
number of segments
for each distinct
for synthesis of
a variable to
t 2 to
a temporal partitioning
const runtime feasible
an optimal methodology
computations using reconfigurable
munich germany meenakshi
y tp the
for an fpga
products is 1
linearization techniques and
constraints to get
for spatial partitioning
segment may contain
resource constrained rtl
no n a
control step j
functional units f
the latency bound
the nlp formulation
a temporal segment
u pk variable
chosen to branch
0 1 model
