#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 14:59:46 2020
# Process ID: 5504
# Current directory: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5216 D:\VIVADOwork\Camera_Demo_my2\Camera_Demo_my\Camera_Demo.xpr
# Log file: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/vivado.log
# Journal file: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.xpr
INFO: [Project 1-313] Project file moved from 'D:/Study/vivado/program/Camera_Demo_my' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 785.230 ; gain = 170.488
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Fri Jul 31 16:00:18 2020] Launched synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 16:00:18 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 16:04:42 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1866.555 ; gain = 736.746
set_property PROGRAM.FILE {D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
[Fri Jul 31 16:18:48 2020] Launched synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 16:18:48 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 16:32:46 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Fri Jul 31 16:46:02 2020] Launched synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 16:46:02 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 16:50:10 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
reset_run synth_1
launch_runs impl_1 -jobs 2
[Fri Jul 31 16:57:14 2020] Launched synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 16:57:14 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 17:03:22 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 2
[Fri Jul 31 17:28:43 2020] Launched synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 17:28:43 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 17:34:59 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 2
[Fri Jul 31 17:39:48 2020] Launched synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 17:39:48 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 2
[Fri Jul 31 17:41:51 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 17:45:28 2020] Launched synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 17:45:28 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
update_compile_order -fileset sources_1
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 2
[Fri Jul 31 17:57:19 2020] Launched synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 17:57:19 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 18:01:40 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
export_ip_user_files -of_objects  [get_files D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/imports/new/HSV_To_RGB.v] -no_script -reset -force -quiet
remove_files  D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/imports/new/HSV_To_RGB.v
reset_run synth_1
launch_runs impl_1 -jobs 2
[Fri Jul 31 18:14:57 2020] Launched synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 18:14:57 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 338 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MIPI_Trans_Driver/camera_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 3201.691 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 3201.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3201.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 3201.691 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {10.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {100} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {209.588} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 2 clk_wiz_0_synth_1
[Fri Jul 31 18:35:47 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files -ipstatic_source_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/modelsim} {questa=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/questa} {riviera=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/riviera} {activehdl=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_2 -dir d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {400.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.500} CONFIG.CLKOUT1_JITTER {101.114}] [get_ips clk_wiz_2]
generate_target {instantiation_template} [get_files d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_2'...
generate_target all [get_files  d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_2'...
catch { config_ip_cache -export [get_ips -all clk_wiz_2] }
export_ip_user_files -of_objects [get_files d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci]
launch_runs -jobs 2 clk_wiz_2_synth_1
[Fri Jul 31 18:39:27 2020] Launched clk_wiz_2_synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/clk_wiz_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci] -directory D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files -ipstatic_source_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/modelsim} {questa=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/questa} {riviera=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/riviera} {activehdl=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.kGenerateSerialClk {false}] [get_ips rgb2dvi_0]
generate_target all [get_files  D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_0'...
catch { config_ip_cache -export [get_ips -all rgb2dvi_0] }
export_ip_user_files -of_objects [get_files D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -sync -force -quiet
reset_run rgb2dvi_0_synth_1
launch_runs -jobs 2 rgb2dvi_0_synth_1
[Fri Jul 31 18:41:27 2020] Launched rgb2dvi_0_synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/rgb2dvi_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -directory D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files -ipstatic_source_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/modelsim} {questa=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/questa} {riviera=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/riviera} {activehdl=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
[Fri Jul 31 18:43:17 2020] Launched synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 18:43:17 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_2 d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci
INFO: [Project 1-386] Moving file 'd:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci' from fileset 'clk_wiz_2' to fileset 'sources_1'.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_2 -dir d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {400.000} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3} CONFIG.CLKOUT1_JITTER {90.074} CONFIG.CLKOUT1_PHASE_ERROR {87.180}] [get_ips clk_wiz_2]
generate_target {instantiation_template} [get_files d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2_1/clk_wiz_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_2'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2_1/clk_wiz_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_2'...
catch { config_ip_cache -export [get_ips -all clk_wiz_2] }
export_ip_user_files -of_objects [get_files d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2_1/clk_wiz_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2_1/clk_wiz_2.xci]
launch_runs -jobs 2 clk_wiz_2_synth_1
[Fri Jul 31 18:50:41 2020] Launched clk_wiz_2_synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/clk_wiz_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2_1/clk_wiz_2.xci] -directory D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files -ipstatic_source_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/modelsim} {questa=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/questa} {riviera=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/riviera} {activehdl=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips clk_wiz_2]
generate_target all [get_files  d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2_1/clk_wiz_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_2'...
catch { config_ip_cache -export [get_ips -all clk_wiz_2] }
export_ip_user_files -of_objects [get_files d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2_1/clk_wiz_2.xci] -no_script -sync -force -quiet
reset_run clk_wiz_2_synth_1
launch_runs -jobs 2 clk_wiz_2_synth_1
[Fri Jul 31 18:54:46 2020] Launched clk_wiz_2_synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/clk_wiz_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2_1/clk_wiz_2.xci] -directory D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files -ipstatic_source_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/modelsim} {questa=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/questa} {riviera=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/riviera} {activehdl=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1

launch_runs impl_1 -jobs 2
[Fri Jul 31 18:55:03 2020] Launched clk_wiz_2_synth_1, synth_1...
Run output will be captured here:
clk_wiz_2_synth_1: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/clk_wiz_2_synth_1/runme.log
synth_1: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 18:55:03 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2_1/clk_wiz_2.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_2 d:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2_1/clk_wiz_2.xci
INFO: [Project 1-386] Moving file 'd:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_2_1/clk_wiz_2.xci' from fileset 'clk_wiz_2' to fileset 'sources_1'.
set_property -dict [list CONFIG.kGenerateSerialClk {true}] [get_ips rgb2dvi_0]
generate_target all [get_files  D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_0'...
catch { config_ip_cache -export [get_ips -all rgb2dvi_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rgb2dvi_0, cache-ID = c5cc76649096bba8; cache size = 1.795 MB.
catch { [ delete_ip_run [get_ips -all rgb2dvi_0] ] }
INFO: [Project 1-386] Moving file 'D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci' from fileset 'rgb2dvi_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci'
export_simulation -of_objects [get_files D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -directory D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files -ipstatic_source_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/modelsim} {questa=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/questa} {riviera=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/riviera} {activehdl=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
[Fri Jul 31 19:02:28 2020] Launched synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 19:02:28 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 338 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MIPI_Trans_Driver/camera_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.707 . Memory (MB): peak = 4139.063 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 4139.063 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 4139.063 ; gain = 10.828
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property -dict [list CONFIG.CLKOUT3_USED {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 2 clk_wiz_0_synth_1
[Fri Jul 31 19:24:41 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files -ipstatic_source_dir D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/modelsim} {questa=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/questa} {riviera=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/riviera} {activehdl=D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
[Fri Jul 31 19:25:08 2020] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/clk_wiz_0_synth_1/runme.log
synth_1: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 19:25:08 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
[Fri Jul 31 19:25:56 2020] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/clk_wiz_0_synth_1/runme.log
synth_1: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 19:25:57 2020] Launched impl_1...
Run output will be captured here: D:/VIVADOwork/Camera_Demo_my2/Camera_Demo_my/Camera_Demo.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 338 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MIPI_Trans_Driver/camera_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.662 . Memory (MB): peak = 4139.063 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.663 . Memory (MB): peak = 4139.063 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4139.063 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 20:19:47 2020...
