Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 29 00:39:39 2022
| Host         : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.458        0.000                      0                95975        0.005        0.000                      0                95910        1.101        0.000                       0                 38835  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
cam_pclk                             {0.000 5.208}        10.416          96.006          
clk_fpga_0                           {0.000 4.167}        8.333           120.005         
clk_fpga_1                           {0.000 10.000}       20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  cam_xclk_design_1_clk_wiz_0_0      {0.000 5.208}        10.416          96.004          
  clkfbout_design_1_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  isp_pclk_design_1_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  lcd_clk_design_1_clk_wiz_0_0       {0.000 14.999}       29.999          33.335          
design_1_i/clk_wiz_1/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  clkfbout_design_1_clk_wiz_1_0_1    {0.000 16.666}       33.332          30.001          
  dvi_clk_design_1_clk_wiz_1_0_1     {0.000 6.734}        13.467          74.253          
  dvi_clk_x5_design_1_clk_wiz_1_0_1  {0.000 1.347}        2.693           371.265         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam_pclk                                   4.465        0.000                      0                  494        0.287        0.000                      0                  494        4.708        0.000                       0                   269  
clk_fpga_0                                 1.656        0.000                      0                55897        0.011        0.000                      0                55897        3.036        0.000                       0                 19972  
clk_fpga_1                                 6.267        0.000                      0                 6849        0.050        0.000                      0                 6849        9.146        0.000                       0                  3136  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  cam_xclk_design_1_clk_wiz_0_0            4.433        0.000                      0                  541        0.131        0.000                      0                  541        4.708        0.000                       0                   297  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                        6.741        0.000                       0                     3  
  isp_pclk_design_1_clk_wiz_0_0            0.458        0.000                      0                18843        0.005        0.000                      0                18843        3.312        0.000                       0                 14495  
  lcd_clk_design_1_clk_wiz_0_0            23.465        0.000                      0                  750        0.120        0.000                      0                  750       14.499        0.000                       0                   386  
design_1_i/clk_wiz_1/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  clkfbout_design_1_clk_wiz_1_0_1                                                                                                                                                     31.740        0.000                       0                     3  
  dvi_clk_design_1_clk_wiz_1_0_1           8.719        0.000                      0                  968        0.114        0.000                      0                  968        6.234        0.000                       0                   547  
  dvi_clk_x5_design_1_clk_wiz_1_0_1                                                                                                                                                    1.101        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
lcd_clk_design_1_clk_wiz_0_0    clk_fpga_0                           28.808        0.000                      0                   10                                                                        
dvi_clk_design_1_clk_wiz_1_0_1  clk_fpga_0                           12.020        0.000                      0                   11                                                                        
clk_fpga_0                      lcd_clk_design_1_clk_wiz_0_0          7.362        0.000                      0                   21                                                                        
clk_fpga_0                      dvi_clk_design_1_clk_wiz_1_0_1        6.896        0.000                      0                   23                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               dvi_clk_design_1_clk_wiz_1_0_1  dvi_clk_design_1_clk_wiz_1_0_1        9.939        0.000                      0                   44        0.240        0.000                      0                   44  
**async_default**               isp_pclk_design_1_clk_wiz_0_0   isp_pclk_design_1_clk_wiz_0_0         1.416        0.000                      0                12350        0.661        0.000                      0                12350  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        4.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.590ns (12.830%)  route 4.008ns (87.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 14.429 - 10.416 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.180     3.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.105     3.740 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     5.561    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     5.909 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     9.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     9.515 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.644    10.159    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.869    13.673    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.084    13.757 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.672    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]/C
                         clock pessimism              0.398    14.827    
                         clock uncertainty           -0.035    14.792    
    SLICE_X48Y88         FDCE (Setup_fdce_C_CE)      -0.168    14.624    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.590ns (12.830%)  route 4.008ns (87.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 14.429 - 10.416 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.180     3.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.105     3.740 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     5.561    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     5.909 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     9.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     9.515 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.644    10.159    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.869    13.673    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.084    13.757 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.672    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]/C
                         clock pessimism              0.398    14.827    
                         clock uncertainty           -0.035    14.792    
    SLICE_X48Y88         FDCE (Setup_fdce_C_CE)      -0.168    14.624    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.590ns (12.830%)  route 4.008ns (87.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 14.429 - 10.416 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.180     3.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.105     3.740 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     5.561    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     5.909 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     9.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     9.515 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.644    10.159    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.869    13.673    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.084    13.757 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.672    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[2]/C
                         clock pessimism              0.398    14.827    
                         clock uncertainty           -0.035    14.792    
    SLICE_X48Y88         FDCE (Setup_fdce_C_CE)      -0.168    14.624    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.590ns (12.830%)  route 4.008ns (87.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 14.429 - 10.416 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.180     3.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.105     3.740 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     5.561    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     5.909 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     9.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     9.515 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.644    10.159    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.869    13.673    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.084    13.757 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.672    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
                         clock pessimism              0.398    14.827    
                         clock uncertainty           -0.035    14.792    
    SLICE_X48Y88         FDCE (Setup_fdce_C_CE)      -0.168    14.624    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.694ns (14.134%)  route 4.216ns (85.866%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.422 - 10.416 ) 
    Source Clock Delay      (SCD):    5.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.180     3.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.105     3.740 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.136     5.875    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X40Y20         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.379     6.254 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.744     7.998    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.105     8.103 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.522     8.625    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X51Y15         LUT4 (Prop_lut4_I3_O)        0.105     8.730 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.640     9.370    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X53Y15         LUT4 (Prop_lut4_I0_O)        0.105     9.475 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.311    10.785    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.869    13.673    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.084    13.757 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.665    15.422    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.398    15.820    
                         clock uncertainty           -0.035    15.785    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    15.309    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.590ns (13.139%)  route 3.901ns (86.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 14.405 - 10.416 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.180     3.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.105     3.740 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     5.561    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     5.909 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     9.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     9.515 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.536    10.051    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.869    13.673    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.084    13.757 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.647    14.405    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]/C
                         clock pessimism              0.398    14.803    
                         clock uncertainty           -0.035    14.767    
    SLICE_X48Y89         FDCE (Setup_fdce_C_CE)      -0.168    14.599    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.590ns (13.139%)  route 3.901ns (86.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 14.405 - 10.416 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.180     3.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.105     3.740 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     5.561    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     5.909 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     9.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     9.515 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.536    10.051    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.869    13.673    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.084    13.757 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.647    14.405    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[5]/C
                         clock pessimism              0.398    14.803    
                         clock uncertainty           -0.035    14.767    
    SLICE_X48Y89         FDCE (Setup_fdce_C_CE)      -0.168    14.599    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.590ns (13.139%)  route 3.901ns (86.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 14.405 - 10.416 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.180     3.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.105     3.740 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     5.561    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     5.909 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     9.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     9.515 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.536    10.051    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.869    13.673    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.084    13.757 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.647    14.405    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]/C
                         clock pessimism              0.398    14.803    
                         clock uncertainty           -0.035    14.767    
    SLICE_X48Y89         FDCE (Setup_fdce_C_CE)      -0.168    14.599    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.590ns (13.139%)  route 3.901ns (86.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 14.405 - 10.416 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.180     3.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.105     3.740 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     5.561    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     5.909 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     9.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     9.515 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.536    10.051    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.869    13.673    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.084    13.757 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.647    14.405    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]/C
                         clock pessimism              0.398    14.803    
                         clock uncertainty           -0.035    14.767    
    SLICE_X48Y89         FDCE (Setup_fdce_C_CE)      -0.168    14.599    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.590ns (13.029%)  route 3.938ns (86.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 14.528 - 10.416 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.180     3.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.105     3.740 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     5.561    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     5.909 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.939     8.848    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.242     9.090 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.999    10.089    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X49Y95         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.869    13.673    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.084    13.757 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.771    14.528    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X49Y95         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/C
                         clock pessimism              0.398    14.926    
                         clock uncertainty           -0.035    14.891    
    SLICE_X49Y95         FDCE (Setup_fdce_C_CE)      -0.168    14.723    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  4.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.841%)  route 0.148ns (35.159%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.474    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.519 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.455     1.974    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X50Y91         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDCE (Prop_fdce_C_Q)         0.164     2.138 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[15]/Q
                         net (fo=2, routed)           0.148     2.286    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[15]
    SLICE_X50Y91         LUT3 (Prop_lut3_I0_O)        0.045     2.331 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     2.331    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[12]_i_2_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.395 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.395    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[12]_i_1_n_4
    SLICE_X50Y91         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.356     1.835    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.056     1.891 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.506     2.397    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X50Y91         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[15]/C
                         clock pessimism             -0.423     1.974    
    SLICE_X50Y91         FDCE (Hold_fdce_C_D)         0.134     2.108    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.828%)  route 0.148ns (35.172%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.474    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.519 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.390     1.909    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X50Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.164     2.073 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     2.221    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.045     2.266 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.266    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[4]_i_2_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.330 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.330    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[4]_i_1_n_4
    SLICE_X50Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.356     1.835    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.056     1.891 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.427     2.318    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X50Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
                         clock pessimism             -0.409     1.909    
    SLICE_X50Y89         FDCE (Hold_fdce_C_D)         0.134     2.043    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.371ns (71.468%)  route 0.148ns (28.532%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.474    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.519 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.390     1.909    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X50Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.164     2.073 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     2.221    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.045     2.266 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.266    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[4]_i_2_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.375 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.375    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[4]_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.428 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.428    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1_n_7
    SLICE_X50Y90         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.356     1.835    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.056     1.891 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.483     2.375    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X50Y90         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]/C
                         clock pessimism             -0.372     2.002    
    SLICE_X50Y90         FDCE (Hold_fdce_C_D)         0.134     2.136    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.384ns (72.165%)  route 0.148ns (27.835%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.474    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.519 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.390     1.909    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X50Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.164     2.073 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     2.221    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.045     2.266 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.266    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[4]_i_2_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.375 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.375    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[4]_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.441 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.441    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1_n_5
    SLICE_X50Y90         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.356     1.835    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.056     1.891 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.483     2.375    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X50Y90         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[10]/C
                         clock pessimism             -0.372     2.002    
    SLICE_X50Y90         FDCE (Hold_fdce_C_D)         0.134     2.136    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.411ns (73.509%)  route 0.148ns (26.491%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.474    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.519 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.390     1.909    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X50Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.164     2.073 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     2.221    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.045     2.266 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.266    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt[4]_i_2_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.375 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.375    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[4]_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.415 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.415    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[8]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.468 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.468    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[12]_i_1_n_7
    SLICE_X50Y91         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.356     1.835    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.056     1.891 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.506     2.397    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X50Y91         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[12]/C
                         clock pessimism             -0.372     2.025    
    SLICE_X50Y91         FDCE (Hold_fdce_C_D)         0.134     2.159    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.602%)  route 0.284ns (63.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.474    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.519 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.390     1.909    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X50Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.164     2.073 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]/Q
                         net (fo=2, routed)           0.284     2.357    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[7]
    SLICE_X53Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.356     1.835    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.056     1.891 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.457     2.349    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[7]/C
                         clock pessimism             -0.372     1.976    
    SLICE_X53Y89         FDCE (Hold_fdce_C_D)         0.070     2.046    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.474    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.519 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.457     1.976    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X49Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDCE (Prop_fdce_C_Q)         0.141     2.117 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]/Q
                         net (fo=2, routed)           0.169     2.286    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.394 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.394    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[4]_i_1_n_4
    SLICE_X49Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.356     1.835    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.056     1.891 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.500     2.392    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X49Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]/C
                         clock pessimism             -0.415     1.976    
    SLICE_X49Y89         FDCE (Hold_fdce_C_D)         0.105     2.081    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.553%)  route 0.169ns (40.447%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.474    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.519 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.480     1.999    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X49Y91         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     2.140 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/Q
                         net (fo=2, routed)           0.169     2.309    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.417 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.417    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1_n_4
    SLICE_X49Y91         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.356     1.835    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.056     1.891 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.533     2.424    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X49Y91         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
                         clock pessimism             -0.425     1.999    
    SLICE_X49Y91         FDCE (Hold_fdce_C_D)         0.105     2.104    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.553%)  route 0.169ns (40.447%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.474    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.519 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.460     1.979    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X49Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.141     2.120 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]/Q
                         net (fo=2, routed)           0.169     2.289    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]
    SLICE_X49Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.397 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.397    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[0]_i_1_n_4
    SLICE_X49Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.356     1.835    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.056     1.891 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.504     2.395    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X49Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]/C
                         clock pessimism             -0.416     1.979    
    SLICE_X49Y88         FDCE (Hold_fdce_C_D)         0.105     2.084    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.516%)  route 0.167ns (39.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.474    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.519 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.480     1.999    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X49Y91         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     2.140 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]/Q
                         net (fo=2, routed)           0.167     2.307    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.422 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.422    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1_n_7
    SLICE_X49Y91         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.356     1.835    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.056     1.891 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.533     2.424    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X49Y91         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]/C
                         clock pessimism             -0.425     1.999    
    SLICE_X49Y91         FDCE (Hold_fdce_C_D)         0.105     2.104    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { cam_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X3Y4   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X3Y6   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X48Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X53Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X51Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X51Y13  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X49Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X51Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X50Y16  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X51Y13  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X52Y13  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X52Y13  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X52Y13  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X52Y13  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X51Y15  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X51Y15  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.208       4.708      SLICE_X47Y6   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X47Y6   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X47Y6   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X47Y6   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X48Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X51Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X49Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X51Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X48Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X51Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X49Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X51Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X48Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X51Y14  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 0.768ns (12.981%)  route 5.148ns (87.019%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 10.608 - 8.333 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.459     2.538    design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X61Y39         FDRE                                         r  design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.379     2.917 f  design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg/Q
                         net (fo=21, routed)          3.178     6.095    design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_0
    SLICE_X22Y7          LUT5 (Prop_lut5_I2_O)        0.106     6.201 r  design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           0.681     6.882    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X14Y6          LUT4 (Prop_lut4_I0_O)        0.283     7.165 r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.289     8.454    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.292    10.608    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism              0.109    10.716    
                         clock uncertainty           -0.130    10.587    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.111    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         10.111    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 0.484ns (8.075%)  route 5.510ns (91.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 10.564 - 8.333 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.451     2.530    design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X59Y32         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.379     2.909 f  design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=29, routed)          1.493     4.402    design_1_i/axi_vdma_1/U0/I_RST_MODULE/sig_s2mm_prmry_resetn
    SLICE_X72Y36         LUT1 (Prop_lut1_I0_O)        0.105     4.507 r  design_1_i/axi_vdma_1/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1/O
                         net (fo=488, routed)         4.018     8.524    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/SS[0]
    SLICE_X44Y37         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.249    10.564    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X44Y37         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]/C
                         clock pessimism              0.109    10.673    
                         clock uncertainty           -0.130    10.543    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.352    10.191    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]
  -------------------------------------------------------------------
                         required time                         10.191    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 0.484ns (8.075%)  route 5.510ns (91.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 10.564 - 8.333 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.451     2.530    design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X59Y32         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.379     2.909 f  design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=29, routed)          1.493     4.402    design_1_i/axi_vdma_1/U0/I_RST_MODULE/sig_s2mm_prmry_resetn
    SLICE_X72Y36         LUT1 (Prop_lut1_I0_O)        0.105     4.507 r  design_1_i/axi_vdma_1/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1/O
                         net (fo=488, routed)         4.018     8.524    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/SS[0]
    SLICE_X44Y37         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.249    10.564    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X44Y37         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29]/C
                         clock pessimism              0.109    10.673    
                         clock uncertainty           -0.130    10.543    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.352    10.191    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29]
  -------------------------------------------------------------------
                         required time                         10.191    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 0.484ns (8.075%)  route 5.510ns (91.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 10.564 - 8.333 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.451     2.530    design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X59Y32         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.379     2.909 f  design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=29, routed)          1.493     4.402    design_1_i/axi_vdma_1/U0/I_RST_MODULE/sig_s2mm_prmry_resetn
    SLICE_X72Y36         LUT1 (Prop_lut1_I0_O)        0.105     4.507 r  design_1_i/axi_vdma_1/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1/O
                         net (fo=488, routed)         4.018     8.524    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/SS[0]
    SLICE_X44Y37         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.249    10.564    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X44Y37         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30]/C
                         clock pessimism              0.109    10.673    
                         clock uncertainty           -0.130    10.543    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.352    10.191    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30]
  -------------------------------------------------------------------
                         required time                         10.191    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.799ns (13.210%)  route 5.249ns (86.790%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 10.630 - 8.333 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.473     2.552    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X9Y19          FDSE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.379     2.931 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=12, routed)          1.833     4.764    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.105     4.869 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr[2]_i_3/O
                         net (fo=2, routed)           0.126     4.996    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[0]
    SLICE_X33Y38         LUT2 (Prop_lut2_I1_O)        0.105     5.101 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr[2]_i_1/O
                         net (fo=53, routed)          1.511     6.612    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.105     6.717 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg[7][1]_i_3/O
                         net (fo=13, routed)          1.337     8.054    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]
    SLICE_X26Y34         LUT6 (Prop_lut6_I2_O)        0.105     8.159 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1/O
                         net (fo=8, routed)           0.442     8.600    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0
    SLICE_X26Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.315    10.630    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X26Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[0]/C
                         clock pessimism              0.193    10.823    
                         clock uncertainty           -0.130    10.693    
    SLICE_X26Y34         FDRE (Setup_fdre_C_R)       -0.423    10.270    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.799ns (13.210%)  route 5.249ns (86.790%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 10.630 - 8.333 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.473     2.552    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X9Y19          FDSE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.379     2.931 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=12, routed)          1.833     4.764    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.105     4.869 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr[2]_i_3/O
                         net (fo=2, routed)           0.126     4.996    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[0]
    SLICE_X33Y38         LUT2 (Prop_lut2_I1_O)        0.105     5.101 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr[2]_i_1/O
                         net (fo=53, routed)          1.511     6.612    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.105     6.717 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg[7][1]_i_3/O
                         net (fo=13, routed)          1.337     8.054    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]
    SLICE_X26Y34         LUT6 (Prop_lut6_I2_O)        0.105     8.159 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1/O
                         net (fo=8, routed)           0.442     8.600    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0
    SLICE_X26Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.315    10.630    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X26Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[6]/C
                         clock pessimism              0.193    10.823    
                         clock uncertainty           -0.130    10.693    
    SLICE_X26Y34         FDRE (Setup_fdre_C_R)       -0.423    10.270    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.799ns (13.210%)  route 5.249ns (86.790%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 10.630 - 8.333 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.473     2.552    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X9Y19          FDSE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.379     2.931 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=12, routed)          1.833     4.764    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.105     4.869 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr[2]_i_3/O
                         net (fo=2, routed)           0.126     4.996    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[0]
    SLICE_X33Y38         LUT2 (Prop_lut2_I1_O)        0.105     5.101 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr[2]_i_1/O
                         net (fo=53, routed)          1.511     6.612    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.105     6.717 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg[7][1]_i_3/O
                         net (fo=13, routed)          1.337     8.054    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]
    SLICE_X26Y34         LUT6 (Prop_lut6_I2_O)        0.105     8.159 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1/O
                         net (fo=8, routed)           0.442     8.600    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0
    SLICE_X26Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.315    10.630    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X26Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[7]/C
                         clock pessimism              0.193    10.823    
                         clock uncertainty           -0.130    10.693    
    SLICE_X26Y34         FDRE (Setup_fdre_C_R)       -0.423    10.270    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 0.484ns (8.080%)  route 5.506ns (91.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 10.564 - 8.333 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.451     2.530    design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X59Y32         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.379     2.909 f  design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=29, routed)          1.493     4.402    design_1_i/axi_vdma_1/U0/I_RST_MODULE/sig_s2mm_prmry_resetn
    SLICE_X72Y36         LUT1 (Prop_lut1_I0_O)        0.105     4.507 r  design_1_i/axi_vdma_1/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1/O
                         net (fo=488, routed)         4.014     8.520    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/SS[0]
    SLICE_X45Y37         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.249    10.564    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X45Y37         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]/C
                         clock pessimism              0.109    10.673    
                         clock uncertainty           -0.130    10.543    
    SLICE_X45Y37         FDRE (Setup_fdre_C_R)       -0.352    10.191    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]
  -------------------------------------------------------------------
                         required time                         10.191    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 0.484ns (8.080%)  route 5.506ns (91.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 10.564 - 8.333 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.451     2.530    design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X59Y32         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.379     2.909 f  design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=29, routed)          1.493     4.402    design_1_i/axi_vdma_1/U0/I_RST_MODULE/sig_s2mm_prmry_resetn
    SLICE_X72Y36         LUT1 (Prop_lut1_I0_O)        0.105     4.507 r  design_1_i/axi_vdma_1/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1/O
                         net (fo=488, routed)         4.014     8.520    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/SS[0]
    SLICE_X45Y37         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.249    10.564    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X45Y37         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]/C
                         clock pessimism              0.109    10.673    
                         clock uncertainty           -0.130    10.543    
    SLICE_X45Y37         FDRE (Setup_fdre_C_R)       -0.352    10.191    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]
  -------------------------------------------------------------------
                         required time                         10.191    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 0.484ns (8.080%)  route 5.506ns (91.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 10.564 - 8.333 ) 
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.451     2.530    design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X59Y32         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.379     2.909 f  design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=29, routed)          1.493     4.402    design_1_i/axi_vdma_1/U0/I_RST_MODULE/sig_s2mm_prmry_resetn
    SLICE_X72Y36         LUT1 (Prop_lut1_I0_O)        0.105     4.507 r  design_1_i/axi_vdma_1/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1/O
                         net (fo=488, routed)         4.014     8.520    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/SS[0]
    SLICE_X45Y37         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.249    10.564    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X45Y37         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27]/C
                         clock pessimism              0.109    10.673    
                         clock uncertainty           -0.130    10.543    
    SLICE_X45Y37         FDRE (Setup_fdre_C_R)       -0.352    10.191    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27]
  -------------------------------------------------------------------
                         required time                         10.191    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  1.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.246ns (61.994%)  route 0.151ns (38.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.613     0.949    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X90Y49         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDRE (Prop_fdre_C_Q)         0.148     1.097 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]/Q
                         net (fo=1, routed)           0.151     1.247    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]
    SLICE_X90Y50         LUT2 (Prop_lut2_I1_O)        0.098     1.345 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[60]_i_1__0/O
                         net (fo=1, routed)           0.000     1.345    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/D[45]
    SLICE_X90Y50         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.877     1.243    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X90Y50         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[60]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X90Y50         FDRE (Hold_fdre_C_D)         0.121     1.334    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.152%)  route 0.191ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.578     0.914    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X57Y50         FDRE                                         r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]/Q
                         net (fo=2, routed)           0.191     1.232    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0[30]
    SLICE_X56Y49         FDRE                                         r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.853     1.219    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X56Y49         FDRE                                         r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.018     1.207    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.558     0.894    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X53Y43         FDRE                                         r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/Q
                         net (fo=1, routed)           0.098     1.132    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[41]
    SLICE_X50Y43         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.825     1.191    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y43         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X50Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.093    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.578     0.914    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X31Y23         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/Q
                         net (fo=2, routed)           0.066     1.120    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA0
    SLICE_X30Y23         RAMD32                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.843     1.209    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X30Y23         RAMD32                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.074    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.558     0.894    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X35Y53         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/Q
                         net (fo=1, routed)           0.111     1.146    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31][41]
    SLICE_X34Y52         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.826     1.192    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X34Y52         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X34Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.094    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.564     0.900    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X59Y74         FDRE                                         r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/Q
                         net (fo=1, routed)           0.111     1.152    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[41]
    SLICE_X58Y73         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.832     1.198    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X58Y73         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.284     0.914    
    SLICE_X58Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.097    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.141%)  route 0.203ns (57.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.559     0.895    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X34Y52         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[26]/Q
                         net (fo=1, routed)           0.203     1.246    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[26]
    SLICE_X35Y49         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.831     1.197    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X35Y49         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[26]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.022     1.189    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.555     0.891    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X37Y31         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/Q
                         net (fo=2, routed)           0.119     1.150    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1[11]
    SLICE_X36Y31         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.820     1.186    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X36Y31         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.282     0.904    
    SLICE_X36Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.087    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.246ns (57.043%)  route 0.185ns (42.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.557     0.893    design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y50         FDRE                                         r  design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[54]/Q
                         net (fo=2, routed)           0.185     1.226    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_axi_rdata[28]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.098     1.324 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i[1087]_i_1__1/O
                         net (fo=1, routed)           0.000     1.324    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i[1087]_i_1__1_n_0
    SLICE_X47Y49         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.830     1.196    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X47Y49         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1087]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1087]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.559%)  route 0.183ns (56.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.584     0.919    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y23         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/Q
                         net (fo=7, routed)           0.183     1.243    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[10]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.889     1.255    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.263     0.991    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.174    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X5Y14  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y28  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y5   design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X5Y6   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y6   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y7   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y5   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X5Y10  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y3   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y2   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X58Y51  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X58Y51  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X58Y51  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X58Y51  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X58Y51  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X58Y51  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X58Y51  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X58Y51  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X8Y18   design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X8Y18   design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X14Y24  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X14Y24  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/crop_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.286ns  (logic 1.127ns (8.482%)  route 12.159ns (91.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 22.348 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=102, routed)        12.159    15.829    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X101Y46        FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/crop_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.366    22.348    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X101Y46        FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/crop_h_reg[0]/C
                         clock pessimism              0.097    22.445    
                         clock uncertainty           -0.302    22.143    
    SLICE_X101Y46        FDRE (Setup_fdre_C_D)       -0.047    22.096    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/crop_h_reg[0]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -15.829    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/crop_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.175ns  (logic 1.127ns (8.554%)  route 12.048ns (91.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 22.348 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=102, routed)        12.048    15.718    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X100Y45        FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/crop_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.366    22.348    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X100Y45        FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/crop_x_reg[0]/C
                         clock pessimism              0.097    22.445    
                         clock uncertainty           -0.302    22.143    
    SLICE_X100Y45        FDRE (Setup_fdre_C_D)       -0.015    22.128    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/crop_x_reg[0]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.479ns  (logic 2.931ns (25.533%)  route 8.548ns (74.467%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        2.130     3.209    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X27Y130        LUT3 (Prop_lut3_I0_O)        0.105     3.314 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.754     4.068    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.125     6.193 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOADO[15]
                         net (fo=2, routed)           1.502     7.695    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_rdata[15]
    SLICE_X33Y127        LUT3 (Prop_lut3_I0_O)        0.119     7.814 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.731     8.545    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[15]
    SLICE_X36Y127        LUT5 (Prop_lut5_I2_O)        0.267     8.812 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.655     9.466    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[7]
    SLICE_X50Y132        LUT5 (Prop_lut5_I2_O)        0.105     9.571 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           2.196    11.767    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[175]
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.105    11.872 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_2/O
                         net (fo=1, routed)           2.013    13.885    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_2_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I3_O)        0.105    13.990 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1/O
                         net (fo=2, routed)           1.452    15.442    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1_n_0
    SLICE_X47Y92         LUT3 (Prop_lut3_I0_O)        0.105    15.547 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=1, routed)           0.000    15.547    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X47Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.234    22.217    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.097    22.313    
                         clock uncertainty           -0.302    22.011    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)        0.032    22.043    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         22.043    
                         arrival time                         -15.547    
  -------------------------------------------------------------------
                         slack                                  6.496    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/crop_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.056ns  (logic 1.127ns (8.632%)  route 11.929ns (91.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 22.348 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=102, routed)        11.929    15.598    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X101Y44        FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/crop_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.366    22.348    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X101Y44        FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/crop_y_reg[0]/C
                         clock pessimism              0.097    22.445    
                         clock uncertainty           -0.302    22.143    
    SLICE_X101Y44        FDRE (Setup_fdre_C_D)       -0.047    22.096    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/crop_y_reg[0]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -15.598    
  -------------------------------------------------------------------
                         slack                                  6.498    

Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/hist_equ_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.948ns  (logic 1.127ns (8.704%)  route 11.821ns (91.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 22.280 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=102, routed)        11.821    15.490    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X57Y16         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/hist_equ_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.298    22.280    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y16         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/hist_equ_en_reg/C
                         clock pessimism              0.097    22.377    
                         clock uncertainty           -0.302    22.075    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)       -0.059    22.016    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/hist_equ_en_reg
  -------------------------------------------------------------------
                         required time                         22.016    
                         arrival time                         -15.490    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/equ_min_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.949ns  (logic 1.127ns (8.703%)  route 11.822ns (91.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 22.280 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=102, routed)        11.822    15.492    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X58Y16         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/equ_min_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.298    22.280    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y16         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/equ_min_reg[0]/C
                         clock pessimism              0.097    22.377    
                         clock uncertainty           -0.302    22.075    
    SLICE_X58Y16         FDRE (Setup_fdre_C_D)       -0.015    22.060    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/equ_min_reg[0]
  -------------------------------------------------------------------
                         required time                         22.060    
                         arrival time                         -15.492    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.304ns  (logic 2.826ns (25.001%)  route 8.478ns (74.999%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        2.130     3.209    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X27Y130        LUT3 (Prop_lut3_I0_O)        0.105     3.314 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.754     4.068    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.125     6.193 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOADO[15]
                         net (fo=2, routed)           1.502     7.695    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_rdata[15]
    SLICE_X33Y127        LUT3 (Prop_lut3_I0_O)        0.119     7.814 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.731     8.545    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[15]
    SLICE_X36Y127        LUT5 (Prop_lut5_I2_O)        0.267     8.812 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.655     9.466    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[7]
    SLICE_X50Y132        LUT5 (Prop_lut5_I2_O)        0.105     9.571 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           2.196    11.767    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[175]
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.105    11.872 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_2/O
                         net (fo=1, routed)           2.013    13.885    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_2_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I3_O)        0.105    13.990 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1/O
                         net (fo=2, routed)           1.381    15.372    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1_n_0
    SLICE_X47Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.233    22.216    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/C
                         clock pessimism              0.097    22.312    
                         clock uncertainty           -0.302    22.010    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)       -0.044    21.966    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         21.966    
                         arrival time                         -15.372    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/int_mask_frame_done_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.959ns  (logic 1.232ns (9.507%)  route 11.727ns (90.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 22.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=102, routed)        11.727    15.396    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.105    15.501 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/int_mask_frame_done_i_1/O
                         net (fo=1, routed)           0.000    15.501    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/int_mask_frame_done_i_1_n_0
    SLICE_X55Y18         FDSE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/int_mask_frame_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.293    22.275    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y18         FDSE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/int_mask_frame_done_reg/C
                         clock pessimism              0.097    22.372    
                         clock uncertainty           -0.302    22.070    
    SLICE_X55Y18         FDSE (Setup_fdse_C_D)        0.032    22.102    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/int_mask_frame_done_reg
  -------------------------------------------------------------------
                         required time                         22.102    
                         arrival time                         -15.501    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/dscale_v_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.818ns  (logic 1.127ns (8.792%)  route 11.691ns (91.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 22.277 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=102, routed)        11.691    15.361    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X54Y16         FDSE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/dscale_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.295    22.277    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y16         FDSE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/dscale_v_reg[0]/C
                         clock pessimism              0.097    22.374    
                         clock uncertainty           -0.302    22.072    
    SLICE_X54Y16         FDSE (Setup_fdse_C_D)       -0.015    22.057    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/dscale_v_reg[0]
  -------------------------------------------------------------------
                         required time                         22.057    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/dscale_h_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.817ns  (logic 1.127ns (8.793%)  route 11.690ns (91.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 22.348 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=102, routed)        11.690    15.359    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X99Y42         FDSE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/dscale_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        1.366    22.348    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X99Y42         FDSE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/dscale_h_reg[0]/C
                         clock pessimism              0.097    22.445    
                         clock uncertainty           -0.302    22.143    
    SLICE_X99Y42         FDSE (Setup_fdse_C_D)       -0.047    22.096    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/dscale_h_reg[0]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                  6.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.654     0.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.239    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y107        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.928     1.294    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y107        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.288     1.006    
    SLICE_X26Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y97         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.108     1.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.226ns (58.732%)  route 0.159ns (41.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=8, routed)           0.159     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[42]
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.098     1.380 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.380    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[3]
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.202%)  route 0.238ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y106        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.238     1.373    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.875%)  route 0.124ns (49.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/Q
                         net (fo=1, routed)           0.124     1.244    design_1_i/processing_system7_0/inst/M_AXI_GP0_RID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.878     1.244    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[10])
                                                     -0.053     1.156    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.653%)  route 0.309ns (65.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.551     0.887    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.309     1.360    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.264    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.678%)  route 0.155ns (52.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.582     0.918    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X84Y90         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.155     1.213    design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[0]
    SLICE_X82Y88         SRL16E                                       r  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.850     1.216    design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X82Y88         SRL16E                                       r  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.283     0.933    
    SLICE_X82Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.116    design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.605%)  route 0.189ns (50.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=18, routed)          0.189     1.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[1]
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.370 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1/O
                         net (fo=1, routed)           0.000     1.370    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.185ns (32.463%)  route 0.385ns (67.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[42]/Q
                         net (fo=1, routed)           0.385     1.435    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[42]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.044     1.479 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[42]_i_1/O
                         net (fo=1, routed)           0.000     1.479    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[42]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.107     1.368    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/axi_intc_0/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[9].cie_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[9].ier_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.032%)  route 0.062ns (24.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.571     0.907    design_1_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X59Y82         FDRE                                         r  design_1_i/axi_intc_0/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[9].cie_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  design_1_i/axi_intc_0/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[9].cie_reg[9]/Q
                         net (fo=2, routed)           0.062     1.109    design_1_i/axi_intc_0/U0/INTC_CORE_I/p_0_in47_in
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.154 r  design_1_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[9].ier[9]_i_1/O
                         net (fo=1, routed)           0.000     1.154    design_1_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[9].ier[9]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  design_1_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[9].ier_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3128, routed)        0.839     1.205    design_1_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X58Y82         FDRE                                         r  design_1_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[9].ier_reg[9]/C
                         clock pessimism             -0.285     0.920    
    SLICE_X58Y82         FDRE (Hold_fdre_C_D)         0.121     1.041    design_1_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[9].ier_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y52  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y27  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y28  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y52  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y52  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y50  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y50  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y48  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y48  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y49  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y92  design_1_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y92  design_1_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  cam_xclk_design_1_clk_wiz_0_0
  To Clock:  cam_xclk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_xclk_design_1_clk_wiz_0_0 rise@10.416ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.590ns (12.830%)  route 4.008ns (87.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 12.892 - 10.416 ) 
    Source Clock Delay      (SCD):    3.902ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     3.902    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     4.250 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     7.615    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     7.857 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.644     8.501    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.718    12.137    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.084    12.221 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.672    12.892    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]/C
                         clock pessimism              0.277    13.169    
                         clock uncertainty           -0.067    13.102    
    SLICE_X48Y88         FDCE (Setup_fdce_C_CE)      -0.168    12.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_xclk_design_1_clk_wiz_0_0 rise@10.416ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.590ns (12.830%)  route 4.008ns (87.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 12.892 - 10.416 ) 
    Source Clock Delay      (SCD):    3.902ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     3.902    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     4.250 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     7.615    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     7.857 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.644     8.501    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.718    12.137    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.084    12.221 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.672    12.892    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]/C
                         clock pessimism              0.277    13.169    
                         clock uncertainty           -0.067    13.102    
    SLICE_X48Y88         FDCE (Setup_fdce_C_CE)      -0.168    12.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_xclk_design_1_clk_wiz_0_0 rise@10.416ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.590ns (12.830%)  route 4.008ns (87.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 12.892 - 10.416 ) 
    Source Clock Delay      (SCD):    3.902ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     3.902    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     4.250 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     7.615    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     7.857 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.644     8.501    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.718    12.137    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.084    12.221 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.672    12.892    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[2]/C
                         clock pessimism              0.277    13.169    
                         clock uncertainty           -0.067    13.102    
    SLICE_X48Y88         FDCE (Setup_fdce_C_CE)      -0.168    12.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_xclk_design_1_clk_wiz_0_0 rise@10.416ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.590ns (12.830%)  route 4.008ns (87.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 12.892 - 10.416 ) 
    Source Clock Delay      (SCD):    3.902ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     3.902    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     4.250 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     7.615    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     7.857 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.644     8.501    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.718    12.137    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.084    12.221 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.672    12.892    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y88         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
                         clock pessimism              0.277    13.169    
                         clock uncertainty           -0.067    13.102    
    SLICE_X48Y88         FDCE (Setup_fdce_C_CE)      -0.168    12.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_xclk_design_1_clk_wiz_0_0 rise@10.416ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.694ns (14.134%)  route 4.216ns (85.866%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.469ns = ( 13.885 - 10.416 ) 
    Source Clock Delay      (SCD):    4.217ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.136     4.217    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X40Y20         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.379     4.596 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.744     6.340    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.105     6.445 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.522     6.966    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X51Y15         LUT4 (Prop_lut4_I3_O)        0.105     7.071 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.640     7.711    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X53Y15         LUT4 (Prop_lut4_I0_O)        0.105     7.816 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.311     9.127    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.718    12.137    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.084    12.221 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.665    13.885    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.277    14.162    
                         clock uncertainty           -0.067    14.095    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    13.619    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         13.619    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_xclk_design_1_clk_wiz_0_0 rise@10.416ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.590ns (13.139%)  route 3.901ns (86.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 12.868 - 10.416 ) 
    Source Clock Delay      (SCD):    3.902ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     3.902    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     4.250 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     7.615    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     7.857 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.536     8.393    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.718    12.137    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.084    12.221 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.647    12.868    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]/C
                         clock pessimism              0.277    13.145    
                         clock uncertainty           -0.067    13.077    
    SLICE_X48Y89         FDCE (Setup_fdce_C_CE)      -0.168    12.909    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_xclk_design_1_clk_wiz_0_0 rise@10.416ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.590ns (13.139%)  route 3.901ns (86.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 12.868 - 10.416 ) 
    Source Clock Delay      (SCD):    3.902ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     3.902    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     4.250 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     7.615    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     7.857 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.536     8.393    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.718    12.137    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.084    12.221 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.647    12.868    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[5]/C
                         clock pessimism              0.277    13.145    
                         clock uncertainty           -0.067    13.077    
    SLICE_X48Y89         FDCE (Setup_fdce_C_CE)      -0.168    12.909    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_xclk_design_1_clk_wiz_0_0 rise@10.416ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.590ns (13.139%)  route 3.901ns (86.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 12.868 - 10.416 ) 
    Source Clock Delay      (SCD):    3.902ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     3.902    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     4.250 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     7.615    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     7.857 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.536     8.393    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.718    12.137    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.084    12.221 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.647    12.868    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]/C
                         clock pessimism              0.277    13.145    
                         clock uncertainty           -0.067    13.077    
    SLICE_X48Y89         FDCE (Setup_fdce_C_CE)      -0.168    12.909    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_xclk_design_1_clk_wiz_0_0 rise@10.416ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.590ns (13.139%)  route 3.901ns (86.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 12.868 - 10.416 ) 
    Source Clock Delay      (SCD):    3.902ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     3.902    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     4.250 f  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          3.365     7.615    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y90         LUT4 (Prop_lut4_I0_O)        0.242     7.857 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.536     8.393    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_1__0_n_0
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.718    12.137    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.084    12.221 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.647    12.868    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X48Y89         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]/C
                         clock pessimism              0.277    13.145    
                         clock uncertainty           -0.067    13.077    
    SLICE_X48Y89         FDCE (Setup_fdce_C_CE)      -0.168    12.909    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_xclk_design_1_clk_wiz_0_0 rise@10.416ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.590ns (13.029%)  route 3.938ns (86.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 12.991 - 10.416 ) 
    Source Clock Delay      (SCD):    3.902ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.974     1.976    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.105     2.081 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.821     3.902    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.348     4.250 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.939     7.189    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.242     7.431 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.999     8.431    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X49Y95         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.718    12.137    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.084    12.221 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.771    12.991    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X49Y95         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/C
                         clock pessimism              0.277    13.268    
                         clock uncertainty           -0.067    13.201    
    SLICE_X49Y95         FDCE (Setup_fdce_C_CE)      -0.168    13.033    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         13.033    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  4.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.184ns (9.594%)  route 1.734ns (90.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.546     0.548    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X51Y22         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.734     2.422    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.043     2.465 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[3]_i_1/O
                         net (fo=1, routed)           0.000     2.465    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_6
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.116     1.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.056     1.174 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.029     2.203    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/C
                         clock pessimism              0.000     2.203    
    SLICE_X54Y25         FDCE (Hold_fdce_C_D)         0.131     2.334    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.187ns (9.576%)  route 1.766ns (90.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.546     0.548    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X51Y22         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/Q
                         net (fo=1, routed)           1.766     2.454    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_vsync
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.046     2.500 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_vsync_i_1/O
                         net (fo=1, routed)           0.000     2.500    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_0
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.116     1.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.056     1.174 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.085     2.259    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                         clock pessimism              0.000     2.259    
    SLICE_X53Y26         FDCE (Hold_fdce_C_D)         0.107     2.366    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.186ns (9.688%)  route 1.734ns (90.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.546     0.548    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X51Y22         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.734     2.422    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.045     2.467 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[2]_i_1/O
                         net (fo=1, routed)           0.000     2.467    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_7
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.116     1.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.056     1.174 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.029     2.203    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/C
                         clock pessimism              0.000     2.203    
    SLICE_X54Y25         FDCE (Hold_fdce_C_D)         0.121     2.324    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.176%)  route 0.314ns (62.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.549     0.551    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X49Y21         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[0]/Q
                         net (fo=12, routed)          0.314     1.006    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg_n_0_[0]
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.051 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.051    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]_i_1_n_0
    SLICE_X51Y22         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.810     0.812    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X51Y22         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X51Y22         FDCE (Hold_fdce_C_D)         0.092     0.899    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.945%)  route 0.292ns (61.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.550     0.552    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X48Y20         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[2]/Q
                         net (fo=8, routed)           0.117     0.810    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg_n_0_[2]
    SLICE_X49Y20         LUT5 (Prop_lut5_I3_O)        0.045     0.855 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_i_1/O
                         net (fo=1, routed)           0.174     1.029    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync0
    SLICE_X51Y22         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.810     0.812    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X51Y22         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
                         clock pessimism             -0.005     0.807    
    SLICE_X51Y22         FDCE (Hold_fdce_C_D)         0.070     0.877    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.189ns (9.503%)  route 1.800ns (90.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.546     0.548    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X51Y22         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.800     2.488    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.048     2.536 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[7]_i_1/O
                         net (fo=1, routed)           0.000     2.536    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_2
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.116     1.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.056     1.174 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.029     2.203    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/C
                         clock pessimism              0.000     2.203    
    SLICE_X54Y25         FDCE (Hold_fdce_C_D)         0.131     2.334    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.186ns (9.366%)  route 1.800ns (90.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.546     0.548    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X51Y22         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.800     2.488    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.045     2.533 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[5]_i_1/O
                         net (fo=1, routed)           0.000     2.533    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_4
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.116     1.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.056     1.174 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.029     2.203    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/C
                         clock pessimism              0.000     2.203    
    SLICE_X54Y25         FDCE (Hold_fdce_C_D)         0.121     2.324    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.187ns (9.327%)  route 1.818ns (90.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.546     0.548    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X51Y22         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.818     2.506    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.046     2.552 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[4]_i_1/O
                         net (fo=1, routed)           0.000     2.552    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_5
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.116     1.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.056     1.174 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.029     2.203    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/C
                         clock pessimism              0.000     2.203    
    SLICE_X54Y25         FDCE (Hold_fdce_C_D)         0.131     2.334    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.184ns (9.162%)  route 1.824ns (90.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.546     0.548    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X51Y22         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.824     2.513    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.043     2.556 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[6]_i_1/O
                         net (fo=1, routed)           0.000     2.556    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_3
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.116     1.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.056     1.174 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.029     2.203    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/C
                         clock pessimism              0.000     2.203    
    SLICE_X54Y25         FDCE (Hold_fdce_C_D)         0.131     2.334    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cam_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns - cam_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.186ns (9.282%)  route 1.818ns (90.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.546     0.548    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X51Y22         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.818     2.506    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.045     2.551 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[0]_i_1/O
                         net (fo=1, routed)           0.000     2.551    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_9
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/cam_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.116     1.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.056     1.174 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.029     2.203    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y25         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/C
                         clock pessimism              0.000     2.203    
    SLICE_X54Y25         FDCE (Hold_fdce_C_D)         0.120     2.323    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_xclk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X3Y4      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X3Y6      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.416      8.824      BUFGCTRL_X0Y4    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.416      9.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X48Y14     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X53Y14     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X51Y14     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X51Y13     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X49Y14     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X51Y14     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.416      202.944    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X53Y20     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X53Y20     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X53Y20     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X53Y20     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X56Y21     design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X56Y21     design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X49Y95     design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X49Y95     design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X49Y95     design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X49Y95     design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X51Y12     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X51Y12     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X51Y12     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X51Y12     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X49Y12     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X49Y12     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X49Y12     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X49Y11     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X50Y12     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X50Y12     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         8.333       6.741      BUFGCTRL_X0Y5    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  isp_pclk_design_1_clk_wiz_0_0
  To Clock:  isp_pclk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 3.826ns (54.449%)  route 3.201ns (45.551%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 10.525 - 8.333 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.996     1.998    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X27Y147        LUT3 (Prop_lut3_I2_O)        0.105     2.103 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.658     2.761    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.886 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.891     5.777    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X43Y145        LUT5 (Prop_lut5_I4_O)        0.105     5.882 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.777     6.659    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_33
    SLICE_X30Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.153 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.153    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.253 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.353 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.353    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.453 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.453    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.553 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.653 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.653    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X30Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.753 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.753    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.010 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__6/O[1]
                         net (fo=3, routed)           0.996     9.006    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/O[1]
    SLICE_X53Y147        LUT3 (Prop_lut3_I0_O)        0.245     9.251 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_36__4/O
                         net (fo=1, routed)           0.537     9.788    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_36__4_n_0
    RAMB18_X3Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.732    10.067    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X54Y148        LUT3 (Prop_lut3_I0_O)        0.084    10.151 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.374    10.525    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.525    
                         clock uncertainty           -0.065    10.460    
    RAMB18_X3Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.214    10.246    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 3.653ns (51.519%)  route 3.438ns (48.481%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.497ns = ( 10.830 - 8.333 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       2.134     2.136    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X27Y131        LUT3 (Prop_lut3_I2_O)        0.105     2.241 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.740     2.981    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     5.106 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DOBDO[0]
                         net (fo=4, routed)           0.987     6.094    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOBDO[0]
    SLICE_X26Y137        LUT6 (Prop_lut6_I2_O)        0.105     6.199 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.498     6.696    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_38
    SLICE_X31Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.176 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.176    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X31Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.274 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.274    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X31Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.372 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X31Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.470 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.470    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.568 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.568    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.666 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.666    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.866 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/O[2]
                         net (fo=3, routed)           0.629     8.496    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_12[2]
    SLICE_X27Y144        LUT3 (Prop_lut3_I2_O)        0.253     8.749 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_28/O
                         net (fo=1, routed)           1.323    10.072    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_28_n_0
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.829    10.164    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X35Y141        LUT3 (Prop_lut3_I0_O)        0.084    10.248 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.582    10.830    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.065    10.765    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.214    10.551    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 3.726ns (53.313%)  route 3.263ns (46.687%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 10.525 - 8.333 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.996     1.998    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X27Y147        LUT3 (Prop_lut3_I2_O)        0.105     2.103 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.658     2.761    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.886 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.891     5.777    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X43Y145        LUT5 (Prop_lut5_I4_O)        0.105     5.882 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.777     6.659    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_33
    SLICE_X30Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.153 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.153    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.253 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.353 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.353    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.453 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.453    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.553 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.653 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.653    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X30Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.910 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/O[1]
                         net (fo=3, routed)           1.012     8.921    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_1[1]
    SLICE_X54Y148        LUT3 (Prop_lut3_I0_O)        0.245     9.166 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_40__4/O
                         net (fo=1, routed)           0.583     9.750    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_40__4_n_0
    RAMB18_X3Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.732    10.067    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X54Y148        LUT3 (Prop_lut3_I0_O)        0.084    10.151 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.374    10.525    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.525    
                         clock uncertainty           -0.065    10.460    
    RAMB18_X3Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.214    10.246    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 3.740ns (53.524%)  route 3.247ns (46.476%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 10.525 - 8.333 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.996     1.998    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X27Y147        LUT3 (Prop_lut3_I2_O)        0.105     2.103 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.658     2.761    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.886 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.891     5.777    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X43Y145        LUT5 (Prop_lut5_I4_O)        0.105     5.882 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.777     6.659    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_33
    SLICE_X30Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.153 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.153    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.253 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.353 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.353    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.453 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.453    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.553 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.653 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.653    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X30Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.753 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.753    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.931 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__6/O[0]
                         net (fo=3, routed)           0.991     8.922    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/O[0]
    SLICE_X54Y148        LUT3 (Prop_lut3_I0_O)        0.238     9.160 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_37__4/O
                         net (fo=1, routed)           0.589     9.749    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_37__4_n_0
    RAMB18_X3Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.732    10.067    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X54Y148        LUT3 (Prop_lut3_I0_O)        0.084    10.151 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.374    10.525    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.525    
                         clock uncertainty           -0.065    10.460    
    RAMB18_X3Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.214    10.246    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 3.629ns (51.646%)  route 3.398ns (48.354%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.497ns = ( 10.830 - 8.333 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       2.134     2.136    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X27Y131        LUT3 (Prop_lut3_I2_O)        0.105     2.241 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.740     2.981    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     5.106 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DOBDO[0]
                         net (fo=4, routed)           0.987     6.094    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOBDO[0]
    SLICE_X26Y137        LUT6 (Prop_lut6_I2_O)        0.105     6.199 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.498     6.696    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_38
    SLICE_X31Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.176 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.176    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X31Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.274 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.274    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X31Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.372 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X31Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.470 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.470    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.568 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.568    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.666 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.666    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.846 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/O[0]
                         net (fo=3, routed)           0.499     8.346    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_12[0]
    SLICE_X27Y144        LUT3 (Prop_lut3_I2_O)        0.249     8.595 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_30/O
                         net (fo=1, routed)           1.413    10.008    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_30_n_0
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.829    10.164    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X35Y141        LUT3 (Prop_lut3_I0_O)        0.084    10.248 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.582    10.830    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.065    10.765    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[25])
                                                     -0.214    10.551    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 3.767ns (54.480%)  route 3.147ns (45.520%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 10.525 - 8.333 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.996     1.998    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X27Y147        LUT3 (Prop_lut3_I2_O)        0.105     2.103 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.658     2.761    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.886 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.891     5.777    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X43Y145        LUT5 (Prop_lut5_I4_O)        0.105     5.882 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.777     6.659    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_33
    SLICE_X30Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.153 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.153    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.253 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.353 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.353    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.453 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.453    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.553 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.653 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.653    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X30Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.753 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.753    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.952 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__6/O[2]
                         net (fo=3, routed)           0.897     8.849    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/O[2]
    SLICE_X51Y149        LUT3 (Prop_lut3_I0_O)        0.244     9.093 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_35__4/O
                         net (fo=1, routed)           0.583     9.675    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_35__4_n_0
    RAMB18_X3Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.732    10.067    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X54Y148        LUT3 (Prop_lut3_I0_O)        0.084    10.151 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.374    10.525    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.525    
                         clock uncertainty           -0.065    10.460    
    RAMB18_X3Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.214    10.246    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 3.717ns (53.228%)  route 3.266ns (46.772%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.497ns = ( 10.830 - 8.333 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       2.134     2.136    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X27Y131        LUT3 (Prop_lut3_I2_O)        0.105     2.241 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.740     2.981    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     5.106 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DOBDO[0]
                         net (fo=4, routed)           0.987     6.094    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOBDO[0]
    SLICE_X26Y137        LUT6 (Prop_lut6_I2_O)        0.105     6.199 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.498     6.696    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_38
    SLICE_X31Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.176 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.176    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X31Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.274 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.274    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X31Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.372 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X31Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.470 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.470    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.568 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.568    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.666 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.666    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.926 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/O[3]
                         net (fo=3, routed)           0.544     8.470    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_12[3]
    SLICE_X26Y141        LUT3 (Prop_lut3_I2_O)        0.257     8.727 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_27/O
                         net (fo=1, routed)           1.237     9.965    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_27_n_0
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.829    10.164    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X35Y141        LUT3 (Prop_lut3_I0_O)        0.084    10.248 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.582    10.830    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.065    10.765    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.214    10.551    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.977ns  (logic 3.751ns (53.761%)  route 3.226ns (46.239%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.497ns = ( 10.830 - 8.333 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       2.134     2.136    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X27Y131        LUT3 (Prop_lut3_I2_O)        0.105     2.241 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.740     2.981    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     5.106 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DOBDO[0]
                         net (fo=4, routed)           0.987     6.094    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOBDO[0]
    SLICE_X26Y137        LUT6 (Prop_lut6_I2_O)        0.105     6.199 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.498     6.696    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_38
    SLICE_X31Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.176 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.176    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X31Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.274 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.274    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X31Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.372 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X31Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.470 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.470    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.568 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.568    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.666 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.666    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.764 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.964 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__6/O[2]
                         net (fo=3, routed)           0.515     8.480    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_13[2]
    SLICE_X27Y144        LUT3 (Prop_lut3_I2_O)        0.253     8.733 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_24/O
                         net (fo=1, routed)           1.226     9.959    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_24_n_0
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.829    10.164    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X35Y141        LUT3 (Prop_lut3_I0_O)        0.084    10.248 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.582    10.830    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.065    10.765    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.214    10.551    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 3.813ns (53.008%)  route 3.380ns (46.992%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 10.913 - 8.333 ) 
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.984     1.986    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X27Y130        LUT3 (Prop_lut3_I2_O)        0.105     2.091 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.754     2.845    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.970 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.822     5.792    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[0]
    SLICE_X33Y125        LUT5 (Prop_lut5_I4_O)        0.105     5.897 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.634     6.531    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X31Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.011 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X31Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.109 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.109    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X31Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.207 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.207    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X31Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.305 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.305    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.403 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.403    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.501 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.501    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X31Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.599 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.599    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5_n_0
    SLICE_X31Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.864 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__6/O[1]
                         net (fo=3, routed)           0.645     8.509    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/O[1]
    SLICE_X28Y126        LUT3 (Prop_lut3_I0_O)        0.250     8.759 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__6/O
                         net (fo=1, routed)           1.279    10.038    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__6_n_0
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.748    10.083    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X28Y120        LUT3 (Prop_lut3_I0_O)        0.084    10.167 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.746    10.913    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.913    
                         clock uncertainty           -0.065    10.847    
    RAMB18_X2Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.214    10.633    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 3.667ns (53.257%)  route 3.218ns (46.743%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 10.525 - 8.333 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.996     1.998    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X27Y147        LUT3 (Prop_lut3_I2_O)        0.105     2.103 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.658     2.761    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.886 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.891     5.777    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X43Y145        LUT5 (Prop_lut5_I4_O)        0.105     5.882 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.777     6.659    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_33
    SLICE_X30Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.153 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.153    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.253 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.253    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.353 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.353    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.453 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.453    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.553 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.553    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.653 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.653    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X30Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.852 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/O[2]
                         net (fo=3, routed)           0.957     8.809    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_1[2]
    SLICE_X52Y148        LUT3 (Prop_lut3_I0_O)        0.244     9.053 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_39__4/O
                         net (fo=1, routed)           0.594     9.647    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_39__4_n_0
    RAMB18_X3Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.732    10.067    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X54Y148        LUT3 (Prop_lut3_I0_O)        0.084    10.151 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.374    10.525    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y58         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.525    
                         clock uncertainty           -0.065    10.460    
    RAMB18_X3Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.214    10.246    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  0.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.186ns (13.032%)  route 1.241ns (86.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.587     0.589    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X28Y7          FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r_reg[9]/Q
                         net (fo=1, routed)           1.241     1.971    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r[9]
    SLICE_X29Y7          LUT4 (Prop_lut4_I0_O)        0.045     2.016 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_rgb[9]_INST_0/O
                         net (fo=1, routed)           0.000     2.016    design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_data[9]
    SLICE_X29Y7          FDRE                                         r  design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.099     1.101    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y11         LUT3 (Prop_lut3_I2_O)        0.056     1.157 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=201, routed)         0.761     1.919    design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X29Y7          FDRE                                         r  design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[9]/C
                         clock pessimism              0.000     1.919    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.092     2.011    design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.574     0.576    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/pclk
    SLICE_X54Y85         FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/in_r_reg[4]/Q
                         net (fo=1, routed)           0.103     0.843    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/Q[3]
    RAMB36_X3Y17         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.884     0.886    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X3Y17         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.632    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.787    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.186ns (12.573%)  route 1.293ns (87.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.587     0.589    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X28Y7          FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r_reg[15]/Q
                         net (fo=1, routed)           1.293     2.023    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r[15]
    SLICE_X29Y7          LUT4 (Prop_lut4_I0_O)        0.045     2.068 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_rgb[15]_INST_0/O
                         net (fo=1, routed)           0.000     2.068    design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_data[15]
    SLICE_X29Y7          FDRE                                         r  design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.099     1.101    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y11         LUT3 (Prop_lut3_I2_O)        0.056     1.157 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=201, routed)         0.761     1.919    design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X29Y7          FDRE                                         r  design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[15]/C
                         clock pessimism              0.000     1.919    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.092     2.011    design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.611     0.613    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/pclk
    SLICE_X90Y1          FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y1          FDRE (Prop_fdre_C_Q)         0.164     0.777 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[2]/Q
                         net (fo=1, routed)           0.103     0.879    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/Q[2]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.918     0.920    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.666    
    RAMB36_X4Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.821    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.611     0.613    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/pclk
    SLICE_X90Y1          FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y1          FDRE (Prop_fdre_C_Q)         0.164     0.777 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[4]/Q
                         net (fo=1, routed)           0.103     0.879    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/Q[4]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.918     0.920    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.666    
    RAMB36_X4Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.821    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.611     0.613    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/pclk
    SLICE_X90Y1          FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y1          FDRE (Prop_fdre_C_Q)         0.164     0.777 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[6]/Q
                         net (fo=1, routed)           0.103     0.879    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/Q[6]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.918     0.920    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.666    
    RAMB36_X4Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     0.821    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.610     0.612    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/pclk
    SLICE_X90Y3          FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y3          FDRE (Prop_fdre_C_Q)         0.164     0.776 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[5]/Q
                         net (fo=1, routed)           0.104     0.880    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/Q[5]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.918     0.920    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.666    
    RAMB36_X4Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.821    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.610     0.612    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/pclk
    SLICE_X90Y3          FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y3          FDRE (Prop_fdre_C_Q)         0.164     0.776 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[7]/Q
                         net (fo=1, routed)           0.104     0.880    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/Q[7]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.918     0.920    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.666    
    RAMB36_X4Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     0.821    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.556     0.558    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/pclk
    SLICE_X32Y65         FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/in_r_reg[2]/Q
                         net (fo=1, routed)           0.103     0.825    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/Q[2]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.857     0.859    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.251     0.607    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.762    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.556     0.558    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/pclk
    SLICE_X32Y65         FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/in_r_reg[4]/Q
                         net (fo=1, routed)           0.103     0.825    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/Q[4]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.857     0.859    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.251     0.607    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.762    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         isp_pclk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y13     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y14     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y15     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y16     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X5Y2      design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_map_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X5Y4      design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X5Y4      design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X5Y5      design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X5Y5      design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y22     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X104Y23    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/vsync_r_reg[1]_srl2_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_yuv2rgb_i0_href_r_reg_c_35/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X104Y23    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/href_r_reg[1]_srl2_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_yuv2rgb_i0_href_r_reg_c_35/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y79     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_90/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y79     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_90/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y80     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_90/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y80     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_90/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y80     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_90/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y80     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_90/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X36Y102    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_44/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X36Y102    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_44/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X104Y23    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/vsync_r_reg[1]_srl2_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_yuv2rgb_i0_href_r_reg_c_35/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X50Y3      design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/vsync_r_reg[1]_srl2_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_yuv2rgb_i0_href_r_reg_c_35/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X36Y102    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_44/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X36Y102    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_45/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X50Y114    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_52/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X54Y113    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_52/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         4.166       3.312      SLICE_X104Y5     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[28][0]_srl32_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_27/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         4.166       3.312      SLICE_X104Y5     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[28][2]_srl32_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_27/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         4.166       3.312      SLICE_X104Y3     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[28][3]_srl32_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_27/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         4.166       3.312      SLICE_X104Y4     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[28][4]_srl32_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_27/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_design_1_clk_wiz_0_0
  To Clock:  lcd_clk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       23.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.465ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.154ns (18.541%)  route 5.070ns (81.459%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 31.245 - 29.999 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.559     1.561    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.295 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          3.157     5.452    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.105     5.557 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_25/O
                         net (fo=1, routed)           0.633     6.190    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_25_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.105     6.295 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.597     6.892    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.105     6.997 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.683     7.680    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_5_n_0
    SLICE_X46Y16         LUT5 (Prop_lut5_I4_O)        0.105     7.785 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.785    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X46Y16         FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.244    31.245    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X46Y16         FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.012    31.257    
                         clock uncertainty           -0.079    31.177    
    SLICE_X46Y16         FDSE (Setup_fdse_C_D)        0.072    31.249    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         31.249    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 23.465    

Slack (MET) :             23.864ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.154ns (19.819%)  route 4.669ns (80.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 31.243 - 29.999 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.559     1.561    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.295 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          3.165     5.460    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/dout[25]
    SLICE_X47Y16         LUT2 (Prop_lut2_I0_O)        0.105     5.565 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/FSM_sequential_state[2]_i_5/O
                         net (fo=4, routed)           0.461     6.026    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.105     6.131 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_15/O
                         net (fo=1, routed)           0.482     6.614    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_15_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.105     6.719 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.560     7.278    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_7_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.105     7.383 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.383    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y18         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.242    31.243    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X46Y18         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.012    31.255    
                         clock uncertainty           -0.079    31.175    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.072    31.247    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         31.247    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                 23.864    

Slack (MET) :             24.099ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.643ns (11.817%)  route 4.798ns (88.183%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 31.394 - 29.999 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.397     1.399    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X46Y16         FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDSE (Prop_fdse_C_Q)         0.433     1.832 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.020     2.852    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.105     2.957 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.446     5.404    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y31         LUT4 (Prop_lut4_I2_O)        0.105     5.509 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          1.332     6.840    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.393    31.394    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.012    31.406    
                         clock uncertainty           -0.079    31.326    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    30.939    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         30.939    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                 24.099    

Slack (MET) :             24.166ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 0.853ns (14.821%)  route 4.902ns (85.179%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 31.358 - 29.999 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.397     1.399    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X46Y16         FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDSE (Prop_fdse_C_Q)         0.433     1.832 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.020     2.852    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.105     2.957 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.446     5.404    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y31         LUT4 (Prop_lut4_I2_O)        0.105     5.509 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.880     6.389    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X93Y35         LUT6 (Prop_lut6_I3_O)        0.105     6.494 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.555     7.049    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X93Y35         LUT4 (Prop_lut4_I1_O)        0.105     7.154 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     7.154    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X93Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.357    31.358    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X93Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.012    31.370    
                         clock uncertainty           -0.079    31.290    
    SLICE_X93Y35         FDRE (Setup_fdre_C_D)        0.030    31.320    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         31.320    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 24.166    

Slack (MET) :             24.168ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 0.853ns (14.821%)  route 4.902ns (85.179%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 31.358 - 29.999 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.397     1.399    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X46Y16         FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDSE (Prop_fdse_C_Q)         0.433     1.832 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.020     2.852    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.105     2.957 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.446     5.404    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y31         LUT4 (Prop_lut4_I2_O)        0.105     5.509 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.880     6.389    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X93Y35         LUT6 (Prop_lut6_I3_O)        0.105     6.494 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.555     7.049    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X93Y35         LUT6 (Prop_lut6_I2_O)        0.105     7.154 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     7.154    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X93Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.357    31.358    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X93Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.012    31.370    
                         clock uncertainty           -0.079    31.290    
    SLICE_X93Y35         FDRE (Setup_fdre_C_D)        0.032    31.322    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         31.322    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 24.168    

Slack (MET) :             24.191ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 0.867ns (15.028%)  route 4.902ns (84.972%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 31.358 - 29.999 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.397     1.399    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X46Y16         FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDSE (Prop_fdse_C_Q)         0.433     1.832 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.020     2.852    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.105     2.957 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.446     5.404    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y31         LUT4 (Prop_lut4_I2_O)        0.105     5.509 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.880     6.389    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X93Y35         LUT6 (Prop_lut6_I3_O)        0.105     6.494 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.555     7.049    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X93Y35         LUT5 (Prop_lut5_I1_O)        0.119     7.168 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     7.168    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X93Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.357    31.358    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X93Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.012    31.370    
                         clock uncertainty           -0.079    31.290    
    SLICE_X93Y35         FDRE (Setup_fdre_C_D)        0.069    31.359    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         31.359    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 24.191    

Slack (MET) :             24.536ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.748ns (13.781%)  route 4.680ns (86.219%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 31.358 - 29.999 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.397     1.399    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X46Y16         FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDSE (Prop_fdse_C_Q)         0.433     1.832 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.020     2.852    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.105     2.957 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          3.091     6.048    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X92Y35         LUT6 (Prop_lut6_I3_O)        0.105     6.153 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_2__1/O
                         net (fo=2, routed)           0.569     6.722    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_2__1_n_0
    SLICE_X92Y35         LUT5 (Prop_lut5_I1_O)        0.105     6.827 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     6.827    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__1_n_0
    SLICE_X92Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.357    31.358    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X92Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.012    31.370    
                         clock uncertainty           -0.079    31.290    
    SLICE_X92Y35         FDRE (Setup_fdre_C_D)        0.072    31.362    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         31.362    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                 24.536    

Slack (MET) :             24.727ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.049ns (21.325%)  route 3.870ns (78.675%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 31.244 - 29.999 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.559     1.561    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.295 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          2.981     5.276    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X45Y17         LUT6 (Prop_lut6_I1_O)        0.105     5.381 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.546     5.927    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_6_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I2_O)        0.105     6.032 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.343     6.375    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_2_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I0_O)        0.105     6.480 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.480    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_1_n_0
    SLICE_X45Y17         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.243    31.244    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X45Y17         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.012    31.256    
                         clock uncertainty           -0.079    31.176    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)        0.030    31.206    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         31.206    
                         arrival time                          -6.480    
  -------------------------------------------------------------------
                         slack                                 24.727    

Slack (MET) :             24.728ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.643ns (12.785%)  route 4.386ns (87.215%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 31.360 - 29.999 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.397     1.399    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X46Y16         FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDSE (Prop_fdse_C_Q)         0.433     1.832 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.020     2.852    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.105     2.957 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.446     5.404    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y31         LUT4 (Prop_lut4_I2_O)        0.105     5.509 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.920     6.428    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X96Y35         FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.359    31.360    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X96Y35         FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
                         clock pessimism              0.012    31.372    
                         clock uncertainty           -0.079    31.292    
    SLICE_X96Y35         FDSE (Setup_fdse_C_CE)      -0.136    31.156    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         31.156    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                 24.728    

Slack (MET) :             24.728ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.643ns (12.785%)  route 4.386ns (87.215%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 31.360 - 29.999 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.397     1.399    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X46Y16         FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDSE (Prop_fdse_C_Q)         0.433     1.832 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.020     2.852    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.105     2.957 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          2.446     5.404    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y31         LUT4 (Prop_lut4_I2_O)        0.105     5.509 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.920     6.428    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X96Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.359    31.360    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X96Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism              0.012    31.372    
                         clock uncertainty           -0.079    31.292    
    SLICE_X96Y35         FDRE (Setup_fdre_C_CE)      -0.136    31.156    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         31.156    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                 24.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.608     0.610    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X99Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y35         FDRE (Prop_fdre_C_Q)         0.141     0.751 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.806    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X99Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.876     0.878    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X99Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.268     0.610    
    SLICE_X99Y35         FDRE (Hold_fdre_C_D)         0.076     0.686    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.606     0.608    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y32        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y32        FDRE (Prop_fdre_C_Q)         0.141     0.749 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.804    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][5]
    SLICE_X101Y32        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.873     0.875    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y32        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.267     0.608    
    SLICE_X101Y32        FDRE (Hold_fdre_C_D)         0.075     0.683    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.607     0.609    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X97Y34         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y34         FDRE (Prop_fdre_C_Q)         0.141     0.750 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.805    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X97Y34         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.875     0.877    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X97Y34         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.268     0.609    
    SLICE_X97Y34         FDRE (Hold_fdre_C_D)         0.075     0.684    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.607     0.609    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X97Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y35         FDRE (Prop_fdre_C_Q)         0.141     0.750 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.805    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][2]
    SLICE_X97Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.876     0.878    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X97Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.269     0.609    
    SLICE_X97Y35         FDRE (Hold_fdre_C_D)         0.075     0.684    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.606     0.608    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X97Y33         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y33         FDRE (Prop_fdre_C_Q)         0.141     0.749 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.804    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X97Y33         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.874     0.876    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X97Y33         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.268     0.608    
    SLICE_X97Y33         FDRE (Hold_fdre_C_D)         0.075     0.683    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.608     0.610    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y36        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y36        FDRE (Prop_fdre_C_Q)         0.141     0.751 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.806    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X101Y36        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.876     0.878    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y36        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.268     0.610    
    SLICE_X101Y36        FDRE (Hold_fdre_C_D)         0.075     0.685    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.608     0.610    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y34        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y34        FDRE (Prop_fdre_C_Q)         0.141     0.751 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.806    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X101Y34        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.875     0.877    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y34        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.267     0.610    
    SLICE_X101Y34        FDRE (Hold_fdre_C_D)         0.075     0.685    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.608     0.610    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X99Y36         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y36         FDRE (Prop_fdre_C_Q)         0.141     0.751 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.806    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X99Y36         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.876     0.878    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X99Y36         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.268     0.610    
    SLICE_X99Y36         FDRE (Hold_fdre_C_D)         0.075     0.685    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.608     0.610    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X99Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y35         FDRE (Prop_fdre_C_Q)         0.141     0.751 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.806    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X99Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.876     0.878    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X99Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.268     0.610    
    SLICE_X99Y35         FDRE (Hold_fdre_C_D)         0.075     0.685    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.586     0.588    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X72Y4          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064     0.792    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X72Y4          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.853     0.855    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X72Y4          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.267     0.588    
    SLICE_X72Y4          FDRE (Hold_fdre_C_D)         0.075     0.663    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_clk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 14.999 }
Period(ns):         29.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         29.999      27.829     RAMB36_X5Y7      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         29.999      28.406     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X94Y34     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X94Y32     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X94Y32     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X94Y33     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X94Y33     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X94Y33     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X94Y33     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       29.999      183.361    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X92Y35     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y35     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X92Y35     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X92Y35     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y35     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y35     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y35     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X110Y36    design_1_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/in_data_mux_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X108Y40    design_1_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/in_data_mux_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X108Y40    design_1_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/in_data_mux_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X94Y34     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X94Y34     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X94Y32     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X94Y32     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X94Y32     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X94Y32     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X94Y33     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X94Y33     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X94Y33     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X94Y33     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_1/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0_1
  To Clock:  clkfbout_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 16.666 }
Period(ns):         33.332
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         33.332      31.740     BUFGCTRL_X0Y6    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       33.332      66.668     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       33.332      180.028    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_design_1_clk_wiz_1_0_1
  To Clock:  dvi_clk_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.815ns (19.562%)  route 3.351ns (80.438%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 14.820 - 13.467 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.576     1.578    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y90        FDSE                                         r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDSE (Prop_fdse_C_Q)         0.433     2.011 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.216     3.227    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[0]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.115     3.342 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.452     4.794    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X104Y95        LUT4 (Prop_lut4_I1_O)        0.267     5.061 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.683     5.744    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X103Y93        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.350    14.820    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y93        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.096    14.915    
                         clock uncertainty           -0.100    14.815    
    SLICE_X103Y93        FDRE (Setup_fdre_C_R)       -0.352    14.463    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.815ns (19.562%)  route 3.351ns (80.438%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 14.820 - 13.467 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.576     1.578    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y90        FDSE                                         r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDSE (Prop_fdse_C_Q)         0.433     2.011 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.216     3.227    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[0]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.115     3.342 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.452     4.794    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X104Y95        LUT4 (Prop_lut4_I1_O)        0.267     5.061 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.683     5.744    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X103Y93        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.350    14.820    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y93        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.096    14.915    
                         clock uncertainty           -0.100    14.815    
    SLICE_X103Y93        FDRE (Setup_fdre_C_R)       -0.352    14.463    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.815ns (19.562%)  route 3.351ns (80.438%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 14.820 - 13.467 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.576     1.578    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y90        FDSE                                         r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDSE (Prop_fdse_C_Q)         0.433     2.011 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.216     3.227    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[0]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.115     3.342 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.452     4.794    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X104Y95        LUT4 (Prop_lut4_I1_O)        0.267     5.061 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.683     5.744    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X103Y93        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.350    14.820    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y93        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism              0.096    14.915    
                         clock uncertainty           -0.100    14.815    
    SLICE_X103Y93        FDRE (Setup_fdre_C_R)       -0.352    14.463    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.815ns (19.562%)  route 3.351ns (80.438%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 14.820 - 13.467 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.576     1.578    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y90        FDSE                                         r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDSE (Prop_fdse_C_Q)         0.433     2.011 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.216     3.227    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[0]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.115     3.342 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.452     4.794    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X104Y95        LUT4 (Prop_lut4_I1_O)        0.267     5.061 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.683     5.744    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X103Y93        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.350    14.820    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y93        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism              0.096    14.915    
                         clock uncertainty           -0.100    14.815    
    SLICE_X103Y93        FDRE (Setup_fdre_C_R)       -0.352    14.463    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.815ns (19.716%)  route 3.319ns (80.284%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 14.820 - 13.467 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.576     1.578    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y90        FDSE                                         r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDSE (Prop_fdse_C_Q)         0.433     2.011 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.216     3.227    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[0]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.115     3.342 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.452     4.794    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X104Y95        LUT4 (Prop_lut4_I1_O)        0.267     5.061 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.651     5.712    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X103Y94        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.350    14.820    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y94        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.096    14.915    
                         clock uncertainty           -0.100    14.815    
    SLICE_X103Y94        FDRE (Setup_fdre_C_R)       -0.352    14.463    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.815ns (19.716%)  route 3.319ns (80.284%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 14.820 - 13.467 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.576     1.578    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y90        FDSE                                         r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDSE (Prop_fdse_C_Q)         0.433     2.011 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.216     3.227    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[0]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.115     3.342 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.452     4.794    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X104Y95        LUT4 (Prop_lut4_I1_O)        0.267     5.061 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.651     5.712    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X103Y94        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.350    14.820    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y94        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.096    14.915    
                         clock uncertainty           -0.100    14.815    
    SLICE_X103Y94        FDRE (Setup_fdre_C_R)       -0.352    14.463    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.815ns (19.716%)  route 3.319ns (80.284%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 14.820 - 13.467 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.576     1.578    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y90        FDSE                                         r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDSE (Prop_fdse_C_Q)         0.433     2.011 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.216     3.227    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[0]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.115     3.342 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.452     4.794    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X104Y95        LUT4 (Prop_lut4_I1_O)        0.267     5.061 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.651     5.712    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X103Y94        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.350    14.820    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y94        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.096    14.915    
                         clock uncertainty           -0.100    14.815    
    SLICE_X103Y94        FDRE (Setup_fdre_C_R)       -0.352    14.463    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.815ns (19.716%)  route 3.319ns (80.284%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 14.820 - 13.467 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.576     1.578    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y90        FDSE                                         r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDSE (Prop_fdse_C_Q)         0.433     2.011 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.216     3.227    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[0]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.115     3.342 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.452     4.794    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X104Y95        LUT4 (Prop_lut4_I1_O)        0.267     5.061 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.651     5.712    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X103Y94        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.350    14.820    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y94        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.096    14.915    
                         clock uncertainty           -0.100    14.815    
    SLICE_X103Y94        FDRE (Setup_fdre_C_R)       -0.352    14.463    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.815ns (20.907%)  route 3.083ns (79.093%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 14.820 - 13.467 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.576     1.578    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y90        FDSE                                         r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDSE (Prop_fdse_C_Q)         0.433     2.011 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.216     3.227    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[0]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.115     3.342 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.452     4.794    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X104Y95        LUT4 (Prop_lut4_I1_O)        0.267     5.061 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.415     5.476    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X103Y95        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.350    14.820    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y95        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.096    14.915    
                         clock uncertainty           -0.100    14.815    
    SLICE_X103Y95        FDRE (Setup_fdre_C_R)       -0.352    14.463    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.815ns (20.907%)  route 3.083ns (79.093%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 14.820 - 13.467 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.576     1.578    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y90        FDSE                                         r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDSE (Prop_fdse_C_Q)         0.433     2.011 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.216     3.227    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[0]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.115     3.342 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.452     4.794    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X104Y95        LUT4 (Prop_lut4_I1_O)        0.267     5.061 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.415     5.476    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X103Y95        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.350    14.820    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y95        FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.096    14.915    
                         clock uncertainty           -0.100    14.815    
    SLICE_X103Y95        FDRE (Setup_fdre_C_R)       -0.352    14.463    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                  8.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.399%)  route 0.350ns (62.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.639     0.641    design_1_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X112Y99        FDRE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     0.805 r  design_1_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[1]/Q
                         net (fo=4, routed)           0.350     1.155    design_1_i/DVI_Transmitter_0/inst/encoder_b/n1d[1]
    SLICE_X113Y100       LUT6 (Prop_lut6_I2_O)        0.045     1.200 r  design_1_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.200    design_1_i/DVI_Transmitter_0/inst/encoder_b/q_m_1
    SLICE_X113Y100       FDRE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.997     0.999    design_1_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X113Y100       FDRE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg_reg[1]/C
                         clock pessimism             -0.005     0.994    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.092     1.086    design_1_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.632     0.634    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y83        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     0.830    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X109Y83        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.900     0.902    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y83        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.268     0.634    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.076     0.710    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.631     0.633    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.829    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X109Y82        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.899     0.901    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.268     0.633    
    SLICE_X109Y82        FDRE (Hold_fdre_C_D)         0.076     0.709    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.632     0.634    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.830    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X111Y82        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.902     0.904    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.270     0.634    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.076     0.710    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (35.010%)  route 0.388ns (64.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.637     0.639    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X108Y96        FDRE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96        FDRE (Prop_fdre_C_Q)         0.164     0.803 r  design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.388     1.191    design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg_n_0_[7]
    SLICE_X112Y100       LUT5 (Prop_lut5_I1_O)        0.045     1.236 r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.236    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout[7]_i_1__0_n_0
    SLICE_X112Y100       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.997     0.999    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y100       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]/C
                         clock pessimism             -0.005     0.994    
    SLICE_X112Y100       FDCE (Hold_fdce_C_D)         0.121     1.115    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.606     0.608    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X105Y84        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.141     0.749 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     0.804    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X105Y84        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.875     0.877    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X105Y84        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.269     0.608    
    SLICE_X105Y84        FDRE (Hold_fdre_C_D)         0.075     0.683    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.632     0.634    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y83        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.830    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X109Y83        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.900     0.902    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y83        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.268     0.634    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.075     0.709    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.606     0.608    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X101Y84        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y84        FDRE (Prop_fdre_C_Q)         0.141     0.749 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.804    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X101Y84        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.874     0.876    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X101Y84        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.268     0.608    
    SLICE_X101Y84        FDRE (Hold_fdre_C_D)         0.075     0.683    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.631     0.633    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X111Y81        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.829    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X111Y81        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.901     0.903    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X111Y81        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.270     0.633    
    SLICE_X111Y81        FDRE (Hold_fdre_C_D)         0.075     0.708    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.632     0.634    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.830    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X111Y82        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.902     0.904    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y82        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.270     0.634    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.075     0.709    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.467
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB36_X5Y17     design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB18_X5Y36     design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.467      11.875     BUFGCTRL_X0Y0    design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y130    design_1_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y129    design_1_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y106    design_1_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y105    design_1_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y104    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y103    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y128    design_1_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X112Y105   design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X112Y105   design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y105   design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y100   design_1_i/DVI_Transmitter_0/inst/encoder_b/din_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y102   design_1_i/DVI_Transmitter_0/inst/encoder_b/din_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y102   design_1_i/DVI_Transmitter_0/inst/encoder_b/din_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y102   design_1_i/DVI_Transmitter_0/inst/encoder_b/din_q_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y100   design_1_i/DVI_Transmitter_0/inst/encoder_b/din_q_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y102   design_1_i/DVI_Transmitter_0/inst/encoder_b/din_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y103   design_1_i/DVI_Transmitter_0/inst/encoder_b/n0q_m_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y99    design_1_i/DVI_Transmitter_0/inst/encoder_b/din_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y99    design_1_i/DVI_Transmitter_0/inst/encoder_b/din_q_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y117   design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y117   design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y117   design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y117   design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y99    design_1_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y99    design_1_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y99    design_1_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X104Y91    design_1_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_x5_design_1_clk_wiz_1_0_1
  To Clock:  dvi_clk_x5_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_x5_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.693       1.101      BUFGCTRL_X0Y2    design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y130    design_1_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y129    design_1_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y106    design_1_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y105    design_1_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y104    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y103    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y128    design_1_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y127    design_1_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.693       1.444      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.693       210.667    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.808ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.808ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.991ns  (logic 0.398ns (40.146%)  route 0.593ns (59.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y34                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y34         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.593     0.991    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X85Y33         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X85Y33         FDRE (Setup_fdre_C_D)       -0.200    29.799    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         29.799    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 28.808    

Slack (MET) :             28.886ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        1.038ns  (logic 0.433ns (41.710%)  route 0.605ns (58.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X92Y33         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.605     1.038    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X85Y33         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X85Y33         FDRE (Setup_fdre_C_D)       -0.075    29.924    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         29.924    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 28.886    

Slack (MET) :             28.954ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.843ns  (logic 0.398ns (47.201%)  route 0.445ns (52.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X92Y33         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.445     0.843    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X89Y33         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X89Y33         FDRE (Setup_fdre_C_D)       -0.202    29.797    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         29.797    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                 28.954    

Slack (MET) :             29.013ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.911ns  (logic 0.433ns (47.540%)  route 0.478ns (52.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.478     0.911    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X83Y34         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X83Y34         FDRE (Setup_fdre_C_D)       -0.075    29.924    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         29.924    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 29.013    

Slack (MET) :             29.036ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.763ns  (logic 0.398ns (52.188%)  route 0.365ns (47.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y34                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X92Y34         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.365     0.763    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X91Y34         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X91Y34         FDRE (Setup_fdre_C_D)       -0.200    29.799    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         29.799    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                 29.036    

Slack (MET) :             29.045ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.879ns  (logic 0.433ns (49.256%)  route 0.446ns (50.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y34                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X92Y34         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.446     0.879    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X88Y34         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X88Y34         FDRE (Setup_fdre_C_D)       -0.075    29.924    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         29.924    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                 29.045    

Slack (MET) :             29.050ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.886ns  (logic 0.433ns (48.883%)  route 0.453ns (51.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y34                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X92Y34         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.453     0.886    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X91Y33         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X91Y33         FDRE (Setup_fdre_C_D)       -0.063    29.936    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         29.936    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                 29.050    

Slack (MET) :             29.105ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.819ns  (logic 0.433ns (52.852%)  route 0.386ns (47.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y34                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X92Y34         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.386     0.819    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X91Y34         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X91Y34         FDRE (Setup_fdre_C_D)       -0.075    29.924    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         29.924    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                 29.105    

Slack (MET) :             29.136ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.658ns  (logic 0.398ns (60.468%)  route 0.260ns (39.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y34                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X92Y34         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.260     0.658    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X91Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X91Y35         FDRE (Setup_fdre_C_D)       -0.205    29.794    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         29.794    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                 29.136    

Slack (MET) :             29.145ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.781ns  (logic 0.433ns (55.477%)  route 0.348ns (44.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y34                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X92Y34         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.348     0.781    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X91Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X91Y35         FDRE (Setup_fdre_C_D)       -0.073    29.926    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         29.926    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                 29.145    





---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_design_1_clk_wiz_1_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.020ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.020ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.373ns  (logic 0.433ns (31.528%)  route 0.940ns (68.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.940     1.373    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X109Y81        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X109Y81        FDRE (Setup_fdre_C_D)       -0.074    13.393    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                 12.020    

Slack (MET) :             12.423ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.011ns  (logic 0.379ns (37.483%)  route 0.632ns (62.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.632     1.011    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X112Y87        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X112Y87        FDRE (Setup_fdre_C_D)       -0.033    13.434    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 12.423    

Slack (MET) :             12.434ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.873ns  (logic 0.398ns (45.606%)  route 0.475ns (54.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.475     0.873    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X112Y86        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X112Y86        FDRE (Setup_fdre_C_D)       -0.160    13.307    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                 12.434    

Slack (MET) :             12.476ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.916ns  (logic 0.433ns (47.256%)  route 0.483ns (52.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.483     0.916    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X110Y87        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)       -0.075    13.392    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 12.476    

Slack (MET) :             12.493ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.772ns  (logic 0.398ns (51.557%)  route 0.374ns (48.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.374     0.772    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X110Y86        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)       -0.202    13.265    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                 12.493    

Slack (MET) :             12.508ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.756ns  (logic 0.398ns (52.635%)  route 0.358ns (47.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.358     0.756    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X110Y87        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)       -0.203    13.264    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.264    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 12.508    

Slack (MET) :             12.515ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.750ns  (logic 0.398ns (53.062%)  route 0.352ns (46.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.352     0.750    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X113Y86        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X113Y86        FDRE (Setup_fdre_C_D)       -0.202    13.265    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                 12.515    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.712ns  (logic 0.348ns (48.861%)  route 0.364ns (51.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.364     0.712    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X113Y89        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.212    13.255    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.594ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.800ns  (logic 0.433ns (54.132%)  route 0.367ns (45.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.367     0.800    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X110Y86        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)       -0.073    13.394    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.394    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                 12.594    

Slack (MET) :             12.634ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.802ns  (logic 0.433ns (53.970%)  route 0.369ns (46.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.369     0.802    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X112Y87        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X112Y87        FDRE (Setup_fdre_C_D)       -0.031    13.436    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                 12.634    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lcd_clk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.362ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.896ns  (logic 0.433ns (48.348%)  route 0.463ns (51.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y35                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X98Y35         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.463     0.896    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X97Y34         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X97Y34         FDRE (Setup_fdre_C_D)       -0.075     8.258    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.779ns  (logic 0.398ns (51.116%)  route 0.381ns (48.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y35                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X98Y35         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.381     0.779    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X98Y34         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X98Y34         FDRE (Setup_fdre_C_D)       -0.163     8.170    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.725ns  (logic 0.348ns (47.971%)  route 0.377ns (52.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y33                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X101Y33        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.377     0.725    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X101Y32        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X101Y32        FDRE (Setup_fdre_C_D)       -0.212     8.121    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.762ns  (logic 0.398ns (52.211%)  route 0.364ns (47.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y35                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X98Y35         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.364     0.762    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X96Y34         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X96Y34         FDRE (Setup_fdre_C_D)       -0.160     8.173    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.436%)  route 0.356ns (50.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y35                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X101Y35        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.356     0.704    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X101Y36        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X101Y36        FDRE (Setup_fdre_C_D)       -0.212     8.121    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.746ns  (logic 0.398ns (53.318%)  route 0.348ns (46.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y35                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X98Y35         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.348     0.746    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X98Y37         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X98Y37         FDRE (Setup_fdre_C_D)       -0.160     8.173    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.746ns  (logic 0.398ns (53.334%)  route 0.348ns (46.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y35                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X98Y35         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.348     0.746    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X98Y36         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X98Y36         FDRE (Setup_fdre_C_D)       -0.160     8.173    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.729ns  (logic 0.348ns (47.768%)  route 0.381ns (52.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y33                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X101Y33        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.381     0.729    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X100Y32        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X100Y32        FDRE (Setup_fdre_C_D)       -0.167     8.166    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.166    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.687ns  (logic 0.348ns (50.678%)  route 0.339ns (49.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y35                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X101Y35        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.339     0.687    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X99Y35         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X99Y35         FDRE (Setup_fdre_C_D)       -0.207     8.126    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.815ns  (logic 0.433ns (53.103%)  route 0.382ns (46.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y35                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X98Y35         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.382     0.815    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X99Y36         FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X99Y36         FDRE (Setup_fdre_C_D)       -0.075     8.258    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  7.443    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dvi_clk_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.896ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.896ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.367ns  (logic 0.379ns (27.719%)  route 0.988ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.988     1.367    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X103Y86        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X103Y86        FDRE (Setup_fdre_C_D)       -0.070     8.263    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  6.896    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.281ns  (logic 0.379ns (29.589%)  route 0.902ns (70.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.902     1.281    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X101Y84        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X101Y84        FDRE (Setup_fdre_C_D)       -0.074     8.259    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.018ns  (logic 0.348ns (34.182%)  route 0.670ns (65.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X106Y83        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.670     1.018    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X111Y83        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X111Y83        FDRE (Setup_fdre_C_D)       -0.208     8.125    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.943ns  (logic 0.348ns (36.892%)  route 0.595ns (63.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[11]/C
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.595     0.943    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[11]
    SLICE_X101Y85        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X101Y85        FDRE (Setup_fdre_C_D)       -0.212     8.121    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.223ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.940ns  (logic 0.348ns (37.022%)  route 0.592ns (62.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.592     0.940    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X100Y82        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X100Y82        FDRE (Setup_fdre_C_D)       -0.170     8.163    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  7.223    

Slack (MET) :             7.287ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.834ns  (logic 0.348ns (41.723%)  route 0.486ns (58.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X106Y83        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.486     0.834    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X110Y83        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X110Y83        FDRE (Setup_fdre_C_D)       -0.212     8.121    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  7.287    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.172%)  route 0.458ns (56.828%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.458     0.806    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X105Y86        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X105Y86        FDRE (Setup_fdre_C_D)       -0.209     8.124    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.841ns  (logic 0.348ns (41.401%)  route 0.493ns (58.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X106Y83        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.493     0.841    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X100Y84        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X100Y84        FDRE (Setup_fdre_C_D)       -0.170     8.163    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.774ns  (logic 0.398ns (51.444%)  route 0.376ns (48.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.376     0.774    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X103Y89        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X103Y89        FDRE (Setup_fdre_C_D)       -0.202     8.131    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  7.357    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.862ns  (logic 0.379ns (43.972%)  route 0.483ns (56.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.483     0.862    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X110Y82        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X110Y82        FDRE (Setup_fdre_C_D)       -0.075     8.258    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  7.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dvi_clk_design_1_clk_wiz_1_0_1
  To Clock:  dvi_clk_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.939ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.379ns (11.931%)  route 2.798ns (88.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 15.041 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.578     1.580    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.379     1.959 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.798     4.757    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y148       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.572    15.041    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y148       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/C
                         clock pessimism              0.012    15.053    
                         clock uncertainty           -0.100    14.953    
    SLICE_X112Y148       FDCE (Recov_fdce_C_CLR)     -0.258    14.695    design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  9.939    

Slack (MET) :             9.974ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.379ns (12.353%)  route 2.689ns (87.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 15.041 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.578     1.580    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.379     1.959 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.689     4.648    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y147       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.572    15.041    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y147       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/C
                         clock pessimism              0.012    15.053    
                         clock uncertainty           -0.100    14.953    
    SLICE_X113Y147       FDCE (Recov_fdce_C_CLR)     -0.331    14.622    design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  9.974    

Slack (MET) :             9.974ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.379ns (12.353%)  route 2.689ns (87.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 15.041 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.578     1.580    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.379     1.959 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.689     4.648    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y147       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.572    15.041    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y147       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/C
                         clock pessimism              0.012    15.053    
                         clock uncertainty           -0.100    14.953    
    SLICE_X113Y147       FDCE (Recov_fdce_C_CLR)     -0.331    14.622    design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  9.974    

Slack (MET) :             10.091ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.379ns (12.844%)  route 2.572ns (87.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 15.041 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.578     1.580    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.379     1.959 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.572     4.531    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y146       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.572    15.041    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y146       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/C
                         clock pessimism              0.012    15.053    
                         clock uncertainty           -0.100    14.953    
    SLICE_X113Y146       FDCE (Recov_fdce_C_CLR)     -0.331    14.622    design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                 10.091    

Slack (MET) :             10.282ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.379ns (13.375%)  route 2.455ns (86.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 15.041 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.578     1.580    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.379     1.959 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.455     4.414    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y145       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.572    15.041    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y145       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/C
                         clock pessimism              0.012    15.053    
                         clock uncertainty           -0.100    14.953    
    SLICE_X112Y145       FDCE (Recov_fdce_C_CLR)     -0.258    14.695    design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                 10.282    

Slack (MET) :             10.282ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.379ns (13.375%)  route 2.455ns (86.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 15.041 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.578     1.580    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.379     1.959 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.455     4.414    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y145       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.572    15.041    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y145       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/C
                         clock pessimism              0.012    15.053    
                         clock uncertainty           -0.100    14.953    
    SLICE_X112Y145       FDCE (Recov_fdce_C_CLR)     -0.258    14.695    design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                 10.282    

Slack (MET) :             10.282ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.379ns (13.375%)  route 2.455ns (86.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 15.041 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.578     1.580    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.379     1.959 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.455     4.414    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y145       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.572    15.041    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y145       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/C
                         clock pessimism              0.012    15.053    
                         clock uncertainty           -0.100    14.953    
    SLICE_X112Y145       FDCE (Recov_fdce_C_CLR)     -0.258    14.695    design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                 10.282    

Slack (MET) :             10.282ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.379ns (13.375%)  route 2.455ns (86.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 15.041 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.578     1.580    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.379     1.959 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.455     4.414    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y145       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.572    15.041    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y145       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/C
                         clock pessimism              0.012    15.053    
                         clock uncertainty           -0.100    14.953    
    SLICE_X112Y145       FDCE (Recov_fdce_C_CLR)     -0.258    14.695    design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                 10.282    

Slack (MET) :             10.382ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.379ns (14.259%)  route 2.279ns (85.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 15.039 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.578     1.580    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.379     1.959 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.279     4.238    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y139       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.570    15.039    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y139       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/C
                         clock pessimism              0.012    15.051    
                         clock uncertainty           -0.100    14.951    
    SLICE_X113Y139       FDCE (Recov_fdce_C_CLR)     -0.331    14.620    design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                 10.382    

Slack (MET) :             10.382ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.379ns (14.259%)  route 2.279ns (85.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 15.039 - 13.467 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.578     1.580    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.379     1.959 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.279     4.238    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y139       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.570    15.039    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y139       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/C
                         clock pessimism              0.012    15.051    
                         clock uncertainty           -0.100    14.951    
    SLICE_X113Y139       FDCE (Recov_fdce_C_CLR)     -0.331    14.620    design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                 10.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.746%)  route 0.386ns (73.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.638     0.640    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.386     1.167    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y100       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.997     0.999    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y100       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/C
                         clock pessimism             -0.005     0.994    
    SLICE_X112Y100       FDCE (Remov_fdce_C_CLR)     -0.067     0.927    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.746%)  route 0.386ns (73.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.638     0.640    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.386     1.167    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y100       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.997     0.999    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y100       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/C
                         clock pessimism             -0.005     0.994    
    SLICE_X112Y100       FDCE (Remov_fdce_C_CLR)     -0.067     0.927    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.746%)  route 0.386ns (73.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.638     0.640    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.386     1.167    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y100       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.997     0.999    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y100       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]/C
                         clock pessimism             -0.005     0.994    
    SLICE_X112Y100       FDCE (Remov_fdce_C_CLR)     -0.067     0.927    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.519%)  route 0.459ns (76.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.638     0.640    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.459     1.239    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y102       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.997     0.999    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y102       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]/C
                         clock pessimism             -0.005     0.994    
    SLICE_X112Y102       FDCE (Remov_fdce_C_CLR)     -0.067     0.927    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.519%)  route 0.459ns (76.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.638     0.640    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.459     1.239    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y102       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.997     0.999    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y102       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]/C
                         clock pessimism             -0.005     0.994    
    SLICE_X112Y102       FDCE (Remov_fdce_C_CLR)     -0.067     0.927    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.519%)  route 0.459ns (76.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.638     0.640    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.459     1.239    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y102       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.997     0.999    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y102       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/C
                         clock pessimism             -0.005     0.994    
    SLICE_X112Y102       FDCE (Remov_fdce_C_CLR)     -0.067     0.927    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.519%)  route 0.459ns (76.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.638     0.640    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.459     1.239    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y102       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.997     0.999    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y102       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]/C
                         clock pessimism             -0.005     0.994    
    SLICE_X112Y102       FDCE (Remov_fdce_C_CLR)     -0.067     0.927    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.519%)  route 0.459ns (76.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.638     0.640    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.459     1.239    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y102       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.997     0.999    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y102       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]/C
                         clock pessimism             -0.005     0.994    
    SLICE_X112Y102       FDCE (Remov_fdce_C_CLR)     -0.067     0.927    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.854%)  route 0.213ns (60.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.638     0.640    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.213     0.993    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X106Y97        FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.908     0.910    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X106Y97        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/C
                         clock pessimism             -0.234     0.676    
    SLICE_X106Y97        FDCE (Remov_fdce_C_CLR)     -0.092     0.584    design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.801%)  route 0.222ns (61.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.638     0.640    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y96        FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.222     1.003    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X107Y95        FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.907     0.909    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X107Y95        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/C
                         clock pessimism             -0.234     0.675    
    SLICE_X107Y95        FDCE (Remov_fdce_C_CLR)     -0.092     0.583    design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.420    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  isp_pclk_design_1_clk_wiz_0_0
  To Clock:  isp_pclk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[41]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 0.484ns (7.492%)  route 5.977ns (92.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 9.761 - 8.333 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.498     1.500    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y82         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.379     1.879 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=108, routed)         4.613     6.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/rst_n
    SLICE_X43Y134        LUT3 (Prop_lut3_I0_O)        0.105     6.597 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2/O
                         net (fo=109, routed)         1.364     7.961    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2_n_0
    SLICE_X27Y138        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.426     9.761    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X27Y138        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[41]/C
                         clock pessimism              0.012     9.773    
                         clock uncertainty           -0.065     9.708    
    SLICE_X27Y138        FDCE (Recov_fdce_C_CLR)     -0.331     9.377    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[41]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[42]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 0.484ns (7.492%)  route 5.977ns (92.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 9.761 - 8.333 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.498     1.500    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y82         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.379     1.879 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=108, routed)         4.613     6.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/rst_n
    SLICE_X43Y134        LUT3 (Prop_lut3_I0_O)        0.105     6.597 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2/O
                         net (fo=109, routed)         1.364     7.961    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2_n_0
    SLICE_X27Y138        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.426     9.761    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X27Y138        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[42]/C
                         clock pessimism              0.012     9.773    
                         clock uncertainty           -0.065     9.708    
    SLICE_X27Y138        FDCE (Recov_fdce_C_CLR)     -0.331     9.377    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[42]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/data_reg_reg[18]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 0.484ns (7.585%)  route 5.897ns (92.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 9.696 - 8.333 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.498     1.500    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y82         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.379     1.879 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=108, routed)         3.947     5.826    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/rst_n
    SLICE_X50Y5          LUT2 (Prop_lut2_I1_O)        0.105     5.931 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/vsync_reg_i_1__2/O
                         net (fo=130, routed)         1.951     7.881    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/s_module_reset_reg
    SLICE_X97Y11         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/data_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.361     9.696    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/pclk
    SLICE_X97Y11         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/data_reg_reg[18]/C
                         clock pessimism              0.000     9.696    
                         clock uncertainty           -0.065     9.631    
    SLICE_X97Y11         FDCE (Recov_fdce_C_CLR)     -0.331     9.300    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/crop_i0/data_r_reg[10]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 0.484ns (7.718%)  route 5.787ns (92.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 9.587 - 8.333 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.498     1.500    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y82         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.379     1.879 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=108, routed)         4.510     6.389    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/crop_i0/rst_n
    SLICE_X55Y11         LUT3 (Prop_lut3_I1_O)        0.105     6.494 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/crop_i0/prev_href_i_1/O
                         net (fo=58, routed)          1.277     7.771    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/crop_i0/prev_href_i_1_n_0
    SLICE_X33Y4          FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/crop_i0/data_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.252     9.587    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/crop_i0/pclk
    SLICE_X33Y4          FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/crop_i0/data_r_reg[10]/C
                         clock pessimism              0.000     9.587    
                         clock uncertainty           -0.065     9.522    
    SLICE_X33Y4          FDCE (Recov_fdce_C_CLR)     -0.331     9.191    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/crop_i0/data_r_reg[10]
  -------------------------------------------------------------------
                         required time                          9.191    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[34]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 0.484ns (7.568%)  route 5.911ns (92.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.756 - 8.333 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.498     1.500    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y82         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.379     1.879 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=108, routed)         4.613     6.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/rst_n
    SLICE_X43Y134        LUT3 (Prop_lut3_I0_O)        0.105     6.597 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2/O
                         net (fo=109, routed)         1.298     7.895    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2_n_0
    SLICE_X27Y131        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.421     9.756    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X27Y131        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[34]/C
                         clock pessimism              0.012     9.768    
                         clock uncertainty           -0.065     9.703    
    SLICE_X27Y131        FDCE (Recov_fdce_C_CLR)     -0.331     9.372    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[34]
  -------------------------------------------------------------------
                         required time                          9.372    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[36]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 0.484ns (7.568%)  route 5.911ns (92.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.756 - 8.333 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.498     1.500    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y82         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.379     1.879 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=108, routed)         4.613     6.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/rst_n
    SLICE_X43Y134        LUT3 (Prop_lut3_I0_O)        0.105     6.597 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2/O
                         net (fo=109, routed)         1.298     7.895    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2_n_0
    SLICE_X27Y131        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.421     9.756    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X27Y131        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[36]/C
                         clock pessimism              0.012     9.768    
                         clock uncertainty           -0.065     9.703    
    SLICE_X27Y131        FDCE (Recov_fdce_C_CLR)     -0.331     9.372    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[36]
  -------------------------------------------------------------------
                         required time                          9.372    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g3_reg[38]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.484ns (7.562%)  route 5.917ns (92.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.763 - 8.333 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.498     1.500    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y82         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.379     1.879 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=108, routed)         4.613     6.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/rst_n
    SLICE_X43Y134        LUT3 (Prop_lut3_I0_O)        0.105     6.597 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2/O
                         net (fo=109, routed)         1.304     7.901    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2_n_0
    SLICE_X27Y141        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g3_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.428     9.763    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X27Y141        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g3_reg[38]/C
                         clock pessimism              0.012     9.775    
                         clock uncertainty           -0.065     9.710    
    SLICE_X27Y141        FDCE (Recov_fdce_C_CLR)     -0.331     9.379    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g3_reg[38]
  -------------------------------------------------------------------
                         required time                          9.379    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g3_reg[43]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.484ns (7.562%)  route 5.917ns (92.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.763 - 8.333 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.498     1.500    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y82         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.379     1.879 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=108, routed)         4.613     6.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/rst_n
    SLICE_X43Y134        LUT3 (Prop_lut3_I0_O)        0.105     6.597 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2/O
                         net (fo=109, routed)         1.304     7.901    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2_n_0
    SLICE_X27Y141        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g3_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.428     9.763    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X27Y141        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g3_reg[43]/C
                         clock pessimism              0.012     9.775    
                         clock uncertainty           -0.065     9.710    
    SLICE_X27Y141        FDCE (Recov_fdce_C_CLR)     -0.331     9.379    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g3_reg[43]
  -------------------------------------------------------------------
                         required time                          9.379    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[40]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 0.484ns (7.492%)  route 5.977ns (92.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 9.761 - 8.333 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.498     1.500    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y82         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.379     1.879 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=108, routed)         4.613     6.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/rst_n
    SLICE_X43Y134        LUT3 (Prop_lut3_I0_O)        0.105     6.597 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2/O
                         net (fo=109, routed)         1.364     7.961    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2_n_0
    SLICE_X26Y138        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.426     9.761    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X26Y138        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[40]/C
                         clock pessimism              0.012     9.773    
                         clock uncertainty           -0.065     9.708    
    SLICE_X26Y138        FDCE (Recov_fdce_C_CLR)     -0.258     9.450    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[40]
  -------------------------------------------------------------------
                         required time                          9.450    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[44]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 0.484ns (7.492%)  route 5.977ns (92.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 9.761 - 8.333 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.498     1.500    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y82         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.379     1.879 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=108, routed)         4.613     6.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/rst_n
    SLICE_X43Y134        LUT3 (Prop_lut3_I0_O)        0.105     6.597 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2/O
                         net (fo=109, routed)         1.364     7.961    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g2[8]_i_2_n_0
    SLICE_X26Y138        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       1.426     9.761    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X26Y138        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[44]/C
                         clock pessimism              0.012     9.773    
                         clock uncertainty           -0.065     9.708    
    SLICE_X26Y138        FDCE (Recov_fdce_C_CLR)     -0.258     9.450    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_g4_reg[44]
  -------------------------------------------------------------------
                         required time                          9.450    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  1.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/b_now_reg[8]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.476%)  route 0.680ns (78.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.624     0.626    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X52Y126        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y126        FDRE (Prop_fdre_C_Q)         0.141     0.767 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/Q
                         net (fo=35, routed)          0.360     1.127    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/s_demosic_en
    SLICE_X50Y132        LUT3 (Prop_lut3_I2_O)        0.045     1.172 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2/O
                         net (fo=160, routed)         0.320     1.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2_n_0
    SLICE_X46Y133        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/b_now_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.905     0.907    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X46Y133        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/b_now_reg[8]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X46Y133        FDCE (Remov_fdce_C_CLR)     -0.067     0.831    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/b_now_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_b_reg[10]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.476%)  route 0.680ns (78.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.624     0.626    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X52Y126        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y126        FDRE (Prop_fdre_C_Q)         0.141     0.767 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/Q
                         net (fo=35, routed)          0.360     1.127    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/s_demosic_en
    SLICE_X50Y132        LUT3 (Prop_lut3_I2_O)        0.045     1.172 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2/O
                         net (fo=160, routed)         0.320     1.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2_n_0
    SLICE_X46Y133        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_b_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.905     0.907    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X46Y133        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_b_reg[10]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X46Y133        FDCE (Remov_fdce_C_CLR)     -0.067     0.831    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_b_reg[11]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.476%)  route 0.680ns (78.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.624     0.626    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X52Y126        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y126        FDRE (Prop_fdre_C_Q)         0.141     0.767 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/Q
                         net (fo=35, routed)          0.360     1.127    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/s_demosic_en
    SLICE_X50Y132        LUT3 (Prop_lut3_I2_O)        0.045     1.172 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2/O
                         net (fo=160, routed)         0.320     1.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2_n_0
    SLICE_X46Y133        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_b_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.905     0.907    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X46Y133        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_b_reg[11]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X46Y133        FDCE (Remov_fdce_C_CLR)     -0.067     0.831    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_b_reg[15]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.476%)  route 0.680ns (78.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.624     0.626    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X52Y126        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y126        FDRE (Prop_fdre_C_Q)         0.141     0.767 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/Q
                         net (fo=35, routed)          0.360     1.127    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/s_demosic_en
    SLICE_X50Y132        LUT3 (Prop_lut3_I2_O)        0.045     1.172 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2/O
                         net (fo=160, routed)         0.320     1.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2_n_0
    SLICE_X46Y133        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_b_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.905     0.907    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X46Y133        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_b_reg[15]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X46Y133        FDCE (Remov_fdce_C_CLR)     -0.067     0.831    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_b_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_r_reg[10]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.476%)  route 0.680ns (78.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.624     0.626    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X52Y126        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y126        FDRE (Prop_fdre_C_Q)         0.141     0.767 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/Q
                         net (fo=35, routed)          0.360     1.127    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/s_demosic_en
    SLICE_X50Y132        LUT3 (Prop_lut3_I2_O)        0.045     1.172 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2/O
                         net (fo=160, routed)         0.320     1.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2_n_0
    SLICE_X46Y133        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.905     0.907    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X46Y133        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_r_reg[10]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X46Y133        FDCE (Remov_fdce_C_CLR)     -0.067     0.831    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_r_reg[11]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.476%)  route 0.680ns (78.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.624     0.626    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X52Y126        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y126        FDRE (Prop_fdre_C_Q)         0.141     0.767 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/Q
                         net (fo=35, routed)          0.360     1.127    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/s_demosic_en
    SLICE_X50Y132        LUT3 (Prop_lut3_I2_O)        0.045     1.172 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2/O
                         net (fo=160, routed)         0.320     1.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2_n_0
    SLICE_X46Y133        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.905     0.907    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X46Y133        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_r_reg[11]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X46Y133        FDCE (Remov_fdce_C_CLR)     -0.067     0.831    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_r_reg[15]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.476%)  route 0.680ns (78.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.624     0.626    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X52Y126        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y126        FDRE (Prop_fdre_C_Q)         0.141     0.767 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_demosic_en_reg/Q
                         net (fo=35, routed)          0.360     1.127    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/s_demosic_en
    SLICE_X50Y132        LUT3 (Prop_lut3_I2_O)        0.045     1.172 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2/O
                         net (fo=160, routed)         0.320     1.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t1_fmt[1]_i_2_n_0
    SLICE_X46Y133        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.905     0.907    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X46Y133        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_r_reg[15]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X46Y133        FDCE (Remov_fdce_C_CLR)     -0.067     0.831    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t3_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[4]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.548%)  route 0.443ns (70.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.657     0.659    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X60Y132        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y132        FDRE (Prop_fdre_C_Q)         0.141     0.800 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/Q
                         net (fo=2, routed)           0.201     1.001    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/s_stat_ae_en
    SLICE_X60Y131        LUT3 (Prop_lut3_I2_O)        0.045     1.046 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1/O
                         net (fo=136, routed)         0.242     1.289    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1_n_0
    SLICE_X58Y132        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.927     0.929    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X58Y132        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[4]/C
                         clock pessimism             -0.238     0.691    
    SLICE_X58Y132        FDCE (Remov_fdce_C_CLR)     -0.067     0.624    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[5]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.548%)  route 0.443ns (70.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.657     0.659    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X60Y132        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y132        FDRE (Prop_fdre_C_Q)         0.141     0.800 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/Q
                         net (fo=2, routed)           0.201     1.001    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/s_stat_ae_en
    SLICE_X60Y131        LUT3 (Prop_lut3_I2_O)        0.045     1.046 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1/O
                         net (fo=136, routed)         0.242     1.289    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1_n_0
    SLICE_X58Y132        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.927     0.929    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X58Y132        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[5]/C
                         clock pessimism             -0.238     0.691    
    SLICE_X58Y132        FDCE (Remov_fdce_C_CLR)     -0.067     0.624    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[6]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.548%)  route 0.443ns (70.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.657     0.659    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X60Y132        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y132        FDRE (Prop_fdre_C_Q)         0.141     0.800 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/Q
                         net (fo=2, routed)           0.201     1.001    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/s_stat_ae_en
    SLICE_X60Y131        LUT3 (Prop_lut3_I2_O)        0.045     1.046 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1/O
                         net (fo=136, routed)         0.242     1.289    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1_n_0
    SLICE_X58Y132        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14095, routed)       0.927     0.929    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X58Y132        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[6]/C
                         clock pessimism             -0.238     0.691    
    SLICE_X58Y132        FDCE (Remov_fdce_C_CLR)     -0.067     0.624    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.664    





