<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3402" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3402{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3402{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3402{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3402{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_3402{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t6_3402{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t7_3402{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t8_3402{left:69px;bottom:1013px;letter-spacing:-0.19px;word-spacing:-0.52px;}
#t9_3402{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_3402{left:69px;bottom:979px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tb_3402{left:258px;bottom:986px;}
#tc_3402{left:269px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3402{left:69px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#te_3402{left:69px;bottom:946px;letter-spacing:-0.13px;}
#tf_3402{left:69px;bottom:921px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tg_3402{left:69px;bottom:904px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#th_3402{left:69px;bottom:880px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ti_3402{left:69px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3402{left:69px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3402{left:69px;bottom:814px;letter-spacing:-0.15px;}
#tl_3402{left:95px;bottom:814px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_3402{left:69px;bottom:790px;letter-spacing:-0.15px;}
#tn_3402{left:95px;bottom:790px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_3402{left:69px;bottom:765px;letter-spacing:-0.14px;}
#tp_3402{left:95px;bottom:765px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tq_3402{left:95px;bottom:749px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tr_3402{left:69px;bottom:724px;letter-spacing:-0.13px;}
#ts_3402{left:95px;bottom:724px;letter-spacing:-0.13px;word-spacing:-1.39px;}
#tt_3402{left:95px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_3402{left:95px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tv_3402{left:69px;bottom:666px;letter-spacing:-0.13px;}
#tw_3402{left:95px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tx_3402{left:69px;bottom:642px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ty_3402{left:69px;bottom:615px;}
#tz_3402{left:95px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t10_3402{left:95px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_3402{left:95px;bottom:585px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t12_3402{left:69px;bottom:559px;}
#t13_3402{left:95px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_3402{left:69px;bottom:536px;}
#t15_3402{left:95px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_3402{left:95px;bottom:522px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#t17_3402{left:69px;bottom:496px;}
#t18_3402{left:95px;bottom:499px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#t19_3402{left:95px;bottom:483px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1a_3402{left:95px;bottom:466px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_3402{left:520px;bottom:473px;}
#t1c_3402{left:69px;bottom:440px;}
#t1d_3402{left:95px;bottom:443px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1e_3402{left:95px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1f_3402{left:95px;bottom:409px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#t1g_3402{left:95px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_3402{left:95px;bottom:376px;letter-spacing:-0.16px;word-spacing:-1.04px;}
#t1i_3402{left:95px;bottom:359px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1j_3402{left:69px;bottom:300px;letter-spacing:0.13px;}
#t1k_3402{left:151px;bottom:300px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1l_3402{left:69px;bottom:276px;letter-spacing:-0.13px;word-spacing:-0.98px;}
#t1m_3402{left:69px;bottom:260px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t1n_3402{left:285px;bottom:260px;letter-spacing:-0.13px;word-spacing:-0.98px;}
#t1o_3402{left:69px;bottom:243px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1p_3402{left:69px;bottom:226px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1q_3402{left:69px;bottom:166px;letter-spacing:-0.16px;}
#t1r_3402{left:91px;bottom:166px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t1s_3402{left:91px;bottom:149px;letter-spacing:-0.11px;}
#t1t_3402{left:567px;bottom:156px;}
#t1u_3402{left:581px;bottom:149px;letter-spacing:-0.12px;}
#t1v_3402{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#t1w_3402{left:91px;bottom:116px;letter-spacing:-0.13px;}

.s1_3402{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3402{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3402{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3402{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3402{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3402{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3402{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3402" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3402Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3402" style="-webkit-user-select: none;"><object width="935" height="1210" data="3402/3402.svg" type="image/svg+xml" id="pdf3402" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3402" class="t s1_3402">11-18 </span><span id="t2_3402" class="t s1_3402">Vol. 3A </span>
<span id="t3_3402" class="t s2_3402">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3402" class="t s3_3402">TSC-deadline mode allows software to use the local APIC timer to signal an interrupt at an absolute time. In TSC- </span>
<span id="t5_3402" class="t s3_3402">deadline mode, writes to the initial-count register are ignored; and current-count register always reads 0. Instead, </span>
<span id="t6_3402" class="t s3_3402">timer behavior is controlled using the IA32_TSC_DEADLINE MSR. </span>
<span id="t7_3402" class="t s3_3402">The IA32_TSC_DEADLINE MSR (MSR address 6E0H) is a per-logical processor MSR that specifies the time at which </span>
<span id="t8_3402" class="t s3_3402">a timer interrupt should occur. Writing a non-zero 64-bit value into IA32_TSC_DEADLINE arms the timer. An inter- </span>
<span id="t9_3402" class="t s3_3402">rupt is generated when the logical processor’s time-stamp counter equals or exceeds the target value in the </span>
<span id="ta_3402" class="t s3_3402">IA32_TSC_DEADLINE MSR. </span>
<span id="tb_3402" class="t s4_3402">3 </span>
<span id="tc_3402" class="t s3_3402">When the timer generates an interrupt, it disarms itself and clears the </span>
<span id="td_3402" class="t s3_3402">IA32_TSC_DEADLINE MSR. Thus, each write to the IA32_TSC_DEADLINE MSR generates at most one timer inter- </span>
<span id="te_3402" class="t s3_3402">rupt. </span>
<span id="tf_3402" class="t s3_3402">In TSC-deadline mode, writing 0 to the IA32_TSC_DEADLINE MSR disarms the local-APIC timer. Transitioning </span>
<span id="tg_3402" class="t s3_3402">between TSC-deadline mode and other timer modes also disarms the timer. </span>
<span id="th_3402" class="t s3_3402">The hardware reset value of the IA32_TSC_DEADLINE MSR is 0. In other timer modes (LVT bit 18 = 0), the </span>
<span id="ti_3402" class="t s3_3402">IA32_TSC_DEADLINE MSR reads zero and writes are ignored. </span>
<span id="tj_3402" class="t s3_3402">Software can configure the TSC-deadline timer to deliver a single interrupt using the following algorithm: </span>
<span id="tk_3402" class="t s3_3402">1. </span><span id="tl_3402" class="t s3_3402">Detect support for TSC-deadline mode by verifying CPUID.1:ECX.24 = 1. </span>
<span id="tm_3402" class="t s3_3402">2. </span><span id="tn_3402" class="t s3_3402">Select the TSC-deadline mode by programming bits 18:17 of the LVT Timer register with 10b. </span>
<span id="to_3402" class="t s3_3402">3. </span><span id="tp_3402" class="t s3_3402">Program the IA32_TSC_DEADLINE MSR with the target TSC value at which the timer interrupt is desired. This </span>
<span id="tq_3402" class="t s3_3402">causes the processor to arm the timer. </span>
<span id="tr_3402" class="t s3_3402">4. </span><span id="ts_3402" class="t s3_3402">The processor generates a timer interrupt when the value of time-stamp counter is greater than or equal to that </span>
<span id="tt_3402" class="t s3_3402">of IA32_TSC_DEADLINE. It then disarms the timer and clear the IA32_TSC_DEADLINE MSR. (Both the time- </span>
<span id="tu_3402" class="t s3_3402">stamp counter and the IA32_TSC_DEADLINE MSR are 64-bit unsigned integers.) </span>
<span id="tv_3402" class="t s3_3402">5. </span><span id="tw_3402" class="t s3_3402">Software can re-arm the timer by repeating step 3. </span>
<span id="tx_3402" class="t s3_3402">The following are usage guidelines for TSC-deadline mode: </span>
<span id="ty_3402" class="t s5_3402">• </span><span id="tz_3402" class="t s3_3402">Writes to the IA32_TSC_DEADLINE MSR are not serialized. Therefore, system software should not use WRMSR </span>
<span id="t10_3402" class="t s3_3402">to the IA32_TSC_DEADLINE MSR as a serializing instruction. Read and write accesses to the </span>
<span id="t11_3402" class="t s3_3402">IA32_TSC_DEADLINE and other MSR registers will occur in program order. </span>
<span id="t12_3402" class="t s5_3402">• </span><span id="t13_3402" class="t s3_3402">Software can disarm the timer at any time by writing 0 to the IA32_TSC_DEADLINE MSR. </span>
<span id="t14_3402" class="t s5_3402">• </span><span id="t15_3402" class="t s3_3402">If timer is armed, software can change the deadline (forward or backward) by writing a new value to the </span>
<span id="t16_3402" class="t s3_3402">IA32_TSC_DEADLINE MSR. </span>
<span id="t17_3402" class="t s5_3402">• </span><span id="t18_3402" class="t s3_3402">If software disarms the timer or postpones the deadline, race conditions may result in the delivery of a spurious </span>
<span id="t19_3402" class="t s3_3402">timer interrupt. Software is expected to detect such spurious interrupts by checking the current value of the </span>
<span id="t1a_3402" class="t s3_3402">time-stamp counter to confirm that the interrupt was desired. </span>
<span id="t1b_3402" class="t s4_3402">3 </span>
<span id="t1c_3402" class="t s5_3402">• </span><span id="t1d_3402" class="t s3_3402">In xAPIC mode (in which the local-APIC registers are memory-mapped), software must order the memory- </span>
<span id="t1e_3402" class="t s3_3402">mapped write to the LVT entry that enables TSC-deadline mode and any subsequent WRMSR to the </span>
<span id="t1f_3402" class="t s3_3402">IA32_TSC_DEADLINE MSR. Software can assure proper ordering by executing the MFENCE instruction after the </span>
<span id="t1g_3402" class="t s3_3402">memory-mapped write and before any WRMSR. (In x2APIC mode, the WRMSR instruction is used to write to </span>
<span id="t1h_3402" class="t s3_3402">the LVT entry. The processor ensures the ordering of this write and any subsequent WRMSR to the deadline; no </span>
<span id="t1i_3402" class="t s3_3402">fencing is required.) </span>
<span id="t1j_3402" class="t s6_3402">11.5.5 </span><span id="t1k_3402" class="t s6_3402">Local Interrupt Acceptance </span>
<span id="t1l_3402" class="t s3_3402">When a local interrupt is sent to the processor core, it is subject to the acceptance criteria specified in the interrupt </span>
<span id="t1m_3402" class="t s3_3402">acceptance flow chart in Figure </span><span id="t1n_3402" class="t s3_3402">11-17. If the interrupt is accepted, it is logged into the IRR register and handled by </span>
<span id="t1o_3402" class="t s3_3402">the processor according to its priority (see Section 11.8.4, “Interrupt Acceptance for Fixed Interrupts”). If the </span>
<span id="t1p_3402" class="t s3_3402">interrupt is not accepted, it is sent back to the local APIC and retried. </span>
<span id="t1q_3402" class="t s7_3402">3. </span><span id="t1r_3402" class="t s7_3402">If the logical processor is in VMX non-root operation, a read of the time-stamp counter (using either RDMSR, RDTSC, or RDTSCP) may </span>
<span id="t1s_3402" class="t s7_3402">not return the actual value of the time-stamp counter; see Chapter 26 of the Intel </span>
<span id="t1t_3402" class="t s4_3402">® </span>
<span id="t1u_3402" class="t s7_3402">64 and IA-32 Architectures Software Devel- </span>
<span id="t1v_3402" class="t s7_3402">oper’s Manual, Volume 3C. It is the responsibility of software operating in VMX root operation to coordinate the virtualization of the </span>
<span id="t1w_3402" class="t s7_3402">time-stamp counter and the IA32_TSC_DEADLINE MSR. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
