; *************************************************************
; Copyright (c) 2021 roscopeco <AT> gmail <DOT> com
; *************************************************************
;
        text                     ; This is normal code

        include "rosco_m68k/xosera_defs.inc"

install_intr::
                movem.l D0-D7/A0-A6,-(A7)

                or.w    #$0200,SR               ; disable interrupts

;                lea.l   XM_BASEADDR,A0          ; get Xosera base addr
                move.l  XM_BASE_PTR,a0       ; get Xosera base addr
                move.w  #$000F,D0               ; enable vsync interrupt, clear any pending
                movep.w D0,XM_INT_CTRL(A0)      ; enable VSYNC interrupt
                move.w  #$0800,D0               ; enable vsync interrupt, clear any pending
                movep.w D0,XM_INT_CTRL(A0)      ; enable VSYNC interrupt

                move.l  #Xosera_intr,$68        ; set interrupt vector
                and.w   #$F0FF,SR               ; enable interrupts

                movem.l (A7)+,D0-D7/A0-A6
                rts

remove_intr::
                movem.l D0-D7/A0-A6,-(A7)

;                lea.l   XM_BASEADDR,A0          ; get Xosera base addr
                move.l  XM_BASE_PTR,a0       ; get Xosera base addr
                moveq.l #$000F,D0               ; disable interrupts, and clear pending
                movep.w D0,XM_INT_CTRL(A0)      ; enable VSYNC interrupt
                move.l  $60,D0                  ; copy spurious int handler
                move.l  D0,$68

                movem.l (A7)+,D0-D7/A0-A6
                rts

; interrupt routine
Xosera_intr:
                movem.l D0-D1/A0,-(A7)          ; save minimal regs

;                move.l  #XM_BASEADDR,A0         ; get Xosera base addr
                move.l  XM_BASE_PTR,A0       ; get Xosera base addr
                move.b  XM_INT_CTRL+2(A0),D0       ; read pending interrupts
                move.b  D0,XM_INT_CTRL+2(A0)       ; acknowledge and clear all interrupts

                ; NOTE: could check D0 bits [3:0] for
                ;       interrupt sources, but for now
                ;       just assume it is vsync [3]


                move.w  NukeColor,D0            ; load color
;                bmi.s   NoNukeColor             ; if color < 0, skip color cycle

                movep.w XM_WR_XADDR(A0),D1      ; save aux_addr value
                move.w  #XR_COLOR_ADDR+8,D0     ; color entry #8
                movep.w D0,XM_WR_XADDR(A0)      ; set xmem write address

                addq.l  #1,D0                   ; cycle color
                and.w   #$0FFF,D0               ; clear non-RGB bits
                move.w  D0,NukeColor            ; save color
                movep.w D0,XM_XDATA(A0)         ; write to xmem

                movep.w D1,XM_WR_XADDR(A0)      ; restore xmem write address

NoNukeColor:    add.l   #1,XFrameCount          ; increment frame counter

NotVblank:      movem.l (A7)+,D0-D1/A0          ; restore regs
                rte

        bss

NukeColor::     ds.w    1
XFrameCount::   ds.l    1
