Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Thu Feb 14 17:52:23 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.258    -1192.642                    538                 2979        2.552        0.000                       0                  3828  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.258    -1192.642                    538                 2979        2.552        0.000                       0                  3229  
clk_wrapper                                                                             498.562        0.000                       0                   599  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          538  Failing Endpoints,  Worst Slack       -3.258ns,  Total Violation    -1192.642ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.258ns  (required time - arrival time)
  Source:                 muon_cand_1.pt_fast[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            muon_sorter_1/sector_ret_1573/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 2.813ns (29.536%)  route 6.711ns (70.464%))
  Logic Levels:           23  (LUT4=5 LUT5=8 LUT6=10)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 8.538 - 6.250 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.616ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.562ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=3228, routed)        1.526     2.667    clk_c
    SLICE_X96Y595        FDRE                                         r  muon_cand_1.pt_fast[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y595        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.763 r  muon_cand_1.pt_fast[1]/Q
                         net (fo=10, routed)          0.349     3.112    muon_sorter_1/pt_fast_0[1]
    SLICE_X97Y597        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.210 r  muon_sorter_1/compare_p.12.1.compare_pt.op_qge.op_qge.un13959_pt_compare_c2/O
                         net (fo=1, routed)           0.185     3.395    muon_sorter_1/un13959_pt_compare_c2
    SLICE_X97Y597        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     3.433 r  muon_sorter_1/compare_p.12.1.compare_pt.op_qge.op_qge.un13959_pt_compare_c4/O
                         net (fo=2, routed)           0.217     3.650    muon_sorter_1/un13959_pt_compare
    SLICE_X96Y595        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.764 r  muon_sorter_1/max_pt_0_0_4[1]/O
                         net (fo=1, routed)           0.171     3.935    muon_sorter_1/max_pt_0_0_4[1]
    SLICE_X96Y594        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     4.049 r  muon_sorter_1/max_pt_0_3[1]/O
                         net (fo=22, routed)          0.591     4.640    muon_sorter_1/max_pt_0_3[1]
    SLICE_X95Y588        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     4.787 r  muon_sorter_1/pt_compare_11_8_17_0_a2[1]/O
                         net (fo=2, routed)           0.402     5.189    muon_sorter_1/pt_compare_11_8_17_0_a2[1]
    SLICE_X97Y589        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     5.366 r  muon_sorter_1/max_pt_1_2[1]/O
                         net (fo=2, routed)           0.107     5.473    muon_sorter_1/max_pt_1_2[1]
    SLICE_X98Y589        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.589 r  muon_sorter_1/max_pt_1[1]/O
                         net (fo=25, routed)          0.258     5.847    muon_sorter_1/max_pt_1[1]
    SLICE_X103Y589       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     6.021 r  muon_sorter_1/max_pt_2_0_0[1]/O
                         net (fo=4, routed)           0.256     6.277    muon_sorter_1/max_pt_2_0_0[1]
    SLICE_X102Y589       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.147     6.424 r  muon_sorter_1/max_pt_2_3[1]/O
                         net (fo=14, routed)          0.499     6.923    muon_sorter_1/max_pt_2_3[1]
    SLICE_X105Y588       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     7.023 f  muon_sorter_1/pt_compare_3_4_0_a2[1]/O
                         net (fo=5, routed)           0.340     7.363    muon_sorter_1/N_753
    SLICE_X107Y586       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     7.461 r  muon_sorter_1/max_pt_3_0[4]/O
                         net (fo=1, routed)           0.109     7.570    muon_sorter_1/max_pt_3_0[4]
    SLICE_X107Y587       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     7.718 r  muon_sorter_1/max_pt_3_x[4]/O
                         net (fo=1, routed)           0.291     8.009    muon_sorter_1/max_pt_3_x[4]
    SLICE_X107Y581       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     8.073 r  muon_sorter_1/pt_compare_12_15_23_0_a2[4]/O
                         net (fo=4, routed)           0.188     8.261    muon_sorter_1/pt_compare_12_15_23_0_a2[4]
    SLICE_X107Y581       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     8.438 r  muon_sorter_1/max_pt_4_3_N_3L4/O
                         net (fo=1, routed)           0.209     8.647    muon_sorter_1/max_pt_4_3_N_3L4
    SLICE_X105Y581       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     8.762 r  muon_sorter_1/max_pt_4_3[4]/O
                         net (fo=15, routed)          0.270     9.032    muon_sorter_1/max_pt_4_3[4]
    SLICE_X101Y581       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     9.210 f  muon_sorter_1/pt_compare_13_6_25_0_a2[4]/O
                         net (fo=5, routed)           0.305     9.515    muon_sorter_1/pt_compare_13_6_25_0_a2[4]
    SLICE_X100Y582       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.101     9.616 r  muon_sorter_1/max_pt_5_3_N_2L1/O
                         net (fo=1, routed)           0.177     9.793    muon_sorter_1/max_pt_5_3_N_2L1
    SLICE_X98Y582        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     9.857 r  muon_sorter_1/max_pt_5_3[6]/O
                         net (fo=15, routed)          0.447    10.304    muon_sorter_1/max_pt_5_3[6]
    SLICE_X97Y578        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    10.366 r  muon_sorter_1/max_pt_5_3_RNIC8QU51[6]/O
                         net (fo=5, routed)           0.220    10.586    muon_sorter_1/max_pt_5_3_RNIC8QU51[6]
    SLICE_X97Y579        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148    10.734 f  muon_sorter_1/max_pt_6_3_sx[2]/O
                         net (fo=2, routed)           0.318    11.052    muon_sorter_1/max_pt_6_3_sx[2]
    SLICE_X98Y577        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098    11.150 r  muon_sorter_1/max_pt_6_3[2]/O
                         net (fo=16, routed)          0.476    11.626    muon_sorter_1/max_pt_6_3[2]
    SLICE_X100Y569       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041    11.667 r  muon_sorter_1/pt_compare_7_11_0_a2[2]/O
                         net (fo=2, routed)           0.301    11.968    muon_sorter_1/N_1003
    SLICE_X99Y576        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198    12.166 r  muon_sorter_1/sector_ret_1573_RNO/O
                         net (fo=1, routed)           0.025    12.191    muon_sorter_1/max_pt_7_0_0[2]
    SLICE_X99Y576        FDRE                                         r  muon_sorter_1/sector_ret_1573/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=3228, routed)        1.458     8.538    muon_sorter_1/clk_c
    SLICE_X99Y576        FDRE                                         r  muon_sorter_1/sector_ret_1573/C
                         clock pessimism              0.404     8.941    
                         clock uncertainty           -0.035     8.906    
    SLICE_X99Y576        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     8.933    muon_sorter_1/sector_ret_1573
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                 -3.258    

Slack (VIOLATED) :        -3.258ns  (required time - arrival time)
  Source:                 muon_cand_1.pt_fast[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            muon_sorter_1/sector_ret_1573/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 2.813ns (29.536%)  route 6.711ns (70.464%))
  Logic Levels:           23  (LUT4=5 LUT5=8 LUT6=10)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 8.538 - 6.250 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.616ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.562ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=3228, routed)        1.526     2.667    clk_c
    SLICE_X96Y595        FDRE                                         r  muon_cand_1.pt_fast[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y595        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.763 r  muon_cand_1.pt_fast[1]/Q
                         net (fo=10, routed)          0.349     3.112    muon_sorter_1/pt_fast_0[1]
    SLICE_X97Y597        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.210 r  muon_sorter_1/compare_p.12.1.compare_pt.op_qge.op_qge.un13959_pt_compare_c2/O
                         net (fo=1, routed)           0.185     3.395    muon_sorter_1/un13959_pt_compare_c2
    SLICE_X97Y597        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     3.433 r  muon_sorter_1/compare_p.12.1.compare_pt.op_qge.op_qge.un13959_pt_compare_c4/O
                         net (fo=2, routed)           0.217     3.650    muon_sorter_1/un13959_pt_compare
    SLICE_X96Y595        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.764 r  muon_sorter_1/max_pt_0_0_4[1]/O
                         net (fo=1, routed)           0.171     3.935    muon_sorter_1/max_pt_0_0_4[1]
    SLICE_X96Y594        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     4.049 r  muon_sorter_1/max_pt_0_3[1]/O
                         net (fo=22, routed)          0.591     4.640    muon_sorter_1/max_pt_0_3[1]
    SLICE_X95Y588        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     4.787 f  muon_sorter_1/pt_compare_11_8_17_0_a2[1]/O
                         net (fo=2, routed)           0.402     5.189    muon_sorter_1/pt_compare_11_8_17_0_a2[1]
    SLICE_X97Y589        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     5.366 f  muon_sorter_1/max_pt_1_2[1]/O
                         net (fo=2, routed)           0.107     5.473    muon_sorter_1/max_pt_1_2[1]
    SLICE_X98Y589        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.589 f  muon_sorter_1/max_pt_1[1]/O
                         net (fo=25, routed)          0.258     5.847    muon_sorter_1/max_pt_1[1]
    SLICE_X103Y589       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     6.021 r  muon_sorter_1/max_pt_2_0_0[1]/O
                         net (fo=4, routed)           0.256     6.277    muon_sorter_1/max_pt_2_0_0[1]
    SLICE_X102Y589       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.147     6.424 r  muon_sorter_1/max_pt_2_3[1]/O
                         net (fo=14, routed)          0.499     6.923    muon_sorter_1/max_pt_2_3[1]
    SLICE_X105Y588       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     7.023 f  muon_sorter_1/pt_compare_3_4_0_a2[1]/O
                         net (fo=5, routed)           0.340     7.363    muon_sorter_1/N_753
    SLICE_X107Y586       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     7.461 r  muon_sorter_1/max_pt_3_0[4]/O
                         net (fo=1, routed)           0.109     7.570    muon_sorter_1/max_pt_3_0[4]
    SLICE_X107Y587       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     7.718 r  muon_sorter_1/max_pt_3_x[4]/O
                         net (fo=1, routed)           0.291     8.009    muon_sorter_1/max_pt_3_x[4]
    SLICE_X107Y581       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     8.073 r  muon_sorter_1/pt_compare_12_15_23_0_a2[4]/O
                         net (fo=4, routed)           0.188     8.261    muon_sorter_1/pt_compare_12_15_23_0_a2[4]
    SLICE_X107Y581       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     8.438 r  muon_sorter_1/max_pt_4_3_N_3L4/O
                         net (fo=1, routed)           0.209     8.647    muon_sorter_1/max_pt_4_3_N_3L4
    SLICE_X105Y581       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     8.762 r  muon_sorter_1/max_pt_4_3[4]/O
                         net (fo=15, routed)          0.270     9.032    muon_sorter_1/max_pt_4_3[4]
    SLICE_X101Y581       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     9.210 f  muon_sorter_1/pt_compare_13_6_25_0_a2[4]/O
                         net (fo=5, routed)           0.305     9.515    muon_sorter_1/pt_compare_13_6_25_0_a2[4]
    SLICE_X100Y582       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.101     9.616 r  muon_sorter_1/max_pt_5_3_N_2L1/O
                         net (fo=1, routed)           0.177     9.793    muon_sorter_1/max_pt_5_3_N_2L1
    SLICE_X98Y582        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     9.857 r  muon_sorter_1/max_pt_5_3[6]/O
                         net (fo=15, routed)          0.447    10.304    muon_sorter_1/max_pt_5_3[6]
    SLICE_X97Y578        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    10.366 r  muon_sorter_1/max_pt_5_3_RNIC8QU51[6]/O
                         net (fo=5, routed)           0.220    10.586    muon_sorter_1/max_pt_5_3_RNIC8QU51[6]
    SLICE_X97Y579        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148    10.734 f  muon_sorter_1/max_pt_6_3_sx[2]/O
                         net (fo=2, routed)           0.318    11.052    muon_sorter_1/max_pt_6_3_sx[2]
    SLICE_X98Y577        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098    11.150 r  muon_sorter_1/max_pt_6_3[2]/O
                         net (fo=16, routed)          0.476    11.626    muon_sorter_1/max_pt_6_3[2]
    SLICE_X100Y569       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041    11.667 r  muon_sorter_1/pt_compare_7_11_0_a2[2]/O
                         net (fo=2, routed)           0.301    11.968    muon_sorter_1/N_1003
    SLICE_X99Y576        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198    12.166 r  muon_sorter_1/sector_ret_1573_RNO/O
                         net (fo=1, routed)           0.025    12.191    muon_sorter_1/max_pt_7_0_0[2]
    SLICE_X99Y576        FDRE                                         r  muon_sorter_1/sector_ret_1573/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=3228, routed)        1.458     8.538    muon_sorter_1/clk_c
    SLICE_X99Y576        FDRE                                         r  muon_sorter_1/sector_ret_1573/C
                         clock pessimism              0.404     8.941    
                         clock uncertainty           -0.035     8.906    
    SLICE_X99Y576        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     8.933    muon_sorter_1/sector_ret_1573
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                 -3.258    

Slack (VIOLATED) :        -3.258ns  (required time - arrival time)
  Source:                 muon_cand_1.pt_fast[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            muon_sorter_1/sector_ret_1573/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 2.813ns (29.536%)  route 6.711ns (70.464%))
  Logic Levels:           23  (LUT4=5 LUT5=8 LUT6=10)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 8.538 - 6.250 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.616ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.562ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=3228, routed)        1.526     2.667    clk_c
    SLICE_X96Y595        FDRE                                         r  muon_cand_1.pt_fast[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y595        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.763 r  muon_cand_1.pt_fast[1]/Q
                         net (fo=10, routed)          0.349     3.112    muon_sorter_1/pt_fast_0[1]
    SLICE_X97Y597        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.210 r  muon_sorter_1/compare_p.12.1.compare_pt.op_qge.op_qge.un13959_pt_compare_c2/O
                         net (fo=1, routed)           0.185     3.395    muon_sorter_1/un13959_pt_compare_c2
    SLICE_X97Y597        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     3.433 r  muon_sorter_1/compare_p.12.1.compare_pt.op_qge.op_qge.un13959_pt_compare_c4/O
                         net (fo=2, routed)           0.217     3.650    muon_sorter_1/un13959_pt_compare
    SLICE_X96Y595        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.764 r  muon_sorter_1/max_pt_0_0_4[1]/O
                         net (fo=1, routed)           0.171     3.935    muon_sorter_1/max_pt_0_0_4[1]
    SLICE_X96Y594        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     4.049 r  muon_sorter_1/max_pt_0_3[1]/O
                         net (fo=22, routed)          0.591     4.640    muon_sorter_1/max_pt_0_3[1]
    SLICE_X95Y588        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     4.787 r  muon_sorter_1/pt_compare_11_8_17_0_a2[1]/O
                         net (fo=2, routed)           0.402     5.189    muon_sorter_1/pt_compare_11_8_17_0_a2[1]
    SLICE_X97Y589        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     5.366 r  muon_sorter_1/max_pt_1_2[1]/O
                         net (fo=2, routed)           0.107     5.473    muon_sorter_1/max_pt_1_2[1]
    SLICE_X98Y589        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.589 r  muon_sorter_1/max_pt_1[1]/O
                         net (fo=25, routed)          0.258     5.847    muon_sorter_1/max_pt_1[1]
    SLICE_X103Y589       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     6.021 r  muon_sorter_1/max_pt_2_0_0[1]/O
                         net (fo=4, routed)           0.256     6.277    muon_sorter_1/max_pt_2_0_0[1]
    SLICE_X102Y589       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.147     6.424 r  muon_sorter_1/max_pt_2_3[1]/O
                         net (fo=14, routed)          0.499     6.923    muon_sorter_1/max_pt_2_3[1]
    SLICE_X105Y588       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     7.023 r  muon_sorter_1/pt_compare_3_4_0_a2[1]/O
                         net (fo=5, routed)           0.340     7.363    muon_sorter_1/N_753
    SLICE_X107Y586       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     7.461 f  muon_sorter_1/max_pt_3_0[4]/O
                         net (fo=1, routed)           0.109     7.570    muon_sorter_1/max_pt_3_0[4]
    SLICE_X107Y587       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     7.718 f  muon_sorter_1/max_pt_3_x[4]/O
                         net (fo=1, routed)           0.291     8.009    muon_sorter_1/max_pt_3_x[4]
    SLICE_X107Y581       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     8.073 r  muon_sorter_1/pt_compare_12_15_23_0_a2[4]/O
                         net (fo=4, routed)           0.188     8.261    muon_sorter_1/pt_compare_12_15_23_0_a2[4]
    SLICE_X107Y581       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     8.438 r  muon_sorter_1/max_pt_4_3_N_3L4/O
                         net (fo=1, routed)           0.209     8.647    muon_sorter_1/max_pt_4_3_N_3L4
    SLICE_X105Y581       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     8.762 r  muon_sorter_1/max_pt_4_3[4]/O
                         net (fo=15, routed)          0.270     9.032    muon_sorter_1/max_pt_4_3[4]
    SLICE_X101Y581       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     9.210 f  muon_sorter_1/pt_compare_13_6_25_0_a2[4]/O
                         net (fo=5, routed)           0.305     9.515    muon_sorter_1/pt_compare_13_6_25_0_a2[4]
    SLICE_X100Y582       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.101     9.616 r  muon_sorter_1/max_pt_5_3_N_2L1/O
                         net (fo=1, routed)           0.177     9.793    muon_sorter_1/max_pt_5_3_N_2L1
    SLICE_X98Y582        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     9.857 r  muon_sorter_1/max_pt_5_3[6]/O
                         net (fo=15, routed)          0.447    10.304    muon_sorter_1/max_pt_5_3[6]
    SLICE_X97Y578        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    10.366 r  muon_sorter_1/max_pt_5_3_RNIC8QU51[6]/O
                         net (fo=5, routed)           0.220    10.586    muon_sorter_1/max_pt_5_3_RNIC8QU51[6]
    SLICE_X97Y579        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148    10.734 f  muon_sorter_1/max_pt_6_3_sx[2]/O
                         net (fo=2, routed)           0.318    11.052    muon_sorter_1/max_pt_6_3_sx[2]
    SLICE_X98Y577        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098    11.150 r  muon_sorter_1/max_pt_6_3[2]/O
                         net (fo=16, routed)          0.476    11.626    muon_sorter_1/max_pt_6_3[2]
    SLICE_X100Y569       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041    11.667 r  muon_sorter_1/pt_compare_7_11_0_a2[2]/O
                         net (fo=2, routed)           0.301    11.968    muon_sorter_1/N_1003
    SLICE_X99Y576        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198    12.166 r  muon_sorter_1/sector_ret_1573_RNO/O
                         net (fo=1, routed)           0.025    12.191    muon_sorter_1/max_pt_7_0_0[2]
    SLICE_X99Y576        FDRE                                         r  muon_sorter_1/sector_ret_1573/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=3228, routed)        1.458     8.538    muon_sorter_1/clk_c
    SLICE_X99Y576        FDRE                                         r  muon_sorter_1/sector_ret_1573/C
                         clock pessimism              0.404     8.941    
                         clock uncertainty           -0.035     8.906    
    SLICE_X99Y576        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     8.933    muon_sorter_1/sector_ret_1573
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                 -3.258    

Slack (VIOLATED) :        -3.258ns  (required time - arrival time)
  Source:                 muon_cand_1.pt_fast[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            muon_sorter_1/sector_ret_1573/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 2.813ns (29.536%)  route 6.711ns (70.464%))
  Logic Levels:           23  (LUT4=5 LUT5=8 LUT6=10)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 8.538 - 6.250 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.616ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.562ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=3228, routed)        1.526     2.667    clk_c
    SLICE_X96Y595        FDRE                                         r  muon_cand_1.pt_fast[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y595        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.763 r  muon_cand_1.pt_fast[1]/Q
                         net (fo=10, routed)          0.349     3.112    muon_sorter_1/pt_fast_0[1]
    SLICE_X97Y597        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.210 r  muon_sorter_1/compare_p.12.1.compare_pt.op_qge.op_qge.un13959_pt_compare_c2/O
                         net (fo=1, routed)           0.185     3.395    muon_sorter_1/un13959_pt_compare_c2
    SLICE_X97Y597        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     3.433 r  muon_sorter_1/compare_p.12.1.compare_pt.op_qge.op_qge.un13959_pt_compare_c4/O
                         net (fo=2, routed)           0.217     3.650    muon_sorter_1/un13959_pt_compare
    SLICE_X96Y595        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.764 r  muon_sorter_1/max_pt_0_0_4[1]/O
                         net (fo=1, routed)           0.171     3.935    muon_sorter_1/max_pt_0_0_4[1]
    SLICE_X96Y594        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     4.049 r  muon_sorter_1/max_pt_0_3[1]/O
                         net (fo=22, routed)          0.591     4.640    muon_sorter_1/max_pt_0_3[1]
    SLICE_X95Y588        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     4.787 f  muon_sorter_1/pt_compare_11_8_17_0_a2[1]/O
                         net (fo=2, routed)           0.402     5.189    muon_sorter_1/pt_compare_11_8_17_0_a2[1]
    SLICE_X97Y589        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     5.366 f  muon_sorter_1/max_pt_1_2[1]/O
                         net (fo=2, routed)           0.107     5.473    muon_sorter_1/max_pt_1_2[1]
    SLICE_X98Y589        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.589 f  muon_sorter_1/max_pt_1[1]/O
                         net (fo=25, routed)          0.258     5.847    muon_sorter_1/max_pt_1[1]
    SLICE_X103Y589       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     6.021 r  muon_sorter_1/max_pt_2_0_0[1]/O
                         net (fo=4, routed)           0.256     6.277    muon_sorter_1/max_pt_2_0_0[1]
    SLICE_X102Y589       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.147     6.424 r  muon_sorter_1/max_pt_2_3[1]/O
                         net (fo=14, routed)          0.499     6.923    muon_sorter_1/max_pt_2_3[1]
    SLICE_X105Y588       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     7.023 r  muon_sorter_1/pt_compare_3_4_0_a2[1]/O
                         net (fo=5, routed)           0.340     7.363    muon_sorter_1/N_753
    SLICE_X107Y586       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     7.461 f  muon_sorter_1/max_pt_3_0[4]/O
                         net (fo=1, routed)           0.109     7.570    muon_sorter_1/max_pt_3_0[4]
    SLICE_X107Y587       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     7.718 f  muon_sorter_1/max_pt_3_x[4]/O
                         net (fo=1, routed)           0.291     8.009    muon_sorter_1/max_pt_3_x[4]
    SLICE_X107Y581       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     8.073 r  muon_sorter_1/pt_compare_12_15_23_0_a2[4]/O
                         net (fo=4, routed)           0.188     8.261    muon_sorter_1/pt_compare_12_15_23_0_a2[4]
    SLICE_X107Y581       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     8.438 r  muon_sorter_1/max_pt_4_3_N_3L4/O
                         net (fo=1, routed)           0.209     8.647    muon_sorter_1/max_pt_4_3_N_3L4
    SLICE_X105Y581       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     8.762 r  muon_sorter_1/max_pt_4_3[4]/O
                         net (fo=15, routed)          0.270     9.032    muon_sorter_1/max_pt_4_3[4]
    SLICE_X101Y581       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     9.210 f  muon_sorter_1/pt_compare_13_6_25_0_a2[4]/O
                         net (fo=5, routed)           0.305     9.515    muon_sorter_1/pt_compare_13_6_25_0_a2[4]
    SLICE_X100Y582       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.101     9.616 r  muon_sorter_1/max_pt_5_3_N_2L1/O
                         net (fo=1, routed)           0.177     9.793    muon_sorter_1/max_pt_5_3_N_2L1
    SLICE_X98Y582        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     9.857 r  muon_sorter_1/max_pt_5_3[6]/O
                         net (fo=15, routed)          0.447    10.304    muon_sorter_1/max_pt_5_3[6]
    SLICE_X97Y578        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    10.366 r  muon_sorter_1/max_pt_5_3_RNIC8QU51[6]/O
                         net (fo=5, routed)           0.220    10.586    muon_sorter_1/max_pt_5_3_RNIC8QU51[6]
    SLICE_X97Y579        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148    10.734 f  muon_sorter_1/max_pt_6_3_sx[2]/O
                         net (fo=2, routed)           0.318    11.052    muon_sorter_1/max_pt_6_3_sx[2]
    SLICE_X98Y577        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098    11.150 r  muon_sorter_1/max_pt_6_3[2]/O
                         net (fo=16, routed)          0.476    11.626    muon_sorter_1/max_pt_6_3[2]
    SLICE_X100Y569       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041    11.667 r  muon_sorter_1/pt_compare_7_11_0_a2[2]/O
                         net (fo=2, routed)           0.301    11.968    muon_sorter_1/N_1003
    SLICE_X99Y576        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198    12.166 r  muon_sorter_1/sector_ret_1573_RNO/O
                         net (fo=1, routed)           0.025    12.191    muon_sorter_1/max_pt_7_0_0[2]
    SLICE_X99Y576        FDRE                                         r  muon_sorter_1/sector_ret_1573/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=3228, routed)        1.458     8.538    muon_sorter_1/clk_c
    SLICE_X99Y576        FDRE                                         r  muon_sorter_1/sector_ret_1573/C
                         clock pessimism              0.404     8.941    
                         clock uncertainty           -0.035     8.906    
    SLICE_X99Y576        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     8.933    muon_sorter_1/sector_ret_1573
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                 -3.258    

Slack (VIOLATED) :        -3.258ns  (required time - arrival time)
  Source:                 muon_cand_1.pt_fast[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            muon_sorter_1/sector_ret_1573/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 2.813ns (29.536%)  route 6.711ns (70.464%))
  Logic Levels:           23  (LUT4=5 LUT5=8 LUT6=10)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 8.538 - 6.250 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.616ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.562ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=3228, routed)        1.526     2.667    clk_c
    SLICE_X96Y595        FDRE                                         r  muon_cand_1.pt_fast[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y595        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.763 r  muon_cand_1.pt_fast[1]/Q
                         net (fo=10, routed)          0.349     3.112    muon_sorter_1/pt_fast_0[1]
    SLICE_X97Y597        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.210 r  muon_sorter_1/compare_p.12.1.compare_pt.op_qge.op_qge.un13959_pt_compare_c2/O
                         net (fo=1, routed)           0.185     3.395    muon_sorter_1/un13959_pt_compare_c2
    SLICE_X97Y597        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     3.433 r  muon_sorter_1/compare_p.12.1.compare_pt.op_qge.op_qge.un13959_pt_compare_c4/O
                         net (fo=2, routed)           0.217     3.650    muon_sorter_1/un13959_pt_compare
    SLICE_X96Y595        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.764 r  muon_sorter_1/max_pt_0_0_4[1]/O
                         net (fo=1, routed)           0.171     3.935    muon_sorter_1/max_pt_0_0_4[1]
    SLICE_X96Y594        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     4.049 r  muon_sorter_1/max_pt_0_3[1]/O
                         net (fo=22, routed)          0.591     4.640    muon_sorter_1/max_pt_0_3[1]
    SLICE_X95Y588        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     4.787 r  muon_sorter_1/pt_compare_11_8_17_0_a2[1]/O
                         net (fo=2, routed)           0.402     5.189    muon_sorter_1/pt_compare_11_8_17_0_a2[1]
    SLICE_X97Y589        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     5.366 r  muon_sorter_1/max_pt_1_2[1]/O
                         net (fo=2, routed)           0.107     5.473    muon_sorter_1/max_pt_1_2[1]
    SLICE_X98Y589        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.589 r  muon_sorter_1/max_pt_1[1]/O
                         net (fo=25, routed)          0.258     5.847    muon_sorter_1/max_pt_1[1]
    SLICE_X103Y589       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     6.021 r  muon_sorter_1/max_pt_2_0_0[1]/O
                         net (fo=4, routed)           0.256     6.277    muon_sorter_1/max_pt_2_0_0[1]
    SLICE_X102Y589       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.147     6.424 r  muon_sorter_1/max_pt_2_3[1]/O
                         net (fo=14, routed)          0.499     6.923    muon_sorter_1/max_pt_2_3[1]
    SLICE_X105Y588       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     7.023 f  muon_sorter_1/pt_compare_3_4_0_a2[1]/O
                         net (fo=5, routed)           0.340     7.363    muon_sorter_1/N_753
    SLICE_X107Y586       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     7.461 r  muon_sorter_1/max_pt_3_0[4]/O
                         net (fo=1, routed)           0.109     7.570    muon_sorter_1/max_pt_3_0[4]
    SLICE_X107Y587       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     7.718 r  muon_sorter_1/max_pt_3_x[4]/O
                         net (fo=1, routed)           0.291     8.009    muon_sorter_1/max_pt_3_x[4]
    SLICE_X107Y581       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     8.073 f  muon_sorter_1/pt_compare_12_15_23_0_a2[4]/O
                         net (fo=4, routed)           0.188     8.261    muon_sorter_1/pt_compare_12_15_23_0_a2[4]
    SLICE_X107Y581       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     8.438 f  muon_sorter_1/max_pt_4_3_N_3L4/O
                         net (fo=1, routed)           0.209     8.647    muon_sorter_1/max_pt_4_3_N_3L4
    SLICE_X105Y581       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     8.762 f  muon_sorter_1/max_pt_4_3[4]/O
                         net (fo=15, routed)          0.270     9.032    muon_sorter_1/max_pt_4_3[4]
    SLICE_X101Y581       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     9.210 f  muon_sorter_1/pt_compare_13_6_25_0_a2[4]/O
                         net (fo=5, routed)           0.305     9.515    muon_sorter_1/pt_compare_13_6_25_0_a2[4]
    SLICE_X100Y582       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.101     9.616 r  muon_sorter_1/max_pt_5_3_N_2L1/O
                         net (fo=1, routed)           0.177     9.793    muon_sorter_1/max_pt_5_3_N_2L1
    SLICE_X98Y582        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     9.857 r  muon_sorter_1/max_pt_5_3[6]/O
                         net (fo=15, routed)          0.447    10.304    muon_sorter_1/max_pt_5_3[6]
    SLICE_X97Y578        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    10.366 r  muon_sorter_1/max_pt_5_3_RNIC8QU51[6]/O
                         net (fo=5, routed)           0.220    10.586    muon_sorter_1/max_pt_5_3_RNIC8QU51[6]
    SLICE_X97Y579        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148    10.734 f  muon_sorter_1/max_pt_6_3_sx[2]/O
                         net (fo=2, routed)           0.318    11.052    muon_sorter_1/max_pt_6_3_sx[2]
    SLICE_X98Y577        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098    11.150 r  muon_sorter_1/max_pt_6_3[2]/O
                         net (fo=16, routed)          0.476    11.626    muon_sorter_1/max_pt_6_3[2]
    SLICE_X100Y569       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041    11.667 r  muon_sorter_1/pt_compare_7_11_0_a2[2]/O
                         net (fo=2, routed)           0.301    11.968    muon_sorter_1/N_1003
    SLICE_X99Y576        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198    12.166 r  muon_sorter_1/sector_ret_1573_RNO/O
                         net (fo=1, routed)           0.025    12.191    muon_sorter_1/max_pt_7_0_0[2]
    SLICE_X99Y576        FDRE                                         r  muon_sorter_1/sector_ret_1573/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=3228, routed)        1.458     8.538    muon_sorter_1/clk_c
    SLICE_X99Y576        FDRE                                         r  muon_sorter_1/sector_ret_1573/C
                         clock pessimism              0.404     8.941    
                         clock uncertainty           -0.035     8.906    
    SLICE_X99Y576        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     8.933    muon_sorter_1/sector_ret_1573
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                 -3.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X92Y560   muon_sorter_1/sr_3_5.roi_0_sr_3_0.sector_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X93Y576   muon_sorter_1/sr_3_5.roi_1_sr_3_0.sector_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X107Y590  muon_sorter_1/sr_3_5.roi_2_sr_3_0.sector_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X107Y587  muon_sorter_1/sr_3_5.roi_3_sr_3_0.sector_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X95Y550   muon_sorter_1/sr_3_2.roi_3_sr_3_0.sector_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X95Y550   muon_sorter_1/sr_3_2.roi_6_sr_3_0.sector_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X95Y550   muon_sorter_1/sr_3_1.roi_3_sr_3_0.sector_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X95Y550   muon_sorter_1/sr_3_1.roi_4_sr_3_0.sector_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X107Y590  muon_sorter_1/sr_3_5.roi_2_sr_3_0.sector_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X93Y579   muon_sorter_1/sr_3_5.roi_4_sr_3_0.sector_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X93Y548   muon_sorter_1/sr_3_2.pt_0_sr_3_0.sector_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X92Y544   muon_sorter_1/sr_3_2.pt_1_sr_3_0.sector_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X93Y548   muon_sorter_1/sr_3_2.roi_sr_3_0.sector_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X92Y544   muon_sorter_1/sr_3_2.sector_0_sr_3_0.sector_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X108Y595         lsfr_1/output_vector_1[255]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X110Y575         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X109Y591         lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y543         reducer_1/delay_block[2][9]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X107Y576         lsfr_1/shiftreg_vector[128]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X107Y576         lsfr_1/shiftreg_vector[129]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X108Y595         lsfr_1/output_vector_1[255]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X110Y575         lsfr_1/shiftreg_vector[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X109Y591         lsfr_1/shiftreg_vector[100]/C



