{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_tx.v " "Source file: C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_tx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1570847791373 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_rx.v " "Source file: C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_rx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1570847791373 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1570847791373 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_tx.v " "Source file: C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_tx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1570847792134 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_rx.v " "Source file: C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_rx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1570847792134 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1570847792134 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_tx.v " "Source file: C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_tx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1570847792858 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_rx.v " "Source file: C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_rx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1570847792858 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1570847792858 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570847793634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570847793641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 10:36:33 2019 " "Processing started: Sat Oct 12 10:36:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570847793641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847793641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_SG_DMA_test -c nios2_SG_DMA_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_SG_DMA_test -c nios2_SG_DMA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847793641 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847795178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570847795229 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "syn_threshold.qsys " "Elaborating Platform Designer system entity \"syn_threshold.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847810668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:00 Progress: Loading vlc_m_8x_syn_uart_2/syn_threshold.qsys " "2019.10.12.10:37:00 Progress: Loading vlc_m_8x_syn_uart_2/syn_threshold.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847820140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:03 Progress: Reading input file " "2019.10.12.10:37:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847823182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:03 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.0\] " "2019.10.12.10:37:03 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847823272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:03 Progress: Parameterizing module in_system_sources_probes_0 " "2019.10.12.10:37:03 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847823579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:03 Progress: Building connections " "2019.10.12.10:37:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847823583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:03 Progress: Parameterizing connections " "2019.10.12.10:37:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847823583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:03 Progress: Validating " "2019.10.12.10:37:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847823664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:04 Progress: Done reading input file " "2019.10.12.10:37:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847824979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Syn_threshold: Generating syn_threshold \"syn_threshold\" for QUARTUS_SYNTH " "Syn_threshold: Generating syn_threshold \"syn_threshold\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847828642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"syn_threshold\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"syn_threshold\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847833953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Syn_threshold: Done \"syn_threshold\" with 2 modules, 2 files " "Syn_threshold: Done \"syn_threshold\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847833955 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "syn_threshold.qsys " "Finished elaborating Platform Designer system entity \"syn_threshold.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847834749 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "manual_rst.qsys " "Elaborating Platform Designer system entity \"manual_rst.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847834812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:24 Progress: Loading vlc_m_8x_syn_uart_2/manual_rst.qsys " "2019.10.12.10:37:24 Progress: Loading vlc_m_8x_syn_uart_2/manual_rst.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847844596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:28 Progress: Reading input file " "2019.10.12.10:37:28 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847848116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:28 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.0\] " "2019.10.12.10:37:28 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847848208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:28 Progress: Parameterizing module in_system_sources_probes_0 " "2019.10.12.10:37:28 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847848403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:28 Progress: Building connections " "2019.10.12.10:37:28 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847848409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:28 Progress: Parameterizing connections " "2019.10.12.10:37:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847848409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:28 Progress: Validating " "2019.10.12.10:37:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847848483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.10:37:30 Progress: Done reading input file " "2019.10.12.10:37:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847850193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Manual_rst: Generating manual_rst \"manual_rst\" for QUARTUS_SYNTH " "Manual_rst: Generating manual_rst \"manual_rst\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847853808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"manual_rst\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"manual_rst\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847858650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Manual_rst: Done \"manual_rst\" with 2 modules, 2 files " "Manual_rst: Done \"manual_rst\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847858652 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "manual_rst.qsys " "Finished elaborating Platform Designer system entity \"manual_rst.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847859431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wait_time_threshold/synthesis/wait_time_threshold.v 1 1 " "Found 1 design units, including 1 entities, in source file wait_time_threshold/synthesis/wait_time_threshold.v" { { "Info" "ISGN_ENTITY_NAME" "1 wait_time_threshold " "Found entity 1: wait_time_threshold" {  } { { "wait_time_threshold/synthesis/wait_time_threshold.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/wait_time_threshold/synthesis/wait_time_threshold.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847859677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847859677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wait_time_threshold/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wait_time_threshold/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "wait_time_threshold/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/wait_time_threshold/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847859684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847859684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "src/UART.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/UART.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847859697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847859697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsmc_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fsmc_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsmc_interface-Behavioral " "Found design unit 1: fsmc_interface-Behavioral" {  } { { "src/fsmc_interface.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/fsmc_interface.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860274 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsmc_interface " "Found entity 1: fsmc_interface" {  } { { "src/fsmc_interface.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/fsmc_interface.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo_2_pcs_tx_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo_2_pcs_tx_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_2_pcs_tx_interface " "Found entity 1: fifo_2_pcs_tx_interface" {  } { { "src/fifo_2_pcs_tx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/fifo_2_pcs_tx_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trunk_mii_eth/rtl/manchester_sync/product.v 1 1 " "Found 1 design units, including 1 entities, in source file src/trunk_mii_eth/rtl/manchester_sync/product.v" { { "Info" "ISGN_ENTITY_NAME" "1 product " "Found entity 1: product" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/product.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/product.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trunk_mii_eth/rtl/manchester_sync/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file src/trunk_mii_eth/rtl/manchester_sync/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/fir.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/fir.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trunk_mii_eth/rtl/manchester_sync/delay1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/trunk_mii_eth/rtl/manchester_sync/delay1.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay1 " "Found entity 1: delay1" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/delay1.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/delay1.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trunk_mii_eth/rtl/manchester_sync/man_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/trunk_mii_eth/rtl/manchester_sync/man_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 man_code-Behavioral " "Found design unit 1: man_code-Behavioral" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/man_code.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/man_code.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860329 ""} { "Info" "ISGN_ENTITY_NAME" "1 man_code " "Found entity 1: man_code" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/man_code.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/man_code.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trunk_mii_eth/rtl/manchester_sync/desyn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/trunk_mii_eth/rtl/manchester_sync/desyn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 desyn-Behavioral " "Found design unit 1: desyn-Behavioral" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860337 ""} { "Info" "ISGN_ENTITY_NAME" "1 desyn " "Found entity 1: desyn" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trunk_mii_eth/rtl/manchester_sync/data_s2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/trunk_mii_eth/rtl/manchester_sync/data_s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_s2p-Behavioral " "Found design unit 1: data_s2p-Behavioral" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860344 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_s2p " "Found entity 1: data_s2p" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trunk_mii_eth/rtl/manchester_sync/data_p2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/trunk_mii_eth/rtl/manchester_sync/data_p2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_p2s-Behavioral " "Found design unit 1: data_p2s-Behavioral" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_p2s.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_p2s.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860351 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_p2s " "Found entity 1: data_p2s" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_p2s.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_p2s.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trunk_mii_eth/rtl/manchester_sync/add_synheader_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/trunk_mii_eth/rtl/manchester_sync/add_synheader_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_synheader_p-Behavioral " "Found design unit 1: add_synheader_p-Behavioral" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/add_synheader_p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/add_synheader_p.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860359 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_synheader_p " "Found entity 1: add_synheader_p" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/add_synheader_p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/add_synheader_p.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "src/pulse_gen.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/pulse_gen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pat_gen_switchable.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pat_gen_switchable.v" { { "Info" "ISGN_ENTITY_NAME" "1 pat_gen_switchable " "Found entity 1: pat_gen_switchable" {  } { { "src/pat_gen_switchable.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/pat_gen_switchable.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pac_chek.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pac_chek.v" { { "Info" "ISGN_ENTITY_NAME" "1 pac_chek " "Found entity 1: pac_chek" {  } { { "src/pac_chek.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/pac_chek.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ps_avalon_tx_2_tx_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ps_avalon_tx_2_tx_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps_avalon_tx_2_tx_interface " "Found entity 1: ps_avalon_tx_2_tx_interface" {  } { { "src/ps_avalon_tx_2_tx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/ps_avalon_tx_2_tx_interface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847860413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847860413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_abort W_ABORT DWC_gmac_mrc_rfc.v(201) " "Verilog HDL Declaration information at DWC_gmac_mrc_rfc.v(201): object \"w_abort\" differs only in case from object \"W_ABORT\" in the same scope" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mrc_rfc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mrc_rfc.v" 201 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570847860547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rpe_data RPE_DATA DWC_gmac_mre_rpe.v(103) " "Verilog HDL Declaration information at DWC_gmac_mre_rpe.v(103): object \"rpe_data\" differs only in case from object \"RPE_DATA\" in the same scope" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mre_rpe.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mre_rpe.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570847860557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rpe_status RPE_STATUS DWC_gmac_mre_rpe.v(109) " "Verilog HDL Declaration information at DWC_gmac_mre_rpe.v(109): object \"rpe_status\" differs only in case from object \"RPE_STATUS\" in the same scope" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mre_rpe.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mre_rpe.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570847860558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ftx_data FTX_DATA DWC_gmac_mtc_ftx.v(75) " "Verilog HDL Declaration information at DWC_gmac_mtc_ftx.v(75): object \"ftx_data\" differs only in case from object \"FTX_DATA\" in the same scope" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mtc_ftx.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mtc_ftx.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570847860563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RWC_FRAME_FLUSH rwc_frame_flush DWC_gmac_mtl_rwc.v(154) " "Verilog HDL Declaration information at DWC_gmac_mtl_rwc.v(154): object \"RWC_FRAME_FLUSH\" differs only in case from object \"rwc_frame_flush\" in the same scope" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_rwc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_rwc.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570847860594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trunk_mii_eth/rtl/top_list.v 96 96 " "Found 96 design units, including 96 entities, in source file src/trunk_mii_eth/rtl/top_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESETSYNC2 " "Found entity 1: RESETSYNC2" {  } { { "src/trunk_MII_eth/rtl/pub/resetsync2.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/resetsync2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF_ " "Found entity 2: DFF_" {  } { { "src/trunk_MII_eth/rtl/pub/dff.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/dff.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASYNCFIFOGA " "Found entity 3: ASYNCFIFOGA" {  } { { "src/trunk_MII_eth/rtl/pub/asyncfifoga.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/asyncfifoga.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifomem_ga " "Found entity 4: fifomem_ga" {  } { { "src/trunk_MII_eth/rtl/pub/asyncfifoga.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/asyncfifoga.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "5 sync_r2w_ga " "Found entity 5: sync_r2w_ga" {  } { { "src/trunk_MII_eth/rtl/pub/asyncfifoga.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/asyncfifoga.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "6 sync_w2r_ga " "Found entity 6: sync_w2r_ga" {  } { { "src/trunk_MII_eth/rtl/pub/asyncfifoga.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/asyncfifoga.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "7 rptr_empty_ga " "Found entity 7: rptr_empty_ga" {  } { { "src/trunk_MII_eth/rtl/pub/asyncfifoga.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/asyncfifoga.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "8 wptr_full_ga " "Found entity 8: wptr_full_ga" {  } { { "src/trunk_MII_eth/rtl/pub/asyncfifoga.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/asyncfifoga.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "9 DoubleSync " "Found entity 9: DoubleSync" {  } { { "src/trunk_MII_eth/rtl/pub/DoubleSync.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/DoubleSync.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "10 PulseSync " "Found entity 10: PulseSync" {  } { { "src/trunk_MII_eth/rtl/pub/PulseSync.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/PulseSync.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "11 Handshake " "Found entity 11: Handshake" {  } { { "src/trunk_MII_eth/rtl/pub/Handshake.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/Handshake.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "12 CLKCROSSPLS " "Found entity 12: CLKCROSSPLS" {  } { { "src/trunk_MII_eth/rtl/pub/clkcrosspls.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/clkcrosspls.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "13 CLKCROSSBUS " "Found entity 13: CLKCROSSBUS" {  } { { "src/trunk_MII_eth/rtl/pub/clkcrossbus.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/clkcrossbus.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "14 CLKCROSSDFF " "Found entity 14: CLKCROSSDFF" {  } { { "src/trunk_MII_eth/rtl/pub/clkcrossdff.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/clkcrossdff.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "15 STALL " "Found entity 15: STALL" {  } { { "src/trunk_MII_eth/rtl/pub/stall.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/stall.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "16 RDSTALL " "Found entity 16: RDSTALL" {  } { { "src/trunk_MII_eth/rtl/pub/rdstall.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/rdstall.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "17 frame_cnt " "Found entity 17: frame_cnt" {  } { { "src/trunk_MII_eth/rtl/pub/frame_cnt.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/frame_cnt.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "18 RX_8B10B_DEC " "Found entity 18: RX_8B10B_DEC" {  } { { "src/trunk_MII_eth/rtl/rx/rx_8b10b_dec.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_8b10b_dec.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "19 RX10TO8CAL " "Found entity 19: RX10TO8CAL" {  } { { "src/trunk_MII_eth/rtl/rx/rx10to8cal.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx10to8cal.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "20 RX10B8BBYTE " "Found entity 20: RX10B8BBYTE" {  } { { "src/trunk_MII_eth/rtl/rx/rx10b8bbyte.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx10b8bbyte.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "21 COMCHK " "Found entity 21: COMCHK" {  } { { "src/trunk_MII_eth/rtl/rx/comchk.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/comchk.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "22 RX_INTERFACE " "Found entity 22: RX_INTERFACE" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "23 RX_LD " "Found entity 23: RX_LD" {  } { { "src/trunk_MII_eth/rtl/rx/rx_ld.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_ld.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "24 RXLDBUF " "Found entity 24: RXLDBUF" {  } { { "src/trunk_MII_eth/rtl/rx/rx_ld_buf.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_ld_buf.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "25 RXLDCTRL " "Found entity 25: RXLDCTRL" {  } { { "src/trunk_MII_eth/rtl/rx/rx_ld_ctrl.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_ld_ctrl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "26 RX_RS_BL_SYNC_X1 " "Found entity 26: RX_RS_BL_SYNC_X1" {  } { { "src/trunk_MII_eth/rtl/rx/rx_rs_bl_sync_x1.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_rs_bl_sync_x1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "27 RX_RS_BL_SYNC_X4 " "Found entity 27: RX_RS_BL_SYNC_X4" {  } { { "src/trunk_MII_eth/rtl/rx/rx_rs_bl_sync_x4.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_rs_bl_sync_x4.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "28 RX_RS_DEC " "Found entity 28: RX_RS_DEC" {  } { { "src/trunk_MII_eth/rtl/rx/rx_rs_dec.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_rs_dec.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "29 RX_ADJ_POL " "Found entity 29: RX_ADJ_POL" {  } { { "src/trunk_MII_eth/rtl/rx/rx_adj_pol.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_adj_pol.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "30 RX_TOP " "Found entity 30: RX_TOP" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "31 remove_chec_symbol " "Found entity 31: remove_chec_symbol" {  } { { "src/trunk_MII_eth/rtl/rx/remove_chec_symbol.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/remove_chec_symbol.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "32 TX_8B10B_ENC " "Found entity 32: TX_8B10B_ENC" {  } { { "src/trunk_MII_eth/rtl/tx/tx_8b10b_enc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_8b10b_enc.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "33 TXENC8TO10BYTE " "Found entity 33: TXENC8TO10BYTE" {  } { { "src/trunk_MII_eth/rtl/tx/txenc8to10byte.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/txenc8to10byte.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "34 TX_CHAR_REPLACE " "Found entity 34: TX_CHAR_REPLACE" {  } { { "src/trunk_MII_eth/rtl/tx/tx_char_replace.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_char_replace.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "35 TX_INTERFACE " "Found entity 35: TX_INTERFACE" {  } { { "src/trunk_MII_eth/rtl/tx/tx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "36 TX_RS_ENC " "Found entity 36: TX_RS_ENC" {  } { { "src/trunk_MII_eth/rtl/tx/tx_rs_enc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_rs_enc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "37 TX_INSRT_POL_COMMA " "Found entity 37: TX_INSRT_POL_COMMA" {  } { { "src/trunk_MII_eth/rtl/tx/tx_insrt_pol_comma.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_insrt_pol_comma.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "38 TX_TOP " "Found entity 38: TX_TOP" {  } { { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "39 REG " "Found entity 39: REG" {  } { { "src/trunk_MII_eth/rtl/cfg/reg.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/cfg/reg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "40 CDC " "Found entity 40: CDC" {  } { { "src/trunk_MII_eth/rtl/cfg/cdc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/cfg/cdc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "41 CFG " "Found entity 41: CFG" {  } { { "src/trunk_MII_eth/rtl/cfg/cfg.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/cfg/cfg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "42 CLK_RST " "Found entity 42: CLK_RST" {  } { { "src/trunk_MII_eth/rtl/clk_rst/clk_rst.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/clk_rst/clk_rst.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "43 DWC_gmac_async_fifo " "Found entity 43: DWC_gmac_async_fifo" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/common/DWC_gmac_async_fifo.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/common/DWC_gmac_async_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "44 DWC_gmac_bcm21 " "Found entity 44: DWC_gmac_bcm21" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/common/DWC_gmac_bcm21.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/common/DWC_gmac_bcm21.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "45 DWC_gmac_bcm22 " "Found entity 45: DWC_gmac_bcm22" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/common/DWC_gmac_bcm22.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/common/DWC_gmac_bcm22.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "46 DWC_gmac_bcm24 " "Found entity 46: DWC_gmac_bcm24" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/common/DWC_gmac_bcm24.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/common/DWC_gmac_bcm24.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "47 DWC_gmac_bus_synczr " "Found entity 47: DWC_gmac_bus_synczr" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/common/DWC_gmac_bus_synczr.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/common/DWC_gmac_bus_synczr.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "48 DWC_gmac_afb " "Found entity 48: DWC_gmac_afb" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_afb.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_afb.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "49 DWC_gmac_crc " "Found entity 49: DWC_gmac_crc" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_crc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_crc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "50 DWC_gmac_csr " "Found entity 50: DWC_gmac_csr" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_csr.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_csr.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "51 DWC_gmac_mrc " "Found entity 51: DWC_gmac_mrc" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mrc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mrc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "52 DWC_gmac_mrc_frx " "Found entity 52: DWC_gmac_mrc_frx" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mrc_frx.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mrc_frx.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "53 DWC_gmac_mrc_rbu " "Found entity 53: DWC_gmac_mrc_rbu" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mrc_rbu.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mrc_rbu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "54 DWC_gmac_mrc_rfc " "Found entity 54: DWC_gmac_mrc_rfc" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mrc_rfc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mrc_rfc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "55 DWC_gmac_mrc_sync_fifo " "Found entity 55: DWC_gmac_mrc_sync_fifo" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mrc_sync_fifo.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mrc_sync_fifo.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "56 DWC_gmac_mre " "Found entity 56: DWC_gmac_mre" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mre.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mre.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "57 DWC_gmac_mre_lpbk " "Found entity 57: DWC_gmac_mre_lpbk" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mre_lpbk.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mre_lpbk.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "58 DWC_gmac_mre_rpe " "Found entity 58: DWC_gmac_mre_rpe" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mre_rpe.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mre_rpe.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "59 DWC_gmac_mtc " "Found entity 59: DWC_gmac_mtc" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mtc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mtc.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "60 DWC_gmac_mtc_ftx " "Found entity 60: DWC_gmac_mtc_ftx" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mtc_ftx.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mtc_ftx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "61 DWC_gmac_mtc_tbu " "Found entity 61: DWC_gmac_mtc_tbu" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mtc_tbu.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mtc_tbu.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "62 DWC_gmac_mtc_tfc " "Found entity 62: DWC_gmac_mtc_tfc" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mtc_tfc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mtc_tfc.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "63 DWC_gmac_mte " "Found entity 63: DWC_gmac_mte" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mte.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mte.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "64 DWC_gmac_mte_stx " "Found entity 64: DWC_gmac_mte_stx" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mte_stx.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mte_stx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "65 DWC_gmac_mte_tpe " "Found entity 65: DWC_gmac_mte_tpe" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mte_tpe.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_mte_tpe.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "66 DWC_gmac_sma " "Found entity 66: DWC_gmac_sma" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_sma.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_sma.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "67 DWC_gmac_sync " "Found entity 67: DWC_gmac_sync" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_sync.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mac/DWC_gmac_sync.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "68 DWC_gmac_mdc_omr " "Found entity 68: DWC_gmac_mdc_omr" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mdc/DWC_gmac_mdc_omr.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mdc/DWC_gmac_mdc_omr.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "69 DWC_gmac_mtl " "Found entity 69: DWC_gmac_mtl" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "70 DWC_gmac_mtl_rrc " "Found entity 70: DWC_gmac_mtl_rrc" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_rrc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_rrc.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "71 DWC_gmac_mtl_rsb " "Found entity 71: DWC_gmac_mtl_rsb" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_rsb.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_rsb.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "72 DWC_gmac_mtl_rwc " "Found entity 72: DWC_gmac_mtl_rwc" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_rwc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_rwc.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "73 DWC_gmac_mtl_trc " "Found entity 73: DWC_gmac_mtl_trc" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_trc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_trc.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "74 DWC_gmac_mtl_tsb " "Found entity 74: DWC_gmac_mtl_tsb" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_tsb.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_tsb.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "75 DWC_gmac_mtl_twc " "Found entity 75: DWC_gmac_mtl_twc" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_twc.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_twc.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "76 DWC_gmac " "Found entity 76: DWC_gmac" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/top/DWC_gmac.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/top/DWC_gmac.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "77 DWC_gmac_phy_rxmux " "Found entity 77: DWC_gmac_phy_rxmux" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/top/DWC_gmac_phy_rxmux.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/top/DWC_gmac_phy_rxmux.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "78 DWC_gmac_phy_txmux " "Found entity 78: DWC_gmac_phy_txmux" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/top/DWC_gmac_phy_txmux.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/top/DWC_gmac_phy_txmux.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "79 DWC_gmac_top " "Found entity 79: DWC_gmac_top" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/top/DWC_gmac_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/top/DWC_gmac_top.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "80 dpram " "Found entity 80: dpram" {  } { { "src/trunk_MII_eth/rtl/ram/dpram.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/ram/dpram.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "81 RsDecodeChien " "Found entity 81: RsDecodeChien" {  } { { "src/trunk_MII_eth/rtl/rs_ip2/RsDecodeChien.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rs_ip2/RsDecodeChien.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "82 RsDecodeDegree " "Found entity 82: RsDecodeDegree" {  } { { "src/trunk_MII_eth/rtl/rs_ip2/RsDecodeDegree.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rs_ip2/RsDecodeDegree.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "83 RsDecodeDelay " "Found entity 83: RsDecodeDelay" {  } { { "src/trunk_MII_eth/rtl/rs_ip2/RsDecodeDelay.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rs_ip2/RsDecodeDelay.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "84 RsDecodeDpRam " "Found entity 84: RsDecodeDpRam" {  } { { "src/trunk_MII_eth/rtl/rs_ip2/RsDecodeDpRam.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rs_ip2/RsDecodeDpRam.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "85 RsDecodeEuclide " "Found entity 85: RsDecodeEuclide" {  } { { "src/trunk_MII_eth/rtl/rs_ip2/RsDecodeEuclide.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rs_ip2/RsDecodeEuclide.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "86 RsDecodeInv " "Found entity 86: RsDecodeInv" {  } { { "src/trunk_MII_eth/rtl/rs_ip2/RsDecodeInv.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rs_ip2/RsDecodeInv.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "87 RsDecodeMult " "Found entity 87: RsDecodeMult" {  } { { "src/trunk_MII_eth/rtl/rs_ip2/RsDecodeMult.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rs_ip2/RsDecodeMult.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "88 RsDecodeShiftOmega " "Found entity 88: RsDecodeShiftOmega" {  } { { "src/trunk_MII_eth/rtl/rs_ip2/RsDecodeShiftOmega.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rs_ip2/RsDecodeShiftOmega.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "89 RsDecodeSyndrome " "Found entity 89: RsDecodeSyndrome" {  } { { "src/trunk_MII_eth/rtl/rs_ip2/RsDecodeSyndrome.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rs_ip2/RsDecodeSyndrome.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "90 RsDecodeTop " "Found entity 90: RsDecodeTop" {  } { { "src/trunk_MII_eth/rtl/rs_ip2/RsDecodeTop.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rs_ip2/RsDecodeTop.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "91 RsEncodeTop " "Found entity 91: RsEncodeTop" {  } { { "src/trunk_MII_eth/rtl/rs_ip2/RsEncodeTop.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rs_ip2/RsEncodeTop.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "92 MAC_REG_ACCESS " "Found entity 92: MAC_REG_ACCESS" {  } { { "src/trunk_MII_eth/rtl/gmac/mac_speed_ctrl_mbytwu/mac_reg_access.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/mac_speed_ctrl_mbytwu/mac_reg_access.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "93 MAC_SPEED_CRTL_TOP " "Found entity 93: MAC_SPEED_CRTL_TOP" {  } { { "src/trunk_MII_eth/rtl/gmac/mac_speed_ctrl_mbytwu/mac_speed_crtl_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/mac_speed_ctrl_mbytwu/mac_speed_crtl_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "94 PHY_REG_ACCESS " "Found entity 94: PHY_REG_ACCESS" {  } { { "src/trunk_MII_eth/rtl/gmac/mac_speed_ctrl_mbytwu/phy_reg_access.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/mac_speed_ctrl_mbytwu/phy_reg_access.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "95 POLL_SPEED " "Found entity 95: POLL_SPEED" {  } { { "src/trunk_MII_eth/rtl/gmac/mac_speed_ctrl_mbytwu/poll_speed.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/mac_speed_ctrl_mbytwu/poll_speed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""} { "Info" "ISGN_ENTITY_NAME" "96 PCS_TOP " "Found entity 96: PCS_TOP" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847861828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nios2_sg_dma_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/nios2_sg_dma_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_SG_DMA_test " "Found entity 1: nios2_SG_DMA_test" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847861900 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_eof_regen.v(86) " "Verilog HDL information at frame_eof_regen.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "src/frame_eof_regen.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/frame_eof_regen.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570847861907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frame_eof_regen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frame_eof_regen.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_eof_regen " "Found entity 1: frame_eof_regen" {  } { { "src/frame_eof_regen.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/frame_eof_regen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847861918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/periodical_pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/periodical_pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 periodical_pulse_gen " "Found entity 1: periodical_pulse_gen" {  } { { "src/periodical_pulse_gen.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/periodical_pulse_gen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847861937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847861937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_fun_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file reed_solomon-library/auk_rs_fun_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_fun_pkg " "Found design unit 1: auk_rs_fun_pkg" {  } { { "reed_solomon-library/auk_rs_fun_pkg.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_fun_pkg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847862106 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_rs_fun_pkg-body " "Found design unit 2: auk_rs_fun_pkg-body" {  } { { "reed_solomon-library/auk_rs_fun_pkg.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_fun_pkg.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847862106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847862106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_gfmul_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file reed_solomon-library/auk_rs_gfmul_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_gfmul " "Found entity 1: auk_rs_gfmul" {  } { { "reed_solomon-library/auk_rs_gfmul_ent.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_gfmul_ent.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847862198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847862198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_gfmul_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file reed_solomon-library/auk_rs_gfmul_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_gfmul-rtl " "Found design unit 1: auk_rs_gfmul-rtl" {  } { { "reed_solomon-library/auk_rs_gfmul_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_gfmul_arc_rtl.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847862300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847862300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_gfmul_cnt_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file reed_solomon-library/auk_rs_gfmul_cnt_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_gfmul_cnt " "Found entity 1: auk_rs_gfmul_cnt" {  } { { "reed_solomon-library/auk_rs_gfmul_cnt_ent.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_gfmul_cnt_ent.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847862399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847862399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_gfmul_cnt_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file reed_solomon-library/auk_rs_gfmul_cnt_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_gfmul_cnt-rtl " "Found design unit 1: auk_rs_gfmul_cnt-rtl" {  } { { "reed_solomon-library/auk_rs_gfmul_cnt_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_gfmul_cnt_arc_rtl.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847862497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847862497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_gfdiv_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file reed_solomon-library/auk_rs_gfdiv_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_gfdiv " "Found entity 1: auk_rs_gfdiv" {  } { { "reed_solomon-library/auk_rs_gfdiv_ent.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_gfdiv_ent.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847862627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847862627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_gfdiv_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file reed_solomon-library/auk_rs_gfdiv_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_gfdiv-rtl " "Found design unit 1: auk_rs_gfdiv-rtl" {  } { { "reed_solomon-library/auk_rs_gfdiv_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_gfdiv_arc_rtl.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847862725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847862725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_bms_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file reed_solomon-library/auk_rs_bms_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_bms_atl " "Found entity 1: auk_rs_bms_atl" {  } { { "reed_solomon-library/auk_rs_bms_atl_ent.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_bms_atl_ent.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847862817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847862817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_bms_atl_arc_hal_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file reed_solomon-library/auk_rs_bms_atl_arc_hal_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_bms_atl-hal_rtl " "Found design unit 1: auk_rs_bms_atl-hal_rtl" {  } { { "reed_solomon-library/auk_rs_bms_atl_arc_hal_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_bms_atl_arc_hal_rtl.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847862956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847862956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_bms_atl_arc_ful_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file reed_solomon-library/auk_rs_bms_atl_arc_ful_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_bms_atl-ful_rtl " "Found design unit 1: auk_rs_bms_atl-ful_rtl" {  } { { "reed_solomon-library/auk_rs_bms_atl_arc_ful_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_bms_atl_arc_ful_rtl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847863094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847863094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_bms_atl_arc_hal_era_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file reed_solomon-library/auk_rs_bms_atl_arc_hal_era_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_bms_atl-hal_era_rtl " "Found design unit 1: auk_rs_bms_atl-hal_era_rtl" {  } { { "reed_solomon-library/auk_rs_bms_atl_arc_hal_era_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_bms_atl_arc_hal_era_rtl.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847863239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847863239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_bms_atl_arc_ful_era_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file reed_solomon-library/auk_rs_bms_atl_arc_ful_era_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_bms_atl-ful_era_rtl " "Found design unit 1: auk_rs_bms_atl-ful_era_rtl" {  } { { "reed_solomon-library/auk_rs_bms_atl_arc_ful_era_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_bms_atl_arc_ful_era_rtl.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847863379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847863379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_chn_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file reed_solomon-library/auk_rs_chn_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_chn_atl " "Found entity 1: auk_rs_chn_atl" {  } { { "reed_solomon-library/auk_rs_chn_atl_ent.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_chn_atl_ent.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847863483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847863483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_chn_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file reed_solomon-library/auk_rs_chn_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_chn_atl-rtl " "Found design unit 1: auk_rs_chn_atl-rtl" {  } { { "reed_solomon-library/auk_rs_chn_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_chn_atl_arc_rtl.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847863601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847863601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_mem_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file reed_solomon-library/auk_rs_mem_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_mem_atl " "Found entity 1: auk_rs_mem_atl" {  } { { "reed_solomon-library/auk_rs_mem_atl_ent.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_mem_atl_ent.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847863704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847863704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_mem_atl-rtl " "Found design unit 1: auk_rs_mem_atl-rtl" {  } { { "reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847863891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847863891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_syn_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file reed_solomon-library/auk_rs_syn_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_syn_atl " "Found entity 1: auk_rs_syn_atl" {  } { { "reed_solomon-library/auk_rs_syn_atl_ent.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_syn_atl_ent.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847863982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847863982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_syn_atl-rtl " "Found design unit 1: auk_rs_syn_atl-rtl" {  } { { "reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_dec_top_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file reed_solomon-library/auk_rs_dec_top_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_dec_top_atl " "Found entity 1: auk_rs_dec_top_atl" {  } { { "reed_solomon-library/auk_rs_dec_top_atl_ent.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_dec_top_atl_ent.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_dec_top_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file reed_solomon-library/auk_rs_dec_top_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_dec_top_atl-rtl " "Found design unit 1: auk_rs_dec_top_atl-rtl" {  } { { "reed_solomon-library/auk_rs_dec_top_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_dec_top_atl_arc_rtl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_enc_top_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file reed_solomon-library/auk_rs_enc_top_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_enc_top_atl " "Found entity 1: auk_rs_enc_top_atl" {  } { { "reed_solomon-library/auk_rs_enc_top_atl_ent.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_enc_top_atl_ent.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_enc_top_atl-rtl " "Found design unit 1: auk_rs_enc_top_atl-rtl" {  } { { "reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_enc_lane_quatus.v 1 1 " "Found 1 design units, including 1 entities, in source file rs_enc_lane_quatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS_ENC_LANE_QUATUS " "Found entity 1: RS_ENC_LANE_QUATUS" {  } { { "RS_ENC_LANE_QUATUS.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/RS_ENC_LANE_QUATUS.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_de_lane_quatus.v 1 1 " "Found 1 design units, including 1 entities, in source file rs_de_lane_quatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS_DE_LANE_QUATUS " "Found entity 1: RS_DE_LANE_QUATUS" {  } { { "RS_DE_LANE_QUATUS.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/RS_DE_LANE_QUATUS.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_tx " "Found entity 1: fifo_tx" {  } { { "fifo_tx.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_tx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rx " "Found entity 1: fifo_rx" {  } { { "fifo_rx.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_rx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syn_threshold/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syn_threshold/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/syn_threshold/submodules/altsource_probe_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/syn_threshold/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syn_threshold/syn_threshold.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syn_threshold/syn_threshold.v" { { "Info" "ISGN_ENTITY_NAME" "1 syn_threshold " "Found entity 1: syn_threshold" {  } { { "db/ip/syn_threshold/syn_threshold.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/syn_threshold/syn_threshold.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/manual_rst/manual_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/manual_rst/manual_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 manual_rst " "Found entity 1: manual_rst" {  } { { "db/ip/manual_rst/manual_rst.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/manual_rst/manual_rst.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/manual_rst/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/manual_rst/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/manual_rst/submodules/altsource_probe_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/manual_rst/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847864713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847864713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_fifo_rd_en fifo_2_pcs_tx_interface.v(223) " "Verilog HDL Implicit Net warning at fifo_2_pcs_tx_interface.v(223): created implicit net for \"c_fifo_rd_en\"" {  } { { "src/fifo_2_pcs_tx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/fifo_2_pcs_tx_interface.v" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_rx_fifo_oflow rx_interface.v(259) " "Verilog HDL Implicit Net warning at rx_interface.v(259): created implicit net for \"c_rx_fifo_oflow\"" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_ati_fifo_uflow rx_interface.v(260) " "Verilog HDL Implicit Net warning at rx_interface.v(260): created implicit net for \"c_ati_fifo_uflow\"" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 260 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_rs_in_ready rx_top.v(336) " "Verilog HDL Implicit Net warning at rx_top.v(336): created implicit net for \"c_rs_in_ready\"" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 336 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_rs_decfail rx_top.v(344) " "Verilog HDL Implicit Net warning at rx_top.v(344): created implicit net for \"c_rs_decfail\"" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_ovflo_sync DWC_gmac_mtl_rsb.v(204) " "Verilog HDL Implicit Net warning at DWC_gmac_mtl_rsb.v(204): created implicit net for \"fifo_ovflo_sync\"" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_rsb.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/mtl/DWC_gmac_mtl_rsb.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ati_txfifoflush_clr_o DWC_gmac_top.v(481) " "Verilog HDL Implicit Net warning at DWC_gmac_top.v(481): created implicit net for \"ati_txfifoflush_clr_o\"" {  } { { "src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/top/DWC_gmac_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/gmac/gmac_ip_mii/top/DWC_gmac_top.v" 481 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_gclk_sel pcs_top.v(650) " "Verilog HDL Implicit Net warning at pcs_top.v(650): created implicit net for \"o_gclk_sel\"" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 650 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_clk_8x nios2_SG_DMA_test.v(34) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(34): created implicit net for \"s_clk_8x\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_clk nios2_SG_DMA_test.v(35) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(35): created implicit net for \"s_clk\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_6_4M nios2_SG_DMA_test.v(36) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(36): created implicit net for \"clk_6_4M\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_locked nios2_SG_DMA_test.v(37) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(37): created implicit net for \"clk_locked\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_serial_tx_clk nios2_SG_DMA_test.v(40) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(40): created implicit net for \"c_serial_tx_clk\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_8x_serial_tx_clk nios2_SG_DMA_test.v(41) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(41): created implicit net for \"c_8x_serial_tx_clk\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_vl_tx_clk nios2_SG_DMA_test.v(42) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(42): created implicit net for \"c_vl_tx_clk\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n nios2_SG_DMA_test.v(76) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(76): created implicit net for \"rst_n\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rt nios2_SG_DMA_test.v(93) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(93): created implicit net for \"rt\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tfinish nios2_SG_DMA_test.v(94) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(94): created implicit net for \"tfinish\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_fifo_tx_full nios2_SG_DMA_test.v(116) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(116): created implicit net for \"c_fifo_tx_full\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_fifo_tx_rd_en nios2_SG_DMA_test.v(121) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(121): created implicit net for \"c_fifo_tx_rd_en\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_fifo_tx_rdfull nios2_SG_DMA_test.v(123) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(123): created implicit net for \"c_fifo_tx_rdfull\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_fifo_tx_rdempty nios2_SG_DMA_test.v(124) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(124): created implicit net for \"c_fifo_tx_rdempty\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_fifo_tx_ari_val nios2_SG_DMA_test.v(147) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(147): created implicit net for \"c_fifo_tx_ari_val\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_fifo_tx_ari_sof nios2_SG_DMA_test.v(148) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(148): created implicit net for \"c_fifo_tx_ari_sof\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_fifo_tx_ari_eof nios2_SG_DMA_test.v(149) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(149): created implicit net for \"c_fifo_tx_ari_eof\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_fifo_tx_ari_ack nios2_SG_DMA_test.v(152) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(152): created implicit net for \"c_fifo_tx_ari_ack\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_fifo_tx_ari_frame_len_val nios2_SG_DMA_test.v(154) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(154): created implicit net for \"c_fifo_tx_ari_frame_len_val\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_fifo_rx_wr_en nios2_SG_DMA_test.v(167) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(167): created implicit net for \"c_fifo_rx_wr_en\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_fifo_rx_wr_full nios2_SG_DMA_test.v(169) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(169): created implicit net for \"c_fifo_rx_wr_full\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_fifo_rx_rdfull nios2_SG_DMA_test.v(176) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(176): created implicit net for \"c_fifo_rx_rdfull\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_rd_empty nios2_SG_DMA_test.v(177) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(177): created implicit net for \"o_rd_empty\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_serial_tx_data nios2_SG_DMA_test.v(243) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(243): created implicit net for \"r_serial_tx_data\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_serial_rx_data nios2_SG_DMA_test.v(244) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(244): created implicit net for \"r_serial_rx_data\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_pcs_ari_val nios2_SG_DMA_test.v(247) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(247): created implicit net for \"c_pcs_ari_val\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 247 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_pcs_ari_sof nios2_SG_DMA_test.v(248) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(248): created implicit net for \"c_pcs_ari_sof\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_pcs_ari_eof nios2_SG_DMA_test.v(249) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(249): created implicit net for \"c_pcs_ari_eof\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_pcs_ari_ack nios2_SG_DMA_test.v(252) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(252): created implicit net for \"c_pcs_ari_ack\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_pcs_ari_frame_len_val nios2_SG_DMA_test.v(254) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(254): created implicit net for \"c_pcs_ari_frame_len_val\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 254 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_pcs_ati_val nios2_SG_DMA_test.v(256) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(256): created implicit net for \"c_pcs_ati_val\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 256 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_pcs_ati_sof nios2_SG_DMA_test.v(257) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(257): created implicit net for \"c_pcs_ati_sof\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_pcs_ati_eof nios2_SG_DMA_test.v(258) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(258): created implicit net for \"c_pcs_ati_eof\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_pcs_ati_rdy nios2_SG_DMA_test.v(261) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(261): created implicit net for \"c_pcs_ati_rdy\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_avalon_ari_ack nios2_SG_DMA_test.v(275) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(275): created implicit net for \"c_avalon_ari_ack\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_avalon_ati_val nios2_SG_DMA_test.v(286) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(286): created implicit net for \"c_avalon_ati_val\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_avalon_ati_sof nios2_SG_DMA_test.v(287) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(287): created implicit net for \"c_avalon_ati_sof\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_avalon_ati_eof nios2_SG_DMA_test.v(288) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(288): created implicit net for \"c_avalon_ati_eof\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 288 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_avalon_ari_val nios2_SG_DMA_test.v(325) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(325): created implicit net for \"c_avalon_ari_val\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 325 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_avalon_ari_sof nios2_SG_DMA_test.v(326) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(326): created implicit net for \"c_avalon_ari_sof\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 326 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_avalon_ari_eof nios2_SG_DMA_test.v(327) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(327): created implicit net for \"c_avalon_ari_eof\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 327 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_avalon_ari_frame_len_val nios2_SG_DMA_test.v(332) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(332): created implicit net for \"c_avalon_ari_frame_len_val\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 332 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_avalon_ati_rdy nios2_SG_DMA_test.v(358) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(358): created implicit net for \"c_avalon_ati_rdy\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 358 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_manual_rst nios2_SG_DMA_test.v(379) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(379): created implicit net for \"c_manual_rst\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 379 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_tx_frame_num_cnt_rst nios2_SG_DMA_test.v(380) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(380): created implicit net for \"c_tx_frame_num_cnt_rst\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 380 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_switch_of_pcs_signals nios2_SG_DMA_test.v(382) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(382): created implicit net for \"c_switch_of_pcs_signals\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 382 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_periodical_rst nios2_SG_DMA_test.v(395) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(395): created implicit net for \"r_periodical_rst\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 395 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_tx_frame_cnt nios2_SG_DMA_test.v(421) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(421): created implicit net for \"o_tx_frame_cnt\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 421 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_led1 nios2_SG_DMA_test.v(434) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(434): created implicit net for \"r_led1\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 434 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_turn_on_pac_gen nios2_SG_DMA_test.v(450) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(450): created implicit net for \"c_turn_on_pac_gen\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 450 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_good_frame_num nios2_SG_DMA_test.v(485) " "Verilog HDL Implicit Net warning at nios2_SG_DMA_test.v(485): created implicit net for \"o_good_frame_num\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 485 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847864745 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tx_interface.v(102) " "Verilog HDL or VHDL warning at tx_interface.v(102): conditional expression evaluates to a constant" {  } { { "src/trunk_MII_eth/rtl/tx/tx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_interface.v" 102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1570847864811 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tx_interface.v(115) " "Verilog HDL or VHDL warning at tx_interface.v(115): conditional expression evaluates to a constant" {  } { { "src/trunk_MII_eth/rtl/tx/tx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_interface.v" 115 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1570847864811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_SG_DMA_test " "Elaborating entity \"nios2_SG_DMA_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570847868128 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_tx_frame_cnt nios2_SG_DMA_test.v(421) " "Verilog HDL or VHDL warning at nios2_SG_DMA_test.v(421): object \"o_tx_frame_cnt\" assigned a value but never read" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847868129 "|nios2_SG_DMA_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_good_frame_num nios2_SG_DMA_test.v(485) " "Verilog HDL or VHDL warning at nios2_SG_DMA_test.v(485): object \"o_good_frame_num\" assigned a value but never read" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847868129 "|nios2_SG_DMA_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 nios2_SG_DMA_test.v(272) " "Verilog HDL assignment warning at nios2_SG_DMA_test.v(272): truncated value with size 16 to match size of target (15)" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570847868133 "|nios2_SG_DMA_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 nios2_SG_DMA_test.v(421) " "Verilog HDL assignment warning at nios2_SG_DMA_test.v(421): truncated value with size 32 to match size of target (1)" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570847868135 "|nios2_SG_DMA_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 nios2_SG_DMA_test.v(485) " "Verilog HDL assignment warning at nios2_SG_DMA_test.v(485): truncated value with size 32 to match size of target (1)" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570847868137 "|nios2_SG_DMA_test"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen_1.v 1 1 " "Using design file clk_gen_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_1 " "Found entity 1: clk_gen_1" {  } { { "clk_gen_1.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/clk_gen_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847868223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570847868223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_1 clk_gen_1:m_clk_gen " "Elaborating entity \"clk_gen_1\" for hierarchy \"clk_gen_1:m_clk_gen\"" {  } { { "src/nios2_SG_DMA_test.v" "m_clk_gen" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847868255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen_1:m_clk_gen\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen_1:m_clk_gen\|altpll:altpll_component\"" {  } { { "clk_gen_1.v" "altpll_component" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/clk_gen_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847868416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen_1:m_clk_gen\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen_1:m_clk_gen\|altpll:altpll_component\"" {  } { { "clk_gen_1.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/clk_gen_1.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847868437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen_1:m_clk_gen\|altpll:altpll_component " "Instantiated megafunction \"clk_gen_1:m_clk_gen\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 120 " "Parameter \"clk0_divide_by\" = \"120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 960 " "Parameter \"clk1_divide_by\" = \"960\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen_1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847868437 ""}  } { { "clk_gen_1.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/clk_gen_1.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847868437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_1_altpll " "Found entity 1: clk_gen_1_altpll" {  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847868583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847868583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_1_altpll clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated " "Elaborating entity \"clk_gen_1_altpll\" for hierarchy \"clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847868621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_0 " "Elaborating entity \"UART\" for hierarchy \"UART:uart_0\"" {  } { { "src/nios2_SG_DMA_test.v" "uart_0" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847868675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(130) " "Verilog HDL assignment warning at UART.v(130): truncated value with size 32 to match size of target (16)" {  } { { "src/UART.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/UART.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570847868677 "|nios2_SG_DMA_test|UART:uart_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(230) " "Verilog HDL assignment warning at UART.v(230): truncated value with size 32 to match size of target (16)" {  } { { "src/UART.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/UART.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570847868679 "|nios2_SG_DMA_test|UART:uart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_tx fifo_tx:fifo_tx_inst " "Elaborating entity \"fifo_tx\" for hierarchy \"fifo_tx:fifo_tx_inst\"" {  } { { "src/nios2_SG_DMA_test.v" "fifo_tx_inst" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847868721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo_tx.v" "dcfifo_mixed_widths_component" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_tx.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847869224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo_tx.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_tx.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847869237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 12 " "Parameter \"lpm_widthu_r\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847869237 ""}  } { { "fifo_tx.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_tx.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847869237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3hm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3hm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3hm1 " "Found entity 1: dcfifo_3hm1" {  } { { "db/dcfifo_3hm1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847869326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847869326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3hm1 fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated " "Elaborating entity \"dcfifo_3hm1\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847869339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_9ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_9ib " "Found entity 1: a_gray2bin_9ib" {  } { { "db/a_gray2bin_9ib.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_gray2bin_9ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847869415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847869415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_9ib fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_9ib\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3hm1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847869436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_877.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_877 " "Found entity 1: a_graycounter_877" {  } { { "db/a_graycounter_877.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_graycounter_877.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847869623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847869623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_877 fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|a_graycounter_877:rdptr_g1p " "Elaborating entity \"a_graycounter_877\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|a_graycounter_877:rdptr_g1p\"" {  } { { "db/dcfifo_3hm1.tdf" "rdptr_g1p" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847869642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4lc " "Found entity 1: a_graycounter_4lc" {  } { { "db/a_graycounter_4lc.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_graycounter_4lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847869743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847869743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4lc fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|a_graycounter_4lc:wrptr_g1p " "Elaborating entity \"a_graycounter_4lc\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|a_graycounter_4lc:wrptr_g1p\"" {  } { { "db/dcfifo_3hm1.tdf" "wrptr_g1p" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847869762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ev61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ev61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ev61 " "Found entity 1: altsyncram_ev61" {  } { { "db/altsyncram_ev61.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_ev61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847869865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847869865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ev61 fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram " "Elaborating entity \"altsyncram_ev61\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\"" {  } { { "db/dcfifo_3hm1.tdf" "fifo_ram" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847869884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847869951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847869951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|dffpipe_0f9:rs_brp " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|dffpipe_0f9:rs_brp\"" {  } { { "db/dcfifo_3hm1.tdf" "rs_brp" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847869970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/alt_synch_pipe_gpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847870071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847870071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\"" {  } { { "db/dcfifo_3hm1.tdf" "rs_dgwp" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847870089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4f9 " "Found entity 1: dffpipe_4f9" {  } { { "db/dffpipe_4f9.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dffpipe_4f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847870153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847870153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4f9 fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_4f9:dffpipe12 " "Elaborating entity \"dffpipe_4f9\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_4f9:dffpipe12\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe12" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/alt_synch_pipe_gpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847870181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/alt_synch_pipe_hpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847870305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847870305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\"" {  } { { "db/dcfifo_3hm1.tdf" "ws_dgrp" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847870324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5f9 " "Found entity 1: dffpipe_5f9" {  } { { "db/dffpipe_5f9.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dffpipe_5f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847870388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847870388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5f9 fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_5f9:dffpipe15 " "Elaborating entity \"dffpipe_5f9\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_5f9:dffpipe15\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe15" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/alt_synch_pipe_hpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847870416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d66 " "Found entity 1: cmpr_d66" {  } { { "db/cmpr_d66.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cmpr_d66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847870521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847870521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d66 fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|cmpr_d66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_d66\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|cmpr_d66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3hm1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847870541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847870641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847870641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|cmpr_c66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_c66\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|cmpr_c66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_3hm1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847870663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q76 " "Found entity 1: cmpr_q76" {  } { { "db/cmpr_q76.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cmpr_q76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847870830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847870830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q76 fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|cmpr_q76:rdfull_eq_comp " "Elaborating entity \"cmpr_q76\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|cmpr_q76:rdfull_eq_comp\"" {  } { { "db/dcfifo_3hm1.tdf" "rdfull_eq_comp" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847870852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847871075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847871075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3hm1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 108 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847871094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wait_time_threshold wait_time_threshold:m_wait_time_threshold " "Elaborating entity \"wait_time_threshold\" for hierarchy \"wait_time_threshold:m_wait_time_threshold\"" {  } { { "src/nios2_SG_DMA_test.v" "m_wait_time_threshold" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847871216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "wait_time_threshold/synthesis/wait_time_threshold.v" "in_system_sources_probes_0" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/wait_time_threshold/synthesis/wait_time_threshold.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847871232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "wait_time_threshold/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/wait_time_threshold/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847871305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "wait_time_threshold/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/wait_time_threshold/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847871322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847871322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847871322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847871322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847871322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847871322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847871322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847871322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847871322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 8 " "Parameter \"source_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847871322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 40 " "Parameter \"source_initial_value\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847871322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847871322 ""}  } { { "wait_time_threshold/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/wait_time_threshold/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847871322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847871472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847871748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847871900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847871939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"wait_time_threshold:m_wait_time_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847872177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_2_pcs_tx_interface fifo_2_pcs_tx_interface:m_fifo_2_pcs_tx_interface " "Elaborating entity \"fifo_2_pcs_tx_interface\" for hierarchy \"fifo_2_pcs_tx_interface:m_fifo_2_pcs_tx_interface\"" {  } { { "src/nios2_SG_DMA_test.v" "m_fifo_2_pcs_tx_interface" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847872281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 fifo_2_pcs_tx_interface.v(62) " "Verilog HDL assignment warning at fifo_2_pcs_tx_interface.v(62): truncated value with size 12 to match size of target (10)" {  } { { "src/fifo_2_pcs_tx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/fifo_2_pcs_tx_interface.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570847872282 "|nios2_SG_DMA_test|fifo_2_pcs_tx_interface:m_fifo_2_pcs_tx_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 fifo_2_pcs_tx_interface.v(156) " "Verilog HDL assignment warning at fifo_2_pcs_tx_interface.v(156): truncated value with size 32 to match size of target (15)" {  } { { "src/fifo_2_pcs_tx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/fifo_2_pcs_tx_interface.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570847872284 "|nios2_SG_DMA_test|fifo_2_pcs_tx_interface:m_fifo_2_pcs_tx_interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ari_be fifo_2_pcs_tx_interface.v(41) " "Output port \"o_ari_be\" at fifo_2_pcs_tx_interface.v(41) has no driver" {  } { { "src/fifo_2_pcs_tx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/fifo_2_pcs_tx_interface.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570847872285 "|nios2_SG_DMA_test|fifo_2_pcs_tx_interface:m_fifo_2_pcs_tx_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rx fifo_rx:fifo_rx_inst " "Elaborating entity \"fifo_rx\" for hierarchy \"fifo_rx:fifo_rx_inst\"" {  } { { "src/nios2_SG_DMA_test.v" "fifo_rx_inst" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847872334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo_rx.v" "dcfifo_mixed_widths_component" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_rx.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847872934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo_rx.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_rx.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847872951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847872951 ""}  } { { "fifo_rx.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/fifo_rx.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847872951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_1hm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_1hm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_1hm1 " "Found entity 1: dcfifo_1hm1" {  } { { "db/dcfifo_1hm1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_1hm1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847873075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847873075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_1hm1 fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated " "Elaborating entity \"dcfifo_1hm1\" for hierarchy \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847873228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847873454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847873454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_1hm1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_1hm1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847873481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847873643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847873643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_1hm1.tdf" "rdptr_g1p" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_1hm1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847873665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847873784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847873784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_1hm1.tdf" "wrptr_g1p" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_1hm1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847873804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cv61 " "Found entity 1: altsyncram_cv61" {  } { { "db/altsyncram_cv61.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_cv61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847873923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847873923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cv61 fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|altsyncram_cv61:fifo_ram " "Elaborating entity \"altsyncram_cv61\" for hierarchy \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|altsyncram_cv61:fifo_ram\"" {  } { { "db/dcfifo_1hm1.tdf" "fifo_ram" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_1hm1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847873946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847874024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847874024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_1hm1.tdf" "rs_brp" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_1hm1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847874047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ipl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ipl " "Found entity 1: alt_synch_pipe_ipl" {  } { { "db/alt_synch_pipe_ipl.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/alt_synch_pipe_ipl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847874155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847874155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ipl fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|alt_synch_pipe_ipl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ipl\" for hierarchy \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|alt_synch_pipe_ipl:rs_dgwp\"" {  } { { "db/dcfifo_1hm1.tdf" "rs_dgwp" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_1hm1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847874178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_6f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_6f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_6f9 " "Found entity 1: dffpipe_6f9" {  } { { "db/dffpipe_6f9.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dffpipe_6f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847874244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847874244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_6f9 fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|alt_synch_pipe_ipl:rs_dgwp\|dffpipe_6f9:dffpipe12 " "Elaborating entity \"dffpipe_6f9\" for hierarchy \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|alt_synch_pipe_ipl:rs_dgwp\|dffpipe_6f9:dffpipe12\"" {  } { { "db/alt_synch_pipe_ipl.tdf" "dffpipe12" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/alt_synch_pipe_ipl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847874277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jpl " "Found entity 1: alt_synch_pipe_jpl" {  } { { "db/alt_synch_pipe_jpl.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/alt_synch_pipe_jpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847874356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847874356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jpl fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|alt_synch_pipe_jpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jpl\" for hierarchy \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|alt_synch_pipe_jpl:ws_dgrp\"" {  } { { "db/dcfifo_1hm1.tdf" "ws_dgrp" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_1hm1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847874382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_7f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_7f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_7f9 " "Found entity 1: dffpipe_7f9" {  } { { "db/dffpipe_7f9.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dffpipe_7f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847874453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847874453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_7f9 fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|alt_synch_pipe_jpl:ws_dgrp\|dffpipe_7f9:dffpipe15 " "Elaborating entity \"dffpipe_7f9\" for hierarchy \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|alt_synch_pipe_jpl:ws_dgrp\|dffpipe_7f9:dffpipe15\"" {  } { { "db/alt_synch_pipe_jpl.tdf" "dffpipe15" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/alt_synch_pipe_jpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847874485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cmpr_p76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847874594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847874594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_1hm1.tdf" "rdempty_eq_comp" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_1hm1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847874618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCS_TOP PCS_TOP:m_PCS_TOP " "Elaborating entity \"PCS_TOP\" for hierarchy \"PCS_TOP:m_PCS_TOP\"" {  } { { "src/nios2_SG_DMA_test.v" "m_PCS_TOP" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847874756 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_gclk_sel pcs_top.v(650) " "Verilog HDL or VHDL warning at pcs_top.v(650): object \"o_gclk_sel\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 650 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874756 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_csr_mci_addr pcs_top.v(249) " "Verilog HDL warning at pcs_top.v(249): object c_csr_mci_addr used but never assigned" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 249 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_csr_mci_wdata pcs_top.v(250) " "Verilog HDL warning at pcs_top.v(250): object c_csr_mci_wdata used but never assigned" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 250 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_csr_mci_val pcs_top.v(251) " "Verilog HDL warning at pcs_top.v(251): object c_csr_mci_val used but never assigned" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 251 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_csr_mci_rdwn pcs_top.v(252) " "Verilog HDL warning at pcs_top.v(252): object c_csr_mci_rdwn used but never assigned" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 252 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_csr_mci_be pcs_top.v(253) " "Verilog HDL warning at pcs_top.v(253): object c_csr_mci_be used but never assigned" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 253 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_csr_mci_ack pcs_top.v(254) " "Verilog HDL or VHDL warning at pcs_top.v(254): object \"c_csr_mci_ack\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_csr_mci_intr pcs_top.v(255) " "Verilog HDL or VHDL warning at pcs_top.v(255): object \"c_csr_mci_intr\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_csr_mci_rdata pcs_top.v(256) " "Verilog HDL or VHDL warning at pcs_top.v(256): object \"c_csr_mci_rdata\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_mac_mci_val pcs_top.v(259) " "Verilog HDL or VHDL warning at pcs_top.v(259): object \"c_mac_mci_val\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_mac_mci_addr pcs_top.v(260) " "Verilog HDL or VHDL warning at pcs_top.v(260): object \"c_mac_mci_addr\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_mac_mci_rdwrn pcs_top.v(261) " "Verilog HDL or VHDL warning at pcs_top.v(261): object \"c_mac_mci_rdwrn\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_mac_mci_wdata pcs_top.v(262) " "Verilog HDL or VHDL warning at pcs_top.v(262): object \"c_mac_mci_wdata\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_mac_mci_be pcs_top.v(263) " "Verilog HDL or VHDL warning at pcs_top.v(263): object \"c_mac_mci_be\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_mac_mci_ack pcs_top.v(264) " "Verilog HDL warning at pcs_top.v(264): object c_mac_mci_ack used but never assigned" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 264 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570847874758 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_mac_mci_rdata pcs_top.v(265) " "Verilog HDL warning at pcs_top.v(265): object c_mac_mci_rdata used but never assigned" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 265 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570847874759 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_mac_mci_intr pcs_top.v(266) " "Verilog HDL warning at pcs_top.v(266): object c_mac_mci_intr used but never assigned" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 266 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570847874759 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_msc_mci_val pcs_top.v(268) " "Verilog HDL warning at pcs_top.v(268): object c_msc_mci_val used but never assigned" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 268 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570847874759 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_msc_mci_addr pcs_top.v(269) " "Verilog HDL warning at pcs_top.v(269): object c_msc_mci_addr used but never assigned" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 269 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570847874759 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_msc_mci_rdwrn pcs_top.v(270) " "Verilog HDL warning at pcs_top.v(270): object c_msc_mci_rdwrn used but never assigned" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 270 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570847874759 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_msc_mci_wdata pcs_top.v(271) " "Verilog HDL warning at pcs_top.v(271): object c_msc_mci_wdata used but never assigned" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 271 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570847874759 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_msc_mci_be pcs_top.v(272) " "Verilog HDL warning at pcs_top.v(272): object c_msc_mci_be used but never assigned" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 272 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570847874759 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_msc_mci_ack pcs_top.v(273) " "Verilog HDL or VHDL warning at pcs_top.v(273): object \"c_msc_mci_ack\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874759 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_msc_mci_rdata pcs_top.v(274) " "Verilog HDL or VHDL warning at pcs_top.v(274): object \"c_msc_mci_rdata\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874759 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_TOP PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top " "Elaborating entity \"TX_TOP\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\"" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "m_tx_top" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847874792 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_tx_pre_rs_sof_d1 tx_top.v(78) " "Verilog HDL or VHDL warning at tx_top.v(78): object \"c_tx_pre_rs_sof_d1\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874793 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_tx_pre_rs_eop_d1 tx_top.v(79) " "Verilog HDL or VHDL warning at tx_top.v(79): object \"c_tx_pre_rs_eop_d1\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874793 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_tx_pre_rs_rs_check_symbol_16 tx_top.v(128) " "Verilog HDL or VHDL warning at tx_top.v(128): object \"c_tx_pre_rs_rs_check_symbol_16\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847874793 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_INTERFACE PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|TX_INTERFACE:m_tx_interface " "Elaborating entity \"TX_INTERFACE\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|TX_INTERFACE:m_tx_interface\"" {  } { { "src/trunk_MII_eth/rtl/tx/tx_top.v" "m_tx_interface" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847874825 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_interface.v(257) " "Verilog HDL Case Statement information at tx_interface.v(257): all case item expressions in this case statement are onehot" {  } { { "src/trunk_MII_eth/rtl/tx/tx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_interface.v" 257 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1570847874828 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|TX_INTERFACE:m_tx_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS_ENC_LANE_QUATUS PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc " "Elaborating entity \"RS_ENC_LANE_QUATUS\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\"" {  } { { "src/trunk_MII_eth/rtl/tx/tx_top.v" "RS_ENC_LANE\[0\].m_tx_rs_enc" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847874874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_enc_top_atl PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst " "Elaborating entity \"auk_rs_enc_top_atl\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\"" {  } { { "RS_ENC_LANE_QUATUS.v" "auk_rs_enc_top_atl_inst" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/RS_ENC_LANE_QUATUS.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847874944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:1:cmul " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:1:cmul\"" {  } { { "reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" "\\ifg_std:g4:1:cmul" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847875317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:2:cmul " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:2:cmul\"" {  } { { "reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" "\\ifg_std:g4:2:cmul" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847875433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:3:cmul " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:3:cmul\"" {  } { { "reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" "\\ifg_std:g4:3:cmul" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847875500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:4:cmul " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:4:cmul\"" {  } { { "reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" "\\ifg_std:g4:4:cmul" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847875561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:5:cmul " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:5:cmul\"" {  } { { "reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" "\\ifg_std:g4:5:cmul" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847875646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:6:cmul " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:6:cmul\"" {  } { { "reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" "\\ifg_std:g4:6:cmul" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847875745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:7:cmul " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:g4:7:cmul\"" {  } { { "reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" "\\ifg_std:g4:7:cmul" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847875828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:cmuln " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|auk_rs_gfmul_cnt:\\ifg_std:cmuln\"" {  } { { "reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" "\\ifg_std:cmuln" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847875896 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reed_solomon-library/rs_dspip_avalon_streaming_sink_checker.vhd 2 1 " "Using design file reed_solomon-library/rs_dspip_avalon_streaming_sink_checker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_dspip_avalon_streaming_sink_checker-rtl " "Found design unit 1: rs_dspip_avalon_streaming_sink_checker-rtl" {  } { { "rs_dspip_avalon_streaming_sink_checker.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/rs_dspip_avalon_streaming_sink_checker.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847875970 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs_dspip_avalon_streaming_sink_checker " "Found entity 1: rs_dspip_avalon_streaming_sink_checker" {  } { { "rs_dspip_avalon_streaming_sink_checker.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/rs_dspip_avalon_streaming_sink_checker.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847875970 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570847875970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_dspip_avalon_streaming_sink_checker PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker " "Elaborating entity \"rs_dspip_avalon_streaming_sink_checker\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|RS_ENC_LANE_QUATUS:RS_ENC_LANE\[0\].m_tx_rs_enc\|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst\|rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker\"" {  } { { "reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" "avalon_sink_checker" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847875985 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sink_next_state rs_dspip_avalon_streaming_sink_checker.vhd(92) " "VHDL Process Statement warning at rs_dspip_avalon_streaming_sink_checker.vhd(92): inferring latch(es) for signal or variable \"sink_next_state\", which holds its previous value in one or more paths through the process" {  } { { "rs_dspip_avalon_streaming_sink_checker.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/rs_dspip_avalon_streaming_sink_checker.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570847875986 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "packet_error rs_dspip_avalon_streaming_sink_checker.vhd(92) " "VHDL Process Statement warning at rs_dspip_avalon_streaming_sink_checker.vhd(92): inferring latch(es) for signal or variable \"packet_error\", which holds its previous value in one or more paths through the process" {  } { { "rs_dspip_avalon_streaming_sink_checker.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/rs_dspip_avalon_streaming_sink_checker.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570847875987 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packet_error.ue_valid rs_dspip_avalon_streaming_sink_checker.vhd(92) " "Inferred latch for \"packet_error.ue_valid\" at rs_dspip_avalon_streaming_sink_checker.vhd(92)" {  } { { "rs_dspip_avalon_streaming_sink_checker.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/rs_dspip_avalon_streaming_sink_checker.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847875987 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packet_error.miss_eop rs_dspip_avalon_streaming_sink_checker.vhd(92) " "Inferred latch for \"packet_error.miss_eop\" at rs_dspip_avalon_streaming_sink_checker.vhd(92)" {  } { { "rs_dspip_avalon_streaming_sink_checker.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/rs_dspip_avalon_streaming_sink_checker.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847875988 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packet_error.miss_sop rs_dspip_avalon_streaming_sink_checker.vhd(92) " "Inferred latch for \"packet_error.miss_sop\" at rs_dspip_avalon_streaming_sink_checker.vhd(92)" {  } { { "rs_dspip_avalon_streaming_sink_checker.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/rs_dspip_avalon_streaming_sink_checker.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847875988 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packet_error.no_error rs_dspip_avalon_streaming_sink_checker.vhd(92) " "Inferred latch for \"packet_error.no_error\" at rs_dspip_avalon_streaming_sink_checker.vhd(92)" {  } { { "rs_dspip_avalon_streaming_sink_checker.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/rs_dspip_avalon_streaming_sink_checker.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847875988 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_next_state.st_err rs_dspip_avalon_streaming_sink_checker.vhd(92) " "Inferred latch for \"sink_next_state.st_err\" at rs_dspip_avalon_streaming_sink_checker.vhd(92)" {  } { { "rs_dspip_avalon_streaming_sink_checker.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/rs_dspip_avalon_streaming_sink_checker.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847875988 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_next_state.run rs_dspip_avalon_streaming_sink_checker.vhd(92) " "Inferred latch for \"sink_next_state.run\" at rs_dspip_avalon_streaming_sink_checker.vhd(92)" {  } { { "rs_dspip_avalon_streaming_sink_checker.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/rs_dspip_avalon_streaming_sink_checker.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847875988 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sink_next_state.start rs_dspip_avalon_streaming_sink_checker.vhd(92) " "Inferred latch for \"sink_next_state.start\" at rs_dspip_avalon_streaming_sink_checker.vhd(92)" {  } { { "rs_dspip_avalon_streaming_sink_checker.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/rs_dspip_avalon_streaming_sink_checker.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847875988 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|RS_ENC_LANE_QUATUS:RS_ENC_LANE[0].m_tx_rs_enc|auk_rs_enc_top_atl:auk_rs_enc_top_atl_inst|rs_dspip_avalon_streaming_sink_checker:avalon_sink_checker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "man_code PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst " "Elaborating entity \"man_code\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\"" {  } { { "src/trunk_MII_eth/rtl/tx/tx_top.v" "man_code_inst" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847876028 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset man_code.vhd(64) " "VHDL Process Statement warning at man_code.vhd(64): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/man_code.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/man_code.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570847876029 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|TX_TOP:m_tx_top|man_code:man_code_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_synheader_p PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|add_synheader_p:add_synheader_p " "Elaborating entity \"add_synheader_p\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|add_synheader_p:add_synheader_p\"" {  } { { "src/trunk_MII_eth/rtl/tx/tx_top.v" "add_synheader_p" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847876047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_p2s PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|data_p2s:data_p2s " "Elaborating entity \"data_p2s\" for hierarchy \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|data_p2s:data_p2s\"" {  } { { "src/trunk_MII_eth/rtl/tx/tx_top.v" "data_p2s" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847876076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_TOP PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top " "Elaborating entity \"RX_TOP\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\"" {  } { { "src/trunk_MII_eth/rtl/top/pcs_top.v" "m_rx_top" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847876105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_rbs_data rx_top.v(85) " "Verilog HDL or VHDL warning at rx_top.v(85): object \"c_rbs_data\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847876106 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_rbs_sof rx_top.v(86) " "Verilog HDL or VHDL warning at rx_top.v(86): object \"c_rbs_sof\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847876106 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_rbs_rs_data_symbol rx_top.v(87) " "Verilog HDL or VHDL warning at rx_top.v(87): object \"c_rbs_rs_data_symbol\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847876106 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_rbs_rs_check_symbol rx_top.v(88) " "Verilog HDL or VHDL warning at rx_top.v(88): object \"c_rbs_rs_check_symbol\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847876106 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parallel_en_out_d2 rx_top.v(276) " "Verilog HDL or VHDL warning at rx_top.v(276): object \"parallel_en_out_d2\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847876106 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parallel_sop_out_d2 rx_top.v(278) " "Verilog HDL or VHDL warning at rx_top.v(278): object \"parallel_sop_out_d2\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847876107 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parallel_data_out_d2 rx_top.v(280) " "Verilog HDL or VHDL warning at rx_top.v(280): object \"parallel_data_out_d2\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847876107 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_rs_quatus_rserr_1bit rx_top.v(326) " "Verilog HDL or VHDL warning at rx_top.v(326): object \"c_rs_quatus_rserr_1bit\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847876107 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rx_top.v(241) " "Verilog HDL assignment warning at rx_top.v(241): truncated value with size 32 to match size of target (8)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570847876107 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_vl_rx_0_rs_fail rx_top.v(60) " "Output port \"o_vl_rx_0_rs_fail\" at rx_top.v(60) has no driver" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570847876110 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_vl_rx_0_rs_err_found rx_top.v(61) " "Output port \"o_vl_rx_0_rs_err_found\" at rx_top.v(61) has no driver" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570847876110 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_vl_rx_0_rs_err_num rx_top.v(64) " "Output port \"o_vl_rx_0_rs_err_num\" at rx_top.v(64) has no driver" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570847876111 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "desyn PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn " "Elaborating entity \"desyn\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\"" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "desyn" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847876145 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset desyn.vhd(327) " "VHDL Process Statement warning at desyn.vhd(327): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570847876168 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset desyn.vhd(341) " "VHDL Process Statement warning at desyn.vhd(341): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570847876168 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|fir:matching_filter_inst " "Elaborating entity \"fir\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|fir:matching_filter_inst\"" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" "matching_filter_inst" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847876215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "product PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|fir:matching_filter_inst\|product:product_units\[0\].m_product " "Elaborating entity \"product\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|fir:matching_filter_inst\|product:product_units\[0\].m_product\"" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/fir.v" "product_units\[0\].m_product" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/fir.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847877559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_s2p PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p " "Elaborating entity \"data_s2p\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\"" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "data_s2p" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847878443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parallel_data_temp_d2 data_s2p.vhd(88) " "Verilog HDL or VHDL warning at data_s2p.vhd(88): object \"parallel_data_temp_d2\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847878444 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parallel_en_temp_d2 data_s2p.vhd(93) " "Verilog HDL or VHDL warning at data_s2p.vhd(93): object \"parallel_en_temp_d2\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847878444 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset data_s2p.vhd(268) " "VHDL Process Statement warning at data_s2p.vhd(268): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570847878454 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset data_s2p.vhd(283) " "VHDL Process Statement warning at data_s2p.vhd(283): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570847878454 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset data_s2p.vhd(298) " "VHDL Process Statement warning at data_s2p.vhd(298): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570847878455 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset data_s2p.vhd(316) " "VHDL Process Statement warning at data_s2p.vhd(316): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570847878455 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset data_s2p.vhd(331) " "VHDL Process Statement warning at data_s2p.vhd(331): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570847878455 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset data_s2p.vhd(346) " "VHDL Process Statement warning at data_s2p.vhd(346): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570847878455 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS_DE_LANE_QUATUS PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec " "Elaborating entity \"RS_DE_LANE_QUATUS\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\"" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "m_rx_rs_dec" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847878487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_dec_top_atl PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst " "Elaborating entity \"auk_rs_dec_top_atl\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\"" {  } { { "RS_DE_LANE_QUATUS.v" "auk_rs_dec_top_atl_inst" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/RS_DE_LANE_QUATUS.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847878548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_syn_atl PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn " "Elaborating entity \"auk_rs_syn_atl\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\"" {  } { { "reed_solomon-library/auk_rs_dec_top_atl_arc_rtl.vhd" "syn" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_dec_top_atl_arc_rtl.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847878678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:1:gf_mul1 " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:1:gf_mul1\"" {  } { { "reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:1:gf_mul1" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847878923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:2:gf_mul1 " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:2:gf_mul1\"" {  } { { "reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:2:gf_mul1" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847879008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:3:gf_mul1 " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:3:gf_mul1\"" {  } { { "reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:3:gf_mul1" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847879102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:4:gf_mul1 " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:4:gf_mul1\"" {  } { { "reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:4:gf_mul1" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847879295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:5:gf_mul1 " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:5:gf_mul1\"" {  } { { "reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:5:gf_mul1" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847879376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:6:gf_mul1 " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:6:gf_mul1\"" {  } { { "reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:6:gf_mul1" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847879478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:7:gf_mul1 " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:7:gf_mul1\"" {  } { { "reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:7:gf_mul1" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847879576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:8:gf_mul1 " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:8:gf_mul1\"" {  } { { "reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:8:gf_mul1" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847879686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "auk_rs_bms_atl PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key A:ful_rtl " "Elaborating entity \"auk_rs_bms_atl\" using architecture \"A:ful_rtl\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key\"" {  } { { "reed_solomon-library/auk_rs_dec_top_atl_arc_rtl.vhd" "\\key_full:key" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_dec_top_atl_arc_rtl.vhd" 276 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847879800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key\|auk_rs_gfmul:\\g13:1:gf_mul1 " "Elaborating entity \"auk_rs_gfmul\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key\|auk_rs_gfmul:\\g13:1:gf_mul1\"" {  } { { "reed_solomon-library/auk_rs_bms_atl_arc_ful_rtl.vhd" "\\g13:1:gf_mul1" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_bms_atl_arc_ful_rtl.vhd" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847880127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfdiv PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key\|auk_rs_gfdiv:gf_div1 " "Elaborating entity \"auk_rs_gfdiv\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key\|auk_rs_gfdiv:gf_div1\"" {  } { { "reed_solomon-library/auk_rs_bms_atl_arc_ful_rtl.vhd" "gf_div1" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_bms_atl_arc_ful_rtl.vhd" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847880456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom " "Elaborating entity \"altsyncram\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom\"" {  } { { "reed_solomon-library/auk_rs_gfdiv_arc_rtl.vhd" "rom" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_gfdiv_arc_rtl.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847880803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom " "Elaborated megafunction instantiation \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom\"" {  } { { "reed_solomon-library/auk_rs_gfdiv_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_gfdiv_arc_rtl.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847880824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom " "Instantiated megafunction \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIX " "Parameter \"intended_device_family\" = \"STRATIX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RS_DE_LANE_QUATUS_inv_8_285.hex " "Parameter \"init_file\" = \"RS_DE_LANE_QUATUS_inv_8_285.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847880824 ""}  } { { "reed_solomon-library/auk_rs_gfdiv_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_gfdiv_arc_rtl.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847880824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udq3 " "Found entity 1: altsyncram_udq3" {  } { { "db/altsyncram_udq3.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_udq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847880975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847880975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udq3 PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom\|altsyncram_udq3:auto_generated " "Elaborating entity \"altsyncram_udq3\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_full:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom\|altsyncram_udq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847880991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_chn_atl PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr " "Elaborating entity \"auk_rs_chn_atl\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\"" {  } { { "reed_solomon-library/auk_rs_dec_top_atl_arc_rtl.vhd" "chnr" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_dec_top_atl_arc_rtl.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847881387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:1:gf_mul2 " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:1:gf_mul2\"" {  } { { "reed_solomon-library/auk_rs_chn_atl_arc_rtl.vhd" "\\g5:1:gf_mul2" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_chn_atl_arc_rtl.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847881727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:2:gf_mul2 " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:2:gf_mul2\"" {  } { { "reed_solomon-library/auk_rs_chn_atl_arc_rtl.vhd" "\\g5:2:gf_mul2" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_chn_atl_arc_rtl.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847881796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:4:gf_mul2 " "Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:4:gf_mul2\"" {  } { { "reed_solomon-library/auk_rs_chn_atl_arc_rtl.vhd" "\\g5:4:gf_mul2" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_chn_atl_arc_rtl.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847881936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_mem_atl PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl " "Elaborating entity \"auk_rs_mem_atl\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\"" {  } { { "reed_solomon-library/auk_rs_dec_top_atl_arc_rtl.vhd" "mem_ctrl" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_dec_top_atl_arc_rtl.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847882626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_12 " "Elaborating entity \"altsyncram\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_12\"" {  } { { "reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" "RAM_DP_12" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847882930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_12 " "Elaborated megafunction instantiation \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_12\"" {  } { { "reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" 1094 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847882962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_12 " "Instantiated megafunction \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b UNUSED " "Parameter \"indata_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b UNUSED " "Parameter \"indata_reg_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a UNUSED " "Parameter \"outdata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b UNUSED " "Parameter \"outdata_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNUSED " "Parameter \"outdata_reg_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b UNUSED " "Parameter \"rdcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b UNUSED " "Parameter \"rdcontrol_reg_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b UNUSED " "Parameter \"wrcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b UNUSED " "Parameter \"wrcontrol_wraddress_reg_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847882963 ""}  } { { "reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" 1094 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847882963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mj43.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mj43.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mj43 " "Found entity 1: altsyncram_mj43" {  } { { "db/altsyncram_mj43.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_mj43.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847883253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847883253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mj43 PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_12\|altsyncram_mj43:auto_generated " "Elaborating entity \"altsyncram_mj43\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_12\|altsyncram_mj43:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847883284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_err_value " "Elaborating entity \"altsyncram\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_err_value\"" {  } { { "reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" "RAM_DP_err_value" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847883606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_err_value " "Elaborated megafunction instantiation \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_err_value\"" {  } { { "reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" 1140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847883635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_err_value " "Instantiated megafunction \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_err_value\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b UNUSED " "Parameter \"indata_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b UNUSED " "Parameter \"indata_reg_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a UNUSED " "Parameter \"outdata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b UNUSED " "Parameter \"outdata_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNUSED " "Parameter \"outdata_reg_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b UNUSED " "Parameter \"rdcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b UNUSED " "Parameter \"rdcontrol_reg_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b UNUSED " "Parameter \"wrcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b UNUSED " "Parameter \"wrcontrol_wraddress_reg_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847883636 ""}  } { { "reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" 1140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847883636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4p43.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4p43.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4p43 " "Found entity 1: altsyncram_4p43" {  } { { "db/altsyncram_4p43.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_4p43.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847883981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847883981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4p43 PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_err_value\|altsyncram_4p43:auto_generated " "Elaborating entity \"altsyncram_4p43\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RS_DE_LANE_QUATUS:m_rx_rs_dec\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_err_value\|altsyncram_4p43:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remove_chec_symbol PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|remove_chec_symbol:m_remove_chec_symbol " "Elaborating entity \"remove_chec_symbol\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|remove_chec_symbol:m_remove_chec_symbol\"" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "m_remove_chec_symbol" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_INTERFACE PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface " "Elaborating entity \"RX_INTERFACE\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\"" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "m_rx_interface" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884387 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_rx_fifo_oflow rx_interface.v(259) " "Verilog HDL or VHDL warning at rx_interface.v(259): object \"c_rx_fifo_oflow\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847884388 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_ati_fifo_uflow rx_interface.v(260) " "Verilog HDL or VHDL warning at rx_interface.v(260): object \"c_ati_fifo_uflow\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847884388 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_rx_data_x1 rx_interface.v(33) " "Verilog HDL or VHDL warning at rx_interface.v(33): object \"r_rx_data_x1\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847884389 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_rx_data_valid_x1 rx_interface.v(34) " "Verilog HDL or VHDL warning at rx_interface.v(34): object \"r_rx_data_valid_x1\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847884389 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_rx_sof_x1 rx_interface.v(35) " "Verilog HDL or VHDL warning at rx_interface.v(35): object \"r_rx_sof_x1\" assigned a value but never read" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570847884389 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_ati_data rx_interface.v(339) " "Verilog HDL Always Construct warning at rx_interface.v(339): inferring latch(es) for variable \"r_ati_data\", which holds its previous value in one or more paths through the always construct" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570847884395 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[8\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[8\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884401 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[9\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[9\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884401 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[10\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[10\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884401 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[11\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[11\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884401 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[12\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[12\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884401 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[13\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[13\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884402 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[14\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[14\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884402 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[15\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[15\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884402 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[16\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[16\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884402 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[17\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[17\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884402 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[18\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[18\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884402 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[19\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[19\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884402 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[20\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[20\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884403 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[21\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[21\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884403 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[22\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[22\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884403 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[23\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[23\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884403 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[24\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[24\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884403 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[25\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[25\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884403 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[26\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[26\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884403 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[27\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[27\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884404 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[28\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[28\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884404 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[29\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[29\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884404 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[30\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[30\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884404 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ati_data\[31\] rx_interface.v(339) " "Inferred latch for \"r_ati_data\[31\]\" at rx_interface.v(339)" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 339 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847884404 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|RX_INTERFACE:m_rx_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASYNCFIFOGA PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo " "Elaborating entity \"ASYNCFIFOGA\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\"" {  } { { "src/trunk_MII_eth/rtl/rx/rx_interface.v" "m_asyncfifo" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_interface.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_r2w_ga PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|sync_r2w_ga:sync_r2w " "Elaborating entity \"sync_r2w_ga\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|sync_r2w_ga:sync_r2w\"" {  } { { "src/trunk_MII_eth/rtl/pub/asyncfifoga.v" "sync_r2w" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/asyncfifoga.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_ PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|sync_r2w_ga:sync_r2w\|DFF_:rptr_sync " "Elaborating entity \"DFF_\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|sync_r2w_ga:sync_r2w\|DFF_:rptr_sync\"" {  } { { "src/trunk_MII_eth/rtl/pub/asyncfifoga.v" "rptr_sync" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/asyncfifoga.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_w2r_ga PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|sync_w2r_ga:sync_w2r " "Elaborating entity \"sync_w2r_ga\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|sync_w2r_ga:sync_w2r\"" {  } { { "src/trunk_MII_eth/rtl/pub/asyncfifoga.v" "sync_w2r" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/asyncfifoga.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifomem_ga PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|fifomem_ga:fifomem " "Elaborating entity \"fifomem_ga\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|fifomem_ga:fifomem\"" {  } { { "src/trunk_MII_eth/rtl/pub/asyncfifoga.v" "fifomem" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/asyncfifoga.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rptr_empty_ga PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|rptr_empty_ga:rptr_empty " "Elaborating entity \"rptr_empty_ga\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|rptr_empty_ga:rptr_empty\"" {  } { { "src/trunk_MII_eth/rtl/pub/asyncfifoga.v" "rptr_empty" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/asyncfifoga.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wptr_full_ga PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full " "Elaborating entity \"wptr_full_ga\" for hierarchy \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\"" {  } { { "src/trunk_MII_eth/rtl/pub/asyncfifoga.v" "wptr_full" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/pub/asyncfifoga.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps_avalon_tx_2_tx_interface ps_avalon_tx_2_tx_interface:m_ps_avalon_tx_2_tx_interface " "Elaborating entity \"ps_avalon_tx_2_tx_interface\" for hierarchy \"ps_avalon_tx_2_tx_interface:m_ps_avalon_tx_2_tx_interface\"" {  } { { "src/nios2_SG_DMA_test.v" "m_ps_avalon_tx_2_tx_interface" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_eof_regen frame_eof_regen:m_frame_eof_regen " "Elaborating entity \"frame_eof_regen\" for hierarchy \"frame_eof_regen:m_frame_eof_regen\"" {  } { { "src/nios2_SG_DMA_test.v" "m_frame_eof_regen" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syn_threshold syn_threshold:m_syn_threshold " "Elaborating entity \"syn_threshold\" for hierarchy \"syn_threshold:m_syn_threshold\"" {  } { { "src/nios2_SG_DMA_test.v" "m_syn_threshold" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top syn_threshold:m_syn_threshold\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"syn_threshold:m_syn_threshold\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/syn_threshold/syn_threshold.v" "in_system_sources_probes_0" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/syn_threshold/syn_threshold.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe syn_threshold:m_syn_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"syn_threshold:m_syn_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/syn_threshold/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/syn_threshold/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "syn_threshold:m_syn_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"syn_threshold:m_syn_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/syn_threshold/submodules/altsource_probe_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/syn_threshold/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "syn_threshold:m_syn_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"syn_threshold:m_syn_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847884846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847884846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847884846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847884846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847884846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847884846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847884846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847884846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 16 " "Parameter \"source_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847884846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 190 " "Parameter \"source_initial_value\" = \"190\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847884846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847884846 ""}  } { { "db/ip/syn_threshold/submodules/altsource_probe_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/syn_threshold/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847884846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body syn_threshold:m_syn_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"syn_threshold:m_syn_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl syn_threshold:m_syn_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"syn_threshold:m_syn_threshold\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847884961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manual_rst manual_rst:m_manual_rst " "Elaborating entity \"manual_rst\" for hierarchy \"manual_rst:m_manual_rst\"" {  } { { "src/nios2_SG_DMA_test.v" "m_manual_rst" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847885094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top manual_rst:m_manual_rst\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"manual_rst:m_manual_rst\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/manual_rst/manual_rst.v" "in_system_sources_probes_0" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/manual_rst/manual_rst.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847885133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe manual_rst:m_manual_rst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"manual_rst:m_manual_rst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/manual_rst/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/manual_rst/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847885171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "manual_rst:m_manual_rst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"manual_rst:m_manual_rst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/manual_rst/submodules/altsource_probe_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/manual_rst/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847885186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "manual_rst:m_manual_rst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"manual_rst:m_manual_rst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847885186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847885186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847885186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847885186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847885186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847885186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847885186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847885186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 4 " "Parameter \"source_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847885186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847885186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847885186 ""}  } { { "db/ip/manual_rst/submodules/altsource_probe_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/manual_rst/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847885186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body manual_rst:m_manual_rst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"manual_rst:m_manual_rst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847885266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl manual_rst:m_manual_rst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"manual_rst:m_manual_rst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847885323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "periodical_pulse_gen periodical_pulse_gen:m_periodical_rst_gen " "Elaborating entity \"periodical_pulse_gen\" for hierarchy \"periodical_pulse_gen:m_periodical_rst_gen\"" {  } { { "src/nios2_SG_DMA_test.v" "m_periodical_rst_gen" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847885447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen pulse_gen:m_turn_on_ir_led " "Elaborating entity \"pulse_gen\" for hierarchy \"pulse_gen:m_turn_on_ir_led\"" {  } { { "src/nios2_SG_DMA_test.v" "m_turn_on_ir_led" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847885486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen pulse_gen:m_turn_on_pac_gen " "Elaborating entity \"pulse_gen\" for hierarchy \"pulse_gen:m_turn_on_pac_gen\"" {  } { { "src/nios2_SG_DMA_test.v" "m_turn_on_pac_gen" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847885517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pat_gen_switchable pat_gen_switchable:m_pat_gen_switchable " "Elaborating entity \"pat_gen_switchable\" for hierarchy \"pat_gen_switchable:m_pat_gen_switchable\"" {  } { { "src/nios2_SG_DMA_test.v" "m_pat_gen_switchable" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847885552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pac_chek pac_chek:m_pac_chek " "Elaborating entity \"pac_chek\" for hierarchy \"pac_chek:m_pac_chek\"" {  } { { "src/nios2_SG_DMA_test.v" "m_pac_chek" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847885606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb24 " "Found entity 1: altsyncram_gb24" {  } { { "db/altsyncram_gb24.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_gb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847893467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847893467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847894398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847894398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847894852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847894852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bhi " "Found entity 1: cntr_bhi" {  } { { "db/cntr_bhi.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cntr_bhi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847895632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847895632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847895809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847895809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847896224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847896224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847897236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847897236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847897483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847897483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847897914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847897914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847898119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847898119 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847898729 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1570847898900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.10.12.10:38:27 Progress: Loading sld533d579c/alt_sld_fab_wrapper_hw.tcl " "2019.10.12.10:38:27 Progress: Loading sld533d579c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847907608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847915819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847916197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847930483 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847930676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847930887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847931117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847931125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847931126 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1570847931854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld533d579c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld533d579c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld533d579c/alt_sld_fab.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/sld533d579c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847932240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847932240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847932425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847932425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847932478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847932478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847932613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847932613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847932772 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847932772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847932772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847932918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847932918 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|fifomem_ga:fifomem\|mem_rtl_0 " "Inferred dual-clock RAM node \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|fifomem_ga:fifomem\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1570847937411 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|fifomem_ga:fifomem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|fifomem_ga:fifomem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|data_coded_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|data_coded_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|max_shiftreg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|max_shiftreg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570847940597 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847940597 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1570847940597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|fifomem_ga:fifomem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|fifomem_ga:fifomem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847940653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|fifomem_ga:fifomem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|fifomem_ga:fifomem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847940653 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847940653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8tc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8tc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8tc1 " "Found entity 1: altsyncram_8tc1" {  } { { "db/altsyncram_8tc1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_8tc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847940834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847940834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0 " "Elaborated megafunction instantiation \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847941288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0 " "Instantiated megafunction \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847941288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847941288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847941288 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847941288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_hkm " "Found entity 1: shift_taps_hkm" {  } { { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847941447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847941447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22b1 " "Found entity 1: altsyncram_22b1" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847941609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847941609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cntr_7pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847941770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847941770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8h " "Found entity 1: cntr_u8h" {  } { { "db/cntr_u8h.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cntr_u8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847941927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847941927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0 " "Elaborated megafunction instantiation \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847942108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0 " "Instantiated megafunction \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847942108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847942108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847942108 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847942108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_akm " "Found entity 1: shift_taps_akm" {  } { { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847942251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847942251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p861 " "Found entity 1: altsyncram_p861" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847942388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847942388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847942540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847942540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847942686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847942686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847942830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847942830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/cntr_p8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847942986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847942986 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TO_LCELLS_TOP_MSG" "2 " "Converted the following 2 logical RAM block slices to logic cells" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP_TO_LCELLS" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ALTSYNCRAM " "Converted the following logical RAM block \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ALTSYNCRAM\" slices to logic cells" { { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a6 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a6\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 219 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a12 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a12\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 399 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a14 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a14\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 459 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a4 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a4\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 159 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a9 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a9\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 309 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a3 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a3\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 129 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a11 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a11\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 369 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a1 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a1\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 69 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a7 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a7\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 249 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a13 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a13\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 429 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a15 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a15\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 489 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a5 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a5\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 189 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a8 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a8\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 279 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a2 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a2\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 99 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a10 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a10\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 339 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a0 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|ram_block5a0\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 39 2 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/tx/tx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/tx/tx_top.v" 214 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 568 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""}  } {  } 0 270022 "Converted the following logical RAM block \"%1!s!\" slices to logic cells" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP_TO_LCELLS" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ALTSYNCRAM " "Converted the following logical RAM block \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ALTSYNCRAM\" slices to logic cells" { { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a0 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a0\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 41 2 0 } } { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 237 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 632 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a1 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a1\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 71 2 0 } } { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 237 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 632 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a2 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a2\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 101 2 0 } } { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 237 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 632 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a3 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a3\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 131 2 0 } } { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 237 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 632 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a4 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a4\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 161 2 0 } } { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 237 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 632 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a5 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a5\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 191 2 0 } } { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 237 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 632 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a6 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a6\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 221 2 0 } } { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 237 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 632 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a7 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a7\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 251 2 0 } } { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 237 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 632 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a8 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a8\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 281 2 0 } } { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 237 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 632 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a9 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a9\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 311 2 0 } } { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 237 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 632 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a10 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a10\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 341 2 0 } } { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 237 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 632 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""} { "Info" "IBAL_BAL_RAM_SLICE" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a11 " "RAM block slice \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a11\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 371 2 0 } } { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 237 0 0 } } { "src/trunk_MII_eth/rtl/top/pcs_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/top/pcs_top.v" 632 0 0 } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 264 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847943614 ""}  } {  } 0 270022 "Converted the following logical RAM block \"%1!s!\" slices to logic cells" 0 0 "Design Software" 0 -1 1570847943614 ""}  } {  } 0 270023 "Converted the following %1!d! logical RAM block slices to logic cells" 0 0 "Analysis & Synthesis" 0 -1 1570847943614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|altsyncram:ram_block5a0 " "Elaborated megafunction instantiation \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|altsyncram:ram_block5a0\"" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847943690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|altsyncram:ram_block5a0 " "Instantiated megafunction \"PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|altsyncram_22b1:altsyncram2\|altsyncram:ram_block5a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B CLEAR0 " "Parameter \"OUTDATA_ACLR_B\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 4 " "Parameter \"MAXIMUM_DEPTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B NORMAL " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES ON " "Parameter \"IMPLEMENT_IN_LES\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847943690 ""}  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_22b1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847943690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meh3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_meh3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meh3 " "Found entity 1: altsyncram_meh3" {  } { { "db/altsyncram_meh3.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_meh3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847943841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847943841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847944009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847944009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847944186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847944186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|altsyncram:ram_block7a0 " "Elaborated megafunction instantiation \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|altsyncram:ram_block7a0\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 41 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847944328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|altsyncram:ram_block7a0 " "Instantiated megafunction \"PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|altshift_taps:max_shiftreg_rtl_0\|shift_taps_akm:auto_generated\|altsyncram_p861:altsyncram4\|altsyncram:ram_block7a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3 " "Parameter \"NUMWORDS_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3 " "Parameter \"NUMWORDS_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B CLEAR0 " "Parameter \"OUTDATA_ACLR_B\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 3 " "Parameter \"MAXIMUM_DEPTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B NORMAL " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES ON " "Parameter \"IMPLEMENT_IN_LES\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570847944329 ""}  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_p861.tdf" 41 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570847944329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_05i3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_05i3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_05i3 " "Found entity 1: altsyncram_05i3" {  } { { "db/altsyncram_05i3.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/altsyncram_05i3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847944499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847944499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847944674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847944674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nob " "Found entity 1: mux_nob" {  } { { "db/mux_nob.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/mux_nob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570847944848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847944848 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570847947313 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/UART.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/UART.v" 30 -1 0 } } { "db/dcfifo_3hm1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 70 2 0 } } { "db/dcfifo_3hm1.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/dcfifo_3hm1.tdf" 74 2 0 } } { "db/a_graycounter_877.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_graycounter_877.tdf" 32 2 0 } } { "src/UART.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/UART.v" 176 -1 0 } } { "src/trunk_MII_eth/rtl/manchester_sync/data_p2s.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_p2s.vhd" 93 -1 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_graycounter_4lc.tdf" 32 2 0 } } { "db/a_graycounter_877.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_graycounter_877.tdf" 48 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_graycounter_777.tdf" 32 2 0 } } { "src/UART.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/UART.v" 59 -1 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_graycounter_4lc.tdf" 48 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_graycounter_777.tdf" 47 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/a_graycounter_3lc.tdf" 47 2 0 } } { "src/UART.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/UART.v" 32 -1 0 } } { "src/trunk_MII_eth/rtl/manchester_sync/add_synheader_p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/add_synheader_p.vhd" 118 -1 0 } } { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 109 -1 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 38 2 0 } } { "src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" 314 -1 0 } } { "reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" 104 -1 0 } } { "src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" 242 -1 0 } } { "reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_enc_top_atl_arc_rtl.vhd" 268 -1 0 } } { "reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" 1005 -1 0 } } { "reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" 1411 -1 0 } } { "db/shift_taps_akm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_akm.tdf" 41 2 0 } } { "reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_mem_atl_arc_rtl.vhd" 812 -1 0 } } { "reed_solomon-library/auk_rs_bms_atl_arc_ful_rtl.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/reed_solomon-library/auk_rs_bms_atl_arc_ful_rtl.vhd" 547 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1570847947785 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1570847947787 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "arm_rx VCC " "Pin \"arm_rx\" is stuck at VCC" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570847951282 "|nios2_SG_DMA_test|arm_rx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570847951282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847951692 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "163 " "163 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570847953621 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1570847953892 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1570847953894 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847954450 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1570847955492 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1570847955492 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847955725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/output_files/nios2_SG_DMA_test.map.smsg " "Generated suppressed messages file C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/output_files/nios2_SG_DMA_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847956864 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 171 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 171 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1570847967545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570847967721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570847967721 ""}
{ "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_tx_frame_cnt " "Ignored Virtual Pin assignment to \"o_tx_frame_cnt\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1570847968164 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arm_tx " "No output dependent on input pin \"arm_tx\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847968681 "|nios2_SG_DMA_test|arm_tx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PB4 " "No output dependent on input pin \"PB4\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847968681 "|nios2_SG_DMA_test|PB4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PB3 " "No output dependent on input pin \"PB3\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847968681 "|nios2_SG_DMA_test|PB3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_LED1 " "No output dependent on input pin \"F_LED1\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847968681 "|nios2_SG_DMA_test|F_LED1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_LED2 " "No output dependent on input pin \"F_LED2\"" {  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570847968681 "|nios2_SG_DMA_test|F_LED2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570847968681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7243 " "Implemented 7243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570847968681 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570847968681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7091 " "Implemented 7091 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570847968681 ""} { "Info" "ICUT_CUT_TM_RAMS" "134 " "Implemented 134 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1570847968681 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1570847968681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570847968681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4970 " "Peak virtual memory: 4970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570847968839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:39:28 2019 " "Processing ended: Sat Oct 12 10:39:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570847968839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:55 " "Elapsed time: 00:02:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570847968839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:31 " "Total CPU time (on all processors): 00:03:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570847968839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570847968839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1570847971461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570847971470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 10:39:30 2019 " "Processing started: Sat Oct 12 10:39:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570847971470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1570847971470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nios2_SG_DMA_test -c nios2_SG_DMA_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nios2_SG_DMA_test -c nios2_SG_DMA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1570847971470 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1570847971758 ""}
{ "Info" "0" "" "Project  = nios2_SG_DMA_test" {  } {  } 0 0 "Project  = nios2_SG_DMA_test" 0 0 "Fitter" 0 0 1570847971759 ""}
{ "Info" "0" "" "Revision = nios2_SG_DMA_test" {  } {  } 0 0 "Revision = nios2_SG_DMA_test" 0 0 "Fitter" 0 0 1570847971760 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1570847972171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1570847972193 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios2_SG_DMA_test EP4CE22E22C8 " "Selected device EP4CE22E22C8 for design \"nios2_SG_DMA_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570847972323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570847972402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570847972402 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 120 0 0 " "Implementing clock multiplication of 1, clock division of 120, and phase shift of 0 degrees (0 ps) for clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1570847972521 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[1\] 1 960 0 0 " "Implementing clock multiplication of 1, clock division of 960, and phase shift of 0 degrees (0 ps) for clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1570847972521 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[2\] 4 15 0 0 " "Implementing clock multiplication of 4, clock division of 15, and phase shift of 0 degrees (0 ps) for clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1570847972521 ""}  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1570847972521 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570847972915 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570847973517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570847973517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570847973517 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1570847973517 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 18210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570847973554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 18212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570847973554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 18214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570847973554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 18216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570847973554 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1570847973554 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1570847973563 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1570847973965 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1hm1 " "Entity dcfifo_1hm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570847975408 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570847975408 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570847975408 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3hm1 " "Entity dcfifo_3hm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570847975408 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570847975408 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570847975408 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570847975408 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570847975408 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570847975408 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1570847975408 ""}
{ "Info" "ISTA_SDC_FOUND" "src/nios2_SG_DMA_test.sdc " "Reading SDC File: 'src/nios2_SG_DMA_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1570847975476 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 41.666 -waveform \{0.000 20.833\} -name i_sys_clk i_sys_clk " "create_clock -period 41.666 -waveform \{0.000 20.833\} -name i_sys_clk i_sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570847975483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 120 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 120 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570847975483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 960 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 960 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570847975483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 4 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 4 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570847975483 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1570847975483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1570847975484 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_clk_16d " "Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] s_clk_16d " "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] is being clocked by s_clk_16d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570847975518 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1570847975518 "|nios2_SG_DMA_test|s_clk_16d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[3\] PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[3\] is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570847975518 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1570847975518 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570847975519 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1570847975519 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1570847975598 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1570847975609 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570847975610 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570847975610 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570847975610 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666    i_sys_clk " "  41.666    i_sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570847975610 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "4999.920 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "4999.920 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570847975610 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "39999.360 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "39999.360 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570847975610 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 156.247 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " " 156.247 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570847975610 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1570847975610 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3) " "Automatically promoted node clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570847976385 ""}  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570847976385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_3) " "Automatically promoted node clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570847976385 ""}  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570847976385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_3) " "Automatically promoted node clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570847976385 ""}  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570847976385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk  " "Automatically promoted node PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570847976385 ""}  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 283 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 2953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570847976385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_clk_16d  " "Automatically promoted node s_clk_16d " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570847976385 ""}  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570847976385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570847976385 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 13020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570847976385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8  " "Automatically promoted node PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570847976385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Destination node PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 283 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 2953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570847976385 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570847976385 ""}  } { { "src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" 327 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 5199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570847976385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|r_quatus_rs_rst  " "Automatically promoted node PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|r_quatus_rs_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570847976386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|r_quatus_rs_rst~0 " "Destination node PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|r_quatus_rs_rst~0" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 352 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 8502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570847976386 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570847976386 ""}  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 352 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 5201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570847976386 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570847976386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 16038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570847976386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 16064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570847976386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 14007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570847976386 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570847976386 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 14941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570847976386 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570847976386 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 7568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570847976386 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~1  " "Automatically promoted node comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570847976386 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 7792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570847976386 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|dffe4  " "Automatically promoted node PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570847976386 ""}  } { { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570847976386 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570847977395 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570847977412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570847977413 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570847977444 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570847977474 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570847977504 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570847977504 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570847977522 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570847977901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1570847977916 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570847977916 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570847978499 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1570847978525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570847980196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570847983258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570847983354 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570847986095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570847986095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570847987413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1570847992107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570847992107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1570847992930 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1570847992930 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570847992930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570847992933 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.79 " "Total time spent on timing analysis during the Fitter is 2.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1570847993273 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570847993339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570847994382 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570847994387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570847995605 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570847997232 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1570847998088 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arm_tx 3.3-V LVCMOS 112 " "Pin arm_tx uses I/O standard 3.3-V LVCMOS at 112" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { arm_tx } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arm_tx" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570847998117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB4 3.3-V LVCMOS 80 " "Pin PB4 uses I/O standard 3.3-V LVCMOS at 80" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PB4 } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB4" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570847998117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB3 3.3-V LVCMOS 83 " "Pin PB3 uses I/O standard 3.3-V LVCMOS at 83" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PB3 } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB3" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570847998117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_LED1 3.3-V LVCMOS 76 " "Pin F_LED1 uses I/O standard 3.3-V LVCMOS at 76" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { F_LED1 } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_LED1" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570847998117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_LED2 3.3-V LVCMOS 77 " "Pin F_LED2 uses I/O standard 3.3-V LVCMOS at 77" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { F_LED2 } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_LED2" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570847998117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sys_clk 3.3-V LVCMOS 127 " "Pin i_sys_clk uses I/O standard 3.3-V LVCMOS at 127" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { i_sys_clk } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_sys_clk" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570847998117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVCMOS 98 " "Pin rx uses I/O standard 3.3-V LVCMOS at 98" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570847998117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vlc_rx 3.3-V LVCMOS 106 " "Pin vlc_rx uses I/O standard 3.3-V LVCMOS at 106" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { vlc_rx } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vlc_rx" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570847998117 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1570847998117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/output_files/nios2_SG_DMA_test.fit.smsg " "Generated suppressed messages file C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/output_files/nios2_SG_DMA_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570847998681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5390 " "Peak virtual memory: 5390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570848002863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:40:02 2019 " "Processing ended: Sat Oct 12 10:40:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570848002863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570848002863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570848002863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570848002863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1570848004603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570848004611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 10:40:04 2019 " "Processing started: Sat Oct 12 10:40:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570848004611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1570848004611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nios2_SG_DMA_test -c nios2_SG_DMA_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nios2_SG_DMA_test -c nios2_SG_DMA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1570848004612 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1570848009069 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1570848009107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570848009898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:40:09 2019 " "Processing ended: Sat Oct 12 10:40:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570848009898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570848009898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570848009898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1570848009898 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1570848010704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1570848011906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570848011914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 10:40:11 2019 " "Processing started: Sat Oct 12 10:40:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570848011914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1570848011914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nios2_SG_DMA_test -c nios2_SG_DMA_test " "Command: quartus_sta nios2_SG_DMA_test -c nios2_SG_DMA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1570848011914 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1570848012070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1570848014188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848014270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848014271 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1hm1 " "Entity dcfifo_1hm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848014979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848014979 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570848014979 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3hm1 " "Entity dcfifo_3hm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848014979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848014979 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570848014979 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848014979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848014979 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570848014979 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1570848014979 ""}
{ "Info" "ISTA_SDC_FOUND" "src/nios2_SG_DMA_test.sdc " "Reading SDC File: 'src/nios2_SG_DMA_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1570848015033 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 41.666 -waveform \{0.000 20.833\} -name i_sys_clk i_sys_clk " "create_clock -period 41.666 -waveform \{0.000 20.833\} -name i_sys_clk i_sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570848015037 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 120 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 120 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570848015037 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 960 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 960 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570848015037 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 4 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 4 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570848015037 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848015037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1570848015037 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_clk_16d " "Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] s_clk_16d " "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] is being clocked by s_clk_16d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848015072 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848015072 "|nios2_SG_DMA_test|s_clk_16d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[1\] PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[1\] is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848015072 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848015072 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848015072 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848015072 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848015106 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1570848015117 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1570848015142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 39.271 " "Worst-case setup slack is 39.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.271               0.000 altera_reserved_tck  " "   39.271               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  153.152               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  153.152               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2496.924               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2496.924               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "39994.638               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "39994.638               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848015264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.407 " "Worst-case hold slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.407               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 altera_reserved_tck  " "    0.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.454               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.502               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848015297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.955 " "Worst-case recovery slack is 95.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.955               0.000 altera_reserved_tck  " "   95.955               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4996.396               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4996.396               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848015315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.683 " "Worst-case removal slack is 1.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.683               0.000 altera_reserved_tck  " "    1.683               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.512               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.512               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848015331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 20.691 " "Worst-case minimum pulse width slack is 20.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.691               0.000 i_sys_clk  " "   20.691               0.000 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490               0.000 altera_reserved_tck  " "   49.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   77.810               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   77.810               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.647               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.647               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "19999.367               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "19999.367               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848015338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848015338 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848015539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848015539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848015539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.432 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.432" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848015539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.545 ns " "Worst Case Available Settling Time: 342.545 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848015539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848015539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848015539 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848015539 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848015539 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570848015553 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1570848015591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1570848016977 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_clk_16d " "Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] s_clk_16d " "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] is being clocked by s_clk_16d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848017386 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848017386 "|nios2_SG_DMA_test|s_clk_16d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[1\] PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[1\] is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848017386 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848017386 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848017386 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848017386 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848017394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 39.860 " "Worst-case setup slack is 39.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.860               0.000 altera_reserved_tck  " "   39.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  153.386               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  153.386               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2497.136               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2497.136               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "39994.907               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "39994.907               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848017461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.392 " "Worst-case hold slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.392               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.464               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848017481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.314 " "Worst-case recovery slack is 96.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.314               0.000 altera_reserved_tck  " "   96.314               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4996.586               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4996.586               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848017492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.524 " "Worst-case removal slack is 1.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.524               0.000 altera_reserved_tck  " "    1.524               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.266               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.266               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848017503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 20.688 " "Worst-case minimum pulse width slack is 20.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.688               0.000 i_sys_clk  " "   20.688               0.000 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.343               0.000 altera_reserved_tck  " "   49.343               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   77.815               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   77.815               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.648               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.648               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "19999.370               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "19999.370               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848017511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848017511 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848017725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848017725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848017725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.432 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.432" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848017725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.224 ns " "Worst Case Available Settling Time: 343.224 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848017725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848017725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848017725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848017725 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848017725 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570848017743 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_clk_16d " "Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] s_clk_16d " "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] is being clocked by s_clk_16d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848018257 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848018257 "|nios2_SG_DMA_test|s_clk_16d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[1\] PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[1\] is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848018257 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848018257 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848018257 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848018257 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848018264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.463 " "Worst-case setup slack is 45.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.463               0.000 altera_reserved_tck  " "   45.463               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  154.972               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  154.972               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2498.712               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2498.712               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "39997.333               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "39997.333               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848018304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.143               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.206               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848018352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.069 " "Worst-case recovery slack is 98.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.069               0.000 altera_reserved_tck  " "   98.069               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4998.306               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4998.306               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848018380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.703 " "Worst-case removal slack is 0.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703               0.000 altera_reserved_tck  " "    0.703               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.118               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.118               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848018400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 20.250 " "Worst-case minimum pulse width slack is 20.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.250               0.000 i_sys_clk  " "   20.250               0.000 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466               0.000 altera_reserved_tck  " "   49.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   77.904               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   77.904               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.712               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.712               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "19999.461               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "19999.461               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848018411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848018411 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848018784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848018784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848018784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.432 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.432" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848018784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.003 ns " "Worst Case Available Settling Time: 347.003 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848018784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848018784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848018784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848018784 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848018784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570848019421 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570848019422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570848019647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:40:19 2019 " "Processing ended: Sat Oct 12 10:40:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570848019647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570848019647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570848019647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1570848019647 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1570848021365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570848021376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 10:40:21 2019 " "Processing started: Sat Oct 12 10:40:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570848021376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1570848021376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off nios2_SG_DMA_test -c nios2_SG_DMA_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off nios2_SG_DMA_test -c nios2_SG_DMA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1570848021376 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_8_1200mv_85c_slow.vo C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_8_1200mv_85c_slow.vo in folder \"C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570848026190 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_8_1200mv_0c_slow.vo C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_8_1200mv_0c_slow.vo in folder \"C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570848027174 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_min_1200mv_0c_fast.vo C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_min_1200mv_0c_fast.vo in folder \"C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570848028144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test.vo C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test.vo in folder \"C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570848029143 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_8_1200mv_85c_v_slow.sdo C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570848029961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_8_1200mv_0c_v_slow.sdo C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570848030756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_min_1200mv_0c_v_fast.sdo C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570848031551 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_v.sdo C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_v.sdo in folder \"C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570848032364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570848035821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:40:35 2019 " "Processing ended: Sat Oct 12 10:40:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570848035821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570848035821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570848035821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1570848035821 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 157 s " "Quartus Prime Full Compilation was successful. 0 errors, 157 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1570848036668 ""}
