Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Tue Nov  4 10:47:40 2025

Top Model           : top_dual_udp
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 96.86%
Constraint File     : C:/Users/Lenovo/Desktop/11_3/10_29_class/q3q4/top.sdc;
Confidence          : Placed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -8.643ns, STNS: -446.876ns
	HWNS: -0.011ns, HTNS: -0.011ns
	Period Check WNS: 4.586ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         3034   u_clk_gen/u_pll_0/pll_inst.clkc[1]
           clk1:      125.000          602   u_video_mem_pll/pll_inst.clkc[0]
           clk2:      100.000          271   sd_card_clk
           clk3:      125.000          240   u_rx_pll/pll_inst.clkc[1]
           clk4:      125.000          193   u_clk_gen/u_pll_0/pll_inst.clkc[0]
           clk5:       25.000          172   u_video_mem_pll/pll_inst.clkc[2]
           clk6:      125.000           41   u_video_mem_pll/pll_inst.clkc[3]
           clk7:       50.000            4   u_video_mem_pll/pll_inst.refclk
           clk8:       50.000            3   u_clk_gen/u_pll_0/pll_inst.refclk
           clk9:      125.000            2   u_rx_pll/pll_inst.refclk
          clk10:       50.000            1   sys_pll_m0/pll_inst.refclk
          clk11:      125.000            1   u_clk_gen/u_pll_0/pll_inst.clkc[4]
          clk12:      125.000            1   u_video_mem_pll/pll_inst.clkc[1]
          clk13:       50.000            0   clk
          clk14:      125.000            0   u_rx_pll/pll_inst.clkc[0]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                 8.829         113.263           -0.829     -4.866           -0.011     -0.011            0.000             3034                8            yes      yes
       clk1           local            0.000      4.000                 8.000         125.000                 8.390         119.190           -0.293     -9.376            0.059      0.000            0.000              602                8            yes      yes
       clk2           local            0.000      5.000                10.000         100.000                 6.304         158.629           -1.030   -115.450            0.089      0.000            0.000              271                8            yes      yes
       clk3           local            0.000      4.000                 8.000         125.000                 3.375         296.296            3.874      0.000            0.201      0.000            0.000              240                5            yes      yes
       clk4           local            0.000      4.000                 8.000         125.000                 4.845         206.398            3.155      0.000            0.086      0.000            0.000              193                5             no       no
       clk5           local            0.000     20.000                40.000          25.000                 6.770         147.711            2.365      0.000            0.139      0.000            0.000              172                8            yes       no
       clk6           local            0.000      4.000                 8.000         125.000                 3.255         307.220            4.745      0.000            0.243      0.000            0.000               41                1             no       no
       clk7           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                4                0             no       no
       clk8           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                3                0             no       no
       clk9           local            0.000      4.000                 8.000         125.000                 8.000         125.000            0.000      0.000            0.000      0.000            0.000                2                0             no       no
      clk10           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                1                0             no       no
      clk11           local            2.000      6.000                 8.000         125.000                 1.464         683.060            1.634      0.000            6.086      0.000            0.000                1                0             no       no
      clk12           local            2.000      6.000                 8.000         125.000                42.572          23.490           -8.643   -317.184            9.364      0.000            0.000                1                1             no       no
      clk13           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no
      clk14           local            0.000      4.000                 8.000         125.000                 8.000         125.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     8.829ns
Fmax           :     113.263MHz

Statistics:
Max            : SWNS     -0.829ns, STNS     -4.866ns,        14 Viol Endpoints,     10170 Total Endpoints,     86853 Paths Analyzed
Min            : HWNS     -0.011ns, HTNS     -0.011ns,         1 Viol Endpoints,     10170 Total Endpoints,     86853 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.829ns
Begin Point         : u_udp_cam_ctrl_cam/mult10_syn_2.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/U_s1_reg[7]_syn_4.c[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 7.363ns (84%), net 1.350ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=6  LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult10_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y009            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult10_syn_2.p[18]
net (fo=2)                              0.550          3.983          net: u_udp_cam_ctrl_cam/skin_g_d1_s2_b1[1],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_189.e[0]
ADDER               x015y017z2          0.781    f     4.764       1  pin: u_udp_cam_ctrl_cam/add10_syn_189.fco
net (fo=1)                              0.000          4.764          net: u_udp_cam_ctrl_cam/add10_syn_86,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_190.fci
ADDER               x015y017z3          0.387    f     5.151       2  pin: u_udp_cam_ctrl_cam/add10_syn_190.fx[0]
net (fo=1)                              0.300          5.451          net: u_udp_cam_ctrl_cam/add10_syn_5[4],  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_185.e[0]
ADDER               x014y014z3          0.781    f     6.232       3  pin: u_udp_cam_ctrl_cam/add10_syn_185.fco
net (fo=1)                              0.000          6.232          net: u_udp_cam_ctrl_cam/add10_syn_174,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_186.fci
ADDER               x014y015z2          0.387    f     6.619       4  pin: u_udp_cam_ctrl_cam/add10_syn_186.fx[0]
net (fo=1)                              0.400          7.019          net: u_udp_cam_ctrl_cam/U_s1_b4[9],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.a[1]
ADDER               x015y010z1          0.627    f     7.646       5  pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          7.646          net: u_udp_cam_ctrl_cam/add11_syn_55,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fci
ADDER               x015y011z0          0.073    f     7.719          pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          7.719          net: u_udp_cam_ctrl_cam/add11_syn_57,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fci
ADDER               x015y011z1          0.073    f     7.792          pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fco
net (fo=1)                              0.000          7.792          net: u_udp_cam_ctrl_cam/add11_syn_59,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add11_syn_71.fci
ADDER               x015y012z0          0.355    f     8.147       6  pin: u_udp_cam_ctrl_cam/add11_syn_71.f[1]
net (fo=2)                              0.100          8.247          net: u_udp_cam_ctrl_cam/U_s1_b3[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[7]_syn_4.c[0]
LUT2 (reg)          x015y012z2          0.466    f     8.713       7  net: u_udp_cam_ctrl_cam/U_s1[8],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                                8.713               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[7]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.829               

Slack               : -0.734ns
Begin Point         : u_udp_cam_ctrl_cam/mult10_syn_2.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/U_s1_reg[7]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.618ns (cell 7.268ns (84%), net 1.350ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=6  LUT1=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult10_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y009            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult10_syn_2.p[18]
net (fo=2)                              0.550          3.983          net: u_udp_cam_ctrl_cam/skin_g_d1_s2_b1[1],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_189.e[0]
ADDER               x015y017z2          0.781    f     4.764       1  pin: u_udp_cam_ctrl_cam/add10_syn_189.fco
net (fo=1)                              0.000          4.764          net: u_udp_cam_ctrl_cam/add10_syn_86,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_190.fci
ADDER               x015y017z3          0.453    f     5.217       2  pin: u_udp_cam_ctrl_cam/add10_syn_190.fx[1]
net (fo=1)                              0.300          5.517          net: u_udp_cam_ctrl_cam/add10_syn_5[6],  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_185.e[1]
ADDER               x014y014z3          0.715    f     6.232       3  pin: u_udp_cam_ctrl_cam/add10_syn_185.fco
net (fo=1)                              0.000          6.232          net: u_udp_cam_ctrl_cam/add10_syn_174,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_186.fci
ADDER               x014y015z2          0.387    f     6.619       4  pin: u_udp_cam_ctrl_cam/add10_syn_186.fx[0]
net (fo=1)                              0.400          7.019          net: u_udp_cam_ctrl_cam/U_s1_b4[9],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.a[1]
ADDER               x015y010z1          0.627    f     7.646       5  pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          7.646          net: u_udp_cam_ctrl_cam/add11_syn_55,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fci
ADDER               x015y011z0          0.073    f     7.719          pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          7.719          net: u_udp_cam_ctrl_cam/add11_syn_57,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fci
ADDER               x015y011z1          0.073    f     7.792          pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fco
net (fo=1)                              0.000          7.792          net: u_udp_cam_ctrl_cam/add11_syn_59,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add11_syn_71.fci
ADDER               x015y012z0          0.355    f     8.147       6  pin: u_udp_cam_ctrl_cam/add11_syn_71.f[1]
net (fo=2)                              0.100          8.247          net: u_udp_cam_ctrl_cam/U_s1_b3[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[7]_syn_4.d[1]
LUT1 (reg)          x015y012z2          0.371    r     8.618       7  net: u_udp_cam_ctrl_cam/U_s1[7],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                                8.618               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[7]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.734               

Slack               : -0.611ns
Begin Point         : u_udp_cam_ctrl_cam/mult5_syn_1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/Y_s1_reg[6]_syn_4.a[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.495ns (cell 7.545ns (88%), net 0.950ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=5  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult5_syn_1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y027            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult5_syn_1.p[2]
net (fo=1)                              0.450          3.883          net: u_udp_cam_ctrl_cam/Y_s1_b6[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_185.a[1]
ADDER               x014y032z2          0.881    r     4.764       1  pin: u_udp_cam_ctrl_cam/add6_syn_185.fco
net (fo=1)                              0.000          4.764          net: u_udp_cam_ctrl_cam/add6_syn_84,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_186.fci
ADDER               x014y032z3          0.453    f     5.217       2  pin: u_udp_cam_ctrl_cam/add6_syn_186.fx[1]
net (fo=1)                              0.200          5.417          net: u_udp_cam_ctrl_cam/add6_syn_4[6],  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_182.d[0]
ADDER               x015y033z2          1.102    f     6.519       3  pin: u_udp_cam_ctrl_cam/add6_syn_182.fx[1]
net (fo=1)                              0.150          6.669          net: u_udp_cam_ctrl_cam/Y_s1_b4[10],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.a[0]
ADDER               x015y034z0          0.706    f     7.375       4  pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          7.375          net: u_udp_cam_ctrl_cam/add8_syn_52,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add8_syn_68.fci
ADDER               x015y034z1          0.073    f     7.448          pin: u_udp_cam_ctrl_cam/add8_syn_68.fco
net (fo=1)                              0.000          7.448          net: u_udp_cam_ctrl_cam/add8_syn_54,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add8_syn_71.fci
ADDER               x015y035z0          0.355    f     7.803       5  pin: u_udp_cam_ctrl_cam/add8_syn_71.f[1]
net (fo=1)                              0.150          7.953          net: u_udp_cam_ctrl_cam/Y_s1_b3[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[6]_syn_4.a[0]
LUT4 (reg)          x015y034z3          0.542    f     8.495       6  net: u_udp_cam_ctrl_cam/Y_s1[7],  ../../import/udp_cam_ctrl.v(105)
--------------------------------------------------------------------  ---------------
Arrival                                                8.495               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.611               

Slack               : -0.495ns
Begin Point         : u_udp_cam_ctrl_cam/mult5_syn_1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/Y_s1_reg[6]_syn_4.b[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.379ns (cell 7.479ns (89%), net 0.900ns (11%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=5  LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult5_syn_1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y027            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult5_syn_1.p[2]
net (fo=1)                              0.450          3.883          net: u_udp_cam_ctrl_cam/Y_s1_b6[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_185.a[1]
ADDER               x014y032z2          0.881    r     4.764       1  pin: u_udp_cam_ctrl_cam/add6_syn_185.fco
net (fo=1)                              0.000          4.764          net: u_udp_cam_ctrl_cam/add6_syn_84,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_186.fci
ADDER               x014y032z3          0.453    f     5.217       2  pin: u_udp_cam_ctrl_cam/add6_syn_186.fx[1]
net (fo=1)                              0.200          5.417          net: u_udp_cam_ctrl_cam/add6_syn_4[6],  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_182.d[0]
ADDER               x015y033z2          1.102    f     6.519       3  pin: u_udp_cam_ctrl_cam/add6_syn_182.fx[1]
net (fo=1)                              0.150          6.669          net: u_udp_cam_ctrl_cam/Y_s1_b4[10],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.a[0]
ADDER               x015y034z0          0.706    f     7.375       4  pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          7.375          net: u_udp_cam_ctrl_cam/add8_syn_52,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add8_syn_68.fci
ADDER               x015y034z1          0.355    f     7.730       5  pin: u_udp_cam_ctrl_cam/add8_syn_68.f[1]
net (fo=3)                              0.100          7.830          net: u_udp_cam_ctrl_cam/Y_s1_b3[6],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[6]_syn_4.b[1]
LUT3 (reg)          x015y034z3          0.549    f     8.379       6  net: u_udp_cam_ctrl_cam/Y_s1[6],  ../../import/udp_cam_ctrl.v(105)
--------------------------------------------------------------------  ---------------
Arrival                                                8.379               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.495               

Slack               : -0.417ns
Begin Point         : u_udp_cam_ctrl_cam/mult5_syn_1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/Y_s1_reg[4]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.301ns (cell 7.301ns (87%), net 1.000ns (13%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=5  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult5_syn_1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y027            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult5_syn_1.p[2]
net (fo=1)                              0.450          3.883          net: u_udp_cam_ctrl_cam/Y_s1_b6[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_185.a[1]
ADDER               x014y032z2          0.881    r     4.764       1  pin: u_udp_cam_ctrl_cam/add6_syn_185.fco
net (fo=1)                              0.000          4.764          net: u_udp_cam_ctrl_cam/add6_syn_84,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_186.fci
ADDER               x014y032z3          0.453    f     5.217       2  pin: u_udp_cam_ctrl_cam/add6_syn_186.fx[1]
net (fo=1)                              0.200          5.417          net: u_udp_cam_ctrl_cam/add6_syn_4[6],  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_182.d[0]
ADDER               x015y033z2          1.102    f     6.519       3  pin: u_udp_cam_ctrl_cam/add6_syn_182.fx[1]
net (fo=1)                              0.150          6.669          net: u_udp_cam_ctrl_cam/Y_s1_b4[10],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.a[0]
ADDER               x015y034z0          0.706    f     7.375       4  pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          7.375          net: u_udp_cam_ctrl_cam/add8_syn_52,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add8_syn_68.fci
ADDER               x015y034z1          0.355    f     7.730       5  pin: u_udp_cam_ctrl_cam/add8_syn_68.f[1]
net (fo=3)                              0.200          7.930          net: u_udp_cam_ctrl_cam/Y_s1_b3[6],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[4]_syn_4.d[0]
LUT2 (reg)          x013y034z2          0.371    r     8.301       6  net: u_udp_cam_ctrl_cam/Y_s1[5],  ../../import/udp_cam_ctrl.v(105)
--------------------------------------------------------------------  ---------------
Arrival                                                8.301               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.417               

Slack               : -0.330ns
Begin Point         : u_udp_cam_ctrl_cam/mult11_syn_2.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/V_s1_reg[8]_syn_4.c[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.214ns (cell 7.364ns (89%), net 0.850ns (11%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=5  LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult11_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y009            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult11_syn_2.p[1]
net (fo=2)                              0.350          3.783          net: u_udp_cam_ctrl_cam/skin_b_d2_s2_b1[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_187.a[1]
ADDER               x014y012z2          0.881    r     4.664       1  pin: u_udp_cam_ctrl_cam/sub1_syn_187.fco
net (fo=1)                              0.000          4.664          net: u_udp_cam_ctrl_cam/sub1_syn_85,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_188.fci
ADDER               x014y012z3          0.387    f     5.051       2  pin: u_udp_cam_ctrl_cam/sub1_syn_188.fx[0]
net (fo=1)                              0.200          5.251          net: u_udp_cam_ctrl_cam/sub1_syn_5[4],  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_183.e[0]
ADDER               x015y013z3          1.102    f     6.353       3  pin: u_udp_cam_ctrl_cam/sub1_syn_183.fx[1]
net (fo=1)                              0.150          6.503          net: u_udp_cam_ctrl_cam/V_s1_b4[7],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add13_syn_69.a[1]
ADDER               x015y014z0          0.627    f     7.130       4  pin: u_udp_cam_ctrl_cam/add13_syn_69.fco
net (fo=1)                              0.000          7.130          net: u_udp_cam_ctrl_cam/add13_syn_53,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[1]_syn_4.fci
ADDER               x015y014z1          0.073    f     7.203          pin: u_udp_cam_ctrl_cam/V_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          7.203          net: u_udp_cam_ctrl_cam/add13_syn_55,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[3]_syn_4.fci
ADDER               x015y015z0          0.073    f     7.276          pin: u_udp_cam_ctrl_cam/V_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          7.276          net: u_udp_cam_ctrl_cam/add13_syn_57,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[5]_syn_4.fci
ADDER               x015y015z1          0.073    f     7.349          pin: u_udp_cam_ctrl_cam/V_s1_reg[5]_syn_4.fco
net (fo=1)                              0.000          7.349          net: u_udp_cam_ctrl_cam/add13_syn_59,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/add13_syn_71.fci
ADDER               x015y016z0          0.355    f     7.704       5  pin: u_udp_cam_ctrl_cam/add13_syn_71.f[1]
net (fo=2)                              0.150          7.854          net: u_udp_cam_ctrl_cam/V_s1_b3[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[8]_syn_4.c[0]
LUT2 (reg)          x015y017z1          0.360    r     8.214       6  net: u_udp_cam_ctrl_cam/V_s1[8],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                                8.214               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.330               

Slack               : -0.308ns
Begin Point         : u_udp_cam_ctrl_cam/mult10_syn_2.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fci (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.192ns (cell 6.942ns (84%), net 1.250ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=6 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult10_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y009            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult10_syn_2.p[18]
net (fo=2)                              0.550          3.983          net: u_udp_cam_ctrl_cam/skin_g_d1_s2_b1[1],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_189.e[0]
ADDER               x015y017z2          0.781    f     4.764       1  pin: u_udp_cam_ctrl_cam/add10_syn_189.fco
net (fo=1)                              0.000          4.764          net: u_udp_cam_ctrl_cam/add10_syn_86,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_190.fci
ADDER               x015y017z3          0.453    f     5.217       2  pin: u_udp_cam_ctrl_cam/add10_syn_190.fx[1]
net (fo=1)                              0.300          5.517          net: u_udp_cam_ctrl_cam/add10_syn_5[6],  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_185.e[1]
ADDER               x014y014z3          0.715    f     6.232       3  pin: u_udp_cam_ctrl_cam/add10_syn_185.fco
net (fo=1)                              0.000          6.232          net: u_udp_cam_ctrl_cam/add10_syn_174,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_186.fci
ADDER               x014y015z2          0.387    f     6.619       4  pin: u_udp_cam_ctrl_cam/add10_syn_186.fx[0]
net (fo=1)                              0.400          7.019          net: u_udp_cam_ctrl_cam/U_s1_b4[9],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.a[1]
ADDER               x015y010z1          0.627    f     7.646       5  pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          7.646          net: u_udp_cam_ctrl_cam/add11_syn_55,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fci
ADDER               x015y011z0          0.073    f     7.719          pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          7.719          net: u_udp_cam_ctrl_cam/add11_syn_57,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fci
ADDER (reg)         x015y011z1          0.473    f     8.192       6  net: u_udp_cam_ctrl_cam/U_s1[5],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                                8.192               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.308               

Slack               : -0.291ns
Begin Point         : u_udp_cam_ctrl_cam/mult11_syn_2.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/V_s1_reg[7]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.175ns (cell 7.375ns (90%), net 0.800ns (10%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=5  LUT1=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult11_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y009            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult11_syn_2.p[1]
net (fo=2)                              0.350          3.783          net: u_udp_cam_ctrl_cam/skin_b_d2_s2_b1[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_187.a[1]
ADDER               x014y012z2          0.881    r     4.664       1  pin: u_udp_cam_ctrl_cam/sub1_syn_187.fco
net (fo=1)                              0.000          4.664          net: u_udp_cam_ctrl_cam/sub1_syn_85,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_188.fci
ADDER               x014y012z3          0.387    f     5.051       2  pin: u_udp_cam_ctrl_cam/sub1_syn_188.fx[0]
net (fo=1)                              0.200          5.251          net: u_udp_cam_ctrl_cam/sub1_syn_5[4],  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_183.e[0]
ADDER               x015y013z3          1.102    f     6.353       3  pin: u_udp_cam_ctrl_cam/sub1_syn_183.fx[1]
net (fo=1)                              0.150          6.503          net: u_udp_cam_ctrl_cam/V_s1_b4[7],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add13_syn_69.a[1]
ADDER               x015y014z0          0.627    f     7.130       4  pin: u_udp_cam_ctrl_cam/add13_syn_69.fco
net (fo=1)                              0.000          7.130          net: u_udp_cam_ctrl_cam/add13_syn_53,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[1]_syn_4.fci
ADDER               x015y014z1          0.073    f     7.203          pin: u_udp_cam_ctrl_cam/V_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          7.203          net: u_udp_cam_ctrl_cam/add13_syn_55,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[3]_syn_4.fci
ADDER               x015y015z0          0.073    f     7.276          pin: u_udp_cam_ctrl_cam/V_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          7.276          net: u_udp_cam_ctrl_cam/add13_syn_57,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[5]_syn_4.fci
ADDER               x015y015z1          0.073    f     7.349          pin: u_udp_cam_ctrl_cam/V_s1_reg[5]_syn_4.fco
net (fo=1)                              0.000          7.349          net: u_udp_cam_ctrl_cam/add13_syn_59,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/add13_syn_71.fci
ADDER               x015y016z0          0.355    f     7.704       5  pin: u_udp_cam_ctrl_cam/add13_syn_71.f[1]
net (fo=2)                              0.100          7.804          net: u_udp_cam_ctrl_cam/V_s1_b3[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[7]_syn_4.d[0]
LUT1 (reg)          x015y016z3          0.371    r     8.175       6  net: u_udp_cam_ctrl_cam/V_s1[7],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                                8.175               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[7]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.291               

Slack               : -0.235ns
Begin Point         : u_udp_cam_ctrl_cam/mult10_syn_2.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fci (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.119ns (cell 6.869ns (84%), net 1.250ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=6 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult10_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y009            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult10_syn_2.p[18]
net (fo=2)                              0.550          3.983          net: u_udp_cam_ctrl_cam/skin_g_d1_s2_b1[1],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_189.e[0]
ADDER               x015y017z2          0.781    f     4.764       1  pin: u_udp_cam_ctrl_cam/add10_syn_189.fco
net (fo=1)                              0.000          4.764          net: u_udp_cam_ctrl_cam/add10_syn_86,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_190.fci
ADDER               x015y017z3          0.453    f     5.217       2  pin: u_udp_cam_ctrl_cam/add10_syn_190.fx[1]
net (fo=1)                              0.300          5.517          net: u_udp_cam_ctrl_cam/add10_syn_5[6],  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_185.e[1]
ADDER               x014y014z3          0.715    f     6.232       3  pin: u_udp_cam_ctrl_cam/add10_syn_185.fco
net (fo=1)                              0.000          6.232          net: u_udp_cam_ctrl_cam/add10_syn_174,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_186.fci
ADDER               x014y015z2          0.387    f     6.619       4  pin: u_udp_cam_ctrl_cam/add10_syn_186.fx[0]
net (fo=1)                              0.400          7.019          net: u_udp_cam_ctrl_cam/U_s1_b4[9],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.a[1]
ADDER               x015y010z1          0.627    f     7.646       5  pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          7.646          net: u_udp_cam_ctrl_cam/add11_syn_55,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fci
ADDER (reg)         x015y011z0          0.473    f     8.119       6  net: u_udp_cam_ctrl_cam/U_s1[3],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                                8.119               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.235               

Slack               : -0.206ns
Begin Point         : u_udp_cam_ctrl_cam/mult5_syn_1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/Y_s1_reg[4]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.090ns (cell 7.090ns (87%), net 1.000ns (13%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=5  LUT1=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult5_syn_1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y027            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult5_syn_1.p[2]
net (fo=1)                              0.450          3.883          net: u_udp_cam_ctrl_cam/Y_s1_b6[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_185.a[1]
ADDER               x014y032z2          0.881    r     4.764       1  pin: u_udp_cam_ctrl_cam/add6_syn_185.fco
net (fo=1)                              0.000          4.764          net: u_udp_cam_ctrl_cam/add6_syn_84,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_186.fci
ADDER               x014y032z3          0.453    f     5.217       2  pin: u_udp_cam_ctrl_cam/add6_syn_186.fx[1]
net (fo=1)                              0.200          5.417          net: u_udp_cam_ctrl_cam/add6_syn_4[6],  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_182.d[0]
ADDER               x015y033z2          1.102    f     6.519       3  pin: u_udp_cam_ctrl_cam/add6_syn_182.fx[1]
net (fo=1)                              0.150          6.669          net: u_udp_cam_ctrl_cam/Y_s1_b4[10],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.a[0]
ADDER               x015y034z0          0.706    f     7.375       4  pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          7.375          net: u_udp_cam_ctrl_cam/add8_syn_52,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add8_syn_68.fci
ADDER               x015y034z1          0.144    f     7.519       5  pin: u_udp_cam_ctrl_cam/add8_syn_68.f[0]
net (fo=4)                              0.200          7.719          net: u_udp_cam_ctrl_cam/Y_s1_b3[5],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[4]_syn_4.d[1]
LUT1 (reg)          x013y034z2          0.371    r     8.090       6  net: u_udp_cam_ctrl_cam/Y_s1[4],  ../../import/udp_cam_ctrl.v(105)
--------------------------------------------------------------------  ---------------
Arrival                                                8.090               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.206               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             8.000             3.414             4.586   u_udp_cam_ctrl_cam/mult24_syn_2.clk
    ERAM             8.000             3.414             4.586   u_udp_cam_ctrl_cam/mult23_syn_2.clk
    ERAM             8.000             3.414             4.586   u_udp_cam_ctrl_cam/mult25_syn_3.clk
    ERAM             8.000             3.400             4.600   u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_12.clkb
    ERAM             8.000             3.400             4.600   u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_2.clkb

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.011ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y059z3          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.q[1]
net (fo=27)                             0.100          0.228          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rsta,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(376)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_3.sr
reg                 x013y059z2          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : 0.039ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y059z3          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.q[1]
net (fo=27)                             0.150          0.278          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rsta,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(376)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.sr
reg                 x014y059z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y059z3          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.q[1]
net (fo=27)                             0.150          0.278          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rsta,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(376)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.sr
reg                 x014y059z0          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y059z3          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.q[1]
net (fo=27)                             0.150          0.278          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rsta,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(376)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.sr
reg                 x014y059z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.089ns
Begin Point         : u_udp_cam_ctrl_cam/mux212_syn_1103.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mux212_syn_1103.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y036z2          0.128    f     0.128          pin: u_udp_cam_ctrl_cam/mux212_syn_1103.q[0]
net (fo=28)                             0.200          0.328          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(383)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.sr
reg                 x025y034z3          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y059z3          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.q[1]
net (fo=27)                             0.200          0.328          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rsta,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(376)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.sr
reg                 x014y058z3          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y059z3          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.q[1]
net (fo=27)                             0.200          0.328          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rsta,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(376)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.sr
reg                 x014y058z2          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.094ns
Begin Point         : u_video_subsystem/u_udp_writer/fifo_wr_ptr_reg[1]_syn_19.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/ramread0_syn_1726.c[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.228ns (cell 0.128ns (56%), net 0.100ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( DRAM=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/u_udp_writer/fifo_wr_ptr_reg[1]_syn_19.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y053z3          0.128    f     0.128          pin: u_video_subsystem/u_udp_writer/fifo_wr_ptr_reg[1]_syn_19.q[0]
net (fo=45)                             0.100          0.228          net: u_video_subsystem/u_udp_writer/fifo_wr_ptr[2]_dup_8,  ../../import/app.v(43)
                                                                      pin: u_video_subsystem/u_udp_writer/ramread0_syn_1726.c[0]
DRAM (reg)          x027y053z2          0.000    f     0.228       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.228               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/u_udp_writer/ramread0_syn_1726.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.134          0.134               
clock uncertainty                       0.000          0.134               
clock pessimism                         0.000          0.134               
--------------------------------------------------------------------  ---------------
Required                                               0.134               
--------------------------------------------------------------------  ---------------
Slack                                                  0.094               

Slack               : 0.094ns
Begin Point         : u_video_subsystem/u_udp_writer/fifo_wr_ptr_reg[1]_syn_14.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/ramread0_syn_1992.b[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.228ns (cell 0.128ns (56%), net 0.100ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( DRAM=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/u_udp_writer/fifo_wr_ptr_reg[1]_syn_14.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y053z3          0.128    f     0.128          pin: u_video_subsystem/u_udp_writer/fifo_wr_ptr_reg[1]_syn_14.q[1]
net (fo=11)                             0.100          0.228          net: u_video_subsystem/u_udp_writer/fifo_wr_ptr[1]_dup_8,  ../../import/app.v(43)
                                                                      pin: u_video_subsystem/u_udp_writer/ramread0_syn_1992.b[0]
DRAM (reg)          x026y053z2          0.000    f     0.228       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.228               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/u_udp_writer/ramread0_syn_1992.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.134          0.134               
clock uncertainty                       0.000          0.134               
clock pessimism                         0.000          0.134               
--------------------------------------------------------------------  ---------------
Required                                               0.134               
--------------------------------------------------------------------  ---------------
Slack                                                  0.094               

Slack               : 0.094ns
Begin Point         : u_video_subsystem/u_udp_writer/fifo_wr_ptr_reg[1]_syn_18.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/ramread0_syn_2342.b[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.228ns (cell 0.128ns (56%), net 0.100ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( DRAM=1 )
Max Fanout          : 44
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/u_udp_writer/fifo_wr_ptr_reg[1]_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y057z3          0.128    f     0.128          pin: u_video_subsystem/u_udp_writer/fifo_wr_ptr_reg[1]_syn_18.q[1]
net (fo=44)                             0.100          0.228          net: u_video_subsystem/u_udp_writer/fifo_wr_ptr[1]_dup_5,  ../../import/app.v(43)
                                                                      pin: u_video_subsystem/u_udp_writer/ramread0_syn_2342.b[0]
DRAM (reg)          x029y057z2          0.000    f     0.228       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.228               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/u_udp_writer/ramread0_syn_2342.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.134          0.134               
clock uncertainty                       0.000          0.134               
clock pessimism                         0.000          0.134               
--------------------------------------------------------------------  ---------------
Required                                               0.134               
--------------------------------------------------------------------  ---------------
Slack                                                  0.094               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]
Min Period     :     6.384ns
Fmax           :     156.642MHz

Statistics:
Max            : SWNS      1.616ns, STNS      0.000ns,         0 Viol Endpoints,      1279 Total Endpoints,      4849 Paths Analyzed
Min            : HWNS      0.059ns, HTNS      0.000ns,         0 Viol Endpoints,      1279 Total Endpoints,      4849 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.616ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_8.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.268ns (cell 4.568ns (72%), net 1.700ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=5  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y027z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.q[1]
net (fo=1)                              0.500          0.646          net: frame_read_write_m0/write_buf/shift_wraddr[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.a[0]
ADDER               x005y021z1          0.706    f     1.352       1  pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.352          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x005y022z0          0.355    f     1.707       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.300          2.007          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x002y021z2          1.157    f     3.164       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fx[1]
net (fo=1)                              0.200          3.364          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[10],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.b[1]
ADDER               x002y019z1          0.539    f     3.903       4  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          3.903          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER               x002y020z0          0.073    f     3.976          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          3.976          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x002y020z1          0.073    f     4.049          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          4.049          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x002y021z0          0.073    f     4.122          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          4.122          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x002y021z1          0.073    f     4.195          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          4.195          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x002y022z0          0.073    f     4.268          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.268          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x002y022z1          0.144    f     4.412       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.500          4.912          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_164.a[0]
LUT5                x006y026z2          0.424    f     5.336       6  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_164.f[0]
net (fo=5)                              0.200          5.536          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_8.a[1]
LUT5 (reg)          x005y027z0          0.732    f     6.268       7  net: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r,  ../../src/frame_fifo_read.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                6.268               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_8.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.616               

Slack               : 1.616ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.268ns (cell 4.568ns (72%), net 1.700ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=5  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y027z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.q[1]
net (fo=1)                              0.500          0.646          net: frame_read_write_m0/write_buf/shift_wraddr[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.a[0]
ADDER               x005y021z1          0.706    f     1.352       1  pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.352          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x005y022z0          0.355    f     1.707       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.300          2.007          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x002y021z2          1.157    f     3.164       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fx[1]
net (fo=1)                              0.200          3.364          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[10],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.b[1]
ADDER               x002y019z1          0.539    f     3.903       4  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          3.903          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER               x002y020z0          0.073    f     3.976          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          3.976          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x002y020z1          0.073    f     4.049          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          4.049          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x002y021z0          0.073    f     4.122          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          4.122          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x002y021z1          0.073    f     4.195          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          4.195          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x002y022z0          0.073    f     4.268          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.268          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x002y022z1          0.144    f     4.412       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.500          4.912          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_164.a[0]
LUT5                x006y026z2          0.424    f     5.336       6  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_164.f[0]
net (fo=5)                              0.200          5.536          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.a[1]
LUT5 (reg)          x004y026z1          0.732    f     6.268       7  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[3],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                6.268               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.616               

Slack               : 1.706ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.178ns (cell 4.378ns (70%), net 1.800ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=5  LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y027z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.q[1]
net (fo=1)                              0.500          0.646          net: frame_read_write_m0/write_buf/shift_wraddr[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.a[0]
ADDER               x005y021z1          0.706    f     1.352       1  pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.352          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x005y022z0          0.355    f     1.707       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.300          2.007          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x002y021z2          1.157    f     3.164       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fx[1]
net (fo=1)                              0.200          3.364          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[10],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.b[1]
ADDER               x002y019z1          0.539    f     3.903       4  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          3.903          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER               x002y020z0          0.073    f     3.976          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          3.976          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x002y020z1          0.073    f     4.049          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          4.049          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x002y021z0          0.073    f     4.122          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          4.122          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x002y021z1          0.073    f     4.195          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          4.195          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x002y022z0          0.073    f     4.268          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.268          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x002y022z1          0.144    f     4.412       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.500          4.912          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_164.a[0]
LUT5                x006y026z2          0.424    f     5.336       6  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_164.f[0]
net (fo=5)                              0.300          5.636          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1]
LUT4 (reg)          x004y028z2          0.542    f     6.178       7  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[2],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                6.178               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.706               

Slack               : 2.006ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.878ns (cell 4.378ns (74%), net 1.500ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=5  LUT5=1  LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y027z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.q[1]
net (fo=1)                              0.500          0.646          net: frame_read_write_m0/write_buf/shift_wraddr[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.a[0]
ADDER               x005y021z1          0.706    f     1.352       1  pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.352          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x005y022z0          0.355    f     1.707       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.300          2.007          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x002y021z2          1.157    f     3.164       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fx[1]
net (fo=1)                              0.200          3.364          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[10],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.b[1]
ADDER               x002y019z1          0.539    f     3.903       4  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          3.903          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER               x002y020z0          0.073    f     3.976          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          3.976          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x002y020z1          0.073    f     4.049          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          4.049          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x002y021z0          0.073    f     4.122          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          4.122          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x002y021z1          0.073    f     4.195          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          4.195          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x002y022z0          0.073    f     4.268          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.268          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x002y022z1          0.144    f     4.412       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.300          4.712          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_4.a[0]
LUT5                x004y024z3          0.424    f     5.136       6  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_4.f[0]
net (fo=2)                              0.200          5.336          net: frame_read_write_m0/frame_fifo_write_m0/sel1_syn_9,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.a[1]
LUT4 (reg)          x003y025z2          0.542    f     5.878       7  net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r,  ../../src/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                                5.878               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.006               

Slack               : 2.006ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.878ns (cell 4.378ns (74%), net 1.500ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=5  LUT5=1  LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y027z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.q[1]
net (fo=1)                              0.500          0.646          net: frame_read_write_m0/write_buf/shift_wraddr[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.a[0]
ADDER               x005y021z1          0.706    f     1.352       1  pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.352          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x005y022z0          0.355    f     1.707       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.300          2.007          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x002y021z2          1.157    f     3.164       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fx[1]
net (fo=1)                              0.200          3.364          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[10],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.b[1]
ADDER               x002y019z1          0.539    f     3.903       4  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          3.903          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER               x002y020z0          0.073    f     3.976          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          3.976          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x002y020z1          0.073    f     4.049          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          4.049          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x002y021z0          0.073    f     4.122          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          4.122          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x002y021z1          0.073    f     4.195          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          4.195          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x002y022z0          0.073    f     4.268          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.268          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x002y022z1          0.144    f     4.412       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.350          4.762          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[16]_syn_4.a[0]
LUT5                x004y025z3          0.424    f     5.186       6  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[16]_syn_4.f[0]
net (fo=1)                              0.150          5.336          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_160,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0]
LUT4 (reg)          x005y025z2          0.542    f     5.878       7  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[2],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                5.878               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.006               

Slack               : 2.084ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_11.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.800ns (cell 4.600ns (79%), net 1.200ns (21%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y052z0          0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[2]_syn_4.q[0]
net (fo=5)                              0.350          0.496          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(54)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.b[0]
ADDER               x013y053z1          0.627    f     1.123       1  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.123          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_42,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x013y054z0          0.073    f     1.196          pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.196          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_44,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x013y054z1          0.073    f     1.269          pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.269          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_46,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x013y055z0          0.355    f     1.624       2  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.250          1.874          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x010y055z2          0.836    f     2.710       3  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.710          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x010y055z3          0.132    f     2.842          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.842          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x010y056z2          0.132    f     2.974          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          2.974          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x010y056z3          0.387    f     3.361       4  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.250          3.611          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x011y058z0          0.539    f     4.150       5  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.150          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x011y058z1          0.144    f     4.294       6  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.100          4.394          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u7_rx_fifo/wr_data_pipe_reg[15]_syn_4.a[0]
LUT5                x011y058z2          0.424    f     4.818       7  pin: u7_rx_fifo/wr_data_pipe_reg[15]_syn_4.f[0]
net (fo=6)                              0.250          5.068          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_159,  ../../src/frame_fifo_read.v(174)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_11.a[1]
LUT5 (reg)          x009y059z1          0.732    f     5.800       8  net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r,  ../../src/frame_fifo_read.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                5.800               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_11.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.084               

Slack               : 2.134ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.750ns (cell 4.600ns (80%), net 1.150ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y052z0          0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[2]_syn_4.q[0]
net (fo=5)                              0.350          0.496          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(54)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.b[0]
ADDER               x013y053z1          0.627    f     1.123       1  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.123          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_42,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x013y054z0          0.073    f     1.196          pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.196          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_44,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x013y054z1          0.073    f     1.269          pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.269          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_46,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x013y055z0          0.355    f     1.624       2  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.250          1.874          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x010y055z2          0.836    f     2.710       3  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.710          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x010y055z3          0.132    f     2.842          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.842          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x010y056z2          0.132    f     2.974          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          2.974          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x010y056z3          0.387    f     3.361       4  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.250          3.611          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x011y058z0          0.539    f     4.150       5  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.150          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x011y058z1          0.144    f     4.294       6  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.100          4.394          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u7_rx_fifo/wr_data_pipe_reg[15]_syn_4.a[0]
LUT5                x011y058z2          0.424    f     4.818       7  pin: u7_rx_fifo/wr_data_pipe_reg[15]_syn_4.f[0]
net (fo=6)                              0.200          5.018          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_159,  ../../src/frame_fifo_read.v(174)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1]
LUT5 (reg)          x010y059z1          0.732    f     5.750       8  net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[2],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                5.750               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.134               

Slack               : 2.134ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.750ns (cell 4.600ns (80%), net 1.150ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y052z0          0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[2]_syn_4.q[0]
net (fo=5)                              0.350          0.496          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(54)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.b[0]
ADDER               x013y053z1          0.627    f     1.123       1  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.123          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_42,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x013y054z0          0.073    f     1.196          pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.196          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_44,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x013y054z1          0.073    f     1.269          pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.269          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_46,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x013y055z0          0.355    f     1.624       2  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.250          1.874          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x010y055z2          0.836    f     2.710       3  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.710          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x010y055z3          0.132    f     2.842          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.842          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x010y056z2          0.132    f     2.974          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          2.974          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x010y056z3          0.387    f     3.361       4  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.250          3.611          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x011y058z0          0.539    f     4.150       5  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.150          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x011y058z1          0.144    f     4.294       6  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.100          4.394          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u7_rx_fifo/wr_data_pipe_reg[15]_syn_4.a[0]
LUT5                x011y058z2          0.424    f     4.818       7  pin: u7_rx_fifo/wr_data_pipe_reg[15]_syn_4.f[0]
net (fo=6)                              0.200          5.018          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_159,  ../../src/frame_fifo_read.v(174)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.a[1]
LUT5 (reg)          x010y059z0          0.732    f     5.750       8  net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[3],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                5.750               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.134               

Slack               : 2.177ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.707ns (cell 4.207ns (73%), net 1.500ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=5  LUT5=1  LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y027z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.q[1]
net (fo=1)                              0.500          0.646          net: frame_read_write_m0/write_buf/shift_wraddr[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.a[0]
ADDER               x005y021z1          0.706    f     1.352       1  pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.352          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x005y022z0          0.355    f     1.707       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.300          2.007          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x002y021z2          1.157    f     3.164       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fx[1]
net (fo=1)                              0.200          3.364          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[10],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.b[1]
ADDER               x002y019z1          0.539    f     3.903       4  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          3.903          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER               x002y020z0          0.073    f     3.976          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          3.976          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x002y020z1          0.073    f     4.049          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          4.049          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x002y021z0          0.073    f     4.122          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          4.122          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x002y021z1          0.073    f     4.195          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          4.195          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x002y022z0          0.073    f     4.268          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.268          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x002y022z1          0.144    f     4.412       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.300          4.712          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_4.a[0]
LUT5                x004y024z3          0.424    f     5.136       6  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_4.f[0]
net (fo=2)                              0.200          5.336          net: frame_read_write_m0/frame_fifo_write_m0/sel1_syn_9,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.d[0]
LUT3 (reg)          x003y025z2          0.371    r     5.707       7  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[3],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                5.707               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.177               

Slack               : 2.318ns
Begin Point         : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clkb (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_1d_reg[26]_syn_4.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.566ns (cell 3.616ns (64%), net 1.950ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y018            3.245    f     3.245          pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.dob[0]
net (fo=1)                              1.950          5.195          net: App_wr_din_A[27],  ../../top_dual_udp.v(464)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_1d_reg[26]_syn_4.d[0]
LUT3 (reg)          x018y045z2          0.371    r     5.566       1  net: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_1d[27],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.566               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_1d_reg[26]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.318               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.059ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addra[6] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y027z1          0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.q[1]
net (fo=6)                              0.150          0.259          net: frame_read_write_m0/read_buf/wr_addr[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addra[6]
EMB (reg)           x024y027            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.059ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addra[5] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y027z1          0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.q[1]
net (fo=6)                              0.150          0.259          net: frame_read_write_m0/read_buf/wr_addr[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addra[5]
EMB (reg)           x024y027            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.089ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y058z2          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=29)                             0.200          0.328          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rstb,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(383)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr
reg                 x014y057z2          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.139ns
Begin Point         : frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/mux212_syn_1170.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 25
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y037z3          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=25)                             0.250          0.378          net: frame_read_write_m0/read_buf/ram_inst/rsta,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(376)
                                                                      pin: u_udp_cam_ctrl_cam/mux212_syn_1170.sr
reg                 x025y034z1          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_udp_cam_ctrl_cam/mux212_syn_1170.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.139ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y059z2          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.q[0]
net (fo=7)                              0.250          0.378          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.sr
reg                 x013y058z2          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.139ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y058z2          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=29)                             0.250          0.378          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rstb,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(383)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.sr
reg                 x015y057z0          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.139ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y058z2          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=29)                             0.250          0.378          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rstb,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(383)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.sr
reg                 x015y057z1          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.189ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y058z2          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=29)                             0.300          0.428          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rstb,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(383)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.sr
ADDER (reg)         x014y055z0          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.189ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y058z2          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=29)                             0.300          0.428          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rstb,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(383)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.sr
reg                 x015y056z3          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.189ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y058z2          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=29)                             0.300          0.428          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rstb,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(383)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.sr
reg                 x015y056z2          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               


----------------------------------------------------------------------------------------------------
Path Group     :     u_rx_pll/pll_inst.clkc[1] -> u_rx_pll/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_rx_pll/pll_inst.clkc[1]
To Clock       :     u_rx_pll/pll_inst.clkc[1]
Min Period     :     3.375ns
Fmax           :     296.296MHz

Statistics:
Max            : SWNS      4.625ns, STNS      0.000ns,         0 Viol Endpoints,       674 Total Endpoints,      1418 Paths Analyzed
Min            : HWNS      0.201ns, HTNS      0.000ns,         0 Viol Endpoints,       674 Total Endpoints,      1418 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.625ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_3.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.a[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.259ns (cell 2.359ns (72%), net 0.900ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=5 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y068z1          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_3.q[0]
net (fo=2)                              0.200          0.346          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[4]$al102_0W8IXuYR/al102_SCxeNf1R[3],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.b[1]
LUT4                x015y067z3          0.431    f     0.777       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[1]
net (fo=1)                              0.200          0.977          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[1]
LUT4                x014y066z3          0.424    f     1.401       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[1]
net (fo=2)                              0.150          1.551          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.a[1]
LUT4                x014y067z1          0.408    f     1.959       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.f[1]
net (fo=1)                              0.200          2.159          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_AqC_VSXS,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[0]
LUT4                x012y067z0          0.408    f     2.567       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[0]
net (fo=1)                              0.150          2.717          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_10,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.a[0]
LUT4 (reg)          x013y067z3          0.542    f     3.259       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_CWOYsM5J,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.259               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.625               

Slack               : 4.985ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[2]_syn_3.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/client_rxc_en_int_reg_syn_17.b[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.899ns (cell 1.799ns (62%), net 1.100ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT5=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[2]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y065z3          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[2]_syn_3.q[0]
net (fo=10)                             0.700          0.846          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[2],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_33.a[0]
ADDER               x007y060z1          0.706    f     1.552       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_33.fco
net (fo=1)                              0.000          1.552          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_10,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_36.fci
ADDER               x007y061z0          0.073    f     1.625          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_36.fco
net (fo=1)                              0.000          1.625          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_14,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_39.fci
ADDER               x007y061z1          0.073    f     1.698          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_39.fco
net (fo=1)                              0.000          1.698          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_18,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_41.fci
ADDER               x007y062z0          0.144    f     1.842       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/lt0_syn_41.f[0]
net (fo=2)                              0.400          2.242          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_uu8GINt8_n5,  NOFILE(0)
                                                                      pin: u4_trimac_block/client_rxc_en_int_reg_syn_17.b[1]
LUT5 (reg)          x010y065z0          0.657    f     2.899       3  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_uu8GINt8,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.899               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/client_rxc_en_int_reg_syn_17.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.985               

Slack               : 4.993ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_3.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_Uqh3HnUT_reg_syn_5.a[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.891ns (cell 2.141ns (74%), net 0.750ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=3  LUT5=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y068z1          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_3.q[0]
net (fo=2)                              0.200          0.346          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[4]$al102_0W8IXuYR/al102_SCxeNf1R[3],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.b[1]
LUT4                x015y067z3          0.431    f     0.777       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[1]
net (fo=1)                              0.200          0.977          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[1]
LUT4                x014y066z3          0.424    f     1.401       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[1]
net (fo=2)                              0.150          1.551          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.a[0]
LUT4                x014y067z1          0.408    f     1.959       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.f[0]
net (fo=3)                              0.200          2.159          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_hTRAnbrn,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_Uqh3HnUT_reg_syn_5.a[1]
LUT5 (reg)          x012y067z1          0.732    f     2.891       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_Uqh3HnUT,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.891               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_Uqh3HnUT_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.993               

Slack               : 5.020ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[4]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_25.a[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.864ns (cell 2.164ns (75%), net 0.700ns (25%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=4 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y063z2          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[4]_syn_4.q[1]
net (fo=1)                              0.200          0.346          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R[4],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_WxgbV8RE_reg[1]_syn_4.b[1]
LUT5                x010y062z3          0.431    f     0.777       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_WxgbV8RE_reg[1]_syn_4.f[1]
net (fo=1)                              0.150          0.927          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_16,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_WxgbV8RE_reg[6]_syn_4.a[0]
LUT5                x010y061z3          0.424    f     1.351       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_WxgbV8RE_reg[6]_syn_4.f[0]
net (fo=1)                              0.100          1.451          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_18,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_WxgbV8RE_reg[6]_syn_4.b[1]
LUT5                x010y061z3          0.431    f     1.882       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_WxgbV8RE_reg[6]_syn_4.f[1]
net (fo=2)                              0.250          2.132          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_20,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_25.a[1]
LUT5 (reg)          x010y064z0          0.732    f     2.864       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_jzbv3YNM,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.864               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_25.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.020               

Slack               : 5.040ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_14.b[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.844ns (cell 1.994ns (70%), net 0.850ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=4  LUT5=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z2          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.q[0]
net (fo=7)                              0.200          0.346          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.a[0]
LUT4                x012y066z0          0.408    f     0.754       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[0]
net (fo=2)                              0.100          0.854          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.d[1]
LUT4                x012y066z0          0.205    r     1.059       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[1]
net (fo=2)                              0.200          1.259          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.d[1]
LUT4                x013y067z3          0.262    r     1.521       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.150          1.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_gR2N1e7t/al102_SCxeNf1R_reg[2]_syn_4.a[0]
LUT5                x012y067z3          0.424    f     2.095       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_gR2N1e7t/al102_SCxeNf1R_reg[2]_syn_4.f[0]
net (fo=1)                              0.200          2.295          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_14.b[0]
LUT4 (reg)          x010y067z2          0.549    f     2.844       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.844               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_14.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.040               

Slack               : 5.109ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_18.a[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.775ns (cell 1.825ns (65%), net 0.950ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=4  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z2          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.q[0]
net (fo=7)                              0.200          0.346          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.a[0]
LUT4                x012y066z0          0.408    f     0.754       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[0]
net (fo=2)                              0.100          0.854          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.d[1]
LUT4                x012y066z0          0.205    r     1.059       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[1]
net (fo=2)                              0.200          1.259          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.d[1]
LUT4                x013y067z3          0.262    r     1.521       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.150          1.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT3                x013y068z3          0.262    r     1.933       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=3)                              0.300          2.233          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_18.a[1]
LUT4 (reg)          x010y067z3          0.542    f     2.775       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.775               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_18.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.109               

Slack               : 5.198ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_17.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_tqIjASWT_reg_syn_15.a[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.686ns (cell 1.536ns (57%), net 1.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y063z1          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_17.q[0]
net (fo=65)                             0.550          0.696          net: u4_trimac_block/rx_clk_en,  ../../import/temac_block.v(15)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.a[0]
LUT4                x018y068z3          0.424    f     1.120       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.f[0]
net (fo=1)                              0.300          1.420          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/pauseaddressmatch_i1_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[0]
LUT4                x015y067z3          0.424    f     1.844       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[0]
net (fo=1)                              0.300          2.144          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_tqIjASWT_reg_syn_10,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_tqIjASWT_reg_syn_15.a[0]
LUT4 (reg)          x017y069z2          0.542    f     2.686       3  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_tqIjASWT,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.686               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_tqIjASWT_reg_syn_15.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.198               

Slack               : 5.266ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_23.a[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.618ns (cell 1.868ns (71%), net 0.750ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y065z2          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.q[1]
net (fo=7)                              0.250          0.396          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[6],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_32.c[0]
LUT3                x012y063z2          0.348    f     0.744       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_32.f[0]
net (fo=2)                              0.150          0.894          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_10,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[4]_syn_4.a[0]
LUT5                x011y063z2          0.424    f     1.318       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[4]_syn_4.f[0]
net (fo=2)                              0.250          1.568          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh__reg_syn_10,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_MolYJTbu_n2_syn_9.a[0]
LUT5                x010y065z2          0.424    f     1.992       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_MolYJTbu_n2_syn_9.f[0]
net (fo=1)                              0.100          2.092          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh__reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_23.a[0]
LUT4 (reg)          x010y065z1          0.526    f     2.618       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh_,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.618               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_23.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.266               

Slack               : 5.282ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.531ns (cell 1.631ns (64%), net 0.900ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z2          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.q[0]
net (fo=7)                              0.200          0.346          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.a[0]
LUT4                x012y066z0          0.408    f     0.754       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[0]
net (fo=2)                              0.100          0.854          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.d[1]
LUT4                x012y066z0          0.205    r     1.059       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[1]
net (fo=2)                              0.200          1.259          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.d[1]
LUT4                x013y067z3          0.262    r     1.521       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.150          1.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT3                x013y068z3          0.262    r     1.933       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=3)                              0.100          2.033          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.d[1]
LUT5                x013y068z2          0.262    r     2.295       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.f[1]
net (fo=6)                              0.150          2.445          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0]_syn_4.sr
reg                 x014y068z0          0.086    r     2.531               
--------------------------------------------------------------------  ---------------
Arrival                                                2.531               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  5.282               

Slack               : 5.282ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.531ns (cell 1.631ns (64%), net 0.900ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z2          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.q[0]
net (fo=7)                              0.200          0.346          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.a[0]
LUT4                x012y066z0          0.408    f     0.754       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[0]
net (fo=2)                              0.100          0.854          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.d[1]
LUT4                x012y066z0          0.205    r     1.059       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[1]
net (fo=2)                              0.200          1.259          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.d[1]
LUT4                x013y067z3          0.262    r     1.521       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.150          1.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT3                x013y068z3          0.262    r     1.933       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=3)                              0.100          2.033          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.d[1]
LUT5                x013y068z2          0.262    r     2.295       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.f[1]
net (fo=6)                              0.150          2.445          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.sr
ADDER (reg)         x013y067z1          0.086    r     2.531               
--------------------------------------------------------------------  ---------------
Arrival                                                2.531               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  5.282               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.201ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_21.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_UkM0qNWm_reg_syn_5.ce (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 50
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_21.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y065z1          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_21.q[0]
net (fo=50)                             0.100          0.209          net: u4_trimac_block/rx_clk_en_dup_373,  ../../import/temac_block.v(15)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_UkM0qNWm_reg_syn_5.ce
reg                 x011y065z0          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_UkM0qNWm_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_21.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_MolYJTbu_n2_syn_11.ce (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 50
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_21.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y065z1          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_21.q[0]
net (fo=50)                             0.100          0.209          net: u4_trimac_block/rx_clk_en_dup_373,  ../../import/temac_block.v(15)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_MolYJTbu_n2_syn_11.ce
reg                 x011y065z3          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_MolYJTbu_n2_syn_11.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_21.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.ce (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 50
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_21.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y065z1          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_21.q[0]
net (fo=50)                             0.100          0.209          net: u4_trimac_block/rx_clk_en_dup_373,  ../../import/temac_block.v(15)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.ce
reg                 x011y065z2          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.209ns
Begin Point         : u7_rx_fifo/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_l/inst_syn_1.addra[6] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.409ns (cell 0.109ns (26%), net 0.300ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y039z0          0.109    f     0.109          pin: u7_rx_fifo/wr_addr_reg[2]_syn_4.q[0]
net (fo=7)                              0.300          0.409          net: u7_rx_fifo/wr_addr[3],  ../../import/rx_client_fifo.v(76)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_1.addra[6]
EMB (reg)           x008y036            0.000    f     0.409       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.409               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               

Slack               : 0.209ns
Begin Point         : u7_rx_fifo/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_11.addra[6] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.409ns (cell 0.109ns (26%), net 0.300ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y039z0          0.109    f     0.109          pin: u7_rx_fifo/wr_addr_reg[2]_syn_4.q[0]
net (fo=7)                              0.300          0.409          net: u7_rx_fifo/wr_addr[3],  ../../import/rx_client_fifo.v(76)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.addra[6]
EMB (reg)           x008y036            0.000    f     0.409       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.409               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               

Slack               : 0.243ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_4.mi[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y069z3          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_4.mi[0]
reg                 x014y069z1          0.095    f     0.304          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u7_rx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/add1_syn_74.mi[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y040z0          0.109    f     0.109          pin: u7_rx_fifo/wr_addr_reg[10]_syn_4.q[0]
net (fo=7)                              0.100          0.209          net: u7_rx_fifo/wr_addr[9],  ../../import/rx_client_fifo.v(76)
                                                                      pin: u7_rx_fifo/add1_syn_74.mi[0]
ADDER (reg)         x007y040z2          0.095    f     0.304          net: u7_rx_fifo/wr_start_addr[9],  ../../import/rx_client_fifo.v(80)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/add1_syn_74.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u7_rx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/add1_syn_74.mi[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y040z0          0.109    f     0.109          pin: u7_rx_fifo/wr_addr_reg[10]_syn_4.q[1]
net (fo=7)                              0.100          0.209          net: u7_rx_fifo/wr_addr[10],  ../../import/rx_client_fifo.v(76)
                                                                      pin: u7_rx_fifo/add1_syn_74.mi[1]
ADDER (reg)         x007y040z2          0.095    f     0.304          net: u7_rx_fifo/wr_start_addr[10],  ../../import/rx_client_fifo.v(80)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/add1_syn_74.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[12]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[4]_syn_4.mi[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[12]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y068z2          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[12]_syn_4.q[1]
net (fo=2)                              0.100          0.209          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[12],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[4]_syn_4.mi[1]
reg                 x020y068z3          0.095    f     0.304          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[4],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[8]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[8]_syn_4.mi[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y069z2          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[8]_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[8],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[8]_syn_4.mi[0]
reg                 x021y069z2          0.095    f     0.304          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[0],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> sd_card_clk
Type           :     Self
From Clock     :     sd_card_clk
To Clock       :     sd_card_clk
Min Period     :     6.304ns
Fmax           :     158.629MHz

Statistics:
Max            : SWNS      3.696ns, STNS      0.000ns,         0 Viol Endpoints,       639 Total Endpoints,      2127 Paths Analyzed
Min            : HWNS      0.089ns, HTNS      0.000ns,         0 Viol Endpoints,       639 Total Endpoints,      2127 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.696ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_38.a[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 6.188ns (cell 3.288ns (53%), net 2.900ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=3  LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y003z3          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.q[1]
net (fo=4)                              0.550          0.696          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_32.b[0]
LUT3                x020y003z0          0.333    f     1.029       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_32.f[0]
net (fo=2)                              0.450          1.479          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.b[1]
LUT4                x013y003z2          0.431    f     1.910       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.f[1]
net (fo=2)                              0.300          2.210          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/send_data_b[1]_syn_22.d[0]
LUT3                x015y001z1          0.205    r     2.415       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/send_data_b[1]_syn_22.f[0]
net (fo=3)                              0.250          2.665          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_10,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_25.a[1]
LUT5                x012y001z1          0.618    f     3.283       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_25.fx[0]
net (fo=3)                              0.450          3.733          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b11_n,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_56.d[0]
LUT2                x011y007z0          0.205    r     3.938       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_56.f[0]
net (fo=2)                              0.400          4.338          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_1687,  ../../import/sd_card_cmd.v(74)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_40.a[1]
LUT5                x011y001z1          0.618    f     4.956       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_40.fx[0]
net (fo=2)                              0.500          5.456          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_22,  ../../import/sd_card_cmd.v(62)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_38.a[1]
LUT5 (reg)          x014y006z1          0.732    f     6.188       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req,  ../../import/sd_card_cmd.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                6.188               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_38.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.696               

Slack               : 4.269ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 5.615ns (cell 2.215ns (39%), net 3.400ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=6  LUT5=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             0.650          0.796          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.047       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.600          1.647          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     1.852       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.150          2.002          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     2.410       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              0.750          3.160          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     3.365       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.250          3.615          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     3.877       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.150          4.027          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2155.a[0]
LUT5                x010y001z2          0.424    f     4.451       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2155.f[0]
net (fo=2)                              0.850          5.301          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_13,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.d[0]
LUT2 (reg)          x023y003z0          0.314    r     5.615       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                5.615               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.269               

Slack               : 4.319ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 5.565ns (cell 2.215ns (39%), net 3.350ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=6  LUT5=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             0.650          0.796          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.047       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.600          1.647          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     1.852       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.150          2.002          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     2.410       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              0.750          3.160          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     3.365       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.250          3.615          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     3.877       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.150          4.027          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2155.a[0]
LUT5                x010y001z2          0.424    f     4.451       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2155.f[0]
net (fo=2)                              0.800          5.251          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_13,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[0]
LUT2 (reg)          x022y003z0          0.314    r     5.565       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                5.565               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.319               

Slack               : 4.481ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 5.403ns (cell 2.053ns (37%), net 3.350ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             0.650          0.796          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.047       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.600          1.647          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     1.852       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.150          2.002          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     2.410       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              0.750          3.160          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     3.365       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.250          3.615          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     3.877       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.100          3.977          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     4.239       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             0.850          5.089          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.d[0]
LUT2 (reg)          x022y003z1          0.314    r     5.403       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[4],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                5.403               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.481               

Slack               : 4.481ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.d[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 5.403ns (cell 2.053ns (37%), net 3.350ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             0.650          0.796          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.047       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.600          1.647          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     1.852       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.150          2.002          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     2.410       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              0.750          3.160          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     3.365       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.250          3.615          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     3.877       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.100          3.977          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     4.239       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             0.850          5.089          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.d[1]
LUT2 (reg)          x022y003z1          0.314    r     5.403       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[3],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                5.403               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.481               

Slack               : 4.550ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2164.b[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 5.334ns (cell 2.434ns (45%), net 2.900ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=5  LUT4=1  LUT3=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             0.650          0.796          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.047       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.600          1.647          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     1.852       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.150          2.002          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     2.410       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              0.750          3.160          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     3.365       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.250          3.615          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     3.877       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.350          4.227          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_13.a[1]
LUT4                x012y003z0          0.408    f     4.635       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_13.f[1]
net (fo=1)                              0.150          4.785          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2164.b[0]
LUT3 (reg)          x012y002z2          0.549    f     5.334       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[2],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                5.334               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2164.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.550               

Slack               : 4.631ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]_syn_4.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 5.253ns (cell 2.053ns (39%), net 3.200ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             0.650          0.796          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.047       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.600          1.647          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     1.852       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.150          2.002          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     2.410       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              0.750          3.160          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     3.365       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.250          3.615          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     3.877       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.100          3.977          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     4.239       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             0.700          4.939          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]_syn_4.d[0]
LUT2 (reg)          x017y005z0          0.314    r     5.253       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[10],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                5.253               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.631               

Slack               : 4.631ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]_syn_4.d[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 5.253ns (cell 2.053ns (39%), net 3.200ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             0.650          0.796          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.047       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.600          1.647          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     1.852       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.150          2.002          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     2.410       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              0.750          3.160          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     3.365       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.250          3.615          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     3.877       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.100          3.977          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     4.239       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             0.700          4.939          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]_syn_4.d[1]
LUT2 (reg)          x017y005z0          0.314    r     5.253       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[12],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                5.253               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.631               

Slack               : 4.681ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_28.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 5.203ns (cell 2.053ns (39%), net 3.150ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             0.650          0.796          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.047       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.600          1.647          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     1.852       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.150          2.002          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     2.410       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              0.750          3.160          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     3.365       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.250          3.615          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     3.877       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.100          3.977          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     4.239       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             0.650          4.889          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_28.d[0]
LUT2 (reg)          x017y004z0          0.314    r     5.203       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                5.203               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_28.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.681               

Slack               : 4.731ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_38.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 5.153ns (cell 2.053ns (39%), net 3.100ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             0.650          0.796          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.047       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.600          1.647          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     1.852       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.150          2.002          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     2.410       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              0.750          3.160          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     3.365       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.250          3.615          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     3.877       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.100          3.977          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     4.239       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             0.600          4.839          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_38.d[0]
LUT2 (reg)          x017y003z1          0.314    r     5.153       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[11],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                5.153               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_38.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.731               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.089ns
Begin Point         : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/lt3_syn_36.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y015z3          0.128    f     0.128          pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=24)                             0.200          0.328          net: frame_read_write_m0/write_buf/ram_inst/rsta,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(376)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt3_syn_36.sr
ADDER (reg)         x004y017z0          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt3_syn_36.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.109ns
Begin Point         : frame_read_write_m0/write_buf/wr_addr_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addra[10] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y018z1          0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_addr_reg[6]_syn_4.q[1]
net (fo=6)                              0.200          0.309          net: frame_read_write_m0/write_buf/wr_addr[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(53)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addra[10]
EMB (reg)           x008y018            0.000    f     0.309       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               

Slack               : 0.109ns
Begin Point         : frame_read_write_m0/write_buf/wr_addr_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addra[10] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y018z1          0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_addr_reg[6]_syn_4.q[1]
net (fo=6)                              0.200          0.309          net: frame_read_write_m0/write_buf/wr_addr[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(53)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addra[10]
EMB (reg)           x008y018            0.000    f     0.309       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               

Slack               : 0.139ns
Begin Point         : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y015z3          0.128    f     0.128          pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=24)                             0.250          0.378          net: frame_read_write_m0/write_buf/ram_inst/rsta,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(376)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.sr
reg                 x005y017z2          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.243ns
Begin Point         : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y015z3          0.109    f     0.109          pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.q[0]
net (fo=1)                              0.100          0.209          net: frame_read_write_m0/write_buf/asy_w_rst0,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(45)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.mi[1]
reg                 x004y015z3          0.095    f     0.304          net: frame_read_write_m0/write_buf/ram_inst/rsta,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(376)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[1]_syn_9.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[1]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y004z1          0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[1]_syn_9.q[1]
net (fo=3)                              0.100          0.209          net: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(17)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[1]_syn_3.mi[1]
reg                 x005y004z0          0.095    f     0.304          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr[1],  ../../import/sd_card_sec_read_write.v(57)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.289ns
Begin Point         : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.189ns (32%), net 0.400ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y015z3          0.128    f     0.128          pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=24)                             0.400          0.528          net: frame_read_write_m0/write_buf/ram_inst/rsta,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(376)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.sr
reg                 x005y020z3          0.061    f     0.589               
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.289               

Slack               : 0.293ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x009y020z1          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.q[0]
net (fo=1)                              0.150          0.259          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[1]
reg                 x010y020z0          0.095    f     0.354          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[1]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y004z3          0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=3)                              0.150          0.259          net: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(17)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[1]_syn_3.mi[0]
reg                 x005y004z0          0.095    f     0.354          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr[2],  ../../import/sd_card_sec_read_write.v(57)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[5]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[5]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y004z2          0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[5]_syn_4.q[0]
net (fo=3)                              0.150          0.259          net: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(17)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[5]_syn_3.mi[1]
reg                 x004y004z2          0.095    f     0.354          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr[5],  ../../import/sd_card_sec_read_write.v(57)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[5]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     4.845ns
Fmax           :     206.398MHz

Statistics:
Max            : SWNS      3.155ns, STNS      0.000ns,         0 Viol Endpoints,       505 Total Endpoints,      1154 Paths Analyzed
Min            : HWNS      0.086ns, HTNS      0.000ns,         0 Viol Endpoints,       505 Total Endpoints,      1154 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.155ns
Begin Point         : u6_tx_fifo/ramgen_u/inst_syn_1.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.729ns (cell 4.029ns (85%), net 0.700ns (15%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y036            3.245    f     3.245          pin: u6_tx_fifo/ramgen_u/inst_syn_1.dob[8]
net (fo=1)                              0.600          3.845          net: u6_tx_fifo/ramgen_u/inst_syn_10,  ../../import/RAMB16_S9_S9.v(45)
                                                                      pin: u_udp_cam_ctrl_cam/u_sobel_process/abs_gx_s4_reg[0]_syn_4.a[0]
LUT4                x007y045z2          0.424    f     4.269       1  pin: u_udp_cam_ctrl_cam/u_sobel_process/abs_gx_s4_reg[0]_syn_4.f[0]
net (fo=1)                              0.100          4.369          net: u6_tx_fifo/rd_eof_pipe_n2_syn_2,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[0]
LUT4 (reg)          x007y045z0          0.360    r     4.729       2  net: u6_tx_fifo/rd_eof_pipe,  ../../import/tx_client_fifo.v(97)
--------------------------------------------------------------------  ---------------
Arrival                                                4.729               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_eof_pipe_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.155               

Slack               : 3.568ns
Begin Point         : u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[0]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.316ns (cell 3.616ns (83%), net 0.700ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y036            3.245    f     3.245          pin: u6_tx_fifo/ramgen_l/inst_syn_1.dob[1]
net (fo=1)                              0.700          3.945          net: u6_tx_fifo/ramgen_l/inst_syn_3,  ../../import/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[0]_syn_4.d[0]
LUT3 (reg)          x009y047z2          0.371    r     4.316       1  net: u6_tx_fifo/rd_data_pipe_l[1],  ../../import/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.316               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.568               

Slack               : 3.568ns
Begin Point         : u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[0]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.316ns (cell 3.616ns (83%), net 0.700ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y036            3.245    f     3.245          pin: u6_tx_fifo/ramgen_l/inst_syn_1.dob[0]
net (fo=1)                              0.700          3.945          net: u6_tx_fifo/ramgen_l/inst_syn_2,  ../../import/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[0]_syn_4.d[1]
LUT3 (reg)          x009y047z2          0.371    r     4.316       1  net: u6_tx_fifo/rd_data_pipe_l[0],  ../../import/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.316               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.568               

Slack               : 3.568ns
Begin Point         : u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.316ns (cell 3.616ns (83%), net 0.700ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y036            3.245    f     3.245          pin: u6_tx_fifo/ramgen_l/inst_syn_1.dob[3]
net (fo=1)                              0.700          3.945          net: u6_tx_fifo/ramgen_l/inst_syn_5,  ../../import/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.d[0]
LUT3 (reg)          x009y047z3          0.371    r     4.316       1  net: u6_tx_fifo/rd_data_pipe_l[3],  ../../import/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.316               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.568               

Slack               : 3.568ns
Begin Point         : u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.316ns (cell 3.616ns (83%), net 0.700ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y036            3.245    f     3.245          pin: u6_tx_fifo/ramgen_l/inst_syn_1.dob[2]
net (fo=1)                              0.700          3.945          net: u6_tx_fifo/ramgen_l/inst_syn_4,  ../../import/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.d[1]
LUT3 (reg)          x009y047z3          0.371    r     4.316       1  net: u6_tx_fifo/rd_data_pipe_l[2],  ../../import/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.316               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.568               

Slack               : 3.618ns
Begin Point         : u6_tx_fifo/ramgen_u/inst_syn_1.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_u_reg[0]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.266ns (cell 3.616ns (84%), net 0.650ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y036            3.245    f     3.245          pin: u6_tx_fifo/ramgen_u/inst_syn_1.dob[1]
net (fo=1)                              0.650          3.895          net: u6_tx_fifo/ramgen_u/inst_syn_3,  ../../import/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[0]_syn_4.d[0]
LUT3 (reg)          x009y046z2          0.371    r     4.266       1  net: u6_tx_fifo/rd_data_pipe_u[1],  ../../import/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.266               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.618               

Slack               : 3.618ns
Begin Point         : u6_tx_fifo/ramgen_u/inst_syn_1.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_u_reg[0]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.266ns (cell 3.616ns (84%), net 0.650ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y036            3.245    f     3.245          pin: u6_tx_fifo/ramgen_u/inst_syn_1.dob[0]
net (fo=1)                              0.650          3.895          net: u6_tx_fifo/ramgen_u/inst_syn_2,  ../../import/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[0]_syn_4.d[1]
LUT3 (reg)          x009y046z2          0.371    r     4.266       1  net: u6_tx_fifo/rd_data_pipe_u[0],  ../../import/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.266               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.618               

Slack               : 3.618ns
Begin Point         : u6_tx_fifo/ramgen_u/inst_syn_1.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.266ns (cell 3.616ns (84%), net 0.650ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y036            3.245    f     3.245          pin: u6_tx_fifo/ramgen_u/inst_syn_1.dob[3]
net (fo=1)                              0.650          3.895          net: u6_tx_fifo/ramgen_u/inst_syn_5,  ../../import/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.d[0]
LUT3 (reg)          x009y046z3          0.371    r     4.266       1  net: u6_tx_fifo/rd_data_pipe_u[3],  ../../import/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.266               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.618               

Slack               : 3.618ns
Begin Point         : u6_tx_fifo/ramgen_u/inst_syn_1.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.266ns (cell 3.616ns (84%), net 0.650ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y036            3.245    f     3.245          pin: u6_tx_fifo/ramgen_u/inst_syn_1.dob[2]
net (fo=1)                              0.650          3.895          net: u6_tx_fifo/ramgen_u/inst_syn_4,  ../../import/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.d[1]
LUT3 (reg)          x009y046z3          0.371    r     4.266       1  net: u6_tx_fifo/rd_data_pipe_u[2],  ../../import/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.266               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.618               

Slack               : 3.725ns
Begin Point         : u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[5]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.159ns (cell 3.559ns (85%), net 0.600ns (15%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y036            3.245    f     3.245          pin: u6_tx_fifo/ramgen_l/inst_syn_1.dob[6]
net (fo=1)                              0.600          3.845          net: u6_tx_fifo/ramgen_l/inst_syn_8,  ../../import/RAMB16_S9_S9.v(45)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[5]_syn_4.d[0]
LUT3 (reg)          x009y045z1          0.314    r     4.159       1  net: u6_tx_fifo/rd_data_pipe_l[6],  ../../import/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.159               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.725               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.086ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[2]_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.378ns (cell 0.128ns (33%), net 0.250ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y070z1          0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.250          0.378          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.378               
--------------------------------------------------------------------  ---------------
Arrival                                                0.378               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.086               

Slack               : 0.201ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_3gaAPKFO_reg_syn_15.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_kA8E4Cgo_reg_syn_19.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 43
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_3gaAPKFO_reg_syn_15.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y068z3          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_3gaAPKFO_reg_syn_15.q[0]
net (fo=43)                             0.100          0.209          net: u4_trimac_block/tx_clk_en_dup_360,  ../../import/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_kA8E4Cgo_reg_syn_19.ce
reg                 x005y068z1          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_kA8E4Cgo_reg_syn_19.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[1]_syn_11.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[3]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 34
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[1]_syn_11.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y065z2          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[1]_syn_11.q[0]
net (fo=34)                             0.100          0.209          net: u4_trimac_block/tx_clk_en_dup_358,  ../../import/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[3]_syn_4.ce
reg                 x007y065z1          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_31.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0]_syn_3.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_31.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y069z0          0.109    f     0.109          pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_31.q[0]
net (fo=12)                             0.100          0.209          net: u4_trimac_block/tx_clk_en_dup_362,  ../../import/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0]_syn_3.ce
reg                 x015y069z2          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_31.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3]_syn_3.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_31.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y069z0          0.109    f     0.109          pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_31.q[0]
net (fo=12)                             0.100          0.209          net: u4_trimac_block/tx_clk_en_dup_362,  ../../import/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3]_syn_3.ce
reg                 x015y069z3          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.243ns
Begin Point         : u6_tx_fifo/rd_bram_u_reg1_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_bram_u_reg1_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg1_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y049z1          0.109    f     0.109          pin: u6_tx_fifo/rd_bram_u_reg1_syn_4.q[1]
net (fo=3)                              0.100          0.209          net: u6_tx_fifo/rd_bram_u,  ../../import/tx_client_fifo.v(110)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg1_syn_4.mi[0]
reg                 x005y049z1          0.095    f     0.304          net: u6_tx_fifo/rd_bram_u_reg,  ../../import/tx_client_fifo.v(111)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg1_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_21.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_19.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_21.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y065z1          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_21.q[0]
net (fo=10)                             0.100          0.209          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_1jUStvGI,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_19.mi[0]
reg                 x006y065z2          0.095    f     0.304          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_0ceZXJmN,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_19.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u6_tx_fifo/rd_start_addr_reg[7]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y050z3          0.109    f     0.109          pin: u6_tx_fifo/rd_start_addr_reg[7]_syn_3.q[1]
net (fo=1)                              0.100          0.209          net: u6_tx_fifo/rd_start_addr[7],  ../../import/tx_client_fifo.v(149)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.mi[1]
reg                 x006y050z0          0.095    f     0.304          net: u6_tx_fifo/rd_addr_txfer[7],  ../../import/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u6_tx_fifo/rd_state_reg[3]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_state_reg[3]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_state_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y053z0          0.109    f     0.109          pin: u6_tx_fifo/rd_state_reg[3]_syn_3.q[1]
net (fo=1)                              0.100          0.209          net: u6_tx_fifo/rd_state_reg_syn_1[3],  ../../import/tx_client_fifo.v(314)
                                                                      pin: u6_tx_fifo/rd_state_reg[3]_syn_3.mi[0]
reg                 x004y053z0          0.095    f     0.304          net: u6_tx_fifo/rd_state_reg_syn_1[4],  ../../import/tx_client_fifo.v(314)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_state_reg[3]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.251ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_3gaAPKFO_reg_syn_15.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_kA8E4Cgo_reg_syn_21.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.312ns (cell 0.162ns (51%), net 0.150ns (49%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 43
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_3gaAPKFO_reg_syn_15.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y068z3          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_3gaAPKFO_reg_syn_15.q[0]
net (fo=43)                             0.150          0.259          net: u4_trimac_block/tx_clk_en_dup_360,  ../../import/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_kA8E4Cgo_reg_syn_21.ce
reg                 x005y069z1          0.053    f     0.312               
--------------------------------------------------------------------  ---------------
Arrival                                                0.312               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_kA8E4Cgo_reg_syn_21.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.251               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[2] -> u_video_mem_pll/pll_inst.clkc[2]
Type           :     Self
From Clock     :     u_video_mem_pll/pll_inst.clkc[2]
To Clock       :     u_video_mem_pll/pll_inst.clkc[2]
Min Period     :     5.251ns
Fmax           :     190.440MHz

Statistics:
Max            : SWNS     34.749ns, STNS      0.000ns,         0 Viol Endpoints,       355 Total Endpoints,      1000 Paths Analyzed
Min            : HWNS      0.139ns, HTNS      0.000ns,         0 Viol Endpoints,       355 Total Endpoints,      1000 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 34.749ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3]_syn_4.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 5.135ns (cell 3.285ns (63%), net 1.850ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=3  LUT3=3  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y066z2          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.q[1]
net (fo=6)                              0.400          0.546          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.b[1]
LUT4                x033y068z2          0.431    f     0.977       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.f[1]
net (fo=2)                              0.150          1.127          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.d[1]
LUT5                x033y069z3          0.262    r     1.389       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.f[1]
net (fo=4)                              0.300          1.689          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.a[1]
LUT3                x030y068z0          0.408    f     2.097       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.200          2.297          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.d[1]
LUT3                x031y069z2          0.262    r     2.559       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.f[1]
net (fo=2)                              0.250          2.809          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.a[1]
LUT4                x029y070z0          0.408    f     3.217       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.f[1]
net (fo=4)                              0.200          3.417          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_19,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.b[0]
LUT4                x030y069z2          0.431    f     3.848       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.f[0]
net (fo=2)                              0.200          4.048          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_24.d[0]
LUT3                x029y070z1          0.205    r     4.253       7  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_24.f[0]
net (fo=3)                              0.150          4.403          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3]_syn_4.a[1]
LUT5 (reg)          x029y069z1          0.732    f     5.135       8  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.135               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 34.749               

Slack               : 35.060ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.d[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 4.824ns (cell 2.924ns (60%), net 1.900ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=3  LUT3=3  LUT5=1  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y066z2          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.q[1]
net (fo=6)                              0.400          0.546          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.b[1]
LUT4                x033y068z2          0.431    f     0.977       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.f[1]
net (fo=2)                              0.150          1.127          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.d[1]
LUT5                x033y069z3          0.262    r     1.389       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.f[1]
net (fo=4)                              0.300          1.689          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.a[1]
LUT3                x030y068z0          0.408    f     2.097       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.200          2.297          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.d[1]
LUT3                x031y069z2          0.262    r     2.559       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.f[1]
net (fo=2)                              0.250          2.809          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.a[1]
LUT4                x029y070z0          0.408    f     3.217       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.f[1]
net (fo=4)                              0.200          3.417          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_19,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.b[0]
LUT4                x030y069z2          0.431    f     3.848       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.f[0]
net (fo=2)                              0.200          4.048          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_24.d[0]
LUT3                x029y070z1          0.205    r     4.253       7  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_24.f[0]
net (fo=3)                              0.200          4.453          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.d[1]
LUT2 (reg)          x030y069z3          0.371    r     4.824       8  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.824               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.060               

Slack               : 35.441ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 4.443ns (cell 2.843ns (63%), net 1.600ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT4=6  LUT5=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y066z2          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.q[0]
net (fo=5)                              0.400          0.546          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.b[1]
LUT4                x038y067z1          0.333    f     0.879       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.f[1]
net (fo=2)                              0.200          1.079          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_4.d[1]
LUT4                x037y068z3          0.262    r     1.341       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_4.f[1]
net (fo=4)                              0.200          1.541          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.a[0]
LUT4                x038y067z1          0.408    f     1.949       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.f[0]
net (fo=1)                              0.250          2.199          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.a[0]
LUT4                x036y068z3          0.424    f     2.623       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.f[0]
net (fo=5)                              0.250          2.873          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.b[0]
LUT4                x037y066z0          0.333    f     3.206       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.f[0]
net (fo=2)                              0.100          3.306          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]_syn_4.d[1]
LUT4                x037y066z1          0.205    r     3.511       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]_syn_4.f[1]
net (fo=3)                              0.200          3.711          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.a[1]
LUT5 (reg)          x038y065z1          0.732    f     4.443       7  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.443               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.441               

Slack               : 35.468ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[2]_syn_4.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 4.416ns (cell 3.616ns (81%), net 0.800ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y054            3.245    f     3.245          pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.doa[3]
net (fo=1)                              0.800          4.045          net: u_video_subsystem/video_delay_m0/read_data[3],  ../../src/video_delay.v(9)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[2]_syn_4.d[0]
LUT2 (reg)          x027y065z3          0.371    r     4.416       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/BLUE_I[3],  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(18)
--------------------------------------------------------------------  ---------------
Arrival                                                4.416               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[2]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.468               

Slack               : 35.468ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[2]_syn_4.d[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 4.416ns (cell 3.616ns (81%), net 0.800ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y054            3.245    f     3.245          pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.doa[2]
net (fo=1)                              0.800          4.045          net: u_video_subsystem/video_delay_m0/read_data[2],  ../../src/video_delay.v(9)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[2]_syn_4.d[1]
LUT2 (reg)          x027y065z3          0.371    r     4.416       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/BLUE_I[2],  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(18)
--------------------------------------------------------------------  ---------------
Arrival                                                4.416               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[2]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.468               

Slack               : 35.468ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[23]_syn_4.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 4.416ns (cell 3.616ns (81%), net 0.800ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y054            3.245    f     3.245          pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.dob[3]
net (fo=1)                              0.800          4.045          net: u_video_subsystem/video_delay_m0/read_data[21],  ../../src/video_delay.v(9)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[23]_syn_4.d[0]
LUT2 (reg)          x027y065z2          0.371    r     4.416       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/RED_I[5],  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                                4.416               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[23]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.468               

Slack               : 35.468ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[23]_syn_4.d[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 4.416ns (cell 3.616ns (81%), net 0.800ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y054            3.245    f     3.245          pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.dob[5]
net (fo=1)                              0.800          4.045          net: u_video_subsystem/video_delay_m0/read_data[23],  ../../src/video_delay.v(9)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[23]_syn_4.d[1]
LUT2 (reg)          x027y065z2          0.371    r     4.416       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/RED_I[7],  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                                4.416               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[23]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.468               

Slack               : 35.475ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[0]_syn_4.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 4.409ns (cell 3.559ns (80%), net 0.850ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y054            3.245    f     3.245          pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.doa[1]
net (fo=1)                              0.850          4.095          net: u_video_subsystem/video_delay_m0/read_data[1],  ../../src/video_delay.v(9)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[0]_syn_4.d[0]
LUT2 (reg)          x027y066z1          0.314    r     4.409       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/BLUE_I[1],  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(18)
--------------------------------------------------------------------  ---------------
Arrival                                                4.409               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[0]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.475               

Slack               : 35.475ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[0]_syn_4.d[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 4.409ns (cell 3.559ns (80%), net 0.850ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y054            3.245    f     3.245          pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.doa[0]
net (fo=1)                              0.850          4.095          net: u_video_subsystem/video_delay_m0/read_data[0],  ../../src/video_delay.v(9)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[0]_syn_4.d[1]
LUT2 (reg)          x027y066z1          0.314    r     4.409       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/BLUE_I[0],  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(18)
--------------------------------------------------------------------  ---------------
Arrival                                                4.409               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[0]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.475               

Slack               : 35.501ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt3_syn_18.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]_syn_4.a[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 4.383ns (cell 2.933ns (66%), net 1.450ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt3_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x022y069z0          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt3_syn_18.q[0]
net (fo=6)                              0.400          0.546          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2]_syn_4.b[1]
LUT4                x027y068z0          0.333    f     0.879       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2]_syn_4.f[1]
net (fo=2)                              0.100          0.979          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0]_syn_4.d[1]
LUT4                x027y068z1          0.205    r     1.184       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0]_syn_4.f[1]
net (fo=4)                              0.100          1.284          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.a[1]
LUT3                x027y068z2          0.424    f     1.708       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.200          1.908          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.d[1]
LUT4                x026y069z2          0.262    r     2.170       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[1]
net (fo=2)                              0.100          2.270          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[5]_syn_4.a[0]
LUT4                x026y069z1          0.408    f     2.678       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[5]_syn_4.f[0]
net (fo=4)                              0.200          2.878          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]_syn_4.a[0]
LUT4                x025y068z1          0.408    f     3.286       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]_syn_4.f[0]
net (fo=2)                              0.200          3.486          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[5]_syn_4.d[1]
LUT4                x026y069z1          0.205    r     3.691       7  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[5]_syn_4.f[1]
net (fo=2)                              0.150          3.841          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]_syn_4.a[0]
LUT5 (reg)          x026y068z3          0.542    f     4.383       8  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.383               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.501               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.139ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x018y062z0          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.q[0]
net (fo=27)                             0.250          0.378          net: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/rstb,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(383)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.sr
reg                 x021y062z3          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.243ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/sub0_syn_61.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/sub0_syn_61.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub0_syn_61.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x020y063z0          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/sub0_syn_61.q[0]
net (fo=1)                              0.100          0.209          net: u_video_subsystem/video_delay_m0/de_d[15],  ../../src/video_delay.v(22)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub0_syn_61.mi[1]
ADDER (reg)         x020y063z0          0.095    f     0.304          net: u_video_subsystem/video_delay_m0/de_d[16],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub0_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y066z3          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.mi[0]
reg                 x030y066z3          0.095    f     0.304          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_video_subsystem/u_udp_writer/add1_syn_61.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_udp_writer/add1_syn_61.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/add1_syn_61.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x028y063z0          0.109    f     0.109          pin: u_video_subsystem/u_udp_writer/add1_syn_61.q[0]
net (fo=1)                              0.100          0.209          net: u_video_subsystem/video_delay_m0/vs_d[19],  ../../src/video_delay.v(21)
                                                                      pin: u_video_subsystem/u_udp_writer/add1_syn_61.mi[1]
ADDER (reg)         x028y063z0          0.095    f     0.304          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/VS_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(20)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/add1_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_video_subsystem/u_udp_writer/add3_syn_117.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_udp_writer/add3_syn_117.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/add3_syn_117.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x020y062z2          0.109    f     0.109          pin: u_video_subsystem/u_udp_writer/add3_syn_117.q[0]
net (fo=1)                              0.100          0.209          net: u_video_subsystem/video_delay_m0/de_d[7],  ../../src/video_delay.v(22)
                                                                      pin: u_video_subsystem/u_udp_writer/add3_syn_117.mi[1]
ADDER (reg)         x020y062z2          0.095    f     0.304          net: u_video_subsystem/video_delay_m0/de_d[8],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/add3_syn_117.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_video_subsystem/u_udp_writer/lt0_syn_30.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_udp_writer/lt0_syn_30.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/lt0_syn_30.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x019y060z0          0.109    f     0.109          pin: u_video_subsystem/u_udp_writer/lt0_syn_30.q[0]
net (fo=1)                              0.100          0.209          net: u_video_subsystem/video_delay_m0/de_d[11],  ../../src/video_delay.v(22)
                                                                      pin: u_video_subsystem/u_udp_writer/lt0_syn_30.mi[1]
ADDER (reg)         x019y060z0          0.095    f     0.304          net: u_video_subsystem/video_delay_m0/de_d[12],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/lt0_syn_30.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y067z1          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.mi[0]
reg                 x025y067z0          0.095    f     0.304          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y068z0          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_3.q[0]
net (fo=3)                              0.100          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.mi[0]
reg                 x026y068z1          0.095    f     0.304          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_video_subsystem/video_delay_m0/de_d_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[3]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y061z2          0.109    f     0.109          pin: u_video_subsystem/video_delay_m0/de_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: u_video_subsystem/video_delay_m0/de_d[3],  ../../src/video_delay.v(22)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[3]_syn_4.mi[0]
reg                 x020y061z2          0.095    f     0.304          net: u_video_subsystem/video_delay_m0/de_d[4],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_video_subsystem/video_delay_m0/de_d_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y062z0          0.109    f     0.109          pin: u_video_subsystem/video_delay_m0/de_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u_video_subsystem/video_delay_m0/de_d[5],  ../../src/video_delay.v(22)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[6]_syn_4.mi[1]
reg                 x021y062z0          0.095    f     0.304          net: u_video_subsystem/video_delay_m0/de_d[6],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[3] -> u_video_mem_pll/pll_inst.clkc[3]
Type           :     Self
From Clock     :     u_video_mem_pll/pll_inst.clkc[3]
To Clock       :     u_video_mem_pll/pll_inst.clkc[3]
Min Period     :     3.255ns
Fmax           :     307.220MHz

Statistics:
Max            : SWNS      4.745ns, STNS      0.000ns,         0 Viol Endpoints,        58 Total Endpoints,        87 Paths Analyzed
Min            : HWNS      0.243ns, HTNS      0.000ns,         0 Viol Endpoints,        58 Total Endpoints,        87 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.745ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 3.139ns (cell 0.289ns (9%), net 2.850ns (91%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y059z2          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.q[0]
net (fo=1)                              2.850          2.996          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x039y007z2          0.143    r     3.139          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.139               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.745               

Slack               : 4.745ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 3.139ns (cell 0.289ns (9%), net 2.850ns (91%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y059z2          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.q[1]
net (fo=1)                              2.850          2.996          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x039y007z2          0.143    r     3.139          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.139               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.745               

Slack               : 5.143ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[18]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D0_P_syn_2.do[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.796ns (cell 0.146ns (5%), net 2.650ns (95%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[18]_syn_32.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y057z0          0.146    r     0.146          pin: u_video_subsystem/u_udp_writer/write_data_b2[18]_syn_32.q[0]
net (fo=1)                              2.650          2.796          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D0_P_syn_2.do[0]
PAD (reg)           x040y008            0.000    f     2.796          net: HDMI_D0_PHDMI_D0_P,  ../../top_dual_udp.v(62)
--------------------------------------------------------------------  ---------------
Arrival                                                2.796               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D0_P_syn_2.osclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          7.939               
clock uncertainty                       0.000          7.939               
clock pessimism                         0.000          7.939               
--------------------------------------------------------------------  ---------------
Required                                               7.939               
--------------------------------------------------------------------  ---------------
Slack                                                  5.143               

Slack               : 5.145ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[6]_syn_29.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.739ns (cell 0.289ns (10%), net 2.450ns (90%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[6]_syn_29.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y062z2          0.146    r     0.146          pin: u_video_subsystem/u_udp_writer/write_data_b2[6]_syn_29.q[0]
net (fo=1)                              2.450          2.596          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[1]_syn_3.mi[0]
reg                 x039y017z3          0.143    r     2.739          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.739               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[1]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.145               

Slack               : 5.593ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D1_P_syn_2.do[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.346ns (cell 0.146ns (6%), net 2.200ns (94%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y043z1          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.q[0]
net (fo=1)                              2.200          2.346          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_P_syn_2.do[1]
PAD (reg)           x040y005            0.000    f     2.346          net: HDMI_D1_PHDMI_D1_P,  ../../top_dual_udp.v(61)
--------------------------------------------------------------------  ---------------
Arrival                                                2.346               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_P_syn_2.osclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          7.939               
clock uncertainty                       0.000          7.939               
clock pessimism                         0.000          7.939               
--------------------------------------------------------------------  ---------------
Required                                               7.939               
--------------------------------------------------------------------  ---------------
Slack                                                  5.593               

Slack               : 6.195ns
Begin Point         : u_udp_cam_ctrl_cam/u_emboss_process/mux4_syn_28.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 1.689ns (cell 0.289ns (17%), net 1.400ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/mux4_syn_28.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y050z3          0.146    r     0.146          pin: u_udp_cam_ctrl_cam/u_emboss_process/mux4_syn_28.q[0]
net (fo=1)                              1.400          1.546          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x038y025z1          0.143    r     1.689          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.689               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.195               

Slack               : 6.224ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 1.589ns (cell 0.289ns (18%), net 1.300ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.146          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             1.300          1.446          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.sr
reg                 x028y069z2          0.143    f     1.589               
--------------------------------------------------------------------  ---------------
Arrival                                                1.589               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  6.224               

Slack               : 6.224ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 1.660ns (cell 0.460ns (27%), net 1.200ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.146          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             1.200          1.346          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0]
LUT3 (reg)          x028y067z1          0.314    r     1.660       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.660               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.224               

Slack               : 6.224ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 1.660ns (cell 0.460ns (27%), net 1.200ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.146          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             1.200          1.346          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1]
LUT3 (reg)          x028y067z1          0.314    r     1.660       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.660               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.224               

Slack               : 6.224ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 1.660ns (cell 0.460ns (27%), net 1.200ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.146          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             1.200          1.346          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0]
LUT3 (reg)          x028y067z0          0.314    r     1.660       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.660               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.224               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.243ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y053z2          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.q[0]
net (fo=2)                              0.100          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.mi[1]
reg                 x037y053z2          0.095    f     0.304          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.312ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_CLK_P_syn_2.do[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y033z1          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=1)                              0.200          0.309          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: HDMI_CLK_P_syn_2.do[1]
PAD (reg)           x040y032            0.000    f     0.309          net: HDMI_CLK_PHDMI_CLK_P,  ../../top_dual_udp.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_CLK_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.312               

Slack               : 0.389ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.c[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.450ns (cell 0.350ns (77%), net 0.100ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y064z0          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.c[0]
LUT3 (reg)          x038y064z0          0.241    f     0.450       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.450               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.389               

Slack               : 0.389ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.450ns (cell 0.350ns (77%), net 0.100ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y067z1          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[0]
LUT3 (reg)          x028y067z0          0.241    f     0.450       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.450               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.389               

Slack               : 0.389ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.450ns (cell 0.350ns (77%), net 0.100ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y067z1          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1]
LUT3 (reg)          x028y067z0          0.241    f     0.450       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.450               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.389               

Slack               : 0.393ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z3          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.q[1]
net (fo=1)                              0.250          0.359          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[0]
reg                 x037y057z3          0.095    f     0.454          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y057z3          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=1)                              0.250          0.359          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.mi[0]
reg                 x037y054z2          0.095    f     0.454          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/write_data_b2[2]_syn_29.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y065z2          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.q[0]
net (fo=1)                              0.250          0.359          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[2]_syn_29.mi[0]
reg                 x037y062z3          0.095    f     0.454          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[2]_syn_29.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/add0_syn_68.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/add0_syn_68.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x035y045z2          0.109    f     0.109          pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/add0_syn_68.q[0]
net (fo=2)                              0.250          0.359          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.mi[0]
reg                 x036y043z0          0.095    f     0.454          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.439ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.c[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.500ns (cell 0.350ns (69%), net 0.150ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y067z3          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.c[0]
LUT3 (reg)          x034y067z1          0.241    f     0.500       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.500               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.439               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     4.276ns
Fmax           :     233.863MHz

Statistics:
Max            : SWNS      3.724ns, STNS      0.000ns,         0 Viol Endpoints,        37 Total Endpoints,       289 Paths Analyzed
Min            : HWNS      0.443ns, HTNS      0.000ns,         0 Viol Endpoints,        37 Total Endpoints,       289 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.724ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_state_reg[1]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.089ns (cell 0.989ns (24%), net 3.100ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.400          4.003          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_state_reg[1]_syn_4.sr
reg                 x002y057z2          0.086    r     4.089               
--------------------------------------------------------------------  ---------------
Arrival                                                4.089               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_state_reg[1]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.724               

Slack               : 3.724ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_state_reg[5]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.089ns (cell 0.989ns (24%), net 3.100ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.400          4.003          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.sr
reg                 x003y058z2          0.086    r     4.089               
--------------------------------------------------------------------  ---------------
Arrival                                                4.089               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.724               

Slack               : 3.774ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_state_reg[2]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.039ns (cell 0.989ns (24%), net 3.050ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.350          3.953          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_state_reg[2]_syn_3.sr
reg                 x002y056z2          0.086    r     4.039               
--------------------------------------------------------------------  ---------------
Arrival                                                4.039               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_state_reg[2]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.774               

Slack               : 3.874ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[11]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.939ns (cell 0.989ns (25%), net 2.950ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.250          3.853          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[11]_syn_4.sr
reg                 x003y055z2          0.086    r     3.939               
--------------------------------------------------------------------  ---------------
Arrival                                                3.939               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               

Slack               : 3.874ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.939ns (cell 0.989ns (25%), net 2.950ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.250          3.853          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.sr
reg                 x002y054z3          0.086    r     3.939               
--------------------------------------------------------------------  ---------------
Arrival                                                3.939               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               

Slack               : 3.874ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.939ns (cell 0.989ns (25%), net 2.950ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.250          3.853          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.sr
reg                 x002y054z2          0.086    r     3.939               
--------------------------------------------------------------------  ---------------
Arrival                                                3.939               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               

Slack               : 3.924ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[1]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.889ns (cell 0.989ns (25%), net 2.900ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.200          3.803          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1]_syn_4.sr
reg                 x005y054z3          0.086    r     3.889               
--------------------------------------------------------------------  ---------------
Arrival                                                3.889               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.924               

Slack               : 3.924ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[5]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.889ns (cell 0.989ns (25%), net 2.900ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.200          3.803          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[5]_syn_4.sr
reg                 x003y054z2          0.086    r     3.889               
--------------------------------------------------------------------  ---------------
Arrival                                                3.889               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.924               

Slack               : 3.924ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[7]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.889ns (cell 0.989ns (25%), net 2.900ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.200          3.803          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[7]_syn_4.sr
reg                 x005y054z2          0.086    r     3.889               
--------------------------------------------------------------------  ---------------
Arrival                                                3.889               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[7]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.924               

Slack               : 3.924ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_dec_addr_reg[3]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.889ns (cell 0.989ns (25%), net 2.900ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.200          3.803          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[3]_syn_3.sr
reg                 x002y053z3          0.086    r     3.889               
--------------------------------------------------------------------  ---------------
Arrival                                                3.889               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[3]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.924               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.443ns
Begin Point         : u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_txfer_tog_reg1_syn_13.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.504ns (cell 0.204ns (40%), net 0.300ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y049z3          0.109    f     0.109          pin: u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.q[0]
net (fo=2)                              0.300          0.409          net: u6_tx_fifo/wr_frame_in_fifo,  ../../import/tx_client_fifo.v(129)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_13.mi[0]
reg                 x001y052z2          0.095    f     0.504          net: u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../import/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                0.504               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_13.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               

Slack               : 2.755ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_dec_addr_reg[2]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.763ns (cell 0.463ns (16%), net 2.300ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.750          0.859          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.c[1]
LUT4                x012y026z0          0.151    f     1.010       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.700          1.710          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     1.861       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             0.850          2.711          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[2]_syn_3.sr
reg                 x006y047z0          0.052    f     2.763               
--------------------------------------------------------------------  ---------------
Arrival                                                2.763               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.755               

Slack               : 2.820ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_256.c[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.881ns (cell 0.581ns (20%), net 2.300ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             1.200          1.309          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_20.c[1]
LUT4                x021y026z1          0.151    f     1.460       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_20.f[1]
net (fo=26)                             1.100          2.560          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_306,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_256.c[0]
LUT4 (reg)          x027y040z2          0.321    r     2.881       2  net: u4_trimac_block/reset_reg2[0],  ../../import/temac_block.v(152)
--------------------------------------------------------------------  ---------------
Arrival                                                2.881               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_256.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  2.820               

Slack               : 2.855ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.863ns (cell 0.463ns (16%), net 2.400ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.750          0.859          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.c[1]
LUT4                x012y026z0          0.151    f     1.010       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.700          1.710          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     1.861       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             0.950          2.811          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.sr
reg                 x006y049z1          0.052    f     2.863               
--------------------------------------------------------------------  ---------------
Arrival                                                2.863               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.855               

Slack               : 2.855ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.863ns (cell 0.463ns (16%), net 2.400ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.750          0.859          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.c[1]
LUT4                x012y026z0          0.151    f     1.010       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.700          1.710          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     1.861       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             0.950          2.811          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.sr
reg                 x006y049z0          0.052    f     2.863               
--------------------------------------------------------------------  ---------------
Arrival                                                2.863               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.855               

Slack               : 2.905ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.913ns (cell 0.463ns (15%), net 2.450ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.750          0.859          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.c[1]
LUT4                x012y026z0          0.151    f     1.010       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.700          1.710          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     1.861       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             1.000          2.861          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr
reg                 x006y050z0          0.052    f     2.913               
--------------------------------------------------------------------  ---------------
Arrival                                                2.913               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.905               

Slack               : 2.905ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.913ns (cell 0.463ns (15%), net 2.450ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.750          0.859          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.c[1]
LUT4                x012y026z0          0.151    f     1.010       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.700          1.710          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     1.861       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             1.000          2.861          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.sr
reg                 x007y051z1          0.052    f     2.913               
--------------------------------------------------------------------  ---------------
Arrival                                                2.913               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.905               

Slack               : 2.905ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_dec_addr_reg[10]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.913ns (cell 0.463ns (15%), net 2.450ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.750          0.859          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.c[1]
LUT4                x012y026z0          0.151    f     1.010       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.700          1.710          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     1.861       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             1.000          2.861          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[10]_syn_3.sr
reg                 x006y050z1          0.052    f     2.913               
--------------------------------------------------------------------  ---------------
Arrival                                                2.913               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[10]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.905               

Slack               : 2.905ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_start_addr_reg[7]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.913ns (cell 0.463ns (15%), net 2.450ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.750          0.859          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.c[1]
LUT4                x012y026z0          0.151    f     1.010       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.700          1.710          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     1.861       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             1.000          2.861          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[7]_syn_3.sr
reg                 x006y050z3          0.052    f     2.913               
--------------------------------------------------------------------  ---------------
Arrival                                                2.913               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[7]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.905               

Slack               : 2.955ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[9]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.963ns (cell 0.463ns (15%), net 2.500ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.750          0.859          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.c[1]
LUT4                x012y026z0          0.151    f     1.010       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.700          1.710          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     1.861       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             1.050          2.911          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[9]_syn_4.sr
reg                 x006y051z1          0.052    f     2.963               
--------------------------------------------------------------------  ---------------
Arrival                                                2.963               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[9]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.955               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[2] -> u_video_mem_pll/pll_inst.clkc[3]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[2]
To Clock       :     u_video_mem_pll/pll_inst.clkc[3]
Min Period     :     1.261ns
Fmax           :     793.021MHz

Statistics:
Max            : SWNS      6.739ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.739ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.145ns (cell 0.695ns (60%), net 0.450ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y067z1          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.450          0.596          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.b[1]
LUT3 (reg)          x035y069z3          0.549    f     1.145       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.145               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.739               

Slack               : 6.889ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.995ns (cell 0.695ns (69%), net 0.300ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y068z3          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.300          0.446          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x033y067z3          0.549    f     0.995       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.995               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.889               

Slack               : 6.889ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.995ns (cell 0.695ns (69%), net 0.300ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y069z1          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.300          0.446          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0]
LUT3 (reg)          x035y069z3          0.549    f     0.995       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.995               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.889               

Slack               : 6.937ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.947ns (cell 0.597ns (63%), net 0.350ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y068z3          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.350          0.496          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.b[1]
LUT3 (reg)          x034y067z1          0.451    f     0.947       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.947               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.937               

Slack               : 6.939ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_udp_writer/write_data_b2[19]_syn_28.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.945ns (cell 0.695ns (73%), net 0.250ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y066z3          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.q[0]
net (fo=1)                              0.250          0.396          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[19]_syn_28.b[0]
LUT3 (reg)          x038y064z3          0.549    f     0.945       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.945               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[19]_syn_28.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.939               

Slack               : 6.939ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.945ns (cell 0.695ns (73%), net 0.250ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y069z2          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x035y069z2          0.549    f     0.945       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.945               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.939               

Slack               : 6.939ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.945ns (cell 0.695ns (73%), net 0.250ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y067z1          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.250          0.396          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x031y068z3          0.549    f     0.945       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.945               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.939               

Slack               : 6.939ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.945ns (cell 0.695ns (73%), net 0.250ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x030y067z1          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x033y067z3          0.549    f     0.945       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.945               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.939               

Slack               : 6.987ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_28.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.897ns (cell 0.597ns (66%), net 0.300ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y069z1          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.300          0.446          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_28.b[0]
LUT3 (reg)          x034y070z1          0.451    f     0.897       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.897               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_28.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.987               

Slack               : 6.987ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.897ns (cell 0.597ns (66%), net 0.300ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y069z2          0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.q[1]
net (fo=1)                              0.300          0.446          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x036y067z1          0.451    f     0.897       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.897               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.987               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[7]_syn_28.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[7]_syn_28.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y053z2          0.109    f     0.109          pin: u_video_subsystem/u_udp_writer/write_data_b2[7]_syn_28.q[0]
net (fo=2)                              0.150          0.259          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.mi[0]
reg                 x037y053z2          0.095    f     0.354          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y068z3          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x036y068z3          0.095    f     0.354          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_26.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_26.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y068z1          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_26.q[0]
net (fo=1)                              0.150          0.259          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x033y069z3          0.095    f     0.354          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_22.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_24.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_22.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y069z3          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_22.q[0]
net (fo=1)                              0.200          0.309          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_24.mi[0]
reg                 x036y068z2          0.095    f     0.404          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_24.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub2_syn_36.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add4_syn_32.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub2_syn_36.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x031y068z0          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub2_syn_36.q[0]
net (fo=1)                              0.250          0.359          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add4_syn_32.mi[0]
ADDER (reg)         x033y069z0          0.095    f     0.454          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add4_syn_32.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y068z1          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.q[0]
net (fo=1)                              0.250          0.359          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0]
reg                 x028y069z2          0.095    f     0.454          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.517ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.578ns (cell 0.428ns (74%), net 0.150ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y065z0          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[0]
LUT3 (reg)          x038y064z0          0.319    r     0.578       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.578               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.517               

Slack               : 0.517ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.578ns (cell 0.428ns (74%), net 0.150ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y065z0          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1]
LUT3 (reg)          x038y064z0          0.319    r     0.578       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.578               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.517               

Slack               : 0.517ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.578ns (cell 0.428ns (74%), net 0.150ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y067z1          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x028y067z1          0.319    r     0.578       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.578               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.517               

Slack               : 0.517ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.578ns (cell 0.428ns (74%), net 0.150ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y067z1          0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x028y067z1          0.319    r     0.578       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.578               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.517               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : SWNS      7.295ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.295ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y049z1          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.300          0.446          net: u6_tx_fifo/rd_addr_txfer[3],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0]
reg                 x004y047z1          0.143    r     0.589          net: u6_tx_fifo/wr_rd_addr[3],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               

Slack               : 7.295ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y049z1          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[1]
net (fo=1)                              0.300          0.446          net: u6_tx_fifo/rd_addr_txfer[1],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[1]
reg                 x004y047z1          0.143    r     0.589          net: u6_tx_fifo/wr_rd_addr[1],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               

Slack               : 7.295ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y049z1          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.300          0.446          net: u6_tx_fifo/rd_addr_txfer[5],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[0]
reg                 x004y051z2          0.143    r     0.589          net: u6_tx_fifo/wr_rd_addr[5],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               

Slack               : 7.295ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y054z2          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.q[0]
net (fo=1)                              0.300          0.446          net: u6_tx_fifo/rd_addr_txfer[11],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0]
reg                 x003y051z2          0.143    r     0.589          net: u6_tx_fifo/wr_rd_addr[11],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               

Slack               : 7.345ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sel14_syn_233.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/sel14_syn_206.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_233.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y059z1          0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/sel14_syn_233.q[0]
net (fo=2)                              0.250          0.396          net: u6_tx_fifo/rd_tran_frame_tog,  ../../import/tx_client_fifo.v(114)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_206.mi[0]
reg                 x005y061z3          0.143    r     0.539          net: u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../import/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_206.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.345ns
Begin Point         : u6_tx_fifo/rd_txfer_tog_reg1_syn_13.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_13.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y052z2          0.146    r     0.146          pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_13.q[1]
net (fo=2)                              0.250          0.396          net: u6_tx_fifo/rd_txfer_tog,  ../../import/tx_client_fifo.v(135)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.mi[1]
reg                 x001y055z3          0.143    r     0.539          net: u6_tx_fifo/rd_txfer_tog_reg[0],  ../../import/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.345ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y054z3          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.250          0.396          net: u6_tx_fifo/rd_addr_txfer[0],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1]
reg                 x002y051z2          0.143    r     0.539          net: u6_tx_fifo/wr_rd_addr[0],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.345ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y049z0          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[0]
net (fo=1)                              0.250          0.396          net: u6_tx_fifo/rd_addr_txfer[8],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[0]
reg                 x004y050z3          0.143    r     0.539          net: u6_tx_fifo/wr_rd_addr[8],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.395ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/sub1_syn_76.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y049z0          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[1]
net (fo=1)                              0.200          0.346          net: u6_tx_fifo/rd_addr_txfer[10],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/sub1_syn_76.mi[1]
ADDER (reg)         x005y050z2          0.143    r     0.489          net: u6_tx_fifo/wr_rd_addr[10],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/sub1_syn_76.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.395ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y049z1          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.200          0.346          net: u6_tx_fifo/rd_addr_txfer[2],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x002y051z2          0.143    r     0.489          net: u6_tx_fifo/wr_rd_addr[2],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/sub1_syn_76.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y050z0          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.150          0.259          net: u6_tx_fifo/rd_addr_txfer[9],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/sub1_syn_76.mi[0]
ADDER (reg)         x005y050z2          0.095    f     0.354          net: u6_tx_fifo/wr_rd_addr[9],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/sub1_syn_76.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y052z2          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[1]
net (fo=1)                              0.150          0.259          net: u6_tx_fifo/rd_addr_txfer[4],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[1]
reg                 x004y051z2          0.095    f     0.354          net: u6_tx_fifo/wr_rd_addr[4],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/sub1_syn_76.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y049z0          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[1]
net (fo=1)                              0.200          0.309          net: u6_tx_fifo/rd_addr_txfer[10],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/sub1_syn_76.mi[1]
ADDER (reg)         x005y050z2          0.095    f     0.404          net: u6_tx_fifo/wr_rd_addr[10],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/sub1_syn_76.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y049z1          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: u6_tx_fifo/rd_addr_txfer[2],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x002y051z2          0.095    f     0.404          net: u6_tx_fifo/wr_rd_addr[2],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y052z2          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: u6_tx_fifo/rd_addr_txfer[6],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[1]
reg                 x003y051z2          0.095    f     0.404          net: u6_tx_fifo/wr_rd_addr[6],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y050z0          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[1]
net (fo=1)                              0.200          0.309          net: u6_tx_fifo/rd_addr_txfer[7],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[1]
reg                 x004y050z3          0.095    f     0.404          net: u6_tx_fifo/wr_rd_addr[7],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sel14_syn_233.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/sel14_syn_206.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_233.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y059z1          0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/sel14_syn_233.q[0]
net (fo=2)                              0.250          0.359          net: u6_tx_fifo/rd_tran_frame_tog,  ../../import/tx_client_fifo.v(114)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_206.mi[0]
reg                 x005y061z3          0.095    f     0.454          net: u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../import/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_206.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : u6_tx_fifo/rd_txfer_tog_reg1_syn_13.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_13.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y052z2          0.109    f     0.109          pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_13.q[1]
net (fo=2)                              0.250          0.359          net: u6_tx_fifo/rd_txfer_tog,  ../../import/tx_client_fifo.v(135)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.mi[1]
reg                 x001y055z3          0.095    f     0.454          net: u6_tx_fifo/rd_txfer_tog_reg[0],  ../../import/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y054z3          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.250          0.359          net: u6_tx_fifo/rd_addr_txfer[0],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1]
reg                 x002y051z2          0.095    f     0.454          net: u6_tx_fifo/wr_rd_addr[0],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y049z0          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[0]
net (fo=1)                              0.250          0.359          net: u6_tx_fifo/rd_addr_txfer[8],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[0]
reg                 x004y050z3          0.095    f     0.454          net: u6_tx_fifo/wr_rd_addr[8],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> u_video_mem_pll/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     u_video_mem_pll/pll_inst.clkc[2]
Min Period     :     6.770ns
Fmax           :     147.711MHz

Statistics:
Max            : SWNS      6.646ns, STNS      0.000ns,         0 Viol Endpoints,        12 Total Endpoints,        12 Paths Analyzed
Min            : HWNS      0.343ns, HTNS      0.000ns,         0 Viol Endpoints,        12 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.646ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.238ns (cell 0.688ns (55%), net 0.550ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x012y059z1          0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=5)                              0.550         32.696          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.a[1]
LUT4 (reg)          x017y063z2          0.542    f    33.238       1  net: u_video_subsystem/video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                               33.238               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.646               

Slack               : 6.918ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.782ns (cell 0.232ns (29%), net 0.550ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x012y059z1          0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=5)                              0.550         32.696          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.sr
reg                 x019y061z2          0.086    r    32.782               
--------------------------------------------------------------------  ---------------
Arrival                                               32.782               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  6.918               

Slack               : 6.918ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.782ns (cell 0.232ns (29%), net 0.550ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x012y059z1          0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=5)                              0.550         32.696          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x018y062z0          0.086    r    32.782               
--------------------------------------------------------------------  ---------------
Arrival                                               32.782               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  6.918               

Slack               : 7.195ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z1          0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.400         32.546          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[0]
ADDER (reg)         x021y065z0          0.143    r    32.689          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.689               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.195               

Slack               : 7.195ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z2          0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[0]
net (fo=1)                              0.400         32.546          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[1]
ADDER (reg)         x021y065z0          0.143    r    32.689          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.689               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.195               

Slack               : 7.195ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y063z2          0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.400         32.546          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1]
reg                 x021y062z3          0.143    r    32.689          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.689               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.195               

Slack               : 7.245ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.639ns (cell 0.289ns (45%), net 0.350ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z2          0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.350         32.496          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0]
reg                 x021y062z3          0.143    r    32.639          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.639               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.245               

Slack               : 7.245ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.639ns (cell 0.289ns (45%), net 0.350ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y064z0          0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.350         32.496          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1]
reg                 x022y066z0          0.143    r    32.639          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.639               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.245               

Slack               : 7.295ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z1          0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.300         32.446          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0]
reg                 x025y067z1          0.143    r    32.589          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.589               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               

Slack               : 7.345ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z3          0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.250         32.396          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.mi[0]
reg                 x026y065z3          0.143    r    32.539          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.539               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.343ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y064z0          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.mi[0]
reg                 x025y066z2          0.095    f     0.404          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z3          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.250          0.359          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.mi[0]
reg                 x026y065z3          0.095    f     0.454          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z3          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.250          0.359          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.mi[1]
reg                 x026y065z3          0.095    f     0.454          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.439ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.739ns (cell 0.189ns (25%), net 0.550ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x012y059z1          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=5)                              0.550          0.678          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.sr
reg                 x019y061z2          0.061    f     0.739               
--------------------------------------------------------------------  ---------------
Arrival                                                0.739               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.439               

Slack               : 0.439ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.739ns (cell 0.189ns (25%), net 0.550ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x012y059z1          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=5)                              0.550          0.678          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x018y062z0          0.061    f     0.739               
--------------------------------------------------------------------  ---------------
Arrival                                                0.739               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.439               

Slack               : 0.443ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.504ns (cell 0.204ns (40%), net 0.300ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z1          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.300          0.409          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0]
reg                 x025y067z1          0.095    f     0.504          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.504               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               

Slack               : 0.493ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.204ns (36%), net 0.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z2          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.350          0.459          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0]
reg                 x021y062z3          0.095    f     0.554          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.554               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.493               

Slack               : 0.493ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.204ns (36%), net 0.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y064z0          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.350          0.459          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1]
reg                 x022y066z0          0.095    f     0.554          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.554               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.493               

Slack               : 0.543ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.604ns (cell 0.204ns (33%), net 0.400ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z1          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.400          0.509          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[0]
ADDER (reg)         x021y065z0          0.095    f     0.604          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.604               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.543               

Slack               : 0.543ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.604ns (cell 0.204ns (33%), net 0.400ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z2          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[0]
net (fo=1)                              0.400          0.509          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[1]
ADDER (reg)         x021y065z0          0.095    f     0.604          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.604               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.543               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[2] -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[2]
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : SWNS      7.245ns, STNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
Min            : HWNS      0.243ns, HTNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.245ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.639ns (cell 0.289ns (45%), net 0.350ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y067z2          0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.q[0]
net (fo=1)                              0.350          0.496          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0]
reg                 x022y066z2          0.143    r     0.639          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.639               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.245               

Slack               : 7.245ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.639ns (cell 0.289ns (45%), net 0.350ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z1          0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.350          0.496          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0]
reg                 x020y066z0          0.143    r     0.639          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.639               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.245               

Slack               : 7.295ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z2          0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.300          0.446          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x021y066z2          0.143    r     0.589          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               

Slack               : 7.345ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y066z0          0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.mi[1]
reg                 x023y068z0          0.143    r     0.539          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.395ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y067z0          0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.200          0.346          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0]
reg                 x019y066z1          0.143    r     0.489          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.395ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y067z0          0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.200          0.346          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1]
reg                 x019y066z1          0.143    r     0.489          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.445ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z1          0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x025y067z2          0.143    r     0.439          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.445               

Slack               : 7.445ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0]
reg                 x026y066z2          0.143    r     0.439          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.445               

Slack               : 7.445ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.150          0.296          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x026y066z2          0.143    r     0.439          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.445               

Slack               : 7.495ns
Begin Point         : u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.289ns (74%), net 0.100ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y063z2          0.146    r     0.146          pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.q[1]
net (fo=2)                              0.100          0.246          net: u_video_subsystem/video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x017y063z0          0.143    r     0.389          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.495               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.243ns
Begin Point         : u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y063z2          0.109    f     0.109          pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.q[1]
net (fo=2)                              0.100          0.209          net: u_video_subsystem/video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x017y063z0          0.095    f     0.304          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.293ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z1          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x025y067z2          0.095    f     0.354          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0]
reg                 x026y066z2          0.095    f     0.354          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x026y066z2          0.095    f     0.354          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y067z0          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0]
reg                 x019y066z1          0.095    f     0.404          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y067z0          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1]
reg                 x019y066z1          0.095    f     0.404          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y066z0          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.q[0]
net (fo=1)                              0.250          0.359          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.mi[1]
reg                 x023y068z0          0.095    f     0.454          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.443ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.504ns (cell 0.204ns (40%), net 0.300ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z2          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.300          0.409          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x021y066z2          0.095    f     0.504          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.504               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               

Slack               : 0.493ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.204ns (36%), net 0.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y067z2          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.q[0]
net (fo=1)                              0.350          0.459          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0]
reg                 x022y066z2          0.095    f     0.554          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.554               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.493               

Slack               : 0.493ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.204ns (36%), net 0.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z1          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.350          0.459          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0]
reg                 x020y066z0          0.095    f     0.554          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.554               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.493               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     1.464ns
Fmax           :     683.060MHz

Statistics:
Max            : SWNS      1.634ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.086ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.634ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.396ns (cell 0.146ns (36%), net 0.250ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y070z1          0.146    r     0.146          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.250          0.396          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.396               
--------------------------------------------------------------------  ---------------
Arrival                                                0.396               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../import/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
recovery                                0.030          2.030               
clock uncertainty                       0.000          2.030               
clock pessimism                         0.000          2.030               
--------------------------------------------------------------------  ---------------
Required                                               2.030               
--------------------------------------------------------------------  ---------------
Slack                                                  1.634               

Slack               : 1.643ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.296ns (cell 0.146ns (49%), net 0.150ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z2          0.146    r     0.146          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.150          0.296          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../import/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     0.296          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../top_dual_udp.v(40)
--------------------------------------------------------------------  ---------------
Arrival                                                0.296               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../import/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          1.939               
clock uncertainty                       0.000          1.939               
clock pessimism                         0.000          1.939               
--------------------------------------------------------------------  ---------------
Required                                               1.939               
--------------------------------------------------------------------  ---------------
Slack                                                  1.643               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.086ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.378ns (cell 0.128ns (33%), net 0.250ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y070z1          0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.250          0.378          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.378               
--------------------------------------------------------------------  ---------------
Arrival                                                0.378               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../import/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292         -5.708               
clock uncertainty                       0.000         -5.708               
clock pessimism                         0.000         -5.708               
--------------------------------------------------------------------  ---------------
Required                                              -5.708               
--------------------------------------------------------------------  ---------------
Slack                                                  6.086               

Slack               : 6.262ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z2          0.109    f     0.109          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.150          0.259          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../import/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     0.259          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../top_dual_udp.v(40)
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../import/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -6.003               
clock uncertainty                       0.000         -6.003               
clock pessimism                         0.000         -6.003               
--------------------------------------------------------------------  ---------------
Required                                              -6.003               
--------------------------------------------------------------------  ---------------
Slack                                                  6.262               


Inter clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Cross Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]

Statistics:
Max            : SWNS      4.233ns, STNS      0.000ns,         0 Viol Endpoints,       942 Total Endpoints,        24 Paths Analyzed
Min            : HWNS      0.089ns, HTNS      0.000ns,         0 Viol Endpoints,       942 Total Endpoints,        24 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.233ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : key3_syn_4.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.797ns (cell 0.397ns (10%), net 3.400ns (90%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             1.800          1.946          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_123.c[1]
LUT2                x028y029z1          0.251    r     2.197       1  pin: u_udp_cam_ctrl_cam/mux250_syn_123.f[1]
net (fo=2)                              1.600          3.797          net: u_udp_cam_ctrl_cam/rst_n_dup_15,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: key3_syn_4.rst
PAD (reg)           x040y011            0.000    f     3.797               
--------------------------------------------------------------------  ---------------
Arrival                                                3.797               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: key3_syn_4.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                                0.030          8.030               
clock uncertainty                       0.000          8.030               
clock pessimism                         0.000          8.030               
--------------------------------------------------------------------  ---------------
Required                                               8.030               
--------------------------------------------------------------------  ---------------
Slack                                                  4.233               

Slack               : 4.456ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/mult21_syn_4.rstpdn (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.244ns (cell 0.494ns (15%), net 2.750ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             1.500          1.646          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_5.c[0]
LUT4                x015y022z3          0.348    f     1.994       1  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_5.f[0]
net (fo=61)                             1.250          3.244          net: u_udp_cam_ctrl_cam/rst_n_dup_38,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mult21_syn_4.rstpdn
MULT18 (reg)        x016y000            0.000    f     3.244               
--------------------------------------------------------------------  ---------------
Arrival                                                3.244               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult21_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  4.456               

Slack               : 4.533ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : key4_syn_4.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.497ns (cell 0.397ns (11%), net 3.100ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             1.800          1.946          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_123.c[1]
LUT2                x028y029z1          0.251    r     2.197       1  pin: u_udp_cam_ctrl_cam/mux250_syn_123.f[1]
net (fo=2)                              1.300          3.497          net: u_udp_cam_ctrl_cam/rst_n_dup_15,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: key4_syn_4.rst
PAD (reg)           x040y017            0.000    f     3.497               
--------------------------------------------------------------------  ---------------
Arrival                                                3.497               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: key4_syn_4.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                                0.030          8.030               
clock uncertainty                       0.000          8.030               
clock pessimism                         0.000          8.030               
--------------------------------------------------------------------  ---------------
Required                                               8.030               
--------------------------------------------------------------------  ---------------
Slack                                                  4.533               

Slack               : 4.713ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/key4_debounce_unit/button_pulse_n_syn_23.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.987ns (cell 0.637ns (21%), net 2.350ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             1.850          1.996          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_113.c[1]
LUT2                x033y049z3          0.348    f     2.344       1  pin: u_udp_cam_ctrl_cam/mux250_syn_113.f[1]
net (fo=47)                             0.500          2.844          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/button_pulse_n_syn_23.sr
reg                 x038y046z1          0.143    f     2.987               
--------------------------------------------------------------------  ---------------
Arrival                                                2.987               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/button_pulse_n_syn_23.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  4.713               

Slack               : 4.713ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/key4_debounce_unit/button_pulse_n_syn_31.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.987ns (cell 0.637ns (21%), net 2.350ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             1.850          1.996          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_113.c[1]
LUT2                x033y049z3          0.348    f     2.344       1  pin: u_udp_cam_ctrl_cam/mux250_syn_113.f[1]
net (fo=47)                             0.500          2.844          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/button_pulse_n_syn_31.sr
reg                 x038y046z0          0.143    f     2.987               
--------------------------------------------------------------------  ---------------
Arrival                                                2.987               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/button_pulse_n_syn_31.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  4.713               

Slack               : 4.713ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/delay_cnt_reg[0]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.987ns (cell 0.637ns (21%), net 2.350ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             1.850          1.996          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_113.c[1]
LUT2                x033y049z3          0.348    f     2.344       1  pin: u_udp_cam_ctrl_cam/mux250_syn_113.f[1]
net (fo=47)                             0.500          2.844          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/delay_cnt_reg[0]_syn_4.sr
reg                 x038y046z2          0.143    f     2.987               
--------------------------------------------------------------------  ---------------
Arrival                                                2.987               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/delay_cnt_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  4.713               

Slack               : 4.713ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/key4_debounce_unit/count_reg[12]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.987ns (cell 0.637ns (21%), net 2.350ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             1.850          1.996          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_113.c[1]
LUT2                x033y049z3          0.348    f     2.344       1  pin: u_udp_cam_ctrl_cam/mux250_syn_113.f[1]
net (fo=47)                             0.500          2.844          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/count_reg[12]_syn_4.sr
reg                 x039y047z0          0.143    f     2.987               
--------------------------------------------------------------------  ---------------
Arrival                                                2.987               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/count_reg[12]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  4.713               

Slack               : 4.744ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/mult10_syn_2.ceb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.156ns (cell 0.756ns (23%), net 2.400ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 69
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             1.200          1.346          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.c[0]
LUT4                x015y028z3          0.348    f     1.694       1  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.f[0]
net (fo=6)                              0.100          1.794          net: u_udp_cam_ctrl_cam/rst_n_dup_3,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.d[1]
LUT4                x015y028z3          0.262    r     2.056       2  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.f[1]
net (fo=34)                             1.100          3.156          net: u_udp_cam_ctrl_cam/mux226_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mult10_syn_2.ceb
MULT18 (reg)        x016y009            0.000    f     3.156               
--------------------------------------------------------------------  ---------------
Arrival                                                3.156               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult10_syn_2.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.100          7.900               
clock uncertainty                       0.000          7.900               
clock pessimism                         0.000          7.900               
--------------------------------------------------------------------  ---------------
Required                                               7.900               
--------------------------------------------------------------------  ---------------
Slack                                                  4.744               

Slack               : 4.744ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/mult11_syn_2.ceb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.156ns (cell 0.756ns (23%), net 2.400ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 69
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             1.200          1.346          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.c[0]
LUT4                x015y028z3          0.348    f     1.694       1  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.f[0]
net (fo=6)                              0.100          1.794          net: u_udp_cam_ctrl_cam/rst_n_dup_3,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.d[1]
LUT4                x015y028z3          0.262    r     2.056       2  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.f[1]
net (fo=34)                             1.100          3.156          net: u_udp_cam_ctrl_cam/mux226_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mult11_syn_2.ceb
MULT18 (reg)        x016y009            0.000    f     3.156               
--------------------------------------------------------------------  ---------------
Arrival                                                3.156               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult11_syn_2.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.100          7.900               
clock uncertainty                       0.000          7.900               
clock pessimism                         0.000          7.900               
--------------------------------------------------------------------  ---------------
Required                                               7.900               
--------------------------------------------------------------------  ---------------
Slack                                                  4.744               

Slack               : 4.744ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/mult16_syn_2.cea (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.156ns (cell 0.756ns (23%), net 2.400ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 69
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             1.200          1.346          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.c[0]
LUT4                x015y028z3          0.348    f     1.694       1  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.f[0]
net (fo=6)                              0.100          1.794          net: u_udp_cam_ctrl_cam/rst_n_dup_3,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.d[1]
LUT4                x015y028z3          0.262    r     2.056       2  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.f[1]
net (fo=34)                             1.100          3.156          net: u_udp_cam_ctrl_cam/mux226_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mult16_syn_2.cea
MULT18 (reg)        x016y009            0.000    f     3.156               
--------------------------------------------------------------------  ---------------
Arrival                                                3.156               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult16_syn_2.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.100          7.900               
clock uncertainty                       0.000          7.900               
clock pessimism                         0.000          7.900               
--------------------------------------------------------------------  ---------------
Required                                               7.900               
--------------------------------------------------------------------  ---------------
Slack                                                  4.744               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.089ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y059z2          0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.q[0]
net (fo=7)                              0.200          0.328          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.sr
reg                 x013y059z3          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.293ns
Begin Point         : u_udp_cam_ctrl_cam/mux212_syn_1170.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_udp_cam_ctrl_cam/mux212_syn_1170.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y034z1          0.109    f     0.109          pin: u_udp_cam_ctrl_cam/mux212_syn_1170.q[0]
net (fo=1)                              0.150          0.259          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0]
reg                 x025y033z1          0.095    f     0.354          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y032z3          0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1]
reg                 x025y033z1          0.095    f     0.354          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/datain_reg[0]_b[4]_syn_6.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y030z0          0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/datain_reg[0]_b[4]_syn_6.mi[0]
reg                 x026y029z1          0.095    f     0.404          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/datain_reg[0]_b[4]_syn_6.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y032z2          0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.mi[0]
reg                 x026y031z0          0.095    f     0.404          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y032z2          0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.mi[0]
reg                 x025y034z3          0.095    f     0.404          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y030z1          0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.mi[0]
reg                 x025y032z1          0.095    f     0.404          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y030z1          0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.mi[1]
reg                 x025y032z1          0.095    f     0.404          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y055z1          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.250          0.359          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0]
reg                 x015y058z0          0.095    f     0.454          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y055z2          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.250          0.359          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.mi[0]
reg                 x014y057z0          0.095    f     0.454          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> sd_card_clk
Type           :     Cross Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     sd_card_clk

Statistics:
Max            : SWNS     -1.030ns, STNS   -115.344ns,       235 Viol Endpoints,       244 Total Endpoints,         0 Paths Analyzed
Min            : HWNS      0.771ns, HTNS      0.000ns,         0 Viol Endpoints,       244 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.030ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[2]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.914ns (cell 1.414ns (48%), net 1.500ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     8.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.250          8.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.b[0]
LUT4                x012y014z1          0.333    f     8.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.600          9.329          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f     9.753       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.450         10.203          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[1]
LUT5                x002y007z3          0.424    f    10.627       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[1]
net (fo=4)                              0.200         10.827          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[2]_syn_4.ce
reg                 x002y005z1          0.087    r    10.914               
--------------------------------------------------------------------  ---------------
Arrival                                               10.914               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[2]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.030               

Slack               : -1.030ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[11]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.914ns (cell 1.414ns (48%), net 1.500ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     8.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.250          8.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.b[0]
LUT4                x012y014z1          0.333    f     8.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.600          9.329          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f     9.753       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.450         10.203          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[0]
LUT5                x002y007z3          0.424    f    10.627       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[0]
net (fo=4)                              0.200         10.827          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[11]_syn_4.ce
reg                 x001y008z2          0.087    r    10.914               
--------------------------------------------------------------------  ---------------
Arrival                                               10.914               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[11]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.030               

Slack               : -0.980ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[1]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.864ns (cell 1.414ns (49%), net 1.450ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     8.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.250          8.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.b[0]
LUT4                x012y014z1          0.333    f     8.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.600          9.329          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f     9.753       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.450         10.203          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[1]
LUT5                x002y007z3          0.424    f    10.627       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[1]
net (fo=4)                              0.150         10.777          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[1]_syn_4.ce
reg                 x002y008z3          0.087    r    10.864               
--------------------------------------------------------------------  ---------------
Arrival                                               10.864               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[1]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.980               

Slack               : -0.980ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[4]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.864ns (cell 1.414ns (49%), net 1.450ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     8.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.250          8.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.b[0]
LUT4                x012y014z1          0.333    f     8.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.600          9.329          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f     9.753       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.450         10.203          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[1]
LUT5                x002y007z3          0.424    f    10.627       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[1]
net (fo=4)                              0.150         10.777          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[4]_syn_4.ce
reg                 x002y008z1          0.087    r    10.864               
--------------------------------------------------------------------  ---------------
Arrival                                               10.864               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[4]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.980               

Slack               : -0.980ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[9]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.864ns (cell 1.414ns (49%), net 1.450ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     8.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.250          8.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.b[0]
LUT4                x012y014z1          0.333    f     8.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.600          9.329          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f     9.753       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.450         10.203          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[0]
LUT5                x002y007z3          0.424    f    10.627       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[0]
net (fo=4)                              0.150         10.777          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[9]_syn_4.ce
reg                 x002y008z0          0.087    r    10.864               
--------------------------------------------------------------------  ---------------
Arrival                                               10.864               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[9]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.980               

Slack               : -0.980ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[10]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.864ns (cell 1.414ns (49%), net 1.450ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     8.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.250          8.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.b[0]
LUT4                x012y014z1          0.333    f     8.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.600          9.329          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f     9.753       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.450         10.203          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[0]
LUT5                x002y007z3          0.424    f    10.627       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[0]
net (fo=4)                              0.150         10.777          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[10]_syn_4.ce
reg                 x001y007z3          0.087    r    10.864               
--------------------------------------------------------------------  ---------------
Arrival                                               10.864               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[10]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.980               

Slack               : -0.980ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[14]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.864ns (cell 1.414ns (49%), net 1.450ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     8.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.250          8.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.b[0]
LUT4                x012y014z1          0.333    f     8.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.600          9.329          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f     9.753       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.450         10.203          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[0]
LUT5                x002y007z3          0.424    f    10.627       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[0]
net (fo=4)                              0.150         10.777          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[14]_syn_4.ce
reg                 x002y008z2          0.087    r    10.864               
--------------------------------------------------------------------  ---------------
Arrival                                               10.864               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[14]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.980               

Slack               : -0.945ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : key2_syn_4.rst (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.975ns (cell 0.925ns (31%), net 2.050ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 40
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.146    r     8.146          pin: soft_reset_cnt_reg[6]_syn_4.q[0]
net (fo=13)                             0.650          8.796          net: soft_reset_cnt[5],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_9.c[1]
LUT2                x020y015z3          0.348    f     9.144       1  pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_9.f[1]
net (fo=40)                             0.800          9.944          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_286,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[79]_syn_4.b[0]
LUT5                x030y011z3          0.431    f    10.375       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[79]_syn_4.f[0]
net (fo=1)                              0.600         10.975          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_20,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: key2_syn_4.rst
PAD (reg)           x040y011            0.000    f    10.975               
--------------------------------------------------------------------  ---------------
Arrival                                               10.975               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: key2_syn_4.ipclk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
recovery                                0.030         10.030               
clock uncertainty                       0.000         10.030               
clock pessimism                         0.000         10.030               
--------------------------------------------------------------------  ---------------
Required                                              10.030               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.945               

Slack               : -0.939ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/ax_debounce_m0/add0_syn_194.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.639ns (cell 0.989ns (37%), net 1.650ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     8.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.250          8.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.b[0]
LUT4                x012y014z1          0.333    f     8.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.600          9.329          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f     9.753       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.800         10.553          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/ax_debounce_m0/add0_syn_194.sr
ADDER (reg)         x001y001z2          0.086    r    10.639               
--------------------------------------------------------------------  ---------------
Arrival                                               10.639               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/ax_debounce_m0/add0_syn_194.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          9.700               
clock uncertainty                       0.000          9.700               
clock pessimism                         0.000          9.700               
--------------------------------------------------------------------  ---------------
Required                                               9.700               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.939               

Slack               : -0.930ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[5]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.814ns (cell 1.414ns (50%), net 1.400ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     8.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.250          8.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.b[0]
LUT4                x012y014z1          0.333    f     8.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.600          9.329          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f     9.753       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.450         10.203          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[1]
LUT5                x002y007z3          0.424    f    10.627       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[1]
net (fo=4)                              0.100         10.727          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[5]_syn_4.ce
reg                 x002y007z2          0.087    r    10.814               
--------------------------------------------------------------------  ---------------
Arrival                                               10.814               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[5]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.930               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.771ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.024ns (cell 0.524ns (51%), net 0.500ns (49%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.200          0.309          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.435       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.200          0.635          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.c[1]
LUT5                x011y011z3          0.237    r     0.872       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.f[1]
net (fo=18)                             0.100          0.972          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_25,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.sr
reg                 x011y011z3          0.052    f     1.024               
--------------------------------------------------------------------  ---------------
Arrival                                                1.024               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  0.771               

Slack               : 0.821ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_30.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.074ns (cell 0.524ns (48%), net 0.550ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.200          0.309          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.435       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.200          0.635          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.c[1]
LUT5                x011y011z3          0.237    r     0.872       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.f[1]
net (fo=18)                             0.150          1.022          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_25,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_30.sr
reg                 x011y010z3          0.052    f     1.074               
--------------------------------------------------------------------  ---------------
Arrival                                                1.074               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_30.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  0.821               

Slack               : 0.821ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[14]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.074ns (cell 0.524ns (48%), net 0.550ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.200          0.309          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.435       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.200          0.635          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.c[1]
LUT5                x011y011z3          0.237    r     0.872       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.f[1]
net (fo=18)                             0.150          1.022          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_25,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[14]_syn_4.sr
reg                 x010y011z0          0.052    f     1.074               
--------------------------------------------------------------------  ---------------
Arrival                                                1.074               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[14]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  0.821               

Slack               : 0.821ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[16]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.074ns (cell 0.524ns (48%), net 0.550ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.200          0.309          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.435       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.200          0.635          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.c[1]
LUT5                x011y011z3          0.237    r     0.872       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.f[1]
net (fo=18)                             0.150          1.022          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_25,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[16]_syn_4.sr
reg                 x010y011z1          0.052    f     1.074               
--------------------------------------------------------------------  ---------------
Arrival                                                1.074               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[16]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  0.821               

Slack               : 0.821ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[19]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.074ns (cell 0.524ns (48%), net 0.550ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.200          0.309          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.435       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.200          0.635          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.c[1]
LUT5                x011y011z3          0.237    r     0.872       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.f[1]
net (fo=18)                             0.150          1.022          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_25,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[19]_syn_4.sr
reg                 x012y011z0          0.052    f     1.074               
--------------------------------------------------------------------  ---------------
Arrival                                                1.074               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[19]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  0.821               

Slack               : 0.821ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[21]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.074ns (cell 0.524ns (48%), net 0.550ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.200          0.309          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.435       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.200          0.635          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.c[1]
LUT5                x011y011z3          0.237    r     0.872       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.f[1]
net (fo=18)                             0.150          1.022          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_25,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[21]_syn_4.sr
reg                 x012y011z1          0.052    f     1.074               
--------------------------------------------------------------------  ---------------
Arrival                                                1.074               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[21]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  0.821               

Slack               : 0.821ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.074ns (cell 0.524ns (48%), net 0.550ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.200          0.309          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.435       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.250          0.685          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.c[1]
LUT5                x013y012z3          0.237    r     0.922       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.f[1]
net (fo=3)                              0.100          1.022          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_9,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.sr
reg                 x013y012z3          0.052    f     1.074               
--------------------------------------------------------------------  ---------------
Arrival                                                1.074               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  0.821               

Slack               : 0.871ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/mux4_syn_122.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.124ns (cell 0.524ns (46%), net 0.600ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.200          0.309          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.435       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.200          0.635          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.c[1]
LUT5                x011y011z3          0.237    r     0.872       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.f[1]
net (fo=18)                             0.200          1.072          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_25,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_122.sr
reg                 x010y012z3          0.052    f     1.124               
--------------------------------------------------------------------  ---------------
Arrival                                                1.124               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_122.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  0.871               

Slack               : 0.871ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[10]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.124ns (cell 0.524ns (46%), net 0.600ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.200          0.309          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.435       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.250          0.685          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.c[1]
LUT5                x013y012z3          0.237    r     0.922       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.f[1]
net (fo=3)                              0.150          1.072          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_9,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[10]_syn_4.sr
reg                 x013y011z2          0.052    f     1.124               
--------------------------------------------------------------------  ---------------
Arrival                                                1.124               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[10]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  0.871               

Slack               : 0.871ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[11]_syn_3.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.124ns (cell 0.524ns (46%), net 0.600ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.109          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.200          0.309          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.435       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.200          0.635          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.c[1]
LUT5                x011y011z3          0.237    r     0.872       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.f[1]
net (fo=18)                             0.200          1.072          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_25,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[11]_syn_3.sr
reg                 x009y011z1          0.052    f     1.124               
--------------------------------------------------------------------  ---------------
Arrival                                                1.124               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[11]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  0.871               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Cross Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]

Statistics:
Max            : SWNS      2.815ns, STNS      0.000ns,         0 Viol Endpoints,       163 Total Endpoints,      1163 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,       163 Total Endpoints,      1163 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.815ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.885ns (cell 1.235ns (25%), net 3.650ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250          1.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f     1.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650          2.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f     2.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.200          3.987          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_cam_ctrl_tf/sel11_syn_789.d[0]
LUT2                x019y060z3          0.262    r     4.249       3  pin: u_udp_cam_ctrl_tf/sel11_syn_789.f[0]
net (fo=23)                             0.550          4.799          net: u2_udp_loopback/reset_dup_16,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.sr
reg                 x011y059z2          0.086    r     4.885               
--------------------------------------------------------------------  ---------------
Arrival                                                4.885               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.815               

Slack               : 2.815ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[11]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.885ns (cell 1.235ns (25%), net 3.650ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250          1.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f     1.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650          2.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f     2.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.200          3.987          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_cam_ctrl_tf/sel11_syn_789.d[0]
LUT2                x019y060z3          0.262    r     4.249       3  pin: u_udp_cam_ctrl_tf/sel11_syn_789.f[0]
net (fo=23)                             0.550          4.799          net: u2_udp_loopback/reset_dup_16,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[11]_syn_4.sr
reg                 x011y059z3          0.086    r     4.885               
--------------------------------------------------------------------  ---------------
Arrival                                                4.885               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[11]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.815               

Slack               : 2.865ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.835ns (cell 1.235ns (25%), net 3.600ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250          1.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f     1.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650          2.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f     2.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.200          3.987          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_cam_ctrl_tf/sel11_syn_789.d[0]
LUT2                x019y060z3          0.262    r     4.249       3  pin: u_udp_cam_ctrl_tf/sel11_syn_789.f[0]
net (fo=23)                             0.500          4.749          net: u2_udp_loopback/reset_dup_16,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.sr
reg                 x012y059z1          0.086    r     4.835               
--------------------------------------------------------------------  ---------------
Arrival                                                4.835               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.865               

Slack               : 2.865ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d2_reg_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.835ns (cell 1.235ns (25%), net 3.600ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250          1.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f     1.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650          2.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f     2.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.200          3.987          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_cam_ctrl_tf/sel11_syn_789.d[0]
LUT2                x019y060z3          0.262    r     4.249       3  pin: u_udp_cam_ctrl_tf/sel11_syn_789.f[0]
net (fo=23)                             0.500          4.749          net: u2_udp_loopback/reset_dup_16,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d2_reg_syn_4.sr
reg                 x013y058z0          0.086    r     4.835               
--------------------------------------------------------------------  ---------------
Arrival                                                4.835               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d2_reg_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.865               

Slack               : 2.965ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d1_reg_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.735ns (cell 1.235ns (26%), net 3.500ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250          1.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f     1.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650          2.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f     2.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250          4.037          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r     4.299       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.350          4.649          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d1_reg_syn_4.sr
reg                 x015y062z1          0.086    r     4.735               
--------------------------------------------------------------------  ---------------
Arrival                                                4.735               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d1_reg_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.965               

Slack               : 3.015ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.685ns (cell 1.235ns (26%), net 3.450ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250          1.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f     1.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650          2.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f     2.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250          4.037          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r     4.299       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.300          4.599          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.sr
reg                 x017y063z0          0.086    r     4.685               
--------------------------------------------------------------------  ---------------
Arrival                                                4.685               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  3.015               

Slack               : 3.065ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.635ns (cell 1.235ns (26%), net 3.400ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250          1.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f     1.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650          2.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f     2.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250          4.037          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r     4.299       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.250          4.549          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_4.sr
reg                 x017y062z3          0.086    r     4.635               
--------------------------------------------------------------------  ---------------
Arrival                                                4.635               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  3.065               

Slack               : 3.156ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[13]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.544ns (cell 1.194ns (26%), net 3.350ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.150          3.753          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[3]_syn_4.d[0]
LUT2                x004y054z0          0.205    r     3.958       3  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[3]_syn_4.f[0]
net (fo=25)                             0.500          4.458          net: u2_udp_loopback/reset_dup_8,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[13]_syn_4.sr
reg                 x002y060z1          0.086    r     4.544               
--------------------------------------------------------------------  ---------------
Arrival                                                4.544               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[13]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  3.156               

Slack               : 3.156ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[19]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.544ns (cell 1.194ns (26%), net 3.350ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.150          3.753          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[3]_syn_4.d[0]
LUT2                x004y054z0          0.205    r     3.958       3  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[3]_syn_4.f[0]
net (fo=25)                             0.500          4.458          net: u2_udp_loopback/reset_dup_8,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[19]_syn_4.sr
reg                 x002y060z0          0.086    r     4.544               
--------------------------------------------------------------------  ---------------
Arrival                                                4.544               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[19]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  3.156               

Slack               : 3.206ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/add0_syn_80.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.494ns (cell 1.194ns (26%), net 3.300ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.150          3.753          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[3]_syn_4.d[0]
LUT2                x004y054z0          0.205    r     3.958       3  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[3]_syn_4.f[0]
net (fo=25)                             0.450          4.408          net: u2_udp_loopback/reset_dup_8,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/add0_syn_80.sr
ADDER (reg)         x002y059z2          0.086    r     4.494               
--------------------------------------------------------------------  ---------------
Arrival                                                4.494               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/add0_syn_80.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  3.206               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y033z2          0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0]
reg                 x021y032z3          0.095    f     0.354          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u_video_subsystem/u_udp_writer/write_ready_reg_syn_21.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/u_udp_writer/write_ready_reg_syn_21.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y062z3          0.109    f     0.109          pin: u_video_subsystem/u_udp_writer/write_ready_reg_syn_21.q[0]
net (fo=2)                              0.200          0.309          net: u_video_subsystem/u_udp_writer/write_req,  ../../import/app.v(18)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_4.mi[0]
reg                 x017y062z3          0.095    f     0.404          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.443ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.504ns (cell 0.204ns (40%), net 0.300ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y028z0          0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.300          0.409          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_4.mi[0]
reg                 x019y029z2          0.095    f     0.504          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.504               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               

Slack               : 0.493ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux12_syn_341.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.204ns (36%), net 0.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y028z0          0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.350          0.459          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux12_syn_341.mi[0]
reg                 x020y031z2          0.095    f     0.554          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.554               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux12_syn_341.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.493               

Slack               : 0.493ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_tf/sel11_syn_803.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.204ns (36%), net 0.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y053z0          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.350          0.459          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_udp_cam_ctrl_tf/sel11_syn_803.mi[0]
reg                 x018y052z3          0.095    f     0.554          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.554               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_udp_cam_ctrl_tf/sel11_syn_803.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.493               

Slack               : 0.493ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.204ns (36%), net 0.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y023z0          0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[0]
net (fo=1)                              0.350          0.459          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x029y021z0          0.095    f     0.554          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.554               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.493               

Slack               : 0.493ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/wr_en_s_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.204ns (36%), net 0.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_en_s_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y055z2          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_en_s_syn_4.q[0]
net (fo=1)                              0.350          0.459          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1]
reg                 x018y056z0          0.095    f     0.554          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.554               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.493               

Slack               : 0.543ns
Begin Point         : u_udp_cam_ctrl_cam/lt11_syn_39.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/mux212_syn_1121.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.604ns (cell 0.204ns (33%), net 0.400ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/lt11_syn_39.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x022y029z0          0.109    f     0.109          pin: u_udp_cam_ctrl_cam/lt11_syn_39.q[0]
net (fo=1)                              0.400          0.509          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_udp_cam_ctrl_cam/mux212_syn_1121.mi[0]
reg                 x023y034z3          0.095    f     0.604          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.604               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_udp_cam_ctrl_cam/mux212_syn_1121.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.543               

Slack               : 0.543ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[5]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.604ns (cell 0.204ns (33%), net 0.400ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y053z3          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.400          0.509          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[5]_syn_4.mi[0]
reg                 x017y053z3          0.095    f     0.604          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.604               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.543               

Slack               : 0.543ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.604ns (cell 0.204ns (33%), net 0.400ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y056z0          0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_4.q[0]
net (fo=1)                              0.400          0.509          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0]
reg                 x018y055z1          0.095    f     0.604          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.604               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.543               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_video_mem_pll/pll_inst.clkc[2]
Type           :     Cross Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_video_mem_pll/pll_inst.clkc[2]

Statistics:
Max            : SWNS      2.365ns, STNS      0.000ns,         0 Viol Endpoints,        71 Total Endpoints,       568 Paths Analyzed
Min            : HWNS      3.489ns, HTNS      0.000ns,         0 Viol Endpoints,        71 Total Endpoints,       568 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.365ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/hs_d_reg[12]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.335ns (cell 1.235ns (23%), net 4.100ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r    32.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250         33.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f    33.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650         34.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    34.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250         36.037          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    36.299       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.950         37.249          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[12]_syn_3.sr
reg                 x031y066z2          0.086    r    37.335               
--------------------------------------------------------------------  ---------------
Arrival                                               37.335               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[12]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.365               

Slack               : 2.365ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/hs_d_reg[13]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.335ns (cell 1.235ns (23%), net 4.100ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r    32.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250         33.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f    33.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650         34.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    34.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250         36.037          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    36.299       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.950         37.249          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[13]_syn_3.sr
reg                 x031y066z3          0.086    r    37.335               
--------------------------------------------------------------------  ---------------
Arrival                                               37.335               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[13]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.365               

Slack               : 2.415ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/hs_d_reg[18]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.285ns (cell 1.235ns (23%), net 4.050ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r    32.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250         33.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f    33.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650         34.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    34.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250         36.037          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    36.299       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.900         37.199          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[18]_syn_3.sr
reg                 x030y066z1          0.086    r    37.285               
--------------------------------------------------------------------  ---------------
Arrival                                               37.285               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[18]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.415               

Slack               : 2.515ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/hs_d_reg[11]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.185ns (cell 1.235ns (23%), net 3.950ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r    32.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250         33.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f    33.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650         34.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    34.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250         36.037          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    36.299       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.800         37.099          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[11]_syn_3.sr
reg                 x029y065z0          0.086    r    37.185               
--------------------------------------------------------------------  ---------------
Arrival                                               37.185               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[11]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.515               

Slack               : 2.515ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/hs_d_reg[14]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.185ns (cell 1.235ns (23%), net 3.950ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r    32.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250         33.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f    33.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650         34.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    34.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250         36.037          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    36.299       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.800         37.099          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[14]_syn_3.sr
reg                 x029y065z1          0.086    r    37.185               
--------------------------------------------------------------------  ---------------
Arrival                                               37.185               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[14]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.515               

Slack               : 2.565ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[20]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.135ns (cell 1.235ns (24%), net 3.900ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r    32.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250         33.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f    33.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650         34.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    34.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250         36.037          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    36.299       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.750         37.049          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[20]_syn_3.sr
reg                 x027y066z0          0.086    r    37.135               
--------------------------------------------------------------------  ---------------
Arrival                                               37.135               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[20]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.565               

Slack               : 2.565ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[0]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.135ns (cell 1.235ns (24%), net 3.900ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r    32.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250         33.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f    33.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650         34.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    34.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250         36.037          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    36.299       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.750         37.049          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[0]_syn_4.sr
reg                 x027y066z1          0.086    r    37.135               
--------------------------------------------------------------------  ---------------
Arrival                                               37.135               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[0]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.565               

Slack               : 2.615ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[2]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.085ns (cell 1.235ns (24%), net 3.850ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r    32.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250         33.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f    33.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650         34.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    34.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250         36.037          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    36.299       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.700         36.999          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[2]_syn_4.sr
reg                 x027y065z3          0.086    r    37.085               
--------------------------------------------------------------------  ---------------
Arrival                                               37.085               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[2]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.615               

Slack               : 2.615ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[6]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.085ns (cell 1.235ns (24%), net 3.850ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r    32.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250         33.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f    33.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650         34.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    34.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250         36.037          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    36.299       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.700         36.999          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[6]_syn_4.sr
reg                 x027y065z1          0.086    r    37.085               
--------------------------------------------------------------------  ---------------
Arrival                                               37.085               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[6]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.615               

Slack               : 2.615ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[7]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 5.085ns (cell 1.235ns (24%), net 3.850ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r    32.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             1.250         33.396          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.b[0]
LUT4                x017y029z0          0.333    f    33.729       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              0.650         34.379          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    34.787       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250         36.037          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    36.299       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.700         36.999          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[7]_syn_4.sr
reg                 x027y065z0          0.086    r    37.085               
--------------------------------------------------------------------  ---------------
Arrival                                               37.085               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[7]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.615               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.489ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/lt0_syn_30.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.742ns (cell 0.642ns (17%), net 3.100ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             1.150          1.259          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.410       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.650          2.060          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     2.211       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.200          3.411          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_cam_ctrl_tf/sel11_syn_789.d[0]
LUT2                x019y060z3          0.179    f     3.590       3  pin: u_udp_cam_ctrl_tf/sel11_syn_789.f[0]
net (fo=23)                             0.100          3.690          net: u2_udp_loopback/reset_dup_16,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/u_udp_writer/lt0_syn_30.sr
ADDER (reg)         x019y060z0          0.052    f     3.742               
--------------------------------------------------------------------  ---------------
Arrival                                                3.742               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/lt0_syn_30.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.489               

Slack               : 3.589ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[3]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.842ns (cell 0.642ns (16%), net 3.200ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             1.150          1.259          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.410       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.650          2.060          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     2.211       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250          3.461          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     3.640       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.150          3.790          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[3]_syn_4.sr
reg                 x020y061z2          0.052    f     3.842               
--------------------------------------------------------------------  ---------------
Arrival                                                3.842               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.589               

Slack               : 3.639ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/add3_syn_117.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.892ns (cell 0.642ns (16%), net 3.250ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             1.150          1.259          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.410       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.650          2.060          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     2.211       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250          3.461          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     3.640       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.200          3.840          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/u_udp_writer/add3_syn_117.sr
ADDER (reg)         x020y062z2          0.052    f     3.892               
--------------------------------------------------------------------  ---------------
Arrival                                                3.892               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/add3_syn_117.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.639               

Slack               : 3.689ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/sub0_syn_61.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.942ns (cell 0.642ns (16%), net 3.300ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             1.150          1.259          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.410       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.650          2.060          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     2.211       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250          3.461          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     3.640       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.250          3.890          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub0_syn_61.sr
ADDER (reg)         x020y063z0          0.052    f     3.942               
--------------------------------------------------------------------  ---------------
Arrival                                                3.942               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub0_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.689               

Slack               : 3.689ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/video_de_d0_reg_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.942ns (cell 0.642ns (16%), net 3.300ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             1.150          1.259          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.410       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.650          2.060          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     2.211       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250          3.461          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     3.640       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.250          3.890          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_de_d0_reg_syn_4.sr
reg                 x017y062z1          0.052    f     3.942               
--------------------------------------------------------------------  ---------------
Arrival                                                3.942               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_de_d0_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.689               

Slack               : 3.689ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[1]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.942ns (cell 0.642ns (16%), net 3.300ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             1.150          1.259          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.410       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.650          2.060          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     2.211       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250          3.461          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     3.640       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.250          3.890          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[1]_syn_3.sr
reg                 x019y064z2          0.052    f     3.942               
--------------------------------------------------------------------  ---------------
Arrival                                                3.942               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.689               

Slack               : 3.689ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[6]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.942ns (cell 0.642ns (16%), net 3.300ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             1.150          1.259          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.410       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.650          2.060          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     2.211       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250          3.461          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     3.640       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.250          3.890          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[6]_syn_4.sr
reg                 x021y062z0          0.052    f     3.942               
--------------------------------------------------------------------  ---------------
Arrival                                                3.942               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.689               

Slack               : 3.689ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[9]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.942ns (cell 0.642ns (16%), net 3.300ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             1.150          1.259          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.410       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.650          2.060          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     2.211       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250          3.461          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     3.640       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.250          3.890          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[9]_syn_4.sr
reg                 x021y062z2          0.052    f     3.942               
--------------------------------------------------------------------  ---------------
Arrival                                                3.942               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[9]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.689               

Slack               : 3.689ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[17]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.942ns (cell 0.642ns (16%), net 3.300ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             1.150          1.259          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.410       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.650          2.060          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     2.211       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250          3.461          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     3.640       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.250          3.890          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[17]_syn_4.sr
reg                 x021y062z1          0.052    f     3.942               
--------------------------------------------------------------------  ---------------
Arrival                                                3.942               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[17]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.689               

Slack               : 3.689ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/hs_d_reg[1]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.942ns (cell 0.642ns (16%), net 3.300ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             1.150          1.259          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.410       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.650          2.060          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     2.211       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.250          3.461          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     3.640       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.250          3.890          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[1]_syn_4.sr
reg                 x022y061z2          0.052    f     3.942               
--------------------------------------------------------------------  ---------------
Arrival                                                3.942               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.689               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_rx_pll/pll_inst.clkc[1]
Type           :     Cross Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_rx_pll/pll_inst.clkc[1]

Statistics:
Max            : SWNS      3.874ns, STNS      0.000ns,         0 Viol Endpoints,        34 Total Endpoints,       265 Paths Analyzed
Min            : HWNS      0.439ns, HTNS      0.000ns,         0 Viol Endpoints,        34 Total Endpoints,       265 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.874ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_dv_pipe_reg[1]_syn_3.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.939ns (cell 0.989ns (25%), net 2.950ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.250          3.853          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_dv_pipe_reg[1]_syn_3.sr
reg                 x005y055z3          0.086    r     3.939               
--------------------------------------------------------------------  ---------------
Arrival                                                3.939               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_dv_pipe_reg[1]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               

Slack               : 4.024ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_dv_pipe_reg[0]_syn_3.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.789ns (cell 0.989ns (26%), net 2.800ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.100          3.703          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_dv_pipe_reg[0]_syn_3.sr
reg                 x005y052z2          0.086    r     3.789               
--------------------------------------------------------------------  ---------------
Arrival                                                3.789               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_dv_pipe_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.024               

Slack               : 4.074ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_state_reg[5]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.739ns (cell 0.989ns (26%), net 2.750ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.050          3.653          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_state_reg[5]_syn_4.sr
reg                 x002y050z2          0.086    r     3.739               
--------------------------------------------------------------------  ---------------
Arrival                                                3.739               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_state_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.074               

Slack               : 4.274ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_eof_bram_reg[0]_syn_5.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.539ns (cell 0.989ns (27%), net 2.550ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            0.850          3.453          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_eof_bram_reg[0]_syn_5.sr
reg                 x005y047z0          0.086    r     3.539               
--------------------------------------------------------------------  ---------------
Arrival                                                3.539               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_eof_bram_reg[0]_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.274               

Slack               : 4.339ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.a[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.545ns (cell 1.445ns (40%), net 2.100ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            0.400          3.003          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.a[1]
LUT4 (reg)          x005y038z2          0.542    f     3.545       3  net: u7_rx_fifo/wr_rd_addr[6],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                3.545               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.339               

Slack               : 4.339ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[8]_syn_9.a[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.545ns (cell 1.445ns (40%), net 2.100ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            0.400          3.003          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8]_syn_9.a[0]
LUT4 (reg)          x005y038z3          0.542    f     3.545       3  net: u7_rx_fifo/wr_rd_addr[8],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                3.545               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8]_syn_9.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.339               

Slack               : 4.355ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.a[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.529ns (cell 1.429ns (40%), net 2.100ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            0.400          3.003          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.a[0]
LUT4 (reg)          x005y038z0          0.526    f     3.529       3  net: u7_rx_fifo/wr_rd_addr[11],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                3.529               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.355               

Slack               : 4.355ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.a[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.529ns (cell 1.429ns (40%), net 2.100ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 107
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.800          2.179          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     2.603       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            0.400          3.003          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.a[1]
LUT4 (reg)          x005y038z0          0.526    f     3.529       3  net: u7_rx_fifo/wr_rd_addr[9],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                3.529               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.355               

Slack               : 4.521ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.a[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.363ns (cell 1.413ns (42%), net 1.950ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.650          2.029          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.a[1]
LUT3                x010y036z0          0.408    f     2.437       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             0.400          2.837          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.a[0]
LUT4 (reg)          x006y038z0          0.526    f     3.363       3  net: u7_rx_fifo/wr_rd_addr[10],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                3.363               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.521               

Slack               : 4.521ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.a[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.363ns (cell 1.413ns (42%), net 1.950ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.146          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.900          1.046          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.379       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             0.650          2.029          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.a[1]
LUT3                x010y036z0          0.408    f     2.437       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             0.400          2.837          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.a[1]
LUT4 (reg)          x006y038z0          0.526    f     3.363       3  net: u7_rx_fifo/wr_rd_addr[7],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                3.363               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.521               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.439ns
Begin Point         : u7_rx_fifo/rd_addr_reg[11]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.c[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.500ns (cell 0.350ns (69%), net 0.150ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[11]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y039z3          0.109    f     0.109          pin: u7_rx_fifo/rd_addr_reg[11]_syn_4.q[0]
net (fo=4)                              0.150          0.259          net: u7_rx_fifo/rd_addr[11],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.c[0]
LUT4 (reg)          x005y038z0          0.241    f     0.500       1  net: u7_rx_fifo/wr_rd_addr[11],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                0.500               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.439               

Slack               : 0.439ns
Begin Point         : u7_rx_fifo/rd_addr_reg[9]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.c[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.500ns (cell 0.350ns (69%), net 0.150ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y037z3          0.109    f     0.109          pin: u7_rx_fifo/rd_addr_reg[9]_syn_4.q[1]
net (fo=7)                              0.150          0.259          net: u7_rx_fifo/rd_addr[9],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.c[1]
LUT4 (reg)          x005y038z0          0.241    f     0.500       1  net: u7_rx_fifo/wr_rd_addr[9],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                0.500               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.439               

Slack               : 0.443ns
Begin Point         : u7_rx_fifo/update_addr_tog_reg1_syn_11.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.mi[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.504ns (cell 0.204ns (40%), net 0.300ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/update_addr_tog_reg1_syn_11.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y035z0          0.109    f     0.109          pin: u7_rx_fifo/update_addr_tog_reg1_syn_11.q[1]
net (fo=2)                              0.300          0.409          net: u7_rx_fifo/update_addr_tog,  ../../import/rx_client_fifo.v(116)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.mi[0]
reg                 x005y038z2          0.095    f     0.504          net: u7_rx_fifo/update_addr_tog_reg[0],  ../../import/rx_client_fifo.v(774)
--------------------------------------------------------------------  ---------------
Arrival                                                0.504               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               

Slack               : 0.489ns
Begin Point         : u7_rx_fifo/rd_addr_reg[9]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.c[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.550ns (cell 0.350ns (63%), net 0.200ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y037z3          0.109    f     0.109          pin: u7_rx_fifo/rd_addr_reg[9]_syn_4.q[0]
net (fo=8)                              0.200          0.309          net: u7_rx_fifo/rd_addr[10],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.c[0]
LUT4 (reg)          x006y038z0          0.241    f     0.550       1  net: u7_rx_fifo/wr_rd_addr[10],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                0.550               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.489               

Slack               : 0.489ns
Begin Point         : u7_rx_fifo/rd_addr_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.c[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.550ns (cell 0.350ns (63%), net 0.200ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y036z1          0.109    f     0.109          pin: u7_rx_fifo/rd_addr_reg[7]_syn_4.q[1]
net (fo=7)                              0.200          0.309          net: u7_rx_fifo/rd_addr[7],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.c[1]
LUT4 (reg)          x006y038z0          0.241    f     0.550       1  net: u7_rx_fifo/wr_rd_addr[7],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                0.550               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.489               

Slack               : 0.619ns
Begin Point         : u7_rx_fifo/rd_addr_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.c[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.680ns (cell 0.430ns (63%), net 0.250ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y036z0          0.109    f     0.109          pin: u7_rx_fifo/rd_addr_reg[6]_syn_4.q[1]
net (fo=7)                              0.250          0.359          net: u7_rx_fifo/rd_addr[6],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.c[1]
LUT4 (reg)          x005y038z2          0.321    r     0.680       1  net: u7_rx_fifo/wr_rd_addr[6],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                0.680               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.619               

Slack               : 0.619ns
Begin Point         : u7_rx_fifo/rd_addr_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[8]_syn_9.c[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.680ns (cell 0.430ns (63%), net 0.250ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y036z1          0.109    f     0.109          pin: u7_rx_fifo/rd_addr_reg[7]_syn_4.q[0]
net (fo=7)                              0.250          0.359          net: u7_rx_fifo/rd_addr[8],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8]_syn_9.c[0]
LUT4 (reg)          x005y038z3          0.321    r     0.680       1  net: u7_rx_fifo/wr_rd_addr[8],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                0.680               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8]_syn_9.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.619               

Slack               : 2.170ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/reset_reg1_reg[0]_syn_4.c[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.231ns (cell 0.581ns (26%), net 1.650ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 21
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.750          0.859          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.c[1]
LUT4                x012y026z0          0.151    f     1.010       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.900          1.910          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_4.c[0]
LUT4 (reg)          x010y040z2          0.321    r     2.231       2  net: u4_trimac_block/reset_reg1[0],  ../../import/temac_block.v(151)
--------------------------------------------------------------------  ---------------
Arrival                                                2.231               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  2.170               

Slack               : 2.255ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_start_addr_reg[1]_syn_3.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.263ns (cell 0.463ns (20%), net 1.800ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.750          0.859          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.c[1]
LUT4                x012y026z0          0.151    f     1.010       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.700          1.710          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     1.861       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             0.350          2.211          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_start_addr_reg[1]_syn_3.sr
reg                 x009y040z3          0.052    f     2.263               
--------------------------------------------------------------------  ---------------
Arrival                                                2.263               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_start_addr_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.255               

Slack               : 2.305ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_addr_reg[2]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.313ns (cell 0.463ns (20%), net 1.850ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.109          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.750          0.859          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.c[1]
LUT4                x012y026z0          0.151    f     1.010       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.700          1.710          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     1.861       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             0.400          2.261          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_addr_reg[2]_syn_4.sr
reg                 x007y039z0          0.052    f     2.313               
--------------------------------------------------------------------  ---------------
Arrival                                                2.313               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  2.305               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> sd_card_clk
Type           :     Cross Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     sd_card_clk

Statistics:
Max            : SWNS     -0.106ns, STNS     -0.106ns,         1 Viol Endpoints,        13 Total Endpoints,        10 Paths Analyzed
Min            : HWNS      0.243ns, HTNS      0.000ns,         0 Viol Endpoints,        13 Total Endpoints,        10 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.106ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/state_reg[2]_syn_4.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 1.990ns (cell 1.140ns (57%), net 0.850ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y019z0          0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=7)                              0.450          8.596          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[21]_syn_4.d[0]
LUT3                x002y016z3          0.262    r     8.858       1  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[21]_syn_4.f[0]
net (fo=2)                              0.400          9.258          net: sd_card_bmp_m0/bmp_read_m0/sel3_syn_88,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[2]_syn_4.a[0]
LUT5 (reg)          x007y015z0          0.732    f     9.990       2  net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                                9.990               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[2]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.106               

Slack               : 0.032ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 1.852ns (cell 1.302ns (70%), net 0.550ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y019z0          0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=7)                              0.400          8.546          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.a[1]
LUT3                x004y015z3          0.424    f     8.970       1  pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.f[1]
net (fo=4)                              0.150          9.120          net: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_8,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(165)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.a[0]
LUT5 (reg)          x005y015z0          0.732    f     9.852       2  net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                                9.852               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.032               

Slack               : 0.107ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/state_reg[3]_syn_4.b[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 1.777ns (cell 1.227ns (69%), net 0.550ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y019z0          0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=7)                              0.400          8.546          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.a[1]
LUT3                x004y015z3          0.424    f     8.970       1  pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.f[1]
net (fo=4)                              0.150          9.120          net: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_8,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(165)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[3]_syn_4.b[0]
LUT5 (reg)          x004y014z0          0.657    f     9.777       2  net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                                9.777               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[3]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.107               

Slack               : 1.068ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.632ns (cell 0.232ns (36%), net 0.400ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y019z0          0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=7)                              0.400          8.546          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.sr
reg                 x004y015z3          0.086    r     8.632               
--------------------------------------------------------------------  ---------------
Arrival                                                8.632               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          9.700               
clock uncertainty                       0.000          9.700               
clock pessimism                         0.000          9.700               
--------------------------------------------------------------------  ---------------
Required                                               9.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.068               

Slack               : 1.245ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.639ns (cell 0.289ns (45%), net 0.350ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y018z3          0.146    r     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.350          8.496          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0]
reg                 x009y020z1          0.143    r     8.639          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.639               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.245               

Slack               : 1.295ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y022z1          0.146    r     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.300          8.446          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x007y020z1          0.143    r     8.589          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.589               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.295               

Slack               : 1.345ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y018z3          0.146    r     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.250          8.396          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x007y020z1          0.143    r     8.539          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.539               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.345               

Slack               : 1.345ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y022z3          0.146    r     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.250          8.396          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x005y024z2          0.143    r     8.539          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.539               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.345               

Slack               : 1.395ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y023z2          0.146    r     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.200          8.346          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1]
reg                 x004y023z2          0.143    r     8.489          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.489               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.395ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y023z2          0.146    r     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.200          8.346          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0]
reg                 x005y024z2          0.143    r     8.489          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.489               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.243ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y022z1          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[1]
reg                 x005y022z3          0.095    f     0.304          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.289ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.189ns (32%), net 0.400ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y019z0          0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=7)                              0.400          0.528          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.sr
reg                 x004y015z3          0.061    f     0.589               
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.289               

Slack               : 0.293ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y023z0          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0]
reg                 x004y023z2          0.095    f     0.354          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y024z0          0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.q[0]
net (fo=1)                              0.150          0.259          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1]
reg                 x006y024z1          0.095    f     0.354          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y023z2          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1]
reg                 x004y023z2          0.095    f     0.404          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y023z2          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0]
reg                 x005y024z2          0.095    f     0.404          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y018z3          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.250          0.359          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x007y020z1          0.095    f     0.454          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y022z3          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.250          0.359          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x005y024z2          0.095    f     0.454          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.443ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.504ns (cell 0.204ns (40%), net 0.300ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y022z1          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.300          0.409          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x007y020z1          0.095    f     0.504          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.504               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               

Slack               : 0.493ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.204ns (36%), net 0.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y018z3          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.350          0.459          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0]
reg                 x009y020z1          0.095    f     0.554          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.554               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.493               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Cross Domain
From Clock     :     sd_card_clk
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]

Statistics:
Max            : SWNS      1.174ns, STNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,         9 Paths Analyzed
Min            : HWNS      0.243ns, HTNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,         9 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.174ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.710ns (cell 0.460ns (64%), net 0.250ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y015z0          0.146    r    30.146          pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.q[0]
net (fo=3)                              0.250         30.396          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(14)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.d[0]
LUT3 (reg)          x007y016z1          0.314    r    30.710       1  net: frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                               30.710               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.174               

Slack               : 1.345ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y023z3          0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.250         30.396          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.mi[0]
reg                 x006y022z3          0.143    r    30.539          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.539               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.345               

Slack               : 1.395ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x009y021z0          0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.200         30.346          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.mi[0]
reg                 x007y021z0          0.143    r    30.489          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.489               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.395ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y025z0          0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.200         30.346          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.mi[0]
reg                 x007y027z0          0.143    r    30.489          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.489               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.395ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y024z1          0.146    r    30.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.200         30.346          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[0]
reg                 x006y022z1          0.143    r    30.489          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.489               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.395ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y024z3          0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.200         30.346          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[1]
reg                 x006y022z1          0.143    r    30.489          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.489               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.445ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y025z0          0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.150         30.296          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0]
reg                 x007y024z0          0.143    r    30.439          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.439               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.445               

Slack               : 1.445ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y024z3          0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.150         30.296          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1]
reg                 x007y024z0          0.143    r    30.439          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.439               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.445               

Slack               : 1.495ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/sub1_syn_61.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.389ns (cell 0.289ns (74%), net 0.100ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y020z3          0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.100         30.246          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.mi[0]
ADDER (reg)         x005y020z0          0.143    r    30.389          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.389               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.495               

Slack               : 1.495ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/sub1_syn_61.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.389ns (cell 0.289ns (74%), net 0.100ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y020z3          0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.100         30.246          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.mi[1]
ADDER (reg)         x005y020z0          0.143    r    30.389          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.389               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.495               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.243ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/sub1_syn_61.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y020z3          0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.mi[0]
ADDER (reg)         x005y020z0          0.095    f     0.304          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/sub1_syn_61.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y020z3          0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.mi[1]
ADDER (reg)         x005y020z0          0.095    f     0.304          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.293ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y025z0          0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0]
reg                 x007y024z0          0.095    f     0.354          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y024z3          0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1]
reg                 x007y024z0          0.095    f     0.354          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x009y021z0          0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.mi[0]
reg                 x007y021z0          0.095    f     0.404          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y025z0          0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.mi[0]
reg                 x007y027z0          0.095    f     0.404          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y024z1          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[0]
reg                 x006y022z1          0.095    f     0.404          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y024z3          0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[1]
reg                 x006y022z1          0.095    f     0.404          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.000          0.000          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.000          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             0.000          0.000          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y023z3          0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.250          0.359          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.mi[0]
reg                 x006y022z3          0.095    f     0.454          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.514ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.575ns (cell 0.325ns (56%), net 0.250ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y015z0          0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.q[0]
net (fo=3)                              0.250          0.359          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(14)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.d[0]
LUT3 (reg)          x007y016z1          0.216    f     0.575       1  net: frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                0.575               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.514               


----------------------------------------------------------------------------------------------------
Path Group     :     u_rx_pll/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Cross Domain
From Clock     :     u_rx_pll/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]

Statistics:
Max            : SWNS      7.345ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.393ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.345ns
Begin Point         : u7_rx_fifo/wr_store_frame_tog_reg1_syn_8.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/sub0_syn_70.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_store_frame_tog_reg1_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y050z3          0.146    r     0.146          pin: u7_rx_fifo/wr_store_frame_tog_reg1_syn_8.q[0]
net (fo=2)                              0.250          0.396          net: u7_rx_fifo/wr_store_frame_tog,  ../../import/rx_client_fifo.v(106)
                                                                      pin: u7_rx_fifo/sub0_syn_70.mi[0]
ADDER (reg)         x001y048z0          0.143    r     0.539          net: u7_rx_fifo/wr_store_frame_tog_reg[0],  ../../import/rx_client_fifo.v(401)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/sub0_syn_70.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.393ns
Begin Point         : u7_rx_fifo/wr_store_frame_tog_reg1_syn_8.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/sub0_syn_70.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_store_frame_tog_reg1_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y050z3          0.109    f     0.109          pin: u7_rx_fifo/wr_store_frame_tog_reg1_syn_8.q[0]
net (fo=2)                              0.250          0.359          net: u7_rx_fifo/wr_store_frame_tog,  ../../import/rx_client_fifo.v(106)
                                                                      pin: u7_rx_fifo/sub0_syn_70.mi[0]
ADDER (reg)         x001y048z0          0.095    f     0.454          net: u7_rx_fifo/wr_store_frame_tog_reg[0],  ../../import/rx_client_fifo.v(401)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/sub0_syn_70.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               


IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for u_sdram_ip/sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> u_video_mem_pll/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     u_video_mem_pll/pll_inst.clkc[1]
Min Period     :     42.572ns
Fmax           :     23.490MHz

Statistics:
Max            : SWNS     -8.643ns, STNS   -317.184ns,        48 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      9.364ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -8.643ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.643ns (cell 8.193ns (76%), net 2.450ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.450          2.596          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_1.ts
PAD                 x000y059            3.047    f     5.643       1  pin: u_sdram_ip/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          5.643          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                5.643               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -8.643               

Slack               : -8.643ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.643ns (cell 8.193ns (76%), net 2.450ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.450          2.596          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_7.ts
PAD                 x000y059            3.047    f     5.643       1  pin: u_sdram_ip/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          5.643          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                5.643               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -8.643               

Slack               : -8.643ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[31] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.643ns (cell 8.193ns (76%), net 2.450ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.450          2.596          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_26.ts
PAD                 x040y005            3.047    f     5.643       1  pin: u_sdram_ip/sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          5.643          net: dq[31],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                5.643               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -8.643               

Slack               : -8.643ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[30] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.643ns (cell 8.193ns (76%), net 2.450ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.450          2.596          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_27.ts
PAD                 x040y005            3.047    f     5.643       1  pin: u_sdram_ip/sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          5.643          net: dq[30],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                5.643               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -8.643               

Slack               : -8.593ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[14] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.593ns (cell 8.193ns (77%), net 2.400ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.400          2.546          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_54.ts
PAD                 x040y056            3.047    f     5.593       1  pin: u_sdram_ip/sdram_syn_54.bpad
net (fo=0)          x020y036            0.000          5.593          net: dq[14],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[14]
--------------------------------------------------------------------  ---------------
Arrival                                                5.593               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -8.593               

Slack               : -8.593ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[15] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.593ns (cell 8.193ns (77%), net 2.400ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.400          2.546          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_55.ts
PAD                 x040y056            3.047    f     5.593       1  pin: u_sdram_ip/sdram_syn_55.bpad
net (fo=0)          x020y036            0.000          5.593          net: dq[15],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[15]
--------------------------------------------------------------------  ---------------
Arrival                                                5.593               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -8.593               

Slack               : -8.543ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[17] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.543ns (cell 8.193ns (77%), net 2.350ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.350          2.496          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_24.ts
PAD                 x000y005            3.047    f     5.543       1  pin: u_sdram_ip/sdram_syn_24.bpad
net (fo=0)          x020y036            0.000          5.543          net: dq[17],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[17]
--------------------------------------------------------------------  ---------------
Arrival                                                5.543               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -8.543               

Slack               : -8.543ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[16] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.543ns (cell 8.193ns (77%), net 2.350ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.350          2.496          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_25.ts
PAD                 x000y005            3.047    f     5.543       1  pin: u_sdram_ip/sdram_syn_25.bpad
net (fo=0)          x020y036            0.000          5.543          net: dq[16],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[16]
--------------------------------------------------------------------  ---------------
Arrival                                                5.543               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -8.543               

Slack               : -8.493ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[2] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.493ns (cell 8.193ns (78%), net 2.300ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.300          2.446          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_28.ts
PAD                 x000y056            3.047    f     5.493       1  pin: u_sdram_ip/sdram_syn_28.bpad
net (fo=0)          x020y036            0.000          5.493          net: dq[2],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[2]
--------------------------------------------------------------------  ---------------
Arrival                                                5.493               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -8.493               

Slack               : -8.493ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[29] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.493ns (cell 8.193ns (78%), net 2.300ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.300          2.446          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_29.ts
PAD                 x040y008            3.047    f     5.493       1  pin: u_sdram_ip/sdram_syn_29.bpad
net (fo=0)          x020y036            0.000          5.493          net: dq[29],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[29]
--------------------------------------------------------------------  ---------------
Arrival                                                5.493               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -8.493               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_1.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_1.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            2.364    r     2.364          pin: u_sdram_ip/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          2.364          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_2.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[6] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_2.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            2.364    r     2.364          pin: u_sdram_ip/sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          2.364          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_3.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[7] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_3.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            2.364    r     2.364          pin: u_sdram_ip/sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          2.364          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_6.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.we_n (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_6.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            2.364    r     2.364          pin: u_sdram_ip/sdram_syn_6.opad
net (fo=1)          x020y036            0.000          2.364          net: we_n,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_7.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_7.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            2.364    r     2.364          pin: u_sdram_ip/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          2.364          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_8.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.cas_n (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_8.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            2.364    r     2.364          pin: u_sdram_ip/sdram_syn_8.opad
net (fo=1)          x020y036            0.000          2.364          net: cas_n,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_9.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.ras_n (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_9.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            2.364    r     2.364          pin: u_sdram_ip/sdram_syn_9.opad
net (fo=1)          x020y036            0.000          2.364          net: ras_n,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_11.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.addr[9] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_11.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            2.364    r     2.364          pin: u_sdram_ip/sdram_syn_11.opad
net (fo=1)          x020y036            0.000          2.364          net: addr[9],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_12.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.addr[8] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_12.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            2.364    r     2.364          pin: u_sdram_ip/sdram_syn_12.opad
net (fo=1)          x020y036            0.000          2.364          net: addr[8],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_13.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.addr[7] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_13.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            2.364    r     2.364          pin: u_sdram_ip/sdram_syn_13.opad
net (fo=1)          x020y036            0.000          2.364          net: addr[7],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[1] -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[1]
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]
Min Period     :     8.390ns
Fmax           :     119.190MHz

Statistics:
Max            : SWNS     -0.293ns, STNS     -9.376ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      3.817ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_1.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram_ip/sdram.dq[0]
net (fo=0)                              0.000          7.000          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_1.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[6] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_2.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram_ip/sdram.dq[6]
net (fo=0)                              0.000          7.000          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_2.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[7] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_3.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram_ip/sdram.dq[7]
net (fo=0)                              0.000          7.000          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_3.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_7.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram_ip/sdram.dq[1]
net (fo=0)                              0.000          7.000          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_7.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[23] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_18.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram_ip/sdram.dq[23]
net (fo=0)                              0.000          7.000          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_18.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[22] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_19.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram_ip/sdram.dq[22]
net (fo=0)                              0.000          7.000          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_19.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[21] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_20.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram_ip/sdram.dq[21]
net (fo=0)                              0.000          7.000          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_20.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[20] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_21.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram_ip/sdram.dq[20]
net (fo=0)                              0.000          7.000          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_21.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[19] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_22.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram_ip/sdram.dq[19]
net (fo=0)                              0.000          7.000          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_22.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[18] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_23.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram_ip/sdram.dq[18]
net (fo=0)                              0.000          7.000          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_23.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_1.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram_ip/sdram.dq[0]
net (fo=0)                              0.000          3.000          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_1.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[6] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_2.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram_ip/sdram.dq[6]
net (fo=0)                              0.000          3.000          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_2.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[7] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_3.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram_ip/sdram.dq[7]
net (fo=0)                              0.000          3.000          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_3.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_7.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram_ip/sdram.dq[1]
net (fo=0)                              0.000          3.000          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_7.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[23] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_18.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram_ip/sdram.dq[23]
net (fo=0)                              0.000          3.000          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_18.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[22] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_19.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram_ip/sdram.dq[22]
net (fo=0)                              0.000          3.000          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_19.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[21] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_20.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram_ip/sdram.dq[21]
net (fo=0)                              0.000          3.000          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_20.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[20] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_21.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram_ip/sdram.dq[20]
net (fo=0)                              0.000          3.000          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_21.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[19] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_22.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram_ip/sdram.dq[19]
net (fo=0)                              0.000          3.000          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_22.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[18] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_23.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram_ip/sdram.dq[18]
net (fo=0)                              0.000          3.000          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_23.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               




