{
    "IP details": {
        "Name": "AXI Direct Memory Access",
        "Version": "V1_0",
        "Interface": "AXI4, AXI-Stream",
        "Description": "The AXI DMA soft IP facilitates seamless, high-speed data transfer between memory and peripherals bypassing any CPU, enhancing overall FPGA system efficiency and performance. This IP core simplifies complex data handling tasks, making it a valuable addition to various FPGA designs."
    }
}