# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 122 \
    name C_buffer_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename C_buffer_0 \
    op interface \
    ports { C_buffer_0_address0 { O 12 vector } C_buffer_0_ce0 { O 1 bit } C_buffer_0_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buffer_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 123 \
    name C_buffer_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename C_buffer_1 \
    op interface \
    ports { C_buffer_1_address0 { O 12 vector } C_buffer_1_ce0 { O 1 bit } C_buffer_1_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buffer_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 124 \
    name C_buffer_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename C_buffer_2 \
    op interface \
    ports { C_buffer_2_address0 { O 12 vector } C_buffer_2_ce0 { O 1 bit } C_buffer_2_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buffer_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 125 \
    name C_buffer_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename C_buffer_3 \
    op interface \
    ports { C_buffer_3_address0 { O 12 vector } C_buffer_3_ce0 { O 1 bit } C_buffer_3_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buffer_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 126 \
    name C_buffer_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename C_buffer_4 \
    op interface \
    ports { C_buffer_4_address0 { O 12 vector } C_buffer_4_ce0 { O 1 bit } C_buffer_4_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buffer_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 127 \
    name C_buffer_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename C_buffer_5 \
    op interface \
    ports { C_buffer_5_address0 { O 12 vector } C_buffer_5_ce0 { O 1 bit } C_buffer_5_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buffer_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 128 \
    name C_buffer_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename C_buffer_6 \
    op interface \
    ports { C_buffer_6_address0 { O 12 vector } C_buffer_6_ce0 { O 1 bit } C_buffer_6_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buffer_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 129 \
    name C_buffer_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename C_buffer_7 \
    op interface \
    ports { C_buffer_7_address0 { O 12 vector } C_buffer_7_ce0 { O 1 bit } C_buffer_7_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_buffer_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name c \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_c \
    op interface \
    ports { m_axi_c_AWVALID { O 1 bit } m_axi_c_AWREADY { I 1 bit } m_axi_c_AWADDR { O 32 vector } m_axi_c_AWID { O 1 vector } m_axi_c_AWLEN { O 32 vector } m_axi_c_AWSIZE { O 3 vector } m_axi_c_AWBURST { O 2 vector } m_axi_c_AWLOCK { O 2 vector } m_axi_c_AWCACHE { O 4 vector } m_axi_c_AWPROT { O 3 vector } m_axi_c_AWQOS { O 4 vector } m_axi_c_AWREGION { O 4 vector } m_axi_c_AWUSER { O 1 vector } m_axi_c_WVALID { O 1 bit } m_axi_c_WREADY { I 1 bit } m_axi_c_WDATA { O 16 vector } m_axi_c_WSTRB { O 2 vector } m_axi_c_WLAST { O 1 bit } m_axi_c_WID { O 1 vector } m_axi_c_WUSER { O 1 vector } m_axi_c_ARVALID { O 1 bit } m_axi_c_ARREADY { I 1 bit } m_axi_c_ARADDR { O 32 vector } m_axi_c_ARID { O 1 vector } m_axi_c_ARLEN { O 32 vector } m_axi_c_ARSIZE { O 3 vector } m_axi_c_ARBURST { O 2 vector } m_axi_c_ARLOCK { O 2 vector } m_axi_c_ARCACHE { O 4 vector } m_axi_c_ARPROT { O 3 vector } m_axi_c_ARQOS { O 4 vector } m_axi_c_ARREGION { O 4 vector } m_axi_c_ARUSER { O 1 vector } m_axi_c_RVALID { I 1 bit } m_axi_c_RREADY { O 1 bit } m_axi_c_RDATA { I 16 vector } m_axi_c_RLAST { I 1 bit } m_axi_c_RID { I 1 vector } m_axi_c_RUSER { I 1 vector } m_axi_c_RRESP { I 2 vector } m_axi_c_BVALID { I 1 bit } m_axi_c_BREADY { O 1 bit } m_axi_c_BRESP { I 2 vector } m_axi_c_BID { I 1 vector } m_axi_c_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name c_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_offset \
    op interface \
    ports { c_offset { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


