# Verilog-HDL
Laboratory Exercise in Verilog
