//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30033411
// Cuda compilation tools, release 11.4, V11.4.48
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_60
.address_size 64

	// .globl	__raygen__pinhole_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__pinhole_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<125>;
	.reg .f32 	%f<1048>;
	.reg .b32 	%r<880>;
	.reg .b64 	%rd<105>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r181, %r182}, [params+64];
	// begin inline asm
	call (%r178), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	mul.wide.u32 	%rd21, %r178, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r183, %r184}, [%rd22];
	setp.ge.s32 	%p3, %r183, %r181;
	setp.ge.s32 	%p4, %r184, %r182;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	$L__BB0_109;

	mad.lo.s32 	%r185, %r184, %r181, %r183;
	ld.const.v2.u32 	{%r186, %r187}, [params+8];
	shl.b32 	%r190, %r186, 4;
	add.s32 	%r191, %r190, -1556008596;
	add.s32 	%r192, %r186, -1640531527;
	shr.u32 	%r193, %r186, 5;
	add.s32 	%r194, %r193, -939442524;
	xor.b32  	%r195, %r191, %r192;
	xor.b32  	%r196, %r195, %r194;
	add.s32 	%r197, %r185, %r196;
	shl.b32 	%r198, %r197, 4;
	add.s32 	%r199, %r198, -1383041155;
	add.s32 	%r200, %r197, -1640531527;
	xor.b32  	%r201, %r199, %r200;
	shr.u32 	%r202, %r197, 5;
	add.s32 	%r203, %r202, 2123724318;
	xor.b32  	%r204, %r201, %r203;
	add.s32 	%r205, %r204, %r186;
	shl.b32 	%r206, %r205, 4;
	add.s32 	%r207, %r206, -1556008596;
	add.s32 	%r208, %r205, 1013904242;
	shr.u32 	%r209, %r205, 5;
	add.s32 	%r210, %r209, -939442524;
	xor.b32  	%r211, %r207, %r208;
	xor.b32  	%r212, %r211, %r210;
	add.s32 	%r213, %r212, %r197;
	shl.b32 	%r214, %r213, 4;
	add.s32 	%r215, %r214, -1383041155;
	add.s32 	%r216, %r213, 1013904242;
	xor.b32  	%r217, %r215, %r216;
	shr.u32 	%r218, %r213, 5;
	add.s32 	%r219, %r218, 2123724318;
	xor.b32  	%r220, %r217, %r219;
	add.s32 	%r221, %r220, %r205;
	shl.b32 	%r222, %r221, 4;
	add.s32 	%r223, %r222, -1556008596;
	add.s32 	%r224, %r221, -626627285;
	shr.u32 	%r225, %r221, 5;
	add.s32 	%r226, %r225, -939442524;
	xor.b32  	%r227, %r223, %r224;
	xor.b32  	%r228, %r227, %r226;
	add.s32 	%r229, %r228, %r213;
	shl.b32 	%r230, %r229, 4;
	add.s32 	%r231, %r230, -1383041155;
	add.s32 	%r232, %r229, -626627285;
	xor.b32  	%r233, %r231, %r232;
	shr.u32 	%r234, %r229, 5;
	add.s32 	%r235, %r234, 2123724318;
	xor.b32  	%r236, %r233, %r235;
	add.s32 	%r237, %r236, %r221;
	shl.b32 	%r238, %r237, 4;
	add.s32 	%r239, %r238, -1556008596;
	add.s32 	%r240, %r237, 2027808484;
	shr.u32 	%r241, %r237, 5;
	add.s32 	%r242, %r241, -939442524;
	xor.b32  	%r243, %r239, %r240;
	xor.b32  	%r244, %r243, %r242;
	add.s32 	%r245, %r244, %r229;
	shl.b32 	%r246, %r245, 4;
	add.s32 	%r247, %r246, -1383041155;
	add.s32 	%r248, %r245, 2027808484;
	xor.b32  	%r249, %r247, %r248;
	shr.u32 	%r250, %r245, 5;
	add.s32 	%r251, %r250, 2123724318;
	xor.b32  	%r252, %r249, %r251;
	add.s32 	%r253, %r252, %r237;
	shl.b32 	%r254, %r253, 4;
	add.s32 	%r255, %r254, -1556008596;
	add.s32 	%r256, %r253, 387276957;
	shr.u32 	%r257, %r253, 5;
	add.s32 	%r258, %r257, -939442524;
	xor.b32  	%r259, %r255, %r256;
	xor.b32  	%r260, %r259, %r258;
	add.s32 	%r261, %r260, %r245;
	shl.b32 	%r262, %r261, 4;
	add.s32 	%r263, %r262, -1383041155;
	add.s32 	%r264, %r261, 387276957;
	xor.b32  	%r265, %r263, %r264;
	shr.u32 	%r266, %r261, 5;
	add.s32 	%r267, %r266, 2123724318;
	xor.b32  	%r268, %r265, %r267;
	add.s32 	%r269, %r268, %r253;
	shl.b32 	%r270, %r269, 4;
	add.s32 	%r271, %r270, -1556008596;
	add.s32 	%r272, %r269, -1253254570;
	shr.u32 	%r273, %r269, 5;
	add.s32 	%r274, %r273, -939442524;
	xor.b32  	%r275, %r271, %r272;
	xor.b32  	%r276, %r275, %r274;
	add.s32 	%r277, %r276, %r261;
	shl.b32 	%r278, %r277, 4;
	add.s32 	%r279, %r278, -1383041155;
	add.s32 	%r280, %r277, -1253254570;
	xor.b32  	%r281, %r279, %r280;
	shr.u32 	%r282, %r277, 5;
	add.s32 	%r283, %r282, 2123724318;
	xor.b32  	%r284, %r281, %r283;
	add.s32 	%r285, %r284, %r269;
	shl.b32 	%r286, %r285, 4;
	add.s32 	%r287, %r286, -1556008596;
	add.s32 	%r288, %r285, 1401181199;
	shr.u32 	%r289, %r285, 5;
	add.s32 	%r290, %r289, -939442524;
	xor.b32  	%r291, %r287, %r288;
	xor.b32  	%r292, %r291, %r290;
	add.s32 	%r293, %r292, %r277;
	shl.b32 	%r294, %r293, 4;
	add.s32 	%r295, %r294, -1383041155;
	add.s32 	%r296, %r293, 1401181199;
	xor.b32  	%r297, %r295, %r296;
	shr.u32 	%r298, %r293, 5;
	add.s32 	%r299, %r298, 2123724318;
	xor.b32  	%r300, %r297, %r299;
	add.s32 	%r301, %r300, %r285;
	shl.b32 	%r302, %r301, 4;
	add.s32 	%r303, %r302, -1556008596;
	add.s32 	%r304, %r301, -239350328;
	shr.u32 	%r305, %r301, 5;
	add.s32 	%r306, %r305, -939442524;
	xor.b32  	%r307, %r303, %r304;
	xor.b32  	%r308, %r307, %r306;
	add.s32 	%r309, %r308, %r293;
	shl.b32 	%r310, %r309, 4;
	add.s32 	%r311, %r310, -1383041155;
	add.s32 	%r312, %r309, -239350328;
	xor.b32  	%r313, %r311, %r312;
	shr.u32 	%r314, %r309, 5;
	add.s32 	%r315, %r314, 2123724318;
	xor.b32  	%r316, %r313, %r315;
	add.s32 	%r317, %r316, %r301;
	shl.b32 	%r318, %r317, 4;
	add.s32 	%r319, %r318, -1556008596;
	add.s32 	%r320, %r317, -1879881855;
	shr.u32 	%r321, %r317, 5;
	add.s32 	%r322, %r321, -939442524;
	xor.b32  	%r323, %r319, %r320;
	xor.b32  	%r324, %r323, %r322;
	add.s32 	%r325, %r324, %r309;
	shl.b32 	%r326, %r325, 4;
	add.s32 	%r327, %r326, -1383041155;
	add.s32 	%r328, %r325, -1879881855;
	xor.b32  	%r329, %r327, %r328;
	shr.u32 	%r330, %r325, 5;
	add.s32 	%r331, %r330, 2123724318;
	xor.b32  	%r332, %r329, %r331;
	add.s32 	%r333, %r332, %r317;
	shl.b32 	%r334, %r333, 4;
	add.s32 	%r335, %r334, -1556008596;
	add.s32 	%r336, %r333, 774553914;
	shr.u32 	%r337, %r333, 5;
	add.s32 	%r338, %r337, -939442524;
	xor.b32  	%r339, %r335, %r336;
	xor.b32  	%r340, %r339, %r338;
	add.s32 	%r341, %r340, %r325;
	shl.b32 	%r342, %r341, 4;
	add.s32 	%r343, %r342, -1383041155;
	add.s32 	%r344, %r341, 774553914;
	xor.b32  	%r345, %r343, %r344;
	shr.u32 	%r346, %r341, 5;
	add.s32 	%r347, %r346, 2123724318;
	xor.b32  	%r348, %r345, %r347;
	add.s32 	%r349, %r348, %r333;
	shl.b32 	%r350, %r349, 4;
	add.s32 	%r351, %r350, -1556008596;
	add.s32 	%r352, %r349, -865977613;
	shr.u32 	%r353, %r349, 5;
	add.s32 	%r354, %r353, -939442524;
	xor.b32  	%r355, %r351, %r352;
	xor.b32  	%r356, %r355, %r354;
	add.s32 	%r357, %r356, %r341;
	shl.b32 	%r358, %r357, 4;
	add.s32 	%r359, %r358, -1383041155;
	add.s32 	%r360, %r357, -865977613;
	xor.b32  	%r361, %r359, %r360;
	shr.u32 	%r362, %r357, 5;
	add.s32 	%r363, %r362, 2123724318;
	xor.b32  	%r364, %r361, %r363;
	add.s32 	%r365, %r364, %r349;
	shl.b32 	%r366, %r365, 4;
	add.s32 	%r367, %r366, -1556008596;
	add.s32 	%r368, %r365, 1788458156;
	shr.u32 	%r369, %r365, 5;
	add.s32 	%r370, %r369, -939442524;
	xor.b32  	%r371, %r367, %r368;
	xor.b32  	%r372, %r371, %r370;
	add.s32 	%r373, %r372, %r357;
	shl.b32 	%r374, %r373, 4;
	add.s32 	%r375, %r374, -1383041155;
	add.s32 	%r376, %r373, 1788458156;
	xor.b32  	%r377, %r375, %r376;
	shr.u32 	%r378, %r373, 5;
	add.s32 	%r379, %r378, 2123724318;
	xor.b32  	%r380, %r377, %r379;
	add.s32 	%r381, %r380, %r365;
	shl.b32 	%r382, %r381, 4;
	add.s32 	%r383, %r382, -1556008596;
	add.s32 	%r384, %r381, 147926629;
	shr.u32 	%r385, %r381, 5;
	add.s32 	%r386, %r385, -939442524;
	xor.b32  	%r387, %r383, %r384;
	xor.b32  	%r388, %r387, %r386;
	add.s32 	%r389, %r388, %r373;
	shl.b32 	%r390, %r389, 4;
	add.s32 	%r391, %r390, -1383041155;
	add.s32 	%r392, %r389, 147926629;
	xor.b32  	%r393, %r391, %r392;
	shr.u32 	%r394, %r389, 5;
	add.s32 	%r395, %r394, 2123724318;
	xor.b32  	%r396, %r393, %r395;
	add.s32 	%r397, %r396, %r381;
	shl.b32 	%r398, %r397, 4;
	add.s32 	%r399, %r398, -1556008596;
	add.s32 	%r400, %r397, -1492604898;
	shr.u32 	%r401, %r397, 5;
	add.s32 	%r402, %r401, -939442524;
	xor.b32  	%r403, %r399, %r400;
	xor.b32  	%r404, %r403, %r402;
	add.s32 	%r405, %r404, %r389;
	shl.b32 	%r406, %r405, 4;
	add.s32 	%r407, %r406, -1383041155;
	add.s32 	%r408, %r405, -1492604898;
	xor.b32  	%r409, %r407, %r408;
	shr.u32 	%r410, %r405, 5;
	add.s32 	%r411, %r410, 2123724318;
	xor.b32  	%r412, %r409, %r411;
	add.s32 	%r413, %r412, %r397;
	shl.b32 	%r414, %r413, 4;
	add.s32 	%r415, %r414, -1556008596;
	add.s32 	%r416, %r413, 1161830871;
	shr.u32 	%r417, %r413, 5;
	add.s32 	%r418, %r417, -939442524;
	xor.b32  	%r419, %r415, %r416;
	xor.b32  	%r420, %r419, %r418;
	add.s32 	%r421, %r420, %r405;
	shl.b32 	%r422, %r421, 4;
	add.s32 	%r423, %r422, -1383041155;
	add.s32 	%r424, %r421, 1161830871;
	xor.b32  	%r425, %r423, %r424;
	shr.u32 	%r426, %r421, 5;
	add.s32 	%r427, %r426, 2123724318;
	xor.b32  	%r428, %r425, %r427;
	add.s32 	%r429, %r428, %r413;
	shl.b32 	%r430, %r429, 4;
	add.s32 	%r431, %r430, -1556008596;
	add.s32 	%r432, %r429, -478700656;
	shr.u32 	%r433, %r429, 5;
	add.s32 	%r434, %r433, -939442524;
	xor.b32  	%r435, %r431, %r432;
	xor.b32  	%r436, %r435, %r434;
	add.s32 	%r5, %r436, %r421;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r5;
	setp.eq.s32 	%p6, %r187, 0;
	mov.f32 	%f928, 0f3F000000;
	mov.f32 	%f929, %f928;
	@%p6 bra 	$L__BB0_3;

	mad.lo.s32 	%r437, %r5, 1664525, 1013904223;
	and.b32  	%r438, %r437, 16777215;
	cvt.rn.f32.u32 	%f298, %r438;
	mov.f32 	%f299, 0f4B800000;
	div.approx.ftz.f32 	%f928, %f298, %f299;
	mad.lo.s32 	%r439, %r437, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r439;
	and.b32  	%r440, %r439, 16777215;
	cvt.rn.f32.u32 	%f300, %r440;
	div.approx.ftz.f32 	%f929, %f300, %f299;

$L__BB0_3:
	cvt.rn.f32.s32 	%f301, %r183;
	add.ftz.f32 	%f302, %f928, %f301;
	cvt.rn.f32.s32 	%f303, %r184;
	add.ftz.f32 	%f304, %f929, %f303;
	cvt.rn.f32.s32 	%f305, %r181;
	div.approx.ftz.f32 	%f306, %f302, %f305;
	cvt.rn.f32.s32 	%f307, %r182;
	div.approx.ftz.f32 	%f308, %f304, %f307;
	fma.rn.ftz.f32 	%f309, %f306, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f310, %f308, 0f40000000, 0fBF800000;
	ld.const.v2.f32 	{%f311, %f312}, [params+96];
	ld.const.f32 	%f315, [params+104];
	ld.const.v2.f32 	{%f316, %f317}, [params+112];
	mul.ftz.f32 	%f320, %f310, %f316;
	mul.ftz.f32 	%f321, %f310, %f317;
	ld.const.f32 	%f322, [params+120];
	mul.ftz.f32 	%f323, %f310, %f322;
	fma.rn.ftz.f32 	%f324, %f311, %f309, %f320;
	fma.rn.ftz.f32 	%f325, %f309, %f312, %f321;
	fma.rn.ftz.f32 	%f326, %f309, %f315, %f323;
	ld.const.v2.f32 	{%f327, %f328}, [params+128];
	add.ftz.f32 	%f331, %f324, %f327;
	add.ftz.f32 	%f332, %f325, %f328;
	ld.const.f32 	%f333, [params+136];
	add.ftz.f32 	%f334, %f326, %f333;
	mul.ftz.f32 	%f335, %f332, %f332;
	fma.rn.ftz.f32 	%f336, %f331, %f331, %f335;
	fma.rn.ftz.f32 	%f337, %f334, %f334, %f336;
	rsqrt.approx.ftz.f32 	%f338, %f337;
	mul.ftz.f32 	%f11, %f331, %f338;
	mul.ftz.f32 	%f12, %f332, %f338;
	mul.ftz.f32 	%f13, %f334, %f338;
	ld.const.v2.f32 	{%f339, %f340}, [params+80];
	ld.const.f32 	%f10, [params+88];
	st.local.v2.f32 	[%rd5+68], {%f339, %f340};
	st.local.f32 	[%rd5+76], %f10;
	mov.f32 	%f341, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f341, %f341};
	mov.u32 	%r441, 1065353216;
	st.local.u32 	[%rd5+28], %r441;
	mov.f32 	%f14, 0fBF800000;
	st.local.v4.f32 	[%rd5+100], {%f11, %f12, %f13, %f14};
	mov.u32 	%r846, 285212672;
	mov.u32 	%r443, 0;
	st.local.v4.u32 	[%rd24], {%r443, %r443, %r443, %r846};
	st.local.v2.f32 	[%rd5+-12], {%f341, %f341};
	st.local.u32 	[%rd5+-4], %r441;
	mov.f32 	%f962, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f341, %f341, %f341, %f962};
	st.local.u32 	[%rd5+48], %r443;
	st.local.v4.f32 	[%rd5+116], {%f962, %f962, %f962, %f341};
	st.local.v4.u32 	[%rd5+4], {%r443, %r443, %r441, %r443};
	st.local.u32 	[%rd5+96], %r441;
	ld.const.u32 	%r6, [params+252];
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	$L__BB0_32;

	add.u64 	%rd104, %SP, 144;
	ld.const.u64 	%rd7, [params+280];
	ld.const.f32 	%f15, [params+76];
	shr.u64 	%rd27, %rd104, 32;
	cvt.u32.u64 	%r7, %rd27;
	cvt.u32.u64 	%r8, %rd104;
	ld.const.u32 	%r9, [params+248];
	ld.const.v2.f32 	{%f352, %f353}, [params+232];
	mov.u32 	%r853, -1;
	ld.const.f32 	%f18, [params+240];
	mov.f32 	%f930, %f11;
	mov.f32 	%f931, %f12;
	mov.f32 	%f932, %f13;
	mov.f32 	%f949, %f341;
	mov.f32 	%f948, %f341;
	mov.f32 	%f947, %f341;
	mov.f32 	%f961, %f962;
	mov.f32 	%f960, %f962;
	mov.f32 	%f1009, %f962;
	mov.f32 	%f1008, %f962;
	mov.f32 	%f1007, %f962;
	mov.u32 	%r873, %r853;
	mov.u32 	%r872, %r853;
	bra.uni 	$L__BB0_5;

$L__BB0_30:
	ld.local.v4.f32 	{%f930, %f931, %f932, %f485}, [%rd5+100];

$L__BB0_5:
	neg.ftz.f32 	%f355, %f932;
	neg.ftz.f32 	%f356, %f930;
	neg.ftz.f32 	%f357, %f931;
	st.local.v2.f32 	[%rd5+84], {%f356, %f357};
	st.local.f32 	[%rd5+92], %f355;
	st.local.v2.f32 	[%rd5+132], {%f341, %f341};
	mov.f32 	%f946, 0f5A0E1BCA;
	mov.u32 	%r448, 1510874058;
	st.local.u32 	[%rd5+80], %r448;
	and.b32  	%r14, %r846, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	setp.lt.s32 	%p8, %r853, 0;
	@%p8 bra 	$L__BB0_10;

	or.b32  	%r449, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r449;
	mul.wide.s32 	%rd28, %r853, 16;
	add.s64 	%rd8, %rd1, %rd28;
	ld.local.v4.f32 	{%f359, %f360, %f361, %f362}, [%rd8];
	add.s64 	%rd29, %rd2, %rd28;
	ld.local.v4.f32 	{%f367, %f368, %f369, %f370}, [%rd29];
	st.local.v4.f32 	[%rd5+52], {%f367, %f368, %f369, %f370};
	mul.wide.s32 	%rd30, %r853, 4;
	add.s64 	%rd31, %rd3, %rd30;
	ld.local.f32 	%f35, [%rd31];
	st.local.v4.f32 	[%rd5+36], {%f359, %f360, %f361, %f35};
	st.local.f32 	[%rd5+132], %f362;
	setp.eq.s32 	%p9, %r853, 0;
	@%p9 bra 	$L__BB0_8;

	ld.local.f32 	%f375, [%rd8+-4];
	st.local.f32 	[%rd5+136], %f375;

$L__BB0_8:
	setp.leu.ftz.f32 	%p10, %f35, 0f00000000;
	@%p10 bra 	$L__BB0_10;

	ld.local.u32 	%r450, [%rd5];
	mad.lo.s32 	%r451, %r450, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r451;
	and.b32  	%r452, %r451, 16777215;
	cvt.rn.f32.u32 	%f377, %r452;
	mov.f32 	%f378, 0f4B800000;
	div.approx.ftz.f32 	%f379, %f377, %f378;
	lg2.approx.ftz.f32 	%f380, %f379;
	mul.ftz.f32 	%f381, %f380, 0fBF317218;
	mul.ftz.f32 	%f946, %f381, %f35;

$L__BB0_10:
	ld.local.v4.f32 	{%f391, %f392, %f393, %f394}, [%rd5+68];
	mov.u32 	%r486, 1;
	mov.u32 	%r489, 2;
	mov.f32 	%f390, 0f00000000;
	mov.u32 	%r491, 4;
	mov.u32 	%r495, -1;
	// begin inline asm
	call(%r453,%r454,%r455,%r456,%r457,%r458,%r459,%r460,%r461,%r462,%r463,%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483,%r484),_optix_trace_typed_32,(%r443,%rd7,%f391,%f392,%f393,%f930,%f931,%f932,%f15,%f946,%f390,%r486,%r443,%r443,%r489,%r443,%r491,%r7,%r8,%r495,%r495,%r524,%r525,%r526,%r527,%r528,%r529,%r530,%r531,%r532,%r533,%r534,%r535,%r536,%r537,%r538,%r539,%r540,%r541,%r542,%r543,%r544,%r545,%r546,%r547,%r548,%r549,%r550,%r551);
	// end inline asm
	ld.local.u32 	%r47, [%rd5+16];
	add.s32 	%r552, %r47, 1;
	st.local.u32 	[%rd5+16], %r552;
	setp.ne.s32 	%p11, %r47, 0;
	@%p11 bra 	$L__BB0_12;

	ld.local.v4.f32 	{%f395, %f396, %f397, %f398}, [%rd5+68];
	add.ftz.f32 	%f1007, %f1007, %f395;
	add.ftz.f32 	%f1008, %f1008, %f396;
	add.ftz.f32 	%f1009, %f1009, %f397;
	mov.u32 	%r872, %r455;
	mov.u32 	%r873, %r456;

$L__BB0_12:
	ld.local.u32 	%r52, [%rd5+-16];
	and.b32  	%r846, %r52, -805306369;
	st.local.u32 	[%rd5+-16], %r846;
	and.b32  	%r553, %r52, 4096;
	setp.eq.s32 	%p12, %r553, 0;
	@%p12 bra 	$L__BB0_20;

	and.b32  	%r54, %r52, 512;
	setp.eq.s32 	%p13, %r54, 0;
	@%p13 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_14;

$L__BB0_16:
	ld.local.f32 	%f946, [%rd5+80];
	bra.uni 	$L__BB0_17;

$L__BB0_14:
	add.s32 	%r835, %r47, 1;
	st.local.f32 	[%rd5+80], %f946;
	ld.local.v4.f32 	{%f402, %f403, %f404, %f405}, [%rd5+100];
	ld.local.v4.f32 	{%f409, %f410, %f411, %f412}, [%rd5+68];
	fma.rn.ftz.f32 	%f416, %f946, %f403, %f410;
	fma.rn.ftz.f32 	%f417, %f946, %f402, %f409;
	st.local.v2.f32 	[%rd5+68], {%f417, %f416};
	fma.rn.ftz.f32 	%f418, %f946, %f404, %f411;
	st.local.f32 	[%rd5+76], %f418;
	setp.lt.u32 	%p14, %r835, %r6;
	@%p14 bra 	$L__BB0_17;

	ld.local.v4.f32 	{%f419, %f420, %f421, %f422}, [%rd24];
	add.ftz.f32 	%f426, %f353, %f420;
	add.ftz.f32 	%f427, %f352, %f419;
	st.local.v2.f32 	[%rd24], {%f427, %f426};
	add.ftz.f32 	%f428, %f18, %f421;
	st.local.f32 	[%rd5+-20], %f428;

$L__BB0_17:
	ld.local.v4.f32 	{%f429, %f430, %f431, %f432}, [%rd5+36];
	add.ftz.f32 	%f436, %f429, 0f38D1B717;
	add.ftz.f32 	%f437, %f430, 0f38D1B717;
	add.ftz.f32 	%f438, %f431, 0f38D1B717;
	neg.ftz.f32 	%f439, %f946;
	div.approx.ftz.f32 	%f440, %f439, %f436;
	div.approx.ftz.f32 	%f441, %f439, %f437;
	div.approx.ftz.f32 	%f442, %f439, %f438;
	mul.ftz.f32 	%f443, %f440, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f46, %f443;
	mul.ftz.f32 	%f444, %f441, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f47, %f444;
	mul.ftz.f32 	%f445, %f442, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f48, %f445;
	mul.ftz.f32 	%f947, %f947, %f46;
	mul.ftz.f32 	%f948, %f948, %f47;
	mul.ftz.f32 	%f949, %f949, %f48;
	and.b32  	%r555, %r52, 16777216;
	setp.eq.s32 	%p15, %r555, 0;
	@%p15 bra 	$L__BB0_20;

	ld.local.v4.f32 	{%f446, %f447, %f448, %f449}, [%rd5+-12];
	mul.ftz.f32 	%f453, %f47, %f447;
	mul.ftz.f32 	%f454, %f46, %f446;
	st.local.v2.f32 	[%rd5+-12], {%f454, %f453};
	mul.ftz.f32 	%f455, %f48, %f448;
	st.local.f32 	[%rd5+-4], %f455;
	@%p13 bra 	$L__BB0_20;

	and.b32  	%r846, %r52, -822083585;
	st.local.u32 	[%rd5+-16], %r846;

$L__BB0_20:
	ld.local.v4.f32 	{%f456, %f457, %f458, %f459}, [%rd24];
	fma.rn.ftz.f32 	%f960, %f947, %f456, %f960;
	fma.rn.ftz.f32 	%f961, %f948, %f457, %f961;
	fma.rn.ftz.f32 	%f962, %f949, %f458, %f962;
	ld.local.f32 	%f463, [%rd5+32];
	setp.le.ftz.f32 	%p17, %f463, 0f00000000;
	setp.lt.s32 	%p18, %r846, 0;
	or.pred  	%p19, %p18, %p17;
	@%p19 bra 	$L__BB0_31;

	ld.local.v4.f32 	{%f464, %f465, %f466, %f467}, [%rd5+20];
	setp.eq.ftz.f32 	%p20, %f464, 0f00000000;
	setp.eq.ftz.f32 	%p21, %f465, 0f00000000;
	setp.eq.ftz.f32 	%p22, %f466, 0f00000000;
	and.pred  	%p23, %p20, %p21;
	and.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB0_31;

	add.s32 	%r838, %r47, 1;
	mul.ftz.f32 	%f947, %f947, %f464;
	mul.ftz.f32 	%f948, %f948, %f465;
	mul.ftz.f32 	%f949, %f949, %f466;
	setp.ge.u32 	%p25, %r9, %r838;
	@%p25 bra 	$L__BB0_25;

	max.ftz.f32 	%f468, %f947, %f948;
	max.ftz.f32 	%f64, %f468, %f949;
	ld.local.u32 	%r557, [%rd5];
	mad.lo.s32 	%r558, %r557, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r558;
	and.b32  	%r559, %r558, 16777215;
	cvt.rn.f32.u32 	%f469, %r559;
	mov.f32 	%f470, 0f4B800000;
	div.approx.ftz.f32 	%f471, %f469, %f470;
	setp.lt.ftz.f32 	%p26, %f64, %f471;
	@%p26 bra 	$L__BB0_31;

	rcp.approx.ftz.f32 	%f472, %f64;
	mul.ftz.f32 	%f947, %f947, %f472;
	mul.ftz.f32 	%f948, %f948, %f472;
	mul.ftz.f32 	%f949, %f949, %f472;

$L__BB0_25:
	and.b32  	%r560, %r846, 288;
	setp.ne.s32 	%p27, %r560, 256;
	@%p27 bra 	$L__BB0_29;

	and.b32  	%r561, %r846, 16;
	setp.eq.s32 	%p28, %r561, 0;
	@%p28 bra 	$L__BB0_28;
	bra.uni 	$L__BB0_27;

$L__BB0_28:
	add.s32 	%r571, %r853, -1;
	max.s32 	%r853, %r571, -1;
	bra.uni 	$L__BB0_29;

$L__BB0_27:
	add.s32 	%r562, %r853, 1;
	min.s32 	%r853, %r562, 3;
	mul.wide.s32 	%rd37, %r853, 16;
	add.s64 	%rd38, %rd1, %rd37;
	ld.local.v4.u32 	{%r563, %r564, %r565, %r566}, [%rd5+116];
	st.local.v4.u32 	[%rd38], {%r563, %r564, %r565, %r566};
	ld.local.v4.f32 	{%f473, %f474, %f475, %f476}, [%rd5+52];
	add.s64 	%rd39, %rd2, %rd37;
	st.local.v4.f32 	[%rd39], {%f473, %f474, %f475, %f476};
	ld.local.f32 	%f481, [%rd5+48];
	mul.wide.s32 	%rd40, %r853, 4;
	add.s64 	%rd41, %rd3, %rd40;
	st.local.f32 	[%rd41], %f481;

$L__BB0_29:
	add.s32 	%r839, %r47, 1;
	setp.ge.u32 	%p29, %r839, %r6;
	@%p29 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_30;

$L__BB0_31:
	setp.gt.s32 	%p124, %r47, 0;
	ld.local.v4.f32 	{%f1024, %f1025, %f1026, %f489}, [%rd5+4];
	ld.local.f32 	%f992, [%rd5+96];
	bra.uni 	$L__BB0_33;

$L__BB0_32:
	mov.f32 	%f1024, 0f00000000;
	mov.f32 	%f992, 0f3F800000;
	mov.u32 	%r872, -1;
	mov.pred 	%p124, 0;
	mov.f32 	%f1025, %f1024;
	mov.f32 	%f1026, %f992;
	mov.u32 	%r873, %r872;
	mov.f32 	%f1007, %f1024;
	mov.f32 	%f1008, %f1024;
	mov.f32 	%f1009, %f1024;
	mov.f32 	%f960, %f1024;
	mov.f32 	%f961, %f1024;
	mov.f32 	%f962, %f1024;

$L__BB0_33:
	ld.local.v4.f32 	{%f1027, %f1028, %f1029, %f504}, [%rd5+-12];
	setp.geu.ftz.f32 	%p31, %f992, 0f3F800000;
	not.pred 	%p32, %p124;
	or.pred  	%p33, %p32, %p31;
	@%p33 bra 	$L__BB0_97;

	setp.eq.s32 	%p122, %r6, 0;
	mov.f32 	%f925, 0fBF800000;
	mov.u32 	%r836, 1065353216;
	ld.const.f32 	%f924, [params+88];
	st.local.v2.f32 	[%rd5+68], {%f339, %f340};
	st.local.f32 	[%rd5+76], %f924;
	mov.f32 	%f508, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f508, %f508};
	st.local.u32 	[%rd5+28], %r836;
	st.local.v4.f32 	[%rd5+100], {%f11, %f12, %f13, %f925};
	mov.u32 	%r864, 553648128;
	st.local.v4.u32 	[%rd24], {%r443, %r443, %r443, %r864};
	st.local.v2.f32 	[%rd5+-12], {%f508, %f508};
	st.local.u32 	[%rd5+-4], %r836;
	mov.f32 	%f968, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f508, %f508, %f508, %f968};
	st.local.u32 	[%rd5+48], %r443;
	st.local.v4.f32 	[%rd5+116], {%f968, %f968, %f968, %f508};
	st.local.v4.u32 	[%rd5+4], {%r443, %r443, %r836, %r443};
	st.local.u32 	[%rd5+96], %r836;
	mov.f32 	%f967, %f968;
	mov.f32 	%f966, %f968;
	@%p122 bra 	$L__BB0_62;

	add.u64 	%rd100, %SP, 144;
	ld.const.u64 	%rd9, [params+280];
	ld.const.f32 	%f97, [params+76];
	shr.u64 	%rd43, %rd100, 32;
	cvt.u32.u64 	%r62, %rd43;
	cvt.u32.u64 	%r63, %rd100;
	ld.const.u32 	%r64, [params+248];
	ld.const.v2.f32 	{%f515, %f516}, [params+232];
	mov.f32 	%f966, 0f00000000;
	mov.u32 	%r863, -1;
	mov.u32 	%r864, 553648128;
	ld.const.f32 	%f100, [params+240];
	mov.f32 	%f963, %f11;
	mov.f32 	%f964, %f12;
	mov.f32 	%f965, %f13;
	mov.f32 	%f967, %f966;
	mov.f32 	%f968, %f966;
	mov.f32 	%f982, %f508;
	mov.f32 	%f981, %f508;
	mov.f32 	%f980, %f508;
	bra.uni 	$L__BB0_36;

$L__BB0_61:
	ld.local.v4.f32 	{%f963, %f964, %f965, %f648}, [%rd5+100];

$L__BB0_36:
	neg.ftz.f32 	%f518, %f965;
	neg.ftz.f32 	%f519, %f963;
	neg.ftz.f32 	%f520, %f964;
	st.local.v2.f32 	[%rd5+84], {%f519, %f520};
	st.local.f32 	[%rd5+92], %f518;
	st.local.v2.f32 	[%rd5+132], {%f508, %f508};
	mov.f32 	%f979, 0f5A0E1BCA;
	mov.u32 	%r580, 1510874058;
	st.local.u32 	[%rd5+80], %r580;
	and.b32  	%r69, %r864, 822083586;
	st.local.u32 	[%rd5+-16], %r69;
	setp.lt.s32 	%p35, %r863, 0;
	@%p35 bra 	$L__BB0_41;

	or.b32  	%r581, %r69, 4096;
	st.local.u32 	[%rd5+-16], %r581;
	mul.wide.s32 	%rd44, %r863, 16;
	add.s64 	%rd10, %rd1, %rd44;
	ld.local.v4.f32 	{%f522, %f523, %f524, %f525}, [%rd10];
	add.s64 	%rd45, %rd2, %rd44;
	ld.local.v4.f32 	{%f530, %f531, %f532, %f533}, [%rd45];
	st.local.v4.f32 	[%rd5+52], {%f530, %f531, %f532, %f533};
	mul.wide.s32 	%rd46, %r863, 4;
	add.s64 	%rd47, %rd3, %rd46;
	ld.local.f32 	%f117, [%rd47];
	st.local.v4.f32 	[%rd5+36], {%f522, %f523, %f524, %f117};
	st.local.f32 	[%rd5+132], %f525;
	setp.eq.s32 	%p36, %r863, 0;
	@%p36 bra 	$L__BB0_39;

	ld.local.f32 	%f538, [%rd10+-4];
	st.local.f32 	[%rd5+136], %f538;

$L__BB0_39:
	setp.leu.ftz.f32 	%p37, %f117, 0f00000000;
	@%p37 bra 	$L__BB0_41;

	ld.local.u32 	%r582, [%rd5];
	mad.lo.s32 	%r583, %r582, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r583;
	and.b32  	%r584, %r583, 16777215;
	cvt.rn.f32.u32 	%f540, %r584;
	mov.f32 	%f541, 0f4B800000;
	div.approx.ftz.f32 	%f542, %f540, %f541;
	lg2.approx.ftz.f32 	%f543, %f542;
	mul.ftz.f32 	%f544, %f543, 0fBF317218;
	mul.ftz.f32 	%f979, %f544, %f117;

$L__BB0_41:
	ld.local.v4.f32 	{%f554, %f555, %f556, %f557}, [%rd5+68];
	mov.u32 	%r618, 1;
	mov.u32 	%r621, 2;
	mov.f32 	%f553, 0f00000000;
	mov.u32 	%r623, 4;
	mov.u32 	%r627, -1;
	// begin inline asm
	call(%r585,%r586,%r587,%r588,%r589,%r590,%r591,%r592,%r593,%r594,%r595,%r596,%r597,%r598,%r599,%r600,%r601,%r602,%r603,%r604,%r605,%r606,%r607,%r608,%r609,%r610,%r611,%r612,%r613,%r614,%r615,%r616),_optix_trace_typed_32,(%r443,%rd9,%f554,%f555,%f556,%f963,%f964,%f965,%f97,%f979,%f553,%r618,%r443,%r443,%r621,%r443,%r623,%r62,%r63,%r627,%r627,%r656,%r657,%r658,%r659,%r660,%r661,%r662,%r663,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681,%r682,%r683);
	// end inline asm
	ld.local.u32 	%r684, [%rd5+16];
	add.s32 	%r102, %r684, 1;
	st.local.u32 	[%rd5+16], %r102;
	setp.ne.s32 	%p38, %r684, 0;
	@%p38 bra 	$L__BB0_43;

	ld.local.v4.f32 	{%f558, %f559, %f560, %f561}, [%rd5+68];
	add.ftz.f32 	%f1007, %f1007, %f558;
	add.ftz.f32 	%f1008, %f1008, %f559;
	add.ftz.f32 	%f1009, %f1009, %f560;
	mov.u32 	%r872, %r587;
	mov.u32 	%r873, %r588;

$L__BB0_43:
	ld.local.u32 	%r107, [%rd5+-16];
	and.b32  	%r864, %r107, -805306369;
	st.local.u32 	[%rd5+-16], %r864;
	and.b32  	%r685, %r107, 4096;
	setp.eq.s32 	%p39, %r685, 0;
	@%p39 bra 	$L__BB0_51;

	and.b32  	%r109, %r107, 512;
	setp.eq.s32 	%p40, %r109, 0;
	@%p40 bra 	$L__BB0_47;
	bra.uni 	$L__BB0_45;

$L__BB0_47:
	ld.local.f32 	%f979, [%rd5+80];
	bra.uni 	$L__BB0_48;

$L__BB0_45:
	add.s32 	%r840, %r684, 1;
	st.local.f32 	[%rd5+80], %f979;
	ld.local.v4.f32 	{%f565, %f566, %f567, %f568}, [%rd5+100];
	ld.local.v4.f32 	{%f572, %f573, %f574, %f575}, [%rd5+68];
	fma.rn.ftz.f32 	%f579, %f979, %f566, %f573;
	fma.rn.ftz.f32 	%f580, %f979, %f565, %f572;
	st.local.v2.f32 	[%rd5+68], {%f580, %f579};
	fma.rn.ftz.f32 	%f581, %f979, %f567, %f574;
	st.local.f32 	[%rd5+76], %f581;
	setp.lt.u32 	%p41, %r840, %r6;
	@%p41 bra 	$L__BB0_48;

	ld.local.v4.f32 	{%f582, %f583, %f584, %f585}, [%rd24];
	add.ftz.f32 	%f589, %f516, %f583;
	add.ftz.f32 	%f590, %f515, %f582;
	st.local.v2.f32 	[%rd24], {%f590, %f589};
	add.ftz.f32 	%f591, %f100, %f584;
	st.local.f32 	[%rd5+-20], %f591;

$L__BB0_48:
	ld.local.v4.f32 	{%f592, %f593, %f594, %f595}, [%rd5+36];
	add.ftz.f32 	%f599, %f592, 0f38D1B717;
	add.ftz.f32 	%f600, %f593, 0f38D1B717;
	add.ftz.f32 	%f601, %f594, 0f38D1B717;
	neg.ftz.f32 	%f602, %f979;
	div.approx.ftz.f32 	%f603, %f602, %f599;
	div.approx.ftz.f32 	%f604, %f602, %f600;
	div.approx.ftz.f32 	%f605, %f602, %f601;
	mul.ftz.f32 	%f606, %f603, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f128, %f606;
	mul.ftz.f32 	%f607, %f604, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f129, %f607;
	mul.ftz.f32 	%f608, %f605, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f130, %f608;
	mul.ftz.f32 	%f980, %f980, %f128;
	mul.ftz.f32 	%f981, %f981, %f129;
	mul.ftz.f32 	%f982, %f982, %f130;
	and.b32  	%r686, %r107, 16777216;
	setp.eq.s32 	%p42, %r686, 0;
	@%p42 bra 	$L__BB0_51;

	ld.local.v4.f32 	{%f609, %f610, %f611, %f612}, [%rd5+-12];
	mul.ftz.f32 	%f616, %f129, %f610;
	mul.ftz.f32 	%f617, %f128, %f609;
	st.local.v2.f32 	[%rd5+-12], {%f617, %f616};
	mul.ftz.f32 	%f618, %f130, %f611;
	st.local.f32 	[%rd5+-4], %f618;
	@%p40 bra 	$L__BB0_51;

	and.b32  	%r864, %r107, -822083585;
	st.local.u32 	[%rd5+-16], %r864;

$L__BB0_51:
	ld.local.v4.f32 	{%f619, %f620, %f621, %f622}, [%rd24];
	fma.rn.ftz.f32 	%f966, %f980, %f619, %f966;
	fma.rn.ftz.f32 	%f967, %f981, %f620, %f967;
	fma.rn.ftz.f32 	%f968, %f982, %f621, %f968;
	ld.local.f32 	%f626, [%rd5+32];
	setp.le.ftz.f32 	%p44, %f626, 0f00000000;
	setp.lt.s32 	%p45, %r864, 0;
	or.pred  	%p46, %p45, %p44;
	@%p46 bra 	$L__BB0_62;

	ld.local.v4.f32 	{%f627, %f628, %f629, %f630}, [%rd5+20];
	setp.eq.ftz.f32 	%p47, %f627, 0f00000000;
	setp.eq.ftz.f32 	%p48, %f628, 0f00000000;
	setp.eq.ftz.f32 	%p49, %f629, 0f00000000;
	and.pred  	%p50, %p47, %p48;
	and.pred  	%p51, %p49, %p50;
	@%p51 bra 	$L__BB0_62;

	add.s32 	%r841, %r684, 1;
	mul.ftz.f32 	%f980, %f980, %f627;
	mul.ftz.f32 	%f981, %f981, %f628;
	mul.ftz.f32 	%f982, %f982, %f629;
	setp.ge.u32 	%p52, %r64, %r841;
	@%p52 bra 	$L__BB0_56;

	max.ftz.f32 	%f631, %f980, %f981;
	max.ftz.f32 	%f146, %f631, %f982;
	ld.local.u32 	%r687, [%rd5];
	mad.lo.s32 	%r688, %r687, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r688;
	and.b32  	%r689, %r688, 16777215;
	cvt.rn.f32.u32 	%f632, %r689;
	mov.f32 	%f633, 0f4B800000;
	div.approx.ftz.f32 	%f634, %f632, %f633;
	setp.lt.ftz.f32 	%p53, %f146, %f634;
	@%p53 bra 	$L__BB0_62;

	rcp.approx.ftz.f32 	%f635, %f146;
	mul.ftz.f32 	%f980, %f980, %f635;
	mul.ftz.f32 	%f981, %f981, %f635;
	mul.ftz.f32 	%f982, %f982, %f635;

$L__BB0_56:
	and.b32  	%r690, %r864, 288;
	setp.ne.s32 	%p54, %r690, 256;
	@%p54 bra 	$L__BB0_60;

	and.b32  	%r691, %r864, 16;
	setp.eq.s32 	%p55, %r691, 0;
	@%p55 bra 	$L__BB0_59;
	bra.uni 	$L__BB0_58;

$L__BB0_59:
	add.s32 	%r701, %r863, -1;
	max.s32 	%r863, %r701, -1;
	bra.uni 	$L__BB0_60;

$L__BB0_58:
	add.s32 	%r692, %r863, 1;
	min.s32 	%r863, %r692, 3;
	mul.wide.s32 	%rd53, %r863, 16;
	add.s64 	%rd54, %rd1, %rd53;
	ld.local.v4.u32 	{%r693, %r694, %r695, %r696}, [%rd5+116];
	st.local.v4.u32 	[%rd54], {%r693, %r694, %r695, %r696};
	ld.local.v4.f32 	{%f636, %f637, %f638, %f639}, [%rd5+52];
	add.s64 	%rd55, %rd2, %rd53;
	st.local.v4.f32 	[%rd55], {%f636, %f637, %f638, %f639};
	ld.local.f32 	%f644, [%rd5+48];
	mul.wide.s32 	%rd56, %r863, 4;
	add.s64 	%rd57, %rd3, %rd56;
	st.local.f32 	[%rd57], %f644;

$L__BB0_60:
	add.s32 	%r842, %r684, 1;
	setp.ge.u32 	%p56, %r842, %r6;
	@%p56 bra 	$L__BB0_62;
	bra.uni 	$L__BB0_61;

$L__BB0_62:
	ld.local.v4.f32 	{%f649, %f650, %f651, %f652}, [%rd5+-12];
	ld.local.v4.f32 	{%f653, %f654, %f655, %f656}, [%rd5+4];
	ld.local.f32 	%f993, [%rd5+96];
	setp.gt.ftz.f32 	%p57, %f992, %f993;
	@%p57 bra 	$L__BB0_65;
	bra.uni 	$L__BB0_63;

$L__BB0_65:
	mov.u32 	%r864, 268435456;
	st.local.u32 	[%rd5+-16], %r864;
	mul.ftz.f32 	%f992, %f992, 0f3F000000;
	bra.uni 	$L__BB0_66;

$L__BB0_63:
	setp.geu.ftz.f32 	%p58, %f992, %f993;
	@%p58 bra 	$L__BB0_66;

	mov.u32 	%r864, 536870912;
	st.local.u32 	[%rd5+-16], %r864;
	mul.ftz.f32 	%f993, %f993, 0f3F000000;

$L__BB0_66:
	setp.eq.s32 	%p123, %r6, 0;
	mov.f32 	%f927, 0fBF800000;
	mov.u32 	%r837, 1065353216;
	ld.const.f32 	%f926, [params+88];
	st.local.v2.f32 	[%rd5+68], {%f339, %f340};
	st.local.f32 	[%rd5+76], %f926;
	mov.f32 	%f660, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f660, %f660};
	st.local.u32 	[%rd5+28], %r837;
	st.local.v4.f32 	[%rd5+100], {%f11, %f12, %f13, %f927};
	and.b32  	%r705, %r864, 805306368;
	or.b32  	%r868, %r705, 16777216;
	st.local.v4.u32 	[%rd24], {%r443, %r443, %r443, %r868};
	st.local.v2.f32 	[%rd5+-12], {%f660, %f660};
	st.local.u32 	[%rd5+-4], %r837;
	mov.f32 	%f999, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f660, %f660, %f660, %f999};
	st.local.u32 	[%rd5+48], %r443;
	st.local.v4.f32 	[%rd5+116], {%f999, %f999, %f999, %f660};
	st.local.v4.u32 	[%rd5+4], {%r443, %r443, %r837, %r443};
	st.local.u32 	[%rd5+96], %r837;
	mov.f32 	%f998, %f999;
	mov.f32 	%f997, %f999;
	@%p123 bra 	$L__BB0_94;

	add.u64 	%rd101, %SP, 144;
	ld.const.u64 	%rd11, [params+280];
	ld.const.f32 	%f176, [params+76];
	shr.u64 	%rd59, %rd101, 32;
	cvt.u32.u64 	%r120, %rd59;
	cvt.u32.u64 	%r121, %rd101;
	ld.const.u32 	%r122, [params+248];
	ld.const.v2.f32 	{%f667, %f668}, [params+232];
	mov.f32 	%f997, 0f00000000;
	mov.u32 	%r875, -1;
	ld.const.f32 	%f179, [params+240];
	mov.f32 	%f994, %f11;
	mov.f32 	%f995, %f12;
	mov.f32 	%f996, %f13;
	mov.f32 	%f998, %f997;
	mov.f32 	%f999, %f997;
	mov.f32 	%f1013, %f660;
	mov.f32 	%f1012, %f660;
	mov.f32 	%f1011, %f660;
	bra.uni 	$L__BB0_68;

$L__BB0_93:
	ld.local.v4.f32 	{%f994, %f995, %f996, %f800}, [%rd5+100];

$L__BB0_68:
	neg.ftz.f32 	%f670, %f996;
	neg.ftz.f32 	%f671, %f994;
	neg.ftz.f32 	%f672, %f995;
	st.local.v2.f32 	[%rd5+84], {%f671, %f672};
	st.local.f32 	[%rd5+92], %f670;
	st.local.v2.f32 	[%rd5+132], {%f660, %f660};
	mov.f32 	%f1010, 0f5A0E1BCA;
	mov.u32 	%r708, 1510874058;
	st.local.u32 	[%rd5+80], %r708;
	and.b32  	%r127, %r868, 822083586;
	st.local.u32 	[%rd5+-16], %r127;
	setp.lt.s32 	%p60, %r875, 0;
	@%p60 bra 	$L__BB0_73;

	or.b32  	%r709, %r127, 4096;
	st.local.u32 	[%rd5+-16], %r709;
	mul.wide.s32 	%rd60, %r875, 16;
	add.s64 	%rd12, %rd1, %rd60;
	ld.local.v4.f32 	{%f674, %f675, %f676, %f677}, [%rd12];
	add.s64 	%rd61, %rd2, %rd60;
	ld.local.v4.f32 	{%f682, %f683, %f684, %f685}, [%rd61];
	st.local.v4.f32 	[%rd5+52], {%f682, %f683, %f684, %f685};
	mul.wide.s32 	%rd62, %r875, 4;
	add.s64 	%rd63, %rd3, %rd62;
	ld.local.f32 	%f196, [%rd63];
	st.local.v4.f32 	[%rd5+36], {%f674, %f675, %f676, %f196};
	st.local.f32 	[%rd5+132], %f677;
	setp.eq.s32 	%p61, %r875, 0;
	@%p61 bra 	$L__BB0_71;

	ld.local.f32 	%f690, [%rd12+-4];
	st.local.f32 	[%rd5+136], %f690;

$L__BB0_71:
	setp.leu.ftz.f32 	%p62, %f196, 0f00000000;
	@%p62 bra 	$L__BB0_73;

	ld.local.u32 	%r710, [%rd5];
	mad.lo.s32 	%r711, %r710, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r711;
	and.b32  	%r712, %r711, 16777215;
	cvt.rn.f32.u32 	%f692, %r712;
	mov.f32 	%f693, 0f4B800000;
	div.approx.ftz.f32 	%f694, %f692, %f693;
	lg2.approx.ftz.f32 	%f695, %f694;
	mul.ftz.f32 	%f696, %f695, 0fBF317218;
	mul.ftz.f32 	%f1010, %f696, %f196;

$L__BB0_73:
	mov.u32 	%r834, 0;
	ld.local.v4.f32 	{%f706, %f707, %f708, %f709}, [%rd5+68];
	mov.u32 	%r746, 1;
	mov.u32 	%r749, 2;
	mov.f32 	%f705, 0f00000000;
	mov.u32 	%r751, 4;
	mov.u32 	%r755, -1;
	// begin inline asm
	call(%r713,%r714,%r715,%r716,%r717,%r718,%r719,%r720,%r721,%r722,%r723,%r724,%r725,%r726,%r727,%r728,%r729,%r730,%r731,%r732,%r733,%r734,%r735,%r736,%r737,%r738,%r739,%r740,%r741,%r742,%r743,%r744),_optix_trace_typed_32,(%r834,%rd11,%f706,%f707,%f708,%f994,%f995,%f996,%f176,%f1010,%f705,%r746,%r834,%r834,%r749,%r834,%r751,%r120,%r121,%r755,%r755,%r784,%r785,%r786,%r787,%r788,%r789,%r790,%r791,%r792,%r793,%r794,%r795,%r796,%r797,%r798,%r799,%r800,%r801,%r802,%r803,%r804,%r805,%r806,%r807,%r808,%r809,%r810,%r811);
	// end inline asm
	ld.local.u32 	%r812, [%rd5+16];
	add.s32 	%r160, %r812, 1;
	st.local.u32 	[%rd5+16], %r160;
	setp.ne.s32 	%p63, %r812, 0;
	@%p63 bra 	$L__BB0_75;

	ld.local.v4.f32 	{%f710, %f711, %f712, %f713}, [%rd5+68];
	add.ftz.f32 	%f1007, %f1007, %f710;
	add.ftz.f32 	%f1008, %f1008, %f711;
	add.ftz.f32 	%f1009, %f1009, %f712;
	mov.u32 	%r872, %r715;
	mov.u32 	%r873, %r716;

$L__BB0_75:
	ld.local.u32 	%r165, [%rd5+-16];
	and.b32  	%r868, %r165, -805306369;
	st.local.u32 	[%rd5+-16], %r868;
	and.b32  	%r813, %r165, 4096;
	setp.eq.s32 	%p64, %r813, 0;
	@%p64 bra 	$L__BB0_83;

	and.b32  	%r167, %r165, 512;
	setp.eq.s32 	%p65, %r167, 0;
	@%p65 bra 	$L__BB0_79;
	bra.uni 	$L__BB0_77;

$L__BB0_79:
	ld.local.f32 	%f1010, [%rd5+80];
	bra.uni 	$L__BB0_80;

$L__BB0_77:
	add.s32 	%r843, %r812, 1;
	st.local.f32 	[%rd5+80], %f1010;
	ld.local.v4.f32 	{%f717, %f718, %f719, %f720}, [%rd5+100];
	ld.local.v4.f32 	{%f724, %f725, %f726, %f727}, [%rd5+68];
	fma.rn.ftz.f32 	%f731, %f1010, %f718, %f725;
	fma.rn.ftz.f32 	%f732, %f1010, %f717, %f724;
	st.local.v2.f32 	[%rd5+68], {%f732, %f731};
	fma.rn.ftz.f32 	%f733, %f1010, %f719, %f726;
	st.local.f32 	[%rd5+76], %f733;
	setp.lt.u32 	%p66, %r843, %r6;
	@%p66 bra 	$L__BB0_80;

	ld.local.v4.f32 	{%f734, %f735, %f736, %f737}, [%rd24];
	add.ftz.f32 	%f741, %f668, %f735;
	add.ftz.f32 	%f742, %f667, %f734;
	st.local.v2.f32 	[%rd24], {%f742, %f741};
	add.ftz.f32 	%f743, %f179, %f736;
	st.local.f32 	[%rd5+-20], %f743;

$L__BB0_80:
	ld.local.v4.f32 	{%f744, %f745, %f746, %f747}, [%rd5+36];
	add.ftz.f32 	%f751, %f744, 0f38D1B717;
	add.ftz.f32 	%f752, %f745, 0f38D1B717;
	add.ftz.f32 	%f753, %f746, 0f38D1B717;
	neg.ftz.f32 	%f754, %f1010;
	div.approx.ftz.f32 	%f755, %f754, %f751;
	div.approx.ftz.f32 	%f756, %f754, %f752;
	div.approx.ftz.f32 	%f757, %f754, %f753;
	mul.ftz.f32 	%f758, %f755, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f207, %f758;
	mul.ftz.f32 	%f759, %f756, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f208, %f759;
	mul.ftz.f32 	%f760, %f757, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f209, %f760;
	mul.ftz.f32 	%f1011, %f1011, %f207;
	mul.ftz.f32 	%f1012, %f1012, %f208;
	mul.ftz.f32 	%f1013, %f1013, %f209;
	and.b32  	%r814, %r165, 16777216;
	setp.eq.s32 	%p67, %r814, 0;
	@%p67 bra 	$L__BB0_83;

	ld.local.v4.f32 	{%f761, %f762, %f763, %f764}, [%rd5+-12];
	mul.ftz.f32 	%f768, %f208, %f762;
	mul.ftz.f32 	%f769, %f207, %f761;
	st.local.v2.f32 	[%rd5+-12], {%f769, %f768};
	mul.ftz.f32 	%f770, %f209, %f763;
	st.local.f32 	[%rd5+-4], %f770;
	@%p65 bra 	$L__BB0_83;

	and.b32  	%r868, %r165, -822083585;
	st.local.u32 	[%rd5+-16], %r868;

$L__BB0_83:
	ld.local.v4.f32 	{%f771, %f772, %f773, %f774}, [%rd24];
	fma.rn.ftz.f32 	%f997, %f1011, %f771, %f997;
	fma.rn.ftz.f32 	%f998, %f1012, %f772, %f998;
	fma.rn.ftz.f32 	%f999, %f1013, %f773, %f999;
	ld.local.f32 	%f778, [%rd5+32];
	setp.le.ftz.f32 	%p69, %f778, 0f00000000;
	setp.lt.s32 	%p70, %r868, 0;
	or.pred  	%p71, %p70, %p69;
	@%p71 bra 	$L__BB0_94;

	ld.local.v4.f32 	{%f779, %f780, %f781, %f782}, [%rd5+20];
	setp.eq.ftz.f32 	%p72, %f779, 0f00000000;
	setp.eq.ftz.f32 	%p73, %f780, 0f00000000;
	setp.eq.ftz.f32 	%p74, %f781, 0f00000000;
	and.pred  	%p75, %p72, %p73;
	and.pred  	%p76, %p74, %p75;
	@%p76 bra 	$L__BB0_94;

	add.s32 	%r844, %r812, 1;
	mul.ftz.f32 	%f1011, %f1011, %f779;
	mul.ftz.f32 	%f1012, %f1012, %f780;
	mul.ftz.f32 	%f1013, %f1013, %f781;
	setp.ge.u32 	%p77, %r122, %r844;
	@%p77 bra 	$L__BB0_88;

	max.ftz.f32 	%f783, %f1011, %f1012;
	max.ftz.f32 	%f225, %f783, %f1013;
	ld.local.u32 	%r815, [%rd5];
	mad.lo.s32 	%r816, %r815, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r816;
	and.b32  	%r817, %r816, 16777215;
	cvt.rn.f32.u32 	%f784, %r817;
	mov.f32 	%f785, 0f4B800000;
	div.approx.ftz.f32 	%f786, %f784, %f785;
	setp.lt.ftz.f32 	%p78, %f225, %f786;
	@%p78 bra 	$L__BB0_94;

	rcp.approx.ftz.f32 	%f787, %f225;
	mul.ftz.f32 	%f1011, %f1011, %f787;
	mul.ftz.f32 	%f1012, %f1012, %f787;
	mul.ftz.f32 	%f1013, %f1013, %f787;

$L__BB0_88:
	and.b32  	%r818, %r868, 288;
	setp.ne.s32 	%p79, %r818, 256;
	@%p79 bra 	$L__BB0_92;

	and.b32  	%r819, %r868, 16;
	setp.eq.s32 	%p80, %r819, 0;
	@%p80 bra 	$L__BB0_91;
	bra.uni 	$L__BB0_90;

$L__BB0_91:
	add.s32 	%r829, %r875, -1;
	max.s32 	%r875, %r829, -1;
	bra.uni 	$L__BB0_92;

$L__BB0_90:
	add.s32 	%r820, %r875, 1;
	min.s32 	%r875, %r820, 3;
	mul.wide.s32 	%rd69, %r875, 16;
	add.s64 	%rd70, %rd1, %rd69;
	ld.local.v4.u32 	{%r821, %r822, %r823, %r824}, [%rd5+116];
	st.local.v4.u32 	[%rd70], {%r821, %r822, %r823, %r824};
	ld.local.v4.f32 	{%f788, %f789, %f790, %f791}, [%rd5+52];
	add.s64 	%rd71, %rd2, %rd69;
	st.local.v4.f32 	[%rd71], {%f788, %f789, %f790, %f791};
	ld.local.f32 	%f796, [%rd5+48];
	mul.wide.s32 	%rd72, %r875, 4;
	add.s64 	%rd73, %rd3, %rd72;
	st.local.f32 	[%rd73], %f796;

$L__BB0_92:
	add.s32 	%r845, %r812, 1;
	setp.ge.u32 	%p81, %r845, %r6;
	@%p81 bra 	$L__BB0_94;
	bra.uni 	$L__BB0_93;

$L__BB0_94:
	ld.local.f32 	%f1023, [%rd5+96];
	setp.eq.ftz.f32 	%p82, %f992, %f993;
	@%p82 bra 	$L__BB0_96;

	mul.ftz.f32 	%f1023, %f1023, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1023;

$L__BB0_96:
	add.ftz.f32 	%f801, %f992, %f993;
	add.ftz.f32 	%f802, %f801, %f1023;
	rcp.approx.ftz.f32 	%f803, %f802;
	mul.ftz.f32 	%f804, %f966, %f993;
	fma.rn.ftz.f32 	%f805, %f960, %f992, %f804;
	mul.ftz.f32 	%f806, %f967, %f993;
	fma.rn.ftz.f32 	%f807, %f961, %f992, %f806;
	mul.ftz.f32 	%f808, %f968, %f993;
	fma.rn.ftz.f32 	%f809, %f962, %f992, %f808;
	fma.rn.ftz.f32 	%f810, %f997, %f1023, %f805;
	fma.rn.ftz.f32 	%f811, %f998, %f1023, %f807;
	fma.rn.ftz.f32 	%f812, %f999, %f1023, %f809;
	mul.ftz.f32 	%f960, %f803, %f810;
	mul.ftz.f32 	%f961, %f803, %f811;
	mul.ftz.f32 	%f962, %f803, %f812;
	mul.ftz.f32 	%f813, %f649, %f993;
	fma.rn.ftz.f32 	%f814, %f1027, %f992, %f813;
	mul.ftz.f32 	%f815, %f650, %f993;
	fma.rn.ftz.f32 	%f816, %f1028, %f992, %f815;
	mul.ftz.f32 	%f817, %f651, %f993;
	fma.rn.ftz.f32 	%f818, %f1029, %f992, %f817;
	ld.local.v4.f32 	{%f819, %f820, %f821, %f822}, [%rd5+-12];
	fma.rn.ftz.f32 	%f826, %f1023, %f819, %f814;
	fma.rn.ftz.f32 	%f827, %f1023, %f820, %f816;
	fma.rn.ftz.f32 	%f828, %f1023, %f821, %f818;
	mul.ftz.f32 	%f1027, %f803, %f826;
	mul.ftz.f32 	%f1028, %f803, %f827;
	mul.ftz.f32 	%f1029, %f803, %f828;
	mul.ftz.f32 	%f829, %f653, %f993;
	fma.rn.ftz.f32 	%f830, %f1024, %f992, %f829;
	mul.ftz.f32 	%f831, %f654, %f993;
	fma.rn.ftz.f32 	%f832, %f1025, %f992, %f831;
	mul.ftz.f32 	%f833, %f655, %f993;
	fma.rn.ftz.f32 	%f834, %f1026, %f992, %f833;
	ld.local.v4.f32 	{%f835, %f836, %f837, %f838}, [%rd5+4];
	fma.rn.ftz.f32 	%f842, %f1023, %f835, %f830;
	fma.rn.ftz.f32 	%f843, %f1023, %f836, %f832;
	fma.rn.ftz.f32 	%f844, %f1023, %f837, %f834;
	mul.ftz.f32 	%f1024, %f803, %f842;
	mul.ftz.f32 	%f1025, %f803, %f843;
	mul.ftz.f32 	%f1026, %f803, %f844;
	mul.ftz.f32 	%f1007, %f1007, 0f3EAAAAAB;
	mul.ftz.f32 	%f1008, %f1008, 0f3EAAAAAB;
	mul.ftz.f32 	%f1009, %f1009, 0f3EAAAAAB;

$L__BB0_97:
	mul.ftz.f32 	%f849, %f1025, %f1025;
	fma.rn.ftz.f32 	%f850, %f1024, %f1024, %f849;
	fma.rn.ftz.f32 	%f851, %f1026, %f1026, %f850;
	rsqrt.approx.ftz.f32 	%f852, %f851;
	mul.ftz.f32 	%f269, %f1024, %f852;
	mul.ftz.f32 	%f270, %f1025, %f852;
	mul.ftz.f32 	%f271, %f1026, %f852;
	ld.const.u32 	%r177, [params];
	setp.eq.s32 	%p83, %r177, 0;
	mov.f32 	%f1036, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f1037, %f1036;
	mov.f32 	%f1038, %f1036;
	mov.f32 	%f1039, %f1036;
	@%p83 bra 	$L__BB0_99;

	cvt.u64.u32 	%rd102, %r178;
	cvta.to.global.u64 	%rd74, %rd13;
	shl.b64 	%rd75, %rd102, 4;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.v4.f32 	{%f1036, %f1037, %f1038, %f1039}, [%rd76];

$L__BB0_99:
	cvt.u64.u32 	%rd103, %r178;
	abs.ftz.f32 	%f857, %f960;
	abs.ftz.f32 	%f858, %f961;
	abs.ftz.f32 	%f859, %f962;
	setp.eq.ftz.f32 	%p84, %f859, 0f7F800000;
	setp.eq.ftz.f32 	%p85, %f858, 0f7F800000;
	setp.eq.ftz.f32 	%p86, %f857, 0f7F800000;
	setp.gtu.ftz.f32 	%p87, %f859, 0f7F800000;
	setp.gtu.ftz.f32 	%p88, %f858, 0f7F800000;
	setp.gtu.ftz.f32 	%p89, %f857, 0f7F800000;
	or.pred  	%p90, %p89, %p88;
	or.pred  	%p91, %p90, %p87;
	or.pred  	%p92, %p91, %p86;
	or.pred  	%p93, %p92, %p85;
	or.pred  	%p94, %p93, %p84;
	cvta.to.global.u64 	%rd77, %rd13;
	shl.b64 	%rd78, %rd103, 4;
	add.s64 	%rd79, %rd77, %rd78;
	selp.f32 	%f860, 0f00000000, %f960, %p94;
	selp.f32 	%f861, 0f00000000, %f961, %p94;
	selp.f32 	%f862, 0f00000000, %f962, %p94;
	selp.f32 	%f863, 0f00000000, 0f3F800000, %p94;
	add.ftz.f32 	%f864, %f863, %f1039;
	add.ftz.f32 	%f865, %f862, %f1038;
	add.ftz.f32 	%f866, %f861, %f1037;
	add.ftz.f32 	%f867, %f860, %f1036;
	st.global.v4.f32 	[%rd79], {%f867, %f866, %f865, %f864};
	ld.const.u64 	%rd14, [params+32];
	setp.eq.s64 	%p95, %rd14, 0;
	@%p95 bra 	$L__BB0_103;

	mov.f32 	%f1040, 0f00000000;
	mov.f32 	%f1041, %f1040;
	mov.f32 	%f1042, %f1040;
	mov.f32 	%f1043, %f1040;
	@%p83 bra 	$L__BB0_102;

	cvta.to.global.u64 	%rd80, %rd14;
	add.s64 	%rd82, %rd80, %rd78;
	ld.global.v4.f32 	{%f1040, %f1041, %f1042, %f875}, [%rd82];
	add.ftz.f32 	%f1043, %f875, 0f00000000;

$L__BB0_102:
	abs.ftz.f32 	%f877, %f1027;
	abs.ftz.f32 	%f878, %f1028;
	abs.ftz.f32 	%f879, %f1029;
	setp.eq.ftz.f32 	%p97, %f879, 0f7F800000;
	setp.eq.ftz.f32 	%p98, %f878, 0f7F800000;
	setp.eq.ftz.f32 	%p99, %f877, 0f7F800000;
	setp.gtu.ftz.f32 	%p100, %f879, 0f7F800000;
	setp.gtu.ftz.f32 	%p101, %f878, 0f7F800000;
	setp.gtu.ftz.f32 	%p102, %f877, 0f7F800000;
	or.pred  	%p103, %p102, %p101;
	or.pred  	%p104, %p103, %p100;
	or.pred  	%p105, %p104, %p99;
	or.pred  	%p106, %p105, %p98;
	or.pred  	%p107, %p106, %p97;
	cvta.to.global.u64 	%rd83, %rd14;
	add.s64 	%rd85, %rd83, %rd78;
	selp.f32 	%f880, 0f00000000, %f1027, %p107;
	selp.f32 	%f881, 0f00000000, %f1028, %p107;
	selp.f32 	%f882, 0f00000000, %f1029, %p107;
	add.ftz.f32 	%f883, %f882, %f1042;
	add.ftz.f32 	%f884, %f881, %f1041;
	add.ftz.f32 	%f885, %f880, %f1040;
	st.global.v4.f32 	[%rd85], {%f885, %f884, %f883, %f1043};

$L__BB0_103:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p108, %rd15, 0;
	@%p108 bra 	$L__BB0_107;

	mov.f32 	%f1044, 0f00000000;
	mov.f32 	%f1045, %f1044;
	mov.f32 	%f1046, %f1044;
	mov.f32 	%f1047, %f1044;
	@%p83 bra 	$L__BB0_106;

	cvta.to.global.u64 	%rd86, %rd15;
	add.s64 	%rd88, %rd86, %rd78;
	ld.global.v4.f32 	{%f1044, %f1045, %f1046, %f893}, [%rd88];
	add.ftz.f32 	%f1047, %f893, 0f00000000;

$L__BB0_106:
	abs.ftz.f32 	%f895, %f269;
	abs.ftz.f32 	%f896, %f270;
	abs.ftz.f32 	%f897, %f271;
	setp.eq.ftz.f32 	%p110, %f897, 0f7F800000;
	setp.eq.ftz.f32 	%p111, %f896, 0f7F800000;
	setp.eq.ftz.f32 	%p112, %f895, 0f7F800000;
	setp.gtu.ftz.f32 	%p113, %f897, 0f7F800000;
	setp.gtu.ftz.f32 	%p114, %f896, 0f7F800000;
	setp.gtu.ftz.f32 	%p115, %f895, 0f7F800000;
	or.pred  	%p116, %p115, %p114;
	or.pred  	%p117, %p116, %p113;
	or.pred  	%p118, %p117, %p112;
	or.pred  	%p119, %p118, %p111;
	or.pred  	%p120, %p119, %p110;
	cvta.to.global.u64 	%rd89, %rd15;
	add.s64 	%rd91, %rd89, %rd78;
	selp.f32 	%f898, 0f00000000, %f269, %p120;
	selp.f32 	%f899, 0f00000000, %f270, %p120;
	selp.f32 	%f900, 0f00000000, %f271, %p120;
	add.ftz.f32 	%f901, %f900, %f1046;
	add.ftz.f32 	%f902, %f899, %f1045;
	add.ftz.f32 	%f903, %f898, %f1044;
	st.global.v4.f32 	[%rd91], {%f903, %f902, %f901, %f1047};

$L__BB0_107:
	ld.const.u32 	%r830, [params+4];
	setp.eq.s32 	%p121, %r830, 0;
	@%p121 bra 	$L__BB0_109;

	ld.const.f32 	%f923, [params+88];
	not.b32 	%r831, %r184;
	add.s32 	%r832, %r182, %r831;
	mad.lo.s32 	%r833, %r832, %r181, %r183;
	sub.ftz.f32 	%f904, %f1007, %f339;
	sub.ftz.f32 	%f905, %f1008, %f340;
	mul.ftz.f32 	%f906, %f905, %f905;
	fma.rn.ftz.f32 	%f907, %f904, %f904, %f906;
	sub.ftz.f32 	%f908, %f1009, %f923;
	fma.rn.ftz.f32 	%f909, %f908, %f908, %f907;
	sqrt.approx.ftz.f32 	%f910, %f909;
	ld.const.v2.f32 	{%f911, %f912}, [params+176];
	mul.ftz.f32 	%f915, %f11, %f911;
	mul.ftz.f32 	%f916, %f12, %f912;
	neg.ftz.f32 	%f917, %f916;
	sub.ftz.f32 	%f918, %f917, %f915;
	ld.const.f32 	%f919, [params+184];
	mul.ftz.f32 	%f920, %f13, %f919;
	sub.ftz.f32 	%f921, %f918, %f920;
	ld.const.u64 	%rd92, [params+48];
	cvta.to.global.u64 	%rd93, %rd92;
	mul.wide.u32 	%rd94, %r833, 16;
	add.s64 	%rd95, %rd93, %rd94;
	mul.ftz.f32 	%f922, %f910, %f921;
	st.global.v4.f32 	[%rd95], {%f1007, %f1008, %f1009, %f922};
	ld.const.u64 	%rd96, [params+56];
	cvta.to.global.u64 	%rd97, %rd96;
	mul.wide.u32 	%rd98, %r833, 8;
	add.s64 	%rd99, %rd97, %rd98;
	st.global.v2.u32 	[%rd99], {%r872, %r873};

$L__BB0_109:
	ret;

}

