DECL|QM_ARC_DATA_CACHE_CONSISTENCY_ERROR_INT|macro|QM_ARC_DATA_CACHE_CONSISTENCY_ERROR_INT
DECL|QM_ARC_DATA_TLB_MISS_INT|macro|QM_ARC_DATA_TLB_MISS_INT
DECL|QM_ARC_DIVIDE_BY_ZERO_INT|macro|QM_ARC_DIVIDE_BY_ZERO_INT
DECL|QM_ARC_EXTENSION_INSTRUCTION_EXCEPTION_INT|macro|QM_ARC_EXTENSION_INSTRUCTION_EXCEPTION_INT
DECL|QM_ARC_INSTRUCTION_ERROR_INT|macro|QM_ARC_INSTRUCTION_ERROR_INT
DECL|QM_ARC_INSTRUCTION_TLB_MISS_INT|macro|QM_ARC_INSTRUCTION_TLB_MISS_INT
DECL|QM_ARC_MACHINE_CHECK_EXCEPTION_INT|macro|QM_ARC_MACHINE_CHECK_EXCEPTION_INT
DECL|QM_ARC_MEMORY_ERROR_INT|macro|QM_ARC_MEMORY_ERROR_INT
DECL|QM_ARC_MISALIGNED_DATA_ACCESS_INT|macro|QM_ARC_MISALIGNED_DATA_ACCESS_INT
DECL|QM_ARC_PRIVILEGE_VIOLATION_INT|macro|QM_ARC_PRIVILEGE_VIOLATION_INT
DECL|QM_ARC_PROTECTION_VIOLATION_INT|macro|QM_ARC_PROTECTION_VIOLATION_INT
DECL|QM_ARC_RESERVED_14_INT|macro|QM_ARC_RESERVED_14_INT
DECL|QM_ARC_RESERVED_15_INT|macro|QM_ARC_RESERVED_15_INT
DECL|QM_ARC_RESET_INT|macro|QM_ARC_RESET_INT
DECL|QM_ARC_SOFTWARE_INTERRUPT_INT|macro|QM_ARC_SOFTWARE_INTERRUPT_INT
DECL|QM_ARC_TIMER_0_INT|macro|QM_ARC_TIMER_0_INT
DECL|QM_ARC_TIMER_1_INT|macro|QM_ARC_TIMER_1_INT
DECL|QM_ARC_TRAP_INT|macro|QM_ARC_TRAP_INT
DECL|QM_IRQ_AONPT_0_INT_MASK_OFFSET|macro|QM_IRQ_AONPT_0_INT_MASK_OFFSET
DECL|QM_IRQ_AONPT_0_INT_VECTOR|macro|QM_IRQ_AONPT_0_INT_VECTOR
DECL|QM_IRQ_AONPT_0_INT|macro|QM_IRQ_AONPT_0_INT
DECL|QM_IRQ_AON_GPIO_0_INT_MASK_OFFSET|macro|QM_IRQ_AON_GPIO_0_INT_MASK_OFFSET
DECL|QM_IRQ_AON_GPIO_0_INT_VECTOR|macro|QM_IRQ_AON_GPIO_0_INT_VECTOR
DECL|QM_IRQ_AON_GPIO_0_INT|macro|QM_IRQ_AON_GPIO_0_INT
DECL|QM_IRQ_COMPARATOR_0_INT_MASK_OFFSET|macro|QM_IRQ_COMPARATOR_0_INT_MASK_OFFSET
DECL|QM_IRQ_COMPARATOR_0_INT_VECTOR|macro|QM_IRQ_COMPARATOR_0_INT_VECTOR
DECL|QM_IRQ_COMPARATOR_0_INT|macro|QM_IRQ_COMPARATOR_0_INT
DECL|QM_IRQ_DMA_0_ERROR_INT_MASK_OFFSET|macro|QM_IRQ_DMA_0_ERROR_INT_MASK_OFFSET
DECL|QM_IRQ_DMA_0_ERROR_INT_VECTOR|macro|QM_IRQ_DMA_0_ERROR_INT_VECTOR
DECL|QM_IRQ_DMA_0_ERROR_INT|macro|QM_IRQ_DMA_0_ERROR_INT
DECL|QM_IRQ_DMA_0_INT_0_MASK_OFFSET|macro|QM_IRQ_DMA_0_INT_0_MASK_OFFSET
DECL|QM_IRQ_DMA_0_INT_0_VECTOR|macro|QM_IRQ_DMA_0_INT_0_VECTOR
DECL|QM_IRQ_DMA_0_INT_0|macro|QM_IRQ_DMA_0_INT_0
DECL|QM_IRQ_DMA_0_INT_1_MASK_OFFSET|macro|QM_IRQ_DMA_0_INT_1_MASK_OFFSET
DECL|QM_IRQ_DMA_0_INT_1_VECTOR|macro|QM_IRQ_DMA_0_INT_1_VECTOR
DECL|QM_IRQ_DMA_0_INT_1|macro|QM_IRQ_DMA_0_INT_1
DECL|QM_IRQ_DMA_0_INT_2_MASK_OFFSET|macro|QM_IRQ_DMA_0_INT_2_MASK_OFFSET
DECL|QM_IRQ_DMA_0_INT_2_VECTOR|macro|QM_IRQ_DMA_0_INT_2_VECTOR
DECL|QM_IRQ_DMA_0_INT_2|macro|QM_IRQ_DMA_0_INT_2
DECL|QM_IRQ_DMA_0_INT_3_MASK_OFFSET|macro|QM_IRQ_DMA_0_INT_3_MASK_OFFSET
DECL|QM_IRQ_DMA_0_INT_3_VECTOR|macro|QM_IRQ_DMA_0_INT_3_VECTOR
DECL|QM_IRQ_DMA_0_INT_3|macro|QM_IRQ_DMA_0_INT_3
DECL|QM_IRQ_DMA_0_INT_4_MASK_OFFSET|macro|QM_IRQ_DMA_0_INT_4_MASK_OFFSET
DECL|QM_IRQ_DMA_0_INT_4_VECTOR|macro|QM_IRQ_DMA_0_INT_4_VECTOR
DECL|QM_IRQ_DMA_0_INT_4|macro|QM_IRQ_DMA_0_INT_4
DECL|QM_IRQ_DMA_0_INT_5_MASK_OFFSET|macro|QM_IRQ_DMA_0_INT_5_MASK_OFFSET
DECL|QM_IRQ_DMA_0_INT_5_VECTOR|macro|QM_IRQ_DMA_0_INT_5_VECTOR
DECL|QM_IRQ_DMA_0_INT_5|macro|QM_IRQ_DMA_0_INT_5
DECL|QM_IRQ_DMA_0_INT_6_MASK_OFFSET|macro|QM_IRQ_DMA_0_INT_6_MASK_OFFSET
DECL|QM_IRQ_DMA_0_INT_6_VECTOR|macro|QM_IRQ_DMA_0_INT_6_VECTOR
DECL|QM_IRQ_DMA_0_INT_6|macro|QM_IRQ_DMA_0_INT_6
DECL|QM_IRQ_DMA_0_INT_7_MASK_OFFSET|macro|QM_IRQ_DMA_0_INT_7_MASK_OFFSET
DECL|QM_IRQ_DMA_0_INT_7_VECTOR|macro|QM_IRQ_DMA_0_INT_7_VECTOR
DECL|QM_IRQ_DMA_0_INT_7|macro|QM_IRQ_DMA_0_INT_7
DECL|QM_IRQ_FLASH_MPR_0_INT_MASK_OFFSET|macro|QM_IRQ_FLASH_MPR_0_INT_MASK_OFFSET
DECL|QM_IRQ_FLASH_MPR_0_INT_VECTOR|macro|QM_IRQ_FLASH_MPR_0_INT_VECTOR
DECL|QM_IRQ_FLASH_MPR_0_INT|macro|QM_IRQ_FLASH_MPR_0_INT
DECL|QM_IRQ_FLASH_MPR_1_INT_MASK_OFFSET|macro|QM_IRQ_FLASH_MPR_1_INT_MASK_OFFSET
DECL|QM_IRQ_FLASH_MPR_1_INT_VECTOR|macro|QM_IRQ_FLASH_MPR_1_INT_VECTOR
DECL|QM_IRQ_FLASH_MPR_1_INT|macro|QM_IRQ_FLASH_MPR_1_INT
DECL|QM_IRQ_GPIO_0_INT_MASK_OFFSET|macro|QM_IRQ_GPIO_0_INT_MASK_OFFSET
DECL|QM_IRQ_GPIO_0_INT_VECTOR|macro|QM_IRQ_GPIO_0_INT_VECTOR
DECL|QM_IRQ_GPIO_0_INT|macro|QM_IRQ_GPIO_0_INT
DECL|QM_IRQ_I2C_0_INT_MASK_OFFSET|macro|QM_IRQ_I2C_0_INT_MASK_OFFSET
DECL|QM_IRQ_I2C_0_INT_VECTOR|macro|QM_IRQ_I2C_0_INT_VECTOR
DECL|QM_IRQ_I2C_0_INT|macro|QM_IRQ_I2C_0_INT
DECL|QM_IRQ_I2C_1_INT_MASK_OFFSET|macro|QM_IRQ_I2C_1_INT_MASK_OFFSET
DECL|QM_IRQ_I2C_1_INT_VECTOR|macro|QM_IRQ_I2C_1_INT_VECTOR
DECL|QM_IRQ_I2C_1_INT|macro|QM_IRQ_I2C_1_INT
DECL|QM_IRQ_I2S_0_INT_MASK_OFFSET|macro|QM_IRQ_I2S_0_INT_MASK_OFFSET
DECL|QM_IRQ_I2S_0_INT_VECTOR|macro|QM_IRQ_I2S_0_INT_VECTOR
DECL|QM_IRQ_I2S_0_INT|macro|QM_IRQ_I2S_0_INT
DECL|QM_IRQ_MAILBOX_0_INT_MASK_OFFSET|macro|QM_IRQ_MAILBOX_0_INT_MASK_OFFSET
DECL|QM_IRQ_MAILBOX_0_INT_VECTOR|macro|QM_IRQ_MAILBOX_0_INT_VECTOR
DECL|QM_IRQ_MAILBOX_0_INT|macro|QM_IRQ_MAILBOX_0_INT
DECL|QM_IRQ_PMU_0_INT_MASK_OFFSET|macro|QM_IRQ_PMU_0_INT_MASK_OFFSET
DECL|QM_IRQ_PMU_0_INT_VECTOR|macro|QM_IRQ_PMU_0_INT_VECTOR
DECL|QM_IRQ_PMU_0_INT|macro|QM_IRQ_PMU_0_INT
DECL|QM_IRQ_PWM_0_INT_MASK_OFFSET|macro|QM_IRQ_PWM_0_INT_MASK_OFFSET
DECL|QM_IRQ_PWM_0_INT_VECTOR|macro|QM_IRQ_PWM_0_INT_VECTOR
DECL|QM_IRQ_PWM_0_INT|macro|QM_IRQ_PWM_0_INT
DECL|QM_IRQ_RTC_0_INT_MASK_OFFSET|macro|QM_IRQ_RTC_0_INT_MASK_OFFSET
DECL|QM_IRQ_RTC_0_INT_VECTOR|macro|QM_IRQ_RTC_0_INT_VECTOR
DECL|QM_IRQ_RTC_0_INT|macro|QM_IRQ_RTC_0_INT
DECL|QM_IRQ_SPI_MASTER_0_INT_MASK_OFFSET|macro|QM_IRQ_SPI_MASTER_0_INT_MASK_OFFSET
DECL|QM_IRQ_SPI_MASTER_0_INT_VECTOR|macro|QM_IRQ_SPI_MASTER_0_INT_VECTOR
DECL|QM_IRQ_SPI_MASTER_0_INT|macro|QM_IRQ_SPI_MASTER_0_INT
DECL|QM_IRQ_SPI_MASTER_1_INT_MASK_OFFSET|macro|QM_IRQ_SPI_MASTER_1_INT_MASK_OFFSET
DECL|QM_IRQ_SPI_MASTER_1_INT_VECTOR|macro|QM_IRQ_SPI_MASTER_1_INT_VECTOR
DECL|QM_IRQ_SPI_MASTER_1_INT|macro|QM_IRQ_SPI_MASTER_1_INT
DECL|QM_IRQ_SPI_SLAVE_0_INT_MASK_OFFSET|macro|QM_IRQ_SPI_SLAVE_0_INT_MASK_OFFSET
DECL|QM_IRQ_SPI_SLAVE_0_INT_VECTOR|macro|QM_IRQ_SPI_SLAVE_0_INT_VECTOR
DECL|QM_IRQ_SPI_SLAVE_0_INT|macro|QM_IRQ_SPI_SLAVE_0_INT
DECL|QM_IRQ_SRAM_MPR_0_INT_MASK_OFFSET|macro|QM_IRQ_SRAM_MPR_0_INT_MASK_OFFSET
DECL|QM_IRQ_SRAM_MPR_0_INT_VECTOR|macro|QM_IRQ_SRAM_MPR_0_INT_VECTOR
DECL|QM_IRQ_SRAM_MPR_0_INT|macro|QM_IRQ_SRAM_MPR_0_INT
DECL|QM_IRQ_UART_0_INT_MASK_OFFSET|macro|QM_IRQ_UART_0_INT_MASK_OFFSET
DECL|QM_IRQ_UART_0_INT_VECTOR|macro|QM_IRQ_UART_0_INT_VECTOR
DECL|QM_IRQ_UART_0_INT|macro|QM_IRQ_UART_0_INT
DECL|QM_IRQ_UART_1_INT_MASK_OFFSET|macro|QM_IRQ_UART_1_INT_MASK_OFFSET
DECL|QM_IRQ_UART_1_INT_VECTOR|macro|QM_IRQ_UART_1_INT_VECTOR
DECL|QM_IRQ_UART_1_INT|macro|QM_IRQ_UART_1_INT
DECL|QM_IRQ_USB_0_INT_MASK_OFFSET|macro|QM_IRQ_USB_0_INT_MASK_OFFSET
DECL|QM_IRQ_USB_0_INT_VECTOR|macro|QM_IRQ_USB_0_INT_VECTOR
DECL|QM_IRQ_USB_0_INT|macro|QM_IRQ_USB_0_INT
DECL|QM_IRQ_WDT_0_INT_MASK_OFFSET|macro|QM_IRQ_WDT_0_INT_MASK_OFFSET
DECL|QM_IRQ_WDT_0_INT_VECTOR|macro|QM_IRQ_WDT_0_INT_VECTOR
DECL|QM_IRQ_WDT_0_INT|macro|QM_IRQ_WDT_0_INT
DECL|QM_SS_AUX_IRQ_CTRL|macro|QM_SS_AUX_IRQ_CTRL
DECL|QM_SS_AUX_IRQ_ENABLE|macro|QM_SS_AUX_IRQ_ENABLE
DECL|QM_SS_AUX_IRQ_HINT|macro|QM_SS_AUX_IRQ_HINT
DECL|QM_SS_AUX_IRQ_PRIORITY|macro|QM_SS_AUX_IRQ_PRIORITY
DECL|QM_SS_AUX_IRQ_SELECT|macro|QM_SS_AUX_IRQ_SELECT
DECL|QM_SS_AUX_IRQ_STATUS|macro|QM_SS_AUX_IRQ_STATUS
DECL|QM_SS_AUX_IRQ_TRIGGER|macro|QM_SS_AUX_IRQ_TRIGGER
DECL|QM_SS_EXCEPTION_NUM|macro|QM_SS_EXCEPTION_NUM
DECL|QM_SS_INT_DISABLE|enumerator|typedef enum { QM_SS_INT_DISABLE = 0, QM_SS_INT_ENABLE = 1 } qm_ss_irq_mask_t;
DECL|QM_SS_INT_ENABLE|enumerator|typedef enum { QM_SS_INT_DISABLE = 0, QM_SS_INT_ENABLE = 1 } qm_ss_irq_mask_t;
DECL|QM_SS_INT_PRIORITY_0|enumerator|QM_SS_INT_PRIORITY_0 = 0,
DECL|QM_SS_INT_PRIORITY_15|enumerator|QM_SS_INT_PRIORITY_15 = 15,
DECL|QM_SS_INT_PRIORITY_1|enumerator|QM_SS_INT_PRIORITY_1 = 1,
DECL|QM_SS_INT_PRIORITY_NUM|enumerator|QM_SS_INT_PRIORITY_NUM
DECL|QM_SS_INT_TIMER_NUM|macro|QM_SS_INT_TIMER_NUM
DECL|QM_SS_INT_VECTOR_NUM|macro|QM_SS_INT_VECTOR_NUM
DECL|QM_SS_IRQ_ADC_0_CAL_INT_MASK_OFFSET|macro|QM_SS_IRQ_ADC_0_CAL_INT_MASK_OFFSET
DECL|QM_SS_IRQ_ADC_0_CAL_INT_VECTOR|macro|QM_SS_IRQ_ADC_0_CAL_INT_VECTOR
DECL|QM_SS_IRQ_ADC_0_CAL_INT|macro|QM_SS_IRQ_ADC_0_CAL_INT
DECL|QM_SS_IRQ_ADC_0_ERROR_INT_VECTOR|macro|QM_SS_IRQ_ADC_0_ERROR_INT_VECTOR
DECL|QM_SS_IRQ_ADC_0_ERROR_INT|macro|QM_SS_IRQ_ADC_0_ERROR_INT
DECL|QM_SS_IRQ_ADC_0_INT_VECTOR|macro|QM_SS_IRQ_ADC_0_INT_VECTOR
DECL|QM_SS_IRQ_ADC_0_INT|macro|QM_SS_IRQ_ADC_0_INT
DECL|QM_SS_IRQ_ADC_0_PWR_INT_MASK_OFFSET|macro|QM_SS_IRQ_ADC_0_PWR_INT_MASK_OFFSET
DECL|QM_SS_IRQ_ADC_0_PWR_INT_VECTOR|macro|QM_SS_IRQ_ADC_0_PWR_INT_VECTOR
DECL|QM_SS_IRQ_ADC_0_PWR_INT|macro|QM_SS_IRQ_ADC_0_PWR_INT
DECL|QM_SS_IRQ_COMMON_NUM|macro|QM_SS_IRQ_COMMON_NUM
DECL|QM_SS_IRQ_EDGE_SENSITIVE|enumerator|QM_SS_IRQ_EDGE_SENSITIVE = 1
DECL|QM_SS_IRQ_GPIO_0_INT_VECTOR|macro|QM_SS_IRQ_GPIO_0_INT_VECTOR
DECL|QM_SS_IRQ_GPIO_0_INT|macro|QM_SS_IRQ_GPIO_0_INT
DECL|QM_SS_IRQ_GPIO_1_INT_VECTOR|macro|QM_SS_IRQ_GPIO_1_INT_VECTOR
DECL|QM_SS_IRQ_GPIO_1_INT|macro|QM_SS_IRQ_GPIO_1_INT
DECL|QM_SS_IRQ_I2C_0_ERROR_INT_VECTOR|macro|QM_SS_IRQ_I2C_0_ERROR_INT_VECTOR
DECL|QM_SS_IRQ_I2C_0_ERROR_INT|macro|QM_SS_IRQ_I2C_0_ERROR_INT
DECL|QM_SS_IRQ_I2C_0_RX_AVAIL_INT_VECTOR|macro|QM_SS_IRQ_I2C_0_RX_AVAIL_INT_VECTOR
DECL|QM_SS_IRQ_I2C_0_RX_AVAIL_INT|macro|QM_SS_IRQ_I2C_0_RX_AVAIL_INT
DECL|QM_SS_IRQ_I2C_0_STOP_DET_INT_VECTOR|macro|QM_SS_IRQ_I2C_0_STOP_DET_INT_VECTOR
DECL|QM_SS_IRQ_I2C_0_STOP_DET_INT|macro|QM_SS_IRQ_I2C_0_STOP_DET_INT
DECL|QM_SS_IRQ_I2C_0_TX_REQ_INT_VECTOR|macro|QM_SS_IRQ_I2C_0_TX_REQ_INT_VECTOR
DECL|QM_SS_IRQ_I2C_0_TX_REQ_INT|macro|QM_SS_IRQ_I2C_0_TX_REQ_INT
DECL|QM_SS_IRQ_I2C_1_ERROR_INT_VECTOR|macro|QM_SS_IRQ_I2C_1_ERROR_INT_VECTOR
DECL|QM_SS_IRQ_I2C_1_ERROR_INT|macro|QM_SS_IRQ_I2C_1_ERROR_INT
DECL|QM_SS_IRQ_I2C_1_RX_AVAIL_INT_VECTOR|macro|QM_SS_IRQ_I2C_1_RX_AVAIL_INT_VECTOR
DECL|QM_SS_IRQ_I2C_1_RX_AVAIL_INT|macro|QM_SS_IRQ_I2C_1_RX_AVAIL_INT
DECL|QM_SS_IRQ_I2C_1_STOP_DET_INT_VECTOR|macro|QM_SS_IRQ_I2C_1_STOP_DET_INT_VECTOR
DECL|QM_SS_IRQ_I2C_1_STOP_DET_INT|macro|QM_SS_IRQ_I2C_1_STOP_DET_INT
DECL|QM_SS_IRQ_I2C_1_TX_REQ_INT_VECTOR|macro|QM_SS_IRQ_I2C_1_TX_REQ_INT_VECTOR
DECL|QM_SS_IRQ_I2C_1_TX_REQ_INT|macro|QM_SS_IRQ_I2C_1_TX_REQ_INT
DECL|QM_SS_IRQ_LEVEL_SENSITIVE|enumerator|QM_SS_IRQ_LEVEL_SENSITIVE = 0,
DECL|QM_SS_IRQ_NUM|macro|QM_SS_IRQ_NUM
DECL|QM_SS_IRQ_SENSOR_NUM|macro|QM_SS_IRQ_SENSOR_NUM
DECL|QM_SS_IRQ_SPI_0_ERROR_INT_VECTOR|macro|QM_SS_IRQ_SPI_0_ERROR_INT_VECTOR
DECL|QM_SS_IRQ_SPI_0_ERROR_INT|macro|QM_SS_IRQ_SPI_0_ERROR_INT
DECL|QM_SS_IRQ_SPI_0_RX_AVAIL_INT_VECTOR|macro|QM_SS_IRQ_SPI_0_RX_AVAIL_INT_VECTOR
DECL|QM_SS_IRQ_SPI_0_RX_AVAIL_INT|macro|QM_SS_IRQ_SPI_0_RX_AVAIL_INT
DECL|QM_SS_IRQ_SPI_0_TX_REQ_INT_VECTOR|macro|QM_SS_IRQ_SPI_0_TX_REQ_INT_VECTOR
DECL|QM_SS_IRQ_SPI_0_TX_REQ_INT|macro|QM_SS_IRQ_SPI_0_TX_REQ_INT
DECL|QM_SS_IRQ_SPI_1_ERROR_INT_VECTOR|macro|QM_SS_IRQ_SPI_1_ERROR_INT_VECTOR
DECL|QM_SS_IRQ_SPI_1_ERROR_INT|macro|QM_SS_IRQ_SPI_1_ERROR_INT
DECL|QM_SS_IRQ_SPI_1_RX_AVAIL_INT_VECTOR|macro|QM_SS_IRQ_SPI_1_RX_AVAIL_INT_VECTOR
DECL|QM_SS_IRQ_SPI_1_RX_AVAIL_INT|macro|QM_SS_IRQ_SPI_1_RX_AVAIL_INT
DECL|QM_SS_IRQ_SPI_1_TX_REQ_INT_VECTOR|macro|QM_SS_IRQ_SPI_1_TX_REQ_INT_VECTOR
DECL|QM_SS_IRQ_SPI_1_TX_REQ_INT|macro|QM_SS_IRQ_SPI_1_TX_REQ_INT
DECL|QM_X86_ALIGNMENT_CHECK_INT|macro|QM_X86_ALIGNMENT_CHECK_INT
DECL|QM_X86_BOUND_RANGE_EXCEEDED_INT|macro|QM_X86_BOUND_RANGE_EXCEEDED_INT
DECL|QM_X86_BREAKPOINT_INT|macro|QM_X86_BREAKPOINT_INT
DECL|QM_X86_DEBUG_EXCEPTION_INT|macro|QM_X86_DEBUG_EXCEPTION_INT
DECL|QM_X86_DEVICE_NOT_AVAILABLE_INT|macro|QM_X86_DEVICE_NOT_AVAILABLE_INT
DECL|QM_X86_DIVIDE_ERROR_INT|macro|QM_X86_DIVIDE_ERROR_INT
DECL|QM_X86_DOUBLE_FAULT_INT|macro|QM_X86_DOUBLE_FAULT_INT
DECL|QM_X86_FLOATING_POINT_ERROR_INT|macro|QM_X86_FLOATING_POINT_ERROR_INT
DECL|QM_X86_GENERAL_PROTECT_FAULT_INT|macro|QM_X86_GENERAL_PROTECT_FAULT_INT
DECL|QM_X86_INTEL_RESERVED_09_INT|macro|QM_X86_INTEL_RESERVED_09_INT
DECL|QM_X86_INTEL_RESERVED_15_INT|macro|QM_X86_INTEL_RESERVED_15_INT
DECL|QM_X86_INTEL_RESERVED_18_INT|macro|QM_X86_INTEL_RESERVED_18_INT
DECL|QM_X86_INTEL_RESERVED_19_INT|macro|QM_X86_INTEL_RESERVED_19_INT
DECL|QM_X86_INTEL_RESERVED_20_INT|macro|QM_X86_INTEL_RESERVED_20_INT
DECL|QM_X86_INTEL_RESERVED_21_INT|macro|QM_X86_INTEL_RESERVED_21_INT
DECL|QM_X86_INTEL_RESERVED_22_INT|macro|QM_X86_INTEL_RESERVED_22_INT
DECL|QM_X86_INTEL_RESERVED_23_INT|macro|QM_X86_INTEL_RESERVED_23_INT
DECL|QM_X86_INTEL_RESERVED_24_INT|macro|QM_X86_INTEL_RESERVED_24_INT
DECL|QM_X86_INTEL_RESERVED_25_INT|macro|QM_X86_INTEL_RESERVED_25_INT
DECL|QM_X86_INTEL_RESERVED_26_INT|macro|QM_X86_INTEL_RESERVED_26_INT
DECL|QM_X86_INTEL_RESERVED_27_INT|macro|QM_X86_INTEL_RESERVED_27_INT
DECL|QM_X86_INTEL_RESERVED_28_INT|macro|QM_X86_INTEL_RESERVED_28_INT
DECL|QM_X86_INTEL_RESERVED_29_INT|macro|QM_X86_INTEL_RESERVED_29_INT
DECL|QM_X86_INTEL_RESERVED_30_INT|macro|QM_X86_INTEL_RESERVED_30_INT
DECL|QM_X86_INTEL_RESERVED_31_INT|macro|QM_X86_INTEL_RESERVED_31_INT
DECL|QM_X86_INVALID_OPCODE_INT|macro|QM_X86_INVALID_OPCODE_INT
DECL|QM_X86_INVALID_TSS_INT|macro|QM_X86_INVALID_TSS_INT
DECL|QM_X86_NMI_INTERRUPT_INT|macro|QM_X86_NMI_INTERRUPT_INT
DECL|QM_X86_OVERFLOW_INT|macro|QM_X86_OVERFLOW_INT
DECL|QM_X86_PAGE_FAULT_INT|macro|QM_X86_PAGE_FAULT_INT
DECL|QM_X86_PIC_TIMER_INT_VECTOR|macro|QM_X86_PIC_TIMER_INT_VECTOR
DECL|QM_X86_SEGMENT_NOT_PRESENT_INT|macro|QM_X86_SEGMENT_NOT_PRESENT_INT
DECL|QM_X86_STACK_SEGMENT_FAULT_INT|macro|QM_X86_STACK_SEGMENT_FAULT_INT
DECL|__QM_SOC_INTERRUPTS_H__|macro|__QM_SOC_INTERRUPTS_H__
DECL|qm_ss_irq_mask_t|typedef|typedef enum { QM_SS_INT_DISABLE = 0, QM_SS_INT_ENABLE = 1 } qm_ss_irq_mask_t;
DECL|qm_ss_irq_priority_t|typedef|} qm_ss_irq_priority_t;
DECL|qm_ss_irq_trigger_t|typedef|} qm_ss_irq_trigger_t;
