

================================================================
== Vivado HLS Report for 'pynq_filters_arithm_pro_1'
================================================================
* Date:           Thu Nov 28 03:43:02 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.12|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  309121|  309121|  309121|  309121|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  309120|  309120|       644|          -|          -|   480|    no    |
        | + loop_width  |     641|     641|         3|          1|          1|   640|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    205|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     30|
|Register         |        -|      -|      73|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      73|    235|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_173_p2                 |     +    |      0|  0|   9|           9|           1|
    |j_V_fu_185_p2                 |     +    |      0|  0|  10|          10|           1|
    |p_Val2_10_fu_235_p2           |     +    |      0|  0|  10|          10|          10|
    |p_Val2_14_fu_277_p2           |     +    |      0|  0|  11|          11|          11|
    |p_Val2_15_fu_271_p2           |     +    |      0|  0|  10|          10|          10|
    |p_Val2_6_fu_205_p2            |     +    |      0|  0|  11|          11|          11|
    |p_Val2_7_fu_199_p2            |     +    |      0|  0|  10|          10|          10|
    |p_Val2_s_fu_241_p2            |     +    |      0|  0|  11|          11|          11|
    |underflow_1_fu_356_p2         |    and   |      0|  0|   1|           1|           1|
    |underflow_2_fu_403_p2         |    and   |      0|  0|   1|           1|           1|
    |underflow_fu_309_p2           |    and   |      0|  0|   1|           1|           1|
    |exitcond3_fu_167_p2           |   icmp   |      0|  0|   3|           9|           7|
    |exitcond4_fu_179_p2           |   icmp   |      0|  0|   4|          10|          10|
    |ap_sig_123                    |    or    |      0|  0|   1|           1|           1|
    |ap_sig_133                    |    or    |      0|  0|   1|           1|           1|
    |underflow_not_i_i1_fu_412_p2  |    or    |      0|  0|   1|           1|           1|
    |underflow_not_i_i7_fu_365_p2  |    or    |      0|  0|   1|           1|           1|
    |underflow_not_i_i_fu_318_p2   |    or    |      0|  0|   1|           1|           1|
    |dst_data_stream_0_V_V_din     |  select  |      0|  0|  10|           1|          10|
    |dst_data_stream_1_V_V_din     |  select  |      0|  0|  10|           1|          10|
    |dst_data_stream_2_V_V_din     |  select  |      0|  0|  10|           1|          10|
    |p_Val2_7_i_i1_fu_424_p3       |  select  |      0|  0|  11|           1|          11|
    |p_Val2_7_i_i9_fu_377_p3       |  select  |      0|  0|  11|           1|          11|
    |p_Val2_7_i_i_fu_330_p3        |  select  |      0|  0|  11|           1|          11|
    |p_Val2_7_mux_i_i1_fu_417_p3   |  select  |      0|  0|  10|           1|           9|
    |p_Val2_7_mux_i_i8_fu_370_p3   |  select  |      0|  0|  10|           1|           9|
    |p_Val2_7_mux_i_i_fu_323_p3    |  select  |      0|  0|  10|           1|           9|
    |brmerge_i_i_i_i_i1_fu_408_p2  |    xor   |      0|  0|   1|           1|           1|
    |brmerge_i_i_i_i_i6_fu_361_p2  |    xor   |      0|  0|   1|           1|           1|
    |brmerge_i_i_i_i_i_fu_314_p2   |    xor   |      0|  0|   1|           1|           1|
    |tmp_30_fu_304_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_32_fu_351_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_34_fu_398_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_9_i_i1_fu_393_p2          |    xor   |      0|  0|   2|           1|           2|
    |tmp_9_i_i4_fu_346_p2          |    xor   |      0|  0|   2|           1|           2|
    |tmp_9_i_i_fu_299_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 205|         127|         195|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it2         |   1|          2|    1|          2|
    |dst_data_stream_0_V_V_blk_n   |   1|          2|    1|          2|
    |dst_data_stream_1_V_V_blk_n   |   1|          2|    1|          2|
    |dst_data_stream_2_V_V_blk_n   |   1|          2|    1|          2|
    |p_2_reg_156                   |  10|          2|   10|         20|
    |p_s_reg_145                   |   9|          2|    9|         18|
    |src1_data_stream_0_V_V_blk_n  |   1|          2|    1|          2|
    |src1_data_stream_1_V_V_blk_n  |   1|          2|    1|          2|
    |src1_data_stream_2_V_V_blk_n  |   1|          2|    1|          2|
    |src2_data_stream_0_V_V_blk_n  |   1|          2|    1|          2|
    |src2_data_stream_1_V_V_blk_n  |   1|          2|    1|          2|
    |src2_data_stream_2_V_V_blk_n  |   1|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  30|         29|   30|         63|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_reg_ppiten_pp0_it0                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                     |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond4_reg_449_pp0_iter1  |   1|   0|    1|          0|
    |exitcond4_reg_449                         |   1|   0|    1|          0|
    |i_V_reg_444                               |   9|   0|    9|          0|
    |isneg_1_reg_484                           |   1|   0|    1|          0|
    |isneg_2_reg_504                           |   1|   0|    1|          0|
    |isneg_reg_464                             |   1|   0|    1|          0|
    |newsignbit_1_reg_491                      |   1|   0|    1|          0|
    |newsignbit_2_reg_511                      |   1|   0|    1|          0|
    |newsignbit_reg_471                        |   1|   0|    1|          0|
    |p_2_reg_156                               |  10|   0|   10|          0|
    |p_Val2_10_reg_478                         |  10|   0|   10|          0|
    |p_Val2_15_reg_498                         |  10|   0|   10|          0|
    |p_Val2_7_reg_458                          |  10|   0|   10|          0|
    |p_s_reg_145                               |   9|   0|    9|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  73|   0|   73|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+---------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | pynq_filters_arithm_pro.1 | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | pynq_filters_arithm_pro.1 | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | pynq_filters_arithm_pro.1 | return value |
|ap_done                         | out |    1| ap_ctrl_hs | pynq_filters_arithm_pro.1 | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | pynq_filters_arithm_pro.1 | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | pynq_filters_arithm_pro.1 | return value |
|src1_data_stream_0_V_V_dout     |  in |   10|   ap_fifo  |   src1_data_stream_0_V_V  |    pointer   |
|src1_data_stream_0_V_V_empty_n  |  in |    1|   ap_fifo  |   src1_data_stream_0_V_V  |    pointer   |
|src1_data_stream_0_V_V_read     | out |    1|   ap_fifo  |   src1_data_stream_0_V_V  |    pointer   |
|src1_data_stream_1_V_V_dout     |  in |   10|   ap_fifo  |   src1_data_stream_1_V_V  |    pointer   |
|src1_data_stream_1_V_V_empty_n  |  in |    1|   ap_fifo  |   src1_data_stream_1_V_V  |    pointer   |
|src1_data_stream_1_V_V_read     | out |    1|   ap_fifo  |   src1_data_stream_1_V_V  |    pointer   |
|src1_data_stream_2_V_V_dout     |  in |   10|   ap_fifo  |   src1_data_stream_2_V_V  |    pointer   |
|src1_data_stream_2_V_V_empty_n  |  in |    1|   ap_fifo  |   src1_data_stream_2_V_V  |    pointer   |
|src1_data_stream_2_V_V_read     | out |    1|   ap_fifo  |   src1_data_stream_2_V_V  |    pointer   |
|src2_data_stream_0_V_V_dout     |  in |   10|   ap_fifo  |   src2_data_stream_0_V_V  |    pointer   |
|src2_data_stream_0_V_V_empty_n  |  in |    1|   ap_fifo  |   src2_data_stream_0_V_V  |    pointer   |
|src2_data_stream_0_V_V_read     | out |    1|   ap_fifo  |   src2_data_stream_0_V_V  |    pointer   |
|src2_data_stream_1_V_V_dout     |  in |   10|   ap_fifo  |   src2_data_stream_1_V_V  |    pointer   |
|src2_data_stream_1_V_V_empty_n  |  in |    1|   ap_fifo  |   src2_data_stream_1_V_V  |    pointer   |
|src2_data_stream_1_V_V_read     | out |    1|   ap_fifo  |   src2_data_stream_1_V_V  |    pointer   |
|src2_data_stream_2_V_V_dout     |  in |   10|   ap_fifo  |   src2_data_stream_2_V_V  |    pointer   |
|src2_data_stream_2_V_V_empty_n  |  in |    1|   ap_fifo  |   src2_data_stream_2_V_V  |    pointer   |
|src2_data_stream_2_V_V_read     | out |    1|   ap_fifo  |   src2_data_stream_2_V_V  |    pointer   |
|dst_data_stream_0_V_V_din       | out |   10|   ap_fifo  |   dst_data_stream_0_V_V   |    pointer   |
|dst_data_stream_0_V_V_full_n    |  in |    1|   ap_fifo  |   dst_data_stream_0_V_V   |    pointer   |
|dst_data_stream_0_V_V_write     | out |    1|   ap_fifo  |   dst_data_stream_0_V_V   |    pointer   |
|dst_data_stream_1_V_V_din       | out |   10|   ap_fifo  |   dst_data_stream_1_V_V   |    pointer   |
|dst_data_stream_1_V_V_full_n    |  in |    1|   ap_fifo  |   dst_data_stream_1_V_V   |    pointer   |
|dst_data_stream_1_V_V_write     | out |    1|   ap_fifo  |   dst_data_stream_1_V_V   |    pointer   |
|dst_data_stream_2_V_V_din       | out |   10|   ap_fifo  |   dst_data_stream_2_V_V   |    pointer   |
|dst_data_stream_2_V_V_full_n    |  in |    1|   ap_fifo  |   dst_data_stream_2_V_V   |    pointer   |
|dst_data_stream_2_V_V_write     | out |    1|   ap_fifo  |   dst_data_stream_2_V_V   |    pointer   |
+--------------------------------+-----+-----+------------+---------------------------+--------------+

