

================================================================
== Vitis HLS Report for 'execute'
================================================================
* Date:           Tue May 14 23:14:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- exe     |        ?|        ?|        39|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 1, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.81>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln87 = br void %while.cond.i" [HLS/core.cpp:87]   --->   Operation 58 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %ALU_operation, i32 1" [HLS/core.cpp:87]   --->   Operation 59 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %tmp_i, void %execute.exit, void %while.body.i" [HLS/core.cpp:87]   --->   Operation 60 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [HLS/core.cpp:89]   --->   Operation 61 'specpipeline' 'specpipeline_ln89' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [HLS/core.cpp:87]   --->   Operation 62 'specloopname' 'specloopname_ln87' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.58ns)   --->   "%ALU_operation_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ALU_operation" [HLS/core.cpp:91]   --->   Operation 63 'read' 'ALU_operation_read' <Predicate = (tmp_i)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 64 [1/1] (2.23ns)   --->   "%switch_ln91 = switch i32 %ALU_operation_read, void %sw.default.i, i32 0, void %sw.bb.i, i32 1, void %sw.bb4.i, i32 2, void %sw.bb9.i, i32 3, void %sw.bb13.i, i32 4, void %sw.bb18.i, i32 5, void %sw.bb22.i, i32 6, void %sw.bb27.i, i32 7, void %sw.bb32.i, i32 8, void %sw.bb36.i, i32 9, void %sw.bb41.i" [HLS/core.cpp:91]   --->   Operation 64 'switch' 'switch_ln91' <Predicate = (tmp_i)> <Delay = 2.23>

State 2 <SV = 1> <Delay = 6.13>
ST_2 : Operation 65 [1/1] (3.58ns)   --->   "%data_a_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:137]   --->   Operation 65 'read' 'data_a_read_6' <Predicate = (ALU_operation_read == 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 66 [1/1] (3.58ns)   --->   "%data_b_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:137]   --->   Operation 66 'read' 'data_b_read_6' <Predicate = (ALU_operation_read == 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln138 = br void %sw.epilog.i" [HLS/core.cpp:138]   --->   Operation 67 'br' 'br_ln138' <Predicate = (ALU_operation_read == 9)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.58ns)   --->   "%data_a_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:133]   --->   Operation 68 'read' 'data_a_read_5' <Predicate = (ALU_operation_read == 8)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 69 [1/1] (3.58ns)   --->   "%data_b_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:133]   --->   Operation 69 'read' 'data_b_read_5' <Predicate = (ALU_operation_read == 8)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln134 = br void %sw.epilog.i" [HLS/core.cpp:134]   --->   Operation 70 'br' 'br_ln134' <Predicate = (ALU_operation_read == 8)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (3.58ns)   --->   "%data_a_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:129]   --->   Operation 71 'read' 'data_a_read_4' <Predicate = (ALU_operation_read == 7)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 72 [1/1] (3.58ns)   --->   "%data_b_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:129]   --->   Operation 72 'read' 'data_b_read_4' <Predicate = (ALU_operation_read == 7)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 73 [1/1] (2.55ns)   --->   "%sub_ln129 = sub i32 %data_a_read_4, i32 %data_b_read_4" [HLS/core.cpp:129]   --->   Operation 73 'sub' 'sub_ln129' <Predicate = (ALU_operation_read == 7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln130 = br void %sw.epilog.i" [HLS/core.cpp:130]   --->   Operation 74 'br' 'br_ln130' <Predicate = (ALU_operation_read == 7)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (3.58ns)   --->   "%data_a_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:125]   --->   Operation 75 'read' 'data_a_read_3' <Predicate = (ALU_operation_read == 6)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 76 [1/1] (3.58ns)   --->   "%data_b_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:125]   --->   Operation 76 'read' 'data_b_read_3' <Predicate = (ALU_operation_read == 6)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln125 = add i32 %data_b_read_3, i32 %data_a_read_3" [HLS/core.cpp:125]   --->   Operation 77 'add' 'add_ln125' <Predicate = (ALU_operation_read == 6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln126 = br void %sw.epilog.i" [HLS/core.cpp:126]   --->   Operation 78 'br' 'br_ln126' <Predicate = (ALU_operation_read == 6)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (3.58ns)   --->   "%data_b_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:120]   --->   Operation 79 'read' 'data_b_read_2' <Predicate = (ALU_operation_read == 5)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_b_read_2, i32 31" [HLS/core.cpp:120]   --->   Operation 80 'bitselect' 'tmp_1' <Predicate = (ALU_operation_read == 5)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.55ns)   --->   "%sub_ln120 = sub i32 0, i32 %data_b_read_2" [HLS/core.cpp:120]   --->   Operation 81 'sub' 'sub_ln120' <Predicate = (ALU_operation_read == 5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln120_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln120, i32 1, i32 31" [HLS/core.cpp:120]   --->   Operation 82 'partselect' 'lshr_ln120_1' <Predicate = (ALU_operation_read == 5)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln120_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_b_read_2, i32 1, i32 31" [HLS/core.cpp:120]   --->   Operation 83 'partselect' 'lshr_ln120_2' <Predicate = (ALU_operation_read == 5)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (3.58ns)   --->   "%p_021 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:121]   --->   Operation 84 'read' 'p_021' <Predicate = (ALU_operation_read == 5)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln122 = br void %sw.epilog.i" [HLS/core.cpp:122]   --->   Operation 85 'br' 'br_ln122' <Predicate = (ALU_operation_read == 5)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (3.58ns)   --->   "%data_a_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:115]   --->   Operation 86 'read' 'data_a_read_2' <Predicate = (ALU_operation_read == 4)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_a_read_2, i32 31" [HLS/core.cpp:115]   --->   Operation 87 'bitselect' 'tmp' <Predicate = (ALU_operation_read == 4)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.55ns)   --->   "%sub_ln115 = sub i32 0, i32 %data_a_read_2" [HLS/core.cpp:115]   --->   Operation 88 'sub' 'sub_ln115' <Predicate = (ALU_operation_read == 4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%lshr_ln115_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln115, i32 1, i32 31" [HLS/core.cpp:115]   --->   Operation 89 'partselect' 'lshr_ln115_1' <Predicate = (ALU_operation_read == 4)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln115_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_a_read_2, i32 1, i32 31" [HLS/core.cpp:115]   --->   Operation 90 'partselect' 'lshr_ln115_2' <Predicate = (ALU_operation_read == 4)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (3.58ns)   --->   "%p_023 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:116]   --->   Operation 91 'read' 'p_023' <Predicate = (ALU_operation_read == 4)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln117 = br void %sw.epilog.i" [HLS/core.cpp:117]   --->   Operation 92 'br' 'br_ln117' <Predicate = (ALU_operation_read == 4)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (3.58ns)   --->   "%data_b_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:110]   --->   Operation 93 'read' 'data_b_read_1' <Predicate = (ALU_operation_read == 3)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 94 [1/1] (3.58ns)   --->   "%p_025 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:111]   --->   Operation 94 'read' 'p_025' <Predicate = (ALU_operation_read == 3)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln112 = br void %sw.epilog.i" [HLS/core.cpp:112]   --->   Operation 95 'br' 'br_ln112' <Predicate = (ALU_operation_read == 3)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (3.58ns)   --->   "%data_a_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:105]   --->   Operation 96 'read' 'data_a_read_1' <Predicate = (ALU_operation_read == 2)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 97 [1/1] (3.58ns)   --->   "%p_027 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:106]   --->   Operation 97 'read' 'p_027' <Predicate = (ALU_operation_read == 2)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln107 = br void %sw.epilog.i" [HLS/core.cpp:107]   --->   Operation 98 'br' 'br_ln107' <Predicate = (ALU_operation_read == 2)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (3.58ns)   --->   "%data_b_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:100]   --->   Operation 99 'read' 'data_b_read' <Predicate = (ALU_operation_read == 1)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 100 [1/1] (3.58ns)   --->   "%p_029 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:101]   --->   Operation 100 'read' 'p_029' <Predicate = (ALU_operation_read == 1)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln102 = br void %sw.epilog.i" [HLS/core.cpp:102]   --->   Operation 101 'br' 'br_ln102' <Predicate = (ALU_operation_read == 1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (3.58ns)   --->   "%data_a_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:95]   --->   Operation 102 'read' 'data_a_read' <Predicate = (ALU_operation_read == 0)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 103 [1/1] (3.58ns)   --->   "%p_031 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:96]   --->   Operation 103 'read' 'p_031' <Predicate = (ALU_operation_read == 0)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln97 = br void %sw.epilog.i" [HLS/core.cpp:97]   --->   Operation 104 'br' 'br_ln97' <Predicate = (ALU_operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (3.58ns)   --->   "%p_032 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:143]   --->   Operation 105 'read' 'p_032' <Predicate = (ALU_operation_read != 0 & ALU_operation_read != 1 & ALU_operation_read != 2 & ALU_operation_read != 3 & ALU_operation_read != 4 & ALU_operation_read != 5 & ALU_operation_read != 6 & ALU_operation_read != 7 & ALU_operation_read != 8 & ALU_operation_read != 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 106 [1/1] (3.58ns)   --->   "%p_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:144]   --->   Operation 106 'read' 'p_0' <Predicate = (ALU_operation_read != 0 & ALU_operation_read != 1 & ALU_operation_read != 2 & ALU_operation_read != 3 & ALU_operation_read != 4 & ALU_operation_read != 5 & ALU_operation_read != 6 & ALU_operation_read != 7 & ALU_operation_read != 8 & ALU_operation_read != 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln145 = br void %sw.epilog.i" [HLS/core.cpp:145]   --->   Operation 107 'br' 'br_ln145' <Predicate = (ALU_operation_read != 0 & ALU_operation_read != 1 & ALU_operation_read != 2 & ALU_operation_read != 3 & ALU_operation_read != 4 & ALU_operation_read != 5 & ALU_operation_read != 6 & ALU_operation_read != 7 & ALU_operation_read != 8 & ALU_operation_read != 9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 108 [36/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 108 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [2/2] (6.91ns)   --->   "%mul_ln133 = mul i32 %data_b_read_5, i32 %data_a_read_5" [HLS/core.cpp:133]   --->   Operation 109 'mul' 'mul_ln133' <Predicate = (ALU_operation_read == 8)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i31 %lshr_ln120_1" [HLS/core.cpp:120]   --->   Operation 110 'zext' 'zext_ln120' <Predicate = (ALU_operation_read == 5 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.52ns)   --->   "%sub_ln120_1 = sub i32 0, i32 %zext_ln120" [HLS/core.cpp:120]   --->   Operation 111 'sub' 'sub_ln120_1' <Predicate = (ALU_operation_read == 5 & tmp_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i31 %lshr_ln120_2" [HLS/core.cpp:120]   --->   Operation 112 'zext' 'zext_ln120_1' <Predicate = (ALU_operation_read == 5 & !tmp_1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.69ns)   --->   "%select_ln120 = select i1 %tmp_1, i32 %sub_ln120_1, i32 %zext_ln120_1" [HLS/core.cpp:120]   --->   Operation 113 'select' 'select_ln120' <Predicate = (ALU_operation_read == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i31 %lshr_ln115_1" [HLS/core.cpp:115]   --->   Operation 114 'zext' 'zext_ln115' <Predicate = (ALU_operation_read == 4 & tmp)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (2.52ns)   --->   "%sub_ln115_1 = sub i32 0, i32 %zext_ln115" [HLS/core.cpp:115]   --->   Operation 115 'sub' 'sub_ln115_1' <Predicate = (ALU_operation_read == 4 & tmp)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i31 %lshr_ln115_2" [HLS/core.cpp:115]   --->   Operation 116 'zext' 'zext_ln115_1' <Predicate = (ALU_operation_read == 4 & !tmp)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.69ns)   --->   "%select_ln115 = select i1 %tmp, i32 %sub_ln115_1, i32 %zext_ln115_1" [HLS/core.cpp:115]   --->   Operation 117 'select' 'select_ln115' <Predicate = (ALU_operation_read == 4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln87 = br void %while.cond.i" [HLS/core.cpp:87]   --->   Operation 118 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 119 [35/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 119 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/2] (6.91ns)   --->   "%mul_ln133 = mul i32 %data_b_read_5, i32 %data_a_read_5" [HLS/core.cpp:133]   --->   Operation 120 'mul' 'mul_ln133' <Predicate = (ALU_operation_read == 8)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 121 [34/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 121 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 122 [33/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 122 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 123 [32/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 123 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 124 [31/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 124 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 125 [30/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 125 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 126 [29/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 126 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 127 [28/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 127 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 128 [27/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 128 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 129 [26/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 129 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 130 [25/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 130 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 131 [24/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 131 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 132 [23/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 132 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 133 [22/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 133 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 134 [21/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 134 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 135 [20/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 135 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 136 [19/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 136 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 137 [18/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 137 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 138 [17/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 138 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 139 [16/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 139 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 140 [15/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 140 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 141 [14/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 141 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 142 [13/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 142 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 143 [12/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 143 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 144 [11/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 144 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 145 [10/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 145 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 146 [9/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 146 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 147 [8/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 147 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 148 [7/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 148 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 149 [6/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 149 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 150 [5/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 150 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 151 [4/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 151 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 152 [3/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 152 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 153 [2/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 153 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 154 [1/36] (4.33ns)   --->   "%sdiv_ln137 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:137]   --->   Operation 154 'sdiv' 'sdiv_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 6.13>
ST_39 : Operation 155 [1/1] (3.58ns)   --->   "%write_ln137 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %sdiv_ln137" [HLS/core.cpp:137]   --->   Operation 155 'write' 'write_ln137' <Predicate = (ALU_operation_read == 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 156 [1/1] (3.58ns)   --->   "%write_ln133 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %mul_ln133" [HLS/core.cpp:133]   --->   Operation 156 'write' 'write_ln133' <Predicate = (ALU_operation_read == 8)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 157 [1/1] (3.58ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %sub_ln129" [HLS/core.cpp:129]   --->   Operation 157 'write' 'write_ln129' <Predicate = (ALU_operation_read == 7)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 158 [1/1] (3.58ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln125" [HLS/core.cpp:125]   --->   Operation 158 'write' 'write_ln125' <Predicate = (ALU_operation_read == 6)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 159 [1/1] (3.58ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %select_ln120" [HLS/core.cpp:120]   --->   Operation 159 'write' 'write_ln120' <Predicate = (ALU_operation_read == 5)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 160 [1/1] (3.58ns)   --->   "%write_ln115 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %select_ln115" [HLS/core.cpp:115]   --->   Operation 160 'write' 'write_ln115' <Predicate = (ALU_operation_read == 4)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln110 = shl i32 %data_b_read_1, i32 1" [HLS/core.cpp:110]   --->   Operation 161 'shl' 'shl_ln110' <Predicate = (ALU_operation_read == 3)> <Delay = 0.00>
ST_39 : Operation 162 [1/1] (3.58ns)   --->   "%write_ln110 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %shl_ln110" [HLS/core.cpp:110]   --->   Operation 162 'write' 'write_ln110' <Predicate = (ALU_operation_read == 3)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln105 = shl i32 %data_a_read_1, i32 1" [HLS/core.cpp:105]   --->   Operation 163 'shl' 'shl_ln105' <Predicate = (ALU_operation_read == 2)> <Delay = 0.00>
ST_39 : Operation 164 [1/1] (3.58ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %shl_ln105" [HLS/core.cpp:105]   --->   Operation 164 'write' 'write_ln105' <Predicate = (ALU_operation_read == 2)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 165 [1/1] (2.55ns)   --->   "%add_ln100 = add i32 %data_b_read, i32 27" [HLS/core.cpp:100]   --->   Operation 165 'add' 'add_ln100' <Predicate = (ALU_operation_read == 1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 166 [1/1] (3.58ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln100" [HLS/core.cpp:100]   --->   Operation 166 'write' 'write_ln100' <Predicate = (ALU_operation_read == 1)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 167 [1/1] (2.55ns)   --->   "%add_ln95 = add i32 %data_a_read, i32 27" [HLS/core.cpp:95]   --->   Operation 167 'add' 'add_ln95' <Predicate = (ALU_operation_read == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 168 [1/1] (3.58ns)   --->   "%write_ln95 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln95" [HLS/core.cpp:95]   --->   Operation 168 'write' 'write_ln95' <Predicate = (ALU_operation_read == 0)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 169 [1/1] (3.58ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 0" [HLS/core.cpp:142]   --->   Operation 169 'write' 'write_ln142' <Predicate = (ALU_operation_read != 0 & ALU_operation_read != 1 & ALU_operation_read != 2 & ALU_operation_read != 3 & ALU_operation_read != 4 & ALU_operation_read != 5 & ALU_operation_read != 6 & ALU_operation_read != 7 & ALU_operation_read != 8 & ALU_operation_read != 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.818ns
The critical path consists of the following:
	fifo request operation ('tmp_i', HLS/core.cpp:87) on port 'ALU_operation' (HLS/core.cpp:87) [23]  (0.000 ns)
	fifo read operation ('ALU_operation_read', HLS/core.cpp:91) on port 'ALU_operation' (HLS/core.cpp:91) [28]  (3.581 ns)
	blocking operation 2.2365 ns on control path)

 <State 2>: 6.133ns
The critical path consists of the following:
	fifo read operation ('data_a_read_4', HLS/core.cpp:129) on port 'data_a' (HLS/core.cpp:129) [43]  (3.581 ns)
	'sub' operation 32 bit ('sub_ln129', HLS/core.cpp:129) [45]  (2.552 ns)

 <State 3>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln133', HLS/core.cpp:133) [39]  (6.912 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln133', HLS/core.cpp:133) [39]  (6.912 ns)

 <State 5>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 6>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 7>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 8>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 9>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 10>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 11>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 12>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 13>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 14>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 15>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 16>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 17>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 18>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 19>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 20>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 21>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 22>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 23>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 24>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 25>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 26>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 27>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 28>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 29>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 30>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 31>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 32>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 33>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 34>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 35>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 36>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 37>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 38>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln137', HLS/core.cpp:137) [33]  (4.336 ns)

 <State 39>: 6.133ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln100', HLS/core.cpp:100) [94]  (2.552 ns)
	fifo write operation ('write_ln100', HLS/core.cpp:100) on port 'data_result' (HLS/core.cpp:100) [95]  (3.581 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
