
Ejercicio_TP_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c04  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08005dd4  08005dd4  00015dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800601c  0800601c  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800601c  0800601c  0001601c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006024  08006024  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006024  08006024  00016024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006028  08006028  00016028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800602c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005f8  20000088  080060b4  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000680  080060b4  00020680  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001169b  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a91  00000000  00000000  00031753  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb8  00000000  00000000  000341e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d98  00000000  00000000  000350a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002429c  00000000  00000000  00035e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014a4a  00000000  00000000  0005a0d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf376  00000000  00000000  0006eb1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013de94  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004558  00000000  00000000  0013dee4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005dbc 	.word	0x08005dbc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	08005dbc 	.word	0x08005dbc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ba:	f001 f803 	bl	80015c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005be:	f000 f82b 	bl	8000618 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  uartInit();
 80005c2:	f000 fddb 	bl	800117c <uartInit>
  MX_I2C1_Init();
 80005c6:	f000 faed 	bl	8000ba4 <MX_I2C1_Init>
  ctrl_leds_acel_INIT();
 80005ca:	f000 fef5 	bl	80013b8 <ctrl_leds_acel_INIT>
  /* USER CODE BEGIN 2 */
  init_adxl(DIRECCION_ADXL);
 80005ce:	20a6      	movs	r0, #166	; 0xa6
 80005d0:	f000 fc04 	bl	8000ddc <init_adxl>


  int8_t X,Y;
  /* USER CODE END 2 */
  X=estadoX();
 80005d4:	f000 fce2 	bl	8000f9c <estadoX>
 80005d8:	4603      	mov	r3, r0
 80005da:	71fb      	strb	r3, [r7, #7]
  Y=estadoY();
 80005dc:	f000 fcf0 	bl	8000fc0 <estadoY>
 80005e0:	4603      	mov	r3, r0
 80005e2:	71bb      	strb	r3, [r7, #6]
  update_leds_acel(X,Y);
 80005e4:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80005e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ec:	4611      	mov	r1, r2
 80005ee:	4618      	mov	r0, r3
 80005f0:	f000 fef6 	bl	80013e0 <update_leds_acel>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  X=estadoX();
 80005f4:	f000 fcd2 	bl	8000f9c <estadoX>
 80005f8:	4603      	mov	r3, r0
 80005fa:	71fb      	strb	r3, [r7, #7]
	  Y=estadoY();
 80005fc:	f000 fce0 	bl	8000fc0 <estadoY>
 8000600:	4603      	mov	r3, r0
 8000602:	71bb      	strb	r3, [r7, #6]
	  update_leds_acel(X,Y);
 8000604:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8000608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060c:	4611      	mov	r1, r2
 800060e:	4618      	mov	r0, r3
 8000610:	f000 fee6 	bl	80013e0 <update_leds_acel>
	  X=estadoX();
 8000614:	e7ee      	b.n	80005f4 <main+0x40>
	...

08000618 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b094      	sub	sp, #80	; 0x50
 800061c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061e:	f107 031c 	add.w	r3, r7, #28
 8000622:	2234      	movs	r2, #52	; 0x34
 8000624:	2100      	movs	r1, #0
 8000626:	4618      	mov	r0, r3
 8000628:	f004 fbfe 	bl	8004e28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800062c:	f107 0308 	add.w	r3, r7, #8
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800063c:	2300      	movs	r3, #0
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	4b29      	ldr	r3, [pc, #164]	; (80006e8 <SystemClock_Config+0xd0>)
 8000642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000644:	4a28      	ldr	r2, [pc, #160]	; (80006e8 <SystemClock_Config+0xd0>)
 8000646:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800064a:	6413      	str	r3, [r2, #64]	; 0x40
 800064c:	4b26      	ldr	r3, [pc, #152]	; (80006e8 <SystemClock_Config+0xd0>)
 800064e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000654:	607b      	str	r3, [r7, #4]
 8000656:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000658:	2300      	movs	r3, #0
 800065a:	603b      	str	r3, [r7, #0]
 800065c:	4b23      	ldr	r3, [pc, #140]	; (80006ec <SystemClock_Config+0xd4>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a22      	ldr	r2, [pc, #136]	; (80006ec <SystemClock_Config+0xd4>)
 8000662:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000666:	6013      	str	r3, [r2, #0]
 8000668:	4b20      	ldr	r3, [pc, #128]	; (80006ec <SystemClock_Config+0xd4>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000670:	603b      	str	r3, [r7, #0]
 8000672:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000674:	2301      	movs	r3, #1
 8000676:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000678:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800067c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800067e:	2302      	movs	r3, #2
 8000680:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000682:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000686:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000688:	2304      	movs	r3, #4
 800068a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 800068c:	23a8      	movs	r3, #168	; 0xa8
 800068e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000690:	2302      	movs	r3, #2
 8000692:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000694:	2307      	movs	r3, #7
 8000696:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000698:	2302      	movs	r3, #2
 800069a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069c:	f107 031c 	add.w	r3, r7, #28
 80006a0:	4618      	mov	r0, r3
 80006a2:	f003 fa0b 	bl	8003abc <HAL_RCC_OscConfig>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006ac:	f000 f820 	bl	80006f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b0:	230f      	movs	r3, #15
 80006b2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006b4:	2302      	movs	r3, #2
 80006b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b8:	2300      	movs	r3, #0
 80006ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006bc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006c6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006c8:	f107 0308 	add.w	r3, r7, #8
 80006cc:	2105      	movs	r1, #5
 80006ce:	4618      	mov	r0, r3
 80006d0:	f002 fb80 	bl	8002dd4 <HAL_RCC_ClockConfig>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006da:	f000 f809 	bl	80006f0 <Error_Handler>
  }
}
 80006de:	bf00      	nop
 80006e0:	3750      	adds	r7, #80	; 0x50
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	40023800 	.word	0x40023800
 80006ec:	40007000 	.word	0x40007000

080006f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006f4:	b672      	cpsid	i
}
 80006f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006f8:	e7fe      	b.n	80006f8 <Error_Handler+0x8>
	...

080006fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	607b      	str	r3, [r7, #4]
 8000706:	4b10      	ldr	r3, [pc, #64]	; (8000748 <HAL_MspInit+0x4c>)
 8000708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800070a:	4a0f      	ldr	r2, [pc, #60]	; (8000748 <HAL_MspInit+0x4c>)
 800070c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000710:	6453      	str	r3, [r2, #68]	; 0x44
 8000712:	4b0d      	ldr	r3, [pc, #52]	; (8000748 <HAL_MspInit+0x4c>)
 8000714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000716:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800071a:	607b      	str	r3, [r7, #4]
 800071c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	603b      	str	r3, [r7, #0]
 8000722:	4b09      	ldr	r3, [pc, #36]	; (8000748 <HAL_MspInit+0x4c>)
 8000724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000726:	4a08      	ldr	r2, [pc, #32]	; (8000748 <HAL_MspInit+0x4c>)
 8000728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800072c:	6413      	str	r3, [r2, #64]	; 0x40
 800072e:	4b06      	ldr	r3, [pc, #24]	; (8000748 <HAL_MspInit+0x4c>)
 8000730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000736:	603b      	str	r3, [r7, #0]
 8000738:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800073a:	bf00      	nop
 800073c:	370c      	adds	r7, #12
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	40023800 	.word	0x40023800

0800074c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b08a      	sub	sp, #40	; 0x28
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
 8000762:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a19      	ldr	r2, [pc, #100]	; (80007d0 <HAL_I2C_MspInit+0x84>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d12c      	bne.n	80007c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	613b      	str	r3, [r7, #16]
 8000772:	4b18      	ldr	r3, [pc, #96]	; (80007d4 <HAL_I2C_MspInit+0x88>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	4a17      	ldr	r2, [pc, #92]	; (80007d4 <HAL_I2C_MspInit+0x88>)
 8000778:	f043 0302 	orr.w	r3, r3, #2
 800077c:	6313      	str	r3, [r2, #48]	; 0x30
 800077e:	4b15      	ldr	r3, [pc, #84]	; (80007d4 <HAL_I2C_MspInit+0x88>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	f003 0302 	and.w	r3, r3, #2
 8000786:	613b      	str	r3, [r7, #16]
 8000788:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800078a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800078e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000790:	2312      	movs	r3, #18
 8000792:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000794:	2300      	movs	r3, #0
 8000796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000798:	2303      	movs	r3, #3
 800079a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800079c:	2304      	movs	r3, #4
 800079e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007a0:	f107 0314 	add.w	r3, r7, #20
 80007a4:	4619      	mov	r1, r3
 80007a6:	480c      	ldr	r0, [pc, #48]	; (80007d8 <HAL_I2C_MspInit+0x8c>)
 80007a8:	f001 f888 	bl	80018bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007ac:	2300      	movs	r3, #0
 80007ae:	60fb      	str	r3, [r7, #12]
 80007b0:	4b08      	ldr	r3, [pc, #32]	; (80007d4 <HAL_I2C_MspInit+0x88>)
 80007b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b4:	4a07      	ldr	r2, [pc, #28]	; (80007d4 <HAL_I2C_MspInit+0x88>)
 80007b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80007ba:	6413      	str	r3, [r2, #64]	; 0x40
 80007bc:	4b05      	ldr	r3, [pc, #20]	; (80007d4 <HAL_I2C_MspInit+0x88>)
 80007be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007c4:	60fb      	str	r3, [r7, #12]
 80007c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80007c8:	bf00      	nop
 80007ca:	3728      	adds	r7, #40	; 0x28
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	40005400 	.word	0x40005400
 80007d4:	40023800 	.word	0x40023800
 80007d8:	40020400 	.word	0x40020400

080007dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b08a      	sub	sp, #40	; 0x28
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e4:	f107 0314 	add.w	r3, r7, #20
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	605a      	str	r2, [r3, #4]
 80007ee:	609a      	str	r2, [r3, #8]
 80007f0:	60da      	str	r2, [r3, #12]
 80007f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a19      	ldr	r2, [pc, #100]	; (8000860 <HAL_UART_MspInit+0x84>)
 80007fa:	4293      	cmp	r3, r2
 80007fc:	d12c      	bne.n	8000858 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	4b18      	ldr	r3, [pc, #96]	; (8000864 <HAL_UART_MspInit+0x88>)
 8000804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000806:	4a17      	ldr	r2, [pc, #92]	; (8000864 <HAL_UART_MspInit+0x88>)
 8000808:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800080c:	6413      	str	r3, [r2, #64]	; 0x40
 800080e:	4b15      	ldr	r3, [pc, #84]	; (8000864 <HAL_UART_MspInit+0x88>)
 8000810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000812:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000816:	613b      	str	r3, [r7, #16]
 8000818:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	4b11      	ldr	r3, [pc, #68]	; (8000864 <HAL_UART_MspInit+0x88>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	4a10      	ldr	r2, [pc, #64]	; (8000864 <HAL_UART_MspInit+0x88>)
 8000824:	f043 0308 	orr.w	r3, r3, #8
 8000828:	6313      	str	r3, [r2, #48]	; 0x30
 800082a:	4b0e      	ldr	r3, [pc, #56]	; (8000864 <HAL_UART_MspInit+0x88>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	f003 0308 	and.w	r3, r3, #8
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000836:	f44f 7340 	mov.w	r3, #768	; 0x300
 800083a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800083c:	2302      	movs	r3, #2
 800083e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	2300      	movs	r3, #0
 8000842:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000844:	2303      	movs	r3, #3
 8000846:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000848:	2307      	movs	r3, #7
 800084a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800084c:	f107 0314 	add.w	r3, r7, #20
 8000850:	4619      	mov	r1, r3
 8000852:	4805      	ldr	r0, [pc, #20]	; (8000868 <HAL_UART_MspInit+0x8c>)
 8000854:	f001 f832 	bl	80018bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000858:	bf00      	nop
 800085a:	3728      	adds	r7, #40	; 0x28
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40004800 	.word	0x40004800
 8000864:	40023800 	.word	0x40023800
 8000868:	40020c00 	.word	0x40020c00

0800086c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b0a0      	sub	sp, #128	; 0x80
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000874:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]
 800087c:	605a      	str	r2, [r3, #4]
 800087e:	609a      	str	r2, [r3, #8]
 8000880:	60da      	str	r2, [r3, #12]
 8000882:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000884:	f107 0310 	add.w	r3, r7, #16
 8000888:	225c      	movs	r2, #92	; 0x5c
 800088a:	2100      	movs	r1, #0
 800088c:	4618      	mov	r0, r3
 800088e:	f004 facb 	bl	8004e28 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800089a:	d14e      	bne.n	800093a <HAL_PCD_MspInit+0xce>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800089c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008a0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80008a2:	2300      	movs	r3, #0
 80008a4:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008a6:	f107 0310 	add.w	r3, r7, #16
 80008aa:	4618      	mov	r0, r3
 80008ac:	f002 fbac 	bl	8003008 <HAL_RCCEx_PeriphCLKConfig>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 80008b6:	f7ff ff1b 	bl	80006f0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	4b21      	ldr	r3, [pc, #132]	; (8000944 <HAL_PCD_MspInit+0xd8>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	4a20      	ldr	r2, [pc, #128]	; (8000944 <HAL_PCD_MspInit+0xd8>)
 80008c4:	f043 0301 	orr.w	r3, r3, #1
 80008c8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ca:	4b1e      	ldr	r3, [pc, #120]	; (8000944 <HAL_PCD_MspInit+0xd8>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ce:	f003 0301 	and.w	r3, r3, #1
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80008d6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80008da:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008dc:	2302      	movs	r3, #2
 80008de:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008e4:	2303      	movs	r3, #3
 80008e6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80008e8:	230a      	movs	r3, #10
 80008ea:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ec:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80008f0:	4619      	mov	r1, r3
 80008f2:	4815      	ldr	r0, [pc, #84]	; (8000948 <HAL_PCD_MspInit+0xdc>)
 80008f4:	f000 ffe2 	bl	80018bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80008f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80008fc:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008fe:	2300      	movs	r3, #0
 8000900:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000902:	2300      	movs	r3, #0
 8000904:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000906:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800090a:	4619      	mov	r1, r3
 800090c:	480e      	ldr	r0, [pc, #56]	; (8000948 <HAL_PCD_MspInit+0xdc>)
 800090e:	f000 ffd5 	bl	80018bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000912:	4b0c      	ldr	r3, [pc, #48]	; (8000944 <HAL_PCD_MspInit+0xd8>)
 8000914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000916:	4a0b      	ldr	r2, [pc, #44]	; (8000944 <HAL_PCD_MspInit+0xd8>)
 8000918:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800091c:	6353      	str	r3, [r2, #52]	; 0x34
 800091e:	2300      	movs	r3, #0
 8000920:	60bb      	str	r3, [r7, #8]
 8000922:	4b08      	ldr	r3, [pc, #32]	; (8000944 <HAL_PCD_MspInit+0xd8>)
 8000924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000926:	4a07      	ldr	r2, [pc, #28]	; (8000944 <HAL_PCD_MspInit+0xd8>)
 8000928:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800092c:	6453      	str	r3, [r2, #68]	; 0x44
 800092e:	4b05      	ldr	r3, [pc, #20]	; (8000944 <HAL_PCD_MspInit+0xd8>)
 8000930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000932:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000936:	60bb      	str	r3, [r7, #8]
 8000938:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800093a:	bf00      	nop
 800093c:	3780      	adds	r7, #128	; 0x80
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40023800 	.word	0x40023800
 8000948:	40020000 	.word	0x40020000

0800094c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000950:	e7fe      	b.n	8000950 <NMI_Handler+0x4>

08000952 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000952:	b480      	push	{r7}
 8000954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000956:	e7fe      	b.n	8000956 <HardFault_Handler+0x4>

08000958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800095c:	e7fe      	b.n	800095c <MemManage_Handler+0x4>

0800095e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800095e:	b480      	push	{r7}
 8000960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000962:	e7fe      	b.n	8000962 <BusFault_Handler+0x4>

08000964 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000968:	e7fe      	b.n	8000968 <UsageFault_Handler+0x4>

0800096a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800096a:	b480      	push	{r7}
 800096c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800096e:	bf00      	nop
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr

08000986 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000986:	b480      	push	{r7}
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000998:	f000 fe66 	bl	8001668 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}

080009a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  return 1;
 80009a4:	2301      	movs	r3, #1
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <_kill>:

int _kill(int pid, int sig)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80009ba:	f004 f9f9 	bl	8004db0 <__errno>
 80009be:	4603      	mov	r3, r0
 80009c0:	2216      	movs	r2, #22
 80009c2:	601a      	str	r2, [r3, #0]
  return -1;
 80009c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	3708      	adds	r7, #8
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}

080009d0 <_exit>:

void _exit (int status)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80009d8:	f04f 31ff 	mov.w	r1, #4294967295
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f7ff ffe7 	bl	80009b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80009e2:	e7fe      	b.n	80009e2 <_exit+0x12>

080009e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b086      	sub	sp, #24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f0:	2300      	movs	r3, #0
 80009f2:	617b      	str	r3, [r7, #20]
 80009f4:	e00a      	b.n	8000a0c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009f6:	f3af 8000 	nop.w
 80009fa:	4601      	mov	r1, r0
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	1c5a      	adds	r2, r3, #1
 8000a00:	60ba      	str	r2, [r7, #8]
 8000a02:	b2ca      	uxtb	r2, r1
 8000a04:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a06:	697b      	ldr	r3, [r7, #20]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	617b      	str	r3, [r7, #20]
 8000a0c:	697a      	ldr	r2, [r7, #20]
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	dbf0      	blt.n	80009f6 <_read+0x12>
  }

  return len;
 8000a14:	687b      	ldr	r3, [r7, #4]
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3718      	adds	r7, #24
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b086      	sub	sp, #24
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	60f8      	str	r0, [r7, #12]
 8000a26:	60b9      	str	r1, [r7, #8]
 8000a28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
 8000a2e:	e009      	b.n	8000a44 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	1c5a      	adds	r2, r3, #1
 8000a34:	60ba      	str	r2, [r7, #8]
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	3301      	adds	r3, #1
 8000a42:	617b      	str	r3, [r7, #20]
 8000a44:	697a      	ldr	r2, [r7, #20]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	dbf1      	blt.n	8000a30 <_write+0x12>
  }
  return len;
 8000a4c:	687b      	ldr	r3, [r7, #4]
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3718      	adds	r7, #24
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <_close>:

int _close(int file)
{
 8000a56:	b480      	push	{r7}
 8000a58:	b083      	sub	sp, #12
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr

08000a6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a6e:	b480      	push	{r7}
 8000a70:	b083      	sub	sp, #12
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	6078      	str	r0, [r7, #4]
 8000a76:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a7e:	605a      	str	r2, [r3, #4]
  return 0;
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	370c      	adds	r7, #12
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr

08000a8e <_isatty>:

int _isatty(int file)
{
 8000a8e:	b480      	push	{r7}
 8000a90:	b083      	sub	sp, #12
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a96:	2301      	movs	r3, #1
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	60f8      	str	r0, [r7, #12]
 8000aac:	60b9      	str	r1, [r7, #8]
 8000aae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ab0:	2300      	movs	r3, #0
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3714      	adds	r7, #20
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
	...

08000ac0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ac8:	4a14      	ldr	r2, [pc, #80]	; (8000b1c <_sbrk+0x5c>)
 8000aca:	4b15      	ldr	r3, [pc, #84]	; (8000b20 <_sbrk+0x60>)
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ad4:	4b13      	ldr	r3, [pc, #76]	; (8000b24 <_sbrk+0x64>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d102      	bne.n	8000ae2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000adc:	4b11      	ldr	r3, [pc, #68]	; (8000b24 <_sbrk+0x64>)
 8000ade:	4a12      	ldr	r2, [pc, #72]	; (8000b28 <_sbrk+0x68>)
 8000ae0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ae2:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <_sbrk+0x64>)
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4413      	add	r3, r2
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d207      	bcs.n	8000b00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000af0:	f004 f95e 	bl	8004db0 <__errno>
 8000af4:	4603      	mov	r3, r0
 8000af6:	220c      	movs	r2, #12
 8000af8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000afa:	f04f 33ff 	mov.w	r3, #4294967295
 8000afe:	e009      	b.n	8000b14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b00:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <_sbrk+0x64>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b06:	4b07      	ldr	r3, [pc, #28]	; (8000b24 <_sbrk+0x64>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	4a05      	ldr	r2, [pc, #20]	; (8000b24 <_sbrk+0x64>)
 8000b10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b12:	68fb      	ldr	r3, [r7, #12]
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	3718      	adds	r7, #24
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20020000 	.word	0x20020000
 8000b20:	00000400 	.word	0x00000400
 8000b24:	200000a4 	.word	0x200000a4
 8000b28:	20000680 	.word	0x20000680

08000b2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b30:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <SystemInit+0x20>)
 8000b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b36:	4a05      	ldr	r2, [pc, #20]	; (8000b4c <SystemInit+0x20>)
 8000b38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	e000ed00 	.word	0xe000ed00

08000b50 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8000b50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b88 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b54:	480d      	ldr	r0, [pc, #52]	; (8000b8c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b56:	490e      	ldr	r1, [pc, #56]	; (8000b90 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b58:	4a0e      	ldr	r2, [pc, #56]	; (8000b94 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b5c:	e002      	b.n	8000b64 <LoopCopyDataInit>

08000b5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b62:	3304      	adds	r3, #4

08000b64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b68:	d3f9      	bcc.n	8000b5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b6a:	4a0b      	ldr	r2, [pc, #44]	; (8000b98 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b6c:	4c0b      	ldr	r4, [pc, #44]	; (8000b9c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b70:	e001      	b.n	8000b76 <LoopFillZerobss>

08000b72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b74:	3204      	adds	r2, #4

08000b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b78:	d3fb      	bcc.n	8000b72 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b7a:	f7ff ffd7 	bl	8000b2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b7e:	f004 f92f 	bl	8004de0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b82:	f7ff fd17 	bl	80005b4 <main>
  bx  lr    
 8000b86:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8000b88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b90:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000b94:	0800602c 	.word	0x0800602c
  ldr r2, =_sbss
 8000b98:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000b9c:	20000680 	.word	0x20000680

08000ba0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ba0:	e7fe      	b.n	8000ba0 <ADC_IRQHandler>
	...

08000ba4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C1_Init()
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ba8:	4b12      	ldr	r3, [pc, #72]	; (8000bf4 <MX_I2C1_Init+0x50>)
 8000baa:	4a13      	ldr	r2, [pc, #76]	; (8000bf8 <MX_I2C1_Init+0x54>)
 8000bac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000bae:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <MX_I2C1_Init+0x50>)
 8000bb0:	4a12      	ldr	r2, [pc, #72]	; (8000bfc <MX_I2C1_Init+0x58>)
 8000bb2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000bb4:	4b0f      	ldr	r3, [pc, #60]	; (8000bf4 <MX_I2C1_Init+0x50>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000bba:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <MX_I2C1_Init+0x50>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <MX_I2C1_Init+0x50>)
 8000bc2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000bc6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bc8:	4b0a      	ldr	r3, [pc, #40]	; (8000bf4 <MX_I2C1_Init+0x50>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000bce:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <MX_I2C1_Init+0x50>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bd4:	4b07      	ldr	r3, [pc, #28]	; (8000bf4 <MX_I2C1_Init+0x50>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bda:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <MX_I2C1_Init+0x50>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000be0:	4804      	ldr	r0, [pc, #16]	; (8000bf4 <MX_I2C1_Init+0x50>)
 8000be2:	f001 f819 	bl	8001c18 <HAL_I2C_Init>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000bec:	f7ff fd80 	bl	80006f0 <Error_Handler>


  	  */
  /* USER CODE END I2C1_Init 2 */

}
 8000bf0:	bf00      	nop
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	200000a8 	.word	0x200000a8
 8000bf8:	40005400 	.word	0x40005400
 8000bfc:	000186a0 	.word	0x000186a0

08000c00 <enviar_handle_i2c>:
I2C_HandleTypeDef * enviar_handle_i2c()
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
	return &hi2c1;
 8000c04:	4b02      	ldr	r3, [pc, #8]	; (8000c10 <enviar_handle_i2c+0x10>)
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	200000a8 	.word	0x200000a8

08000c14 <INIT_GPIO_LEDS>:
#include "main.h"

//Implementacin de funciones pblicas

void INIT_GPIO_LEDS(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08c      	sub	sp, #48	; 0x30
 8000c18:	af00      	add	r7, sp, #0
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1a:	f107 031c 	add.w	r3, r7, #28
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	605a      	str	r2, [r3, #4]
 8000c24:	609a      	str	r2, [r3, #8]
 8000c26:	60da      	str	r2, [r3, #12]
 8000c28:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	61bb      	str	r3, [r7, #24]
 8000c2e:	4b4c      	ldr	r3, [pc, #304]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	4a4b      	ldr	r2, [pc, #300]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000c34:	f043 0304 	orr.w	r3, r3, #4
 8000c38:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3a:	4b49      	ldr	r3, [pc, #292]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	f003 0304 	and.w	r3, r3, #4
 8000c42:	61bb      	str	r3, [r7, #24]
 8000c44:	69bb      	ldr	r3, [r7, #24]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	617b      	str	r3, [r7, #20]
 8000c4a:	4b45      	ldr	r3, [pc, #276]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	4a44      	ldr	r2, [pc, #272]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000c50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c54:	6313      	str	r3, [r2, #48]	; 0x30
 8000c56:	4b42      	ldr	r3, [pc, #264]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c5e:	617b      	str	r3, [r7, #20]
 8000c60:	697b      	ldr	r3, [r7, #20]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	613b      	str	r3, [r7, #16]
 8000c66:	4b3e      	ldr	r3, [pc, #248]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	4a3d      	ldr	r2, [pc, #244]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000c6c:	f043 0302 	orr.w	r3, r3, #2
 8000c70:	6313      	str	r3, [r2, #48]	; 0x30
 8000c72:	4b3b      	ldr	r3, [pc, #236]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	f003 0302 	and.w	r3, r3, #2
 8000c7a:	613b      	str	r3, [r7, #16]
 8000c7c:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	4b37      	ldr	r3, [pc, #220]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	4a36      	ldr	r2, [pc, #216]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000c88:	f043 0308 	orr.w	r3, r3, #8
 8000c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8e:	4b34      	ldr	r3, [pc, #208]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	f003 0308 	and.w	r3, r3, #8
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	4b30      	ldr	r3, [pc, #192]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	4a2f      	ldr	r2, [pc, #188]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000ca4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8000caa:	4b2d      	ldr	r3, [pc, #180]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cb2:	60bb      	str	r3, [r7, #8]
 8000cb4:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	607b      	str	r3, [r7, #4]
 8000cba:	4b29      	ldr	r3, [pc, #164]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	4a28      	ldr	r2, [pc, #160]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000cc0:	f043 0301 	orr.w	r3, r3, #1
 8000cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc6:	4b26      	ldr	r3, [pc, #152]	; (8000d60 <INIT_GPIO_LEDS+0x14c>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	607b      	str	r3, [r7, #4]
 8000cd0:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f244 0181 	movw	r1, #16513	; 0x4081
 8000cd8:	4822      	ldr	r0, [pc, #136]	; (8000d64 <INIT_GPIO_LEDS+0x150>)
 8000cda:	f000 ff83 	bl	8001be4 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2140      	movs	r1, #64	; 0x40
 8000ce2:	4821      	ldr	r0, [pc, #132]	; (8000d68 <INIT_GPIO_LEDS+0x154>)
 8000ce4:	f000 ff7e 	bl	8001be4 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : USER_Btn_Pin */
	  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000ce8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cec:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cee:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000cf2:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	627b      	str	r3, [r7, #36]	; 0x24
	  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000cf8:	f107 031c 	add.w	r3, r7, #28
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	481b      	ldr	r0, [pc, #108]	; (8000d6c <INIT_GPIO_LEDS+0x158>)
 8000d00:	f000 fddc 	bl	80018bc <HAL_GPIO_Init>

	  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000d04:	f244 0381 	movw	r3, #16513	; 0x4081
 8000d08:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d12:	2300      	movs	r3, #0
 8000d14:	62bb      	str	r3, [r7, #40]	; 0x28
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d16:	f107 031c 	add.w	r3, r7, #28
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4811      	ldr	r0, [pc, #68]	; (8000d64 <INIT_GPIO_LEDS+0x150>)
 8000d1e:	f000 fdcd 	bl	80018bc <HAL_GPIO_Init>

	  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
	  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000d22:	2340      	movs	r3, #64	; 0x40
 8000d24:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d26:	2301      	movs	r3, #1
 8000d28:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	627b      	str	r3, [r7, #36]	; 0x24
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	62bb      	str	r3, [r7, #40]	; 0x28
	  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d32:	f107 031c 	add.w	r3, r7, #28
 8000d36:	4619      	mov	r1, r3
 8000d38:	480b      	ldr	r0, [pc, #44]	; (8000d68 <INIT_GPIO_LEDS+0x154>)
 8000d3a:	f000 fdbf 	bl	80018bc <HAL_GPIO_Init>

	  /*Configure GPIO pin : USB_OverCurrent_Pin */
	  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000d3e:	2380      	movs	r3, #128	; 0x80
 8000d40:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d42:	2300      	movs	r3, #0
 8000d44:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d46:	2300      	movs	r3, #0
 8000d48:	627b      	str	r3, [r7, #36]	; 0x24
	  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d4a:	f107 031c 	add.w	r3, r7, #28
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4805      	ldr	r0, [pc, #20]	; (8000d68 <INIT_GPIO_LEDS+0x154>)
 8000d52:	f000 fdb3 	bl	80018bc <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000d56:	bf00      	nop
 8000d58:	3730      	adds	r7, #48	; 0x30
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	40023800 	.word	0x40023800
 8000d64:	40020400 	.word	0x40020400
 8000d68:	40021800 	.word	0x40021800
 8000d6c:	40020800 	.word	0x40020800

08000d70 <Modificar_LED_1>:
void Modificar_LED_1(bool_t valor)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,LD1_Pin,valor);
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	2101      	movs	r1, #1
 8000d80:	4803      	ldr	r0, [pc, #12]	; (8000d90 <Modificar_LED_1+0x20>)
 8000d82:	f000 ff2f 	bl	8001be4 <HAL_GPIO_WritePin>
}
 8000d86:	bf00      	nop
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40020400 	.word	0x40020400

08000d94 <Modificar_LED_2>:
void Modificar_LED_2(bool_t valor)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,LD2_Pin,valor);
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
 8000da0:	461a      	mov	r2, r3
 8000da2:	2180      	movs	r1, #128	; 0x80
 8000da4:	4803      	ldr	r0, [pc, #12]	; (8000db4 <Modificar_LED_2+0x20>)
 8000da6:	f000 ff1d 	bl	8001be4 <HAL_GPIO_WritePin>
}
 8000daa:	bf00      	nop
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40020400 	.word	0x40020400

08000db8 <Modificar_LED_3>:
void Modificar_LED_3(bool_t valor)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,LD3_Pin,valor);
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dca:	4803      	ldr	r0, [pc, #12]	; (8000dd8 <Modificar_LED_3+0x20>)
 8000dcc:	f000 ff0a 	bl	8001be4 <HAL_GPIO_WritePin>
}
 8000dd0:	bf00      	nop
 8000dd2:	3708      	adds	r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	40020400 	.word	0x40020400

08000ddc <init_adxl>:
 };
 static eje_t	Eje_Y;
//I2C_HandleTypeDef hi2c1;
//Implementacin funciones pblicas
 bool_t init_adxl(uint16_t direccion)
 {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af02      	add	r7, sp, #8
 8000de2:	4603      	mov	r3, r0
 8000de4:	80fb      	strh	r3, [r7, #6]
	 assert(&direccion!=NULL);
	 direccion_I2C_ADXL = direccion;
 8000de6:	88fa      	ldrh	r2, [r7, #6]
 8000de8:	4b1f      	ldr	r3, [pc, #124]	; (8000e68 <init_adxl+0x8c>)
 8000dea:	801a      	strh	r2, [r3, #0]
	 Modulo_I2C=enviar_handle_i2c();
 8000dec:	f7ff ff08 	bl	8000c00 <enviar_handle_i2c>
 8000df0:	4603      	mov	r3, r0
 8000df2:	4a1e      	ldr	r2, [pc, #120]	; (8000e6c <init_adxl+0x90>)
 8000df4:	6013      	str	r3, [r2, #0]
	 MEF_estado_eje_INIT(&Eje_X);
 8000df6:	481e      	ldr	r0, [pc, #120]	; (8000e70 <init_adxl+0x94>)
 8000df8:	f000 f8f6 	bl	8000fe8 <MEF_estado_eje_INIT>
	 MEF_estado_eje_INIT(&Eje_Y);
 8000dfc:	481d      	ldr	r0, [pc, #116]	; (8000e74 <init_adxl+0x98>)
 8000dfe:	f000 f8f3 	bl	8000fe8 <MEF_estado_eje_INIT>
	  //Seteo del acelermetro para que empiece a mandar datos
	 // Mandamos a 1 el bit 4 (0x08) del registro 0x2DPOWER_CTL del acelermetro
	 // para que despierte y empiece a mandar datos
	  uint8_t vec[2]={0x2D,0x08};
 8000e02:	f640 032d 	movw	r3, #2093	; 0x82d
 8000e06:	81bb      	strh	r3, [r7, #12]
	  HAL_I2C_Master_Transmit(Modulo_I2C,direccion_I2C_ADXL,(uint8_t *)vec, sizeof(vec), TIMEOUT);
 8000e08:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <init_adxl+0x90>)
 8000e0a:	6818      	ldr	r0, [r3, #0]
 8000e0c:	4b16      	ldr	r3, [pc, #88]	; (8000e68 <init_adxl+0x8c>)
 8000e0e:	8819      	ldrh	r1, [r3, #0]
 8000e10:	f107 020c 	add.w	r2, r7, #12
 8000e14:	f04f 33ff 	mov.w	r3, #4294967295
 8000e18:	9300      	str	r3, [sp, #0]
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	f001 f840 	bl	8001ea0 <HAL_I2C_Master_Transmit>
	  //Tomamos las muestras de desfase
	  desfaseX=(float)(obtenerX())*256;
 8000e20:	f000 f830 	bl	8000e84 <obtenerX>
 8000e24:	eef0 7a40 	vmov.f32	s15, s0
 8000e28:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8000e78 <init_adxl+0x9c>
 8000e2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e34:	ee17 3a90 	vmov	r3, s15
 8000e38:	b21a      	sxth	r2, r3
 8000e3a:	4b10      	ldr	r3, [pc, #64]	; (8000e7c <init_adxl+0xa0>)
 8000e3c:	801a      	strh	r2, [r3, #0]
	  desfaseY=(float)(obtenerY())*256;
 8000e3e:	f000 f867 	bl	8000f10 <obtenerY>
 8000e42:	eef0 7a40 	vmov.f32	s15, s0
 8000e46:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8000e78 <init_adxl+0x9c>
 8000e4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e52:	ee17 3a90 	vmov	r3, s15
 8000e56:	b21a      	sxth	r2, r3
 8000e58:	4b09      	ldr	r3, [pc, #36]	; (8000e80 <init_adxl+0xa4>)
 8000e5a:	801a      	strh	r2, [r3, #0]
	  return 1;
 8000e5c:	2301      	movs	r3, #1
 }
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3710      	adds	r7, #16
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	20000104 	.word	0x20000104
 8000e6c:	200000fc 	.word	0x200000fc
 8000e70:	20000004 	.word	0x20000004
 8000e74:	20000010 	.word	0x20000010
 8000e78:	43800000 	.word	0x43800000
 8000e7c:	20000100 	.word	0x20000100
 8000e80:	20000102 	.word	0x20000102

08000e84 <obtenerX>:

 float obtenerX(void)
 {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af02      	add	r7, sp, #8
	 uint8_t a=0x32;				//Registro que se debe consultar en el acelermetro para tener el primer byte de datos X
 8000e8a:	2332      	movs	r3, #50	; 0x32
 8000e8c:	71fb      	strb	r3, [r7, #7]
	 float dato_X;
	 HAL_I2C_Master_Transmit(Modulo_I2C, direccion_I2C_ADXL,(uint8_t *)&a, sizeof(a), TIMEOUT);
 8000e8e:	4b1c      	ldr	r3, [pc, #112]	; (8000f00 <obtenerX+0x7c>)
 8000e90:	6818      	ldr	r0, [r3, #0]
 8000e92:	4b1c      	ldr	r3, [pc, #112]	; (8000f04 <obtenerX+0x80>)
 8000e94:	8819      	ldrh	r1, [r3, #0]
 8000e96:	1dfa      	adds	r2, r7, #7
 8000e98:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9c:	9300      	str	r3, [sp, #0]
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	f000 fffe 	bl	8001ea0 <HAL_I2C_Master_Transmit>
	 uint8_t b[2];
	 int16_t ext;
	 HAL_I2C_Master_Receive(enviar_handle_i2c(), direccion_I2C_ADXL, b, sizeof(b), TIMEOUT);
 8000ea4:	f7ff feac 	bl	8000c00 <enviar_handle_i2c>
 8000ea8:	4b16      	ldr	r3, [pc, #88]	; (8000f04 <obtenerX+0x80>)
 8000eaa:	8819      	ldrh	r1, [r3, #0]
 8000eac:	1d3a      	adds	r2, r7, #4
 8000eae:	f04f 33ff 	mov.w	r3, #4294967295
 8000eb2:	9300      	str	r3, [sp, #0]
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	f001 f8f1 	bl	800209c <HAL_I2C_Master_Receive>
	 ext=(b[1]<<8|b[0])-desfaseX;
 8000eba:	797b      	ldrb	r3, [r7, #5]
 8000ebc:	021b      	lsls	r3, r3, #8
 8000ebe:	b21a      	sxth	r2, r3
 8000ec0:	793b      	ldrb	r3, [r7, #4]
 8000ec2:	b21b      	sxth	r3, r3
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	b21b      	sxth	r3, r3
 8000ec8:	b29a      	uxth	r2, r3
 8000eca:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <obtenerX+0x84>)
 8000ecc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	81fb      	strh	r3, [r7, #14]
	 dato_X=(float)ext/256;
 8000ed8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000edc:	ee07 3a90 	vmov	s15, r3
 8000ee0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ee4:	eddf 6a09 	vldr	s13, [pc, #36]	; 8000f0c <obtenerX+0x88>
 8000ee8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000eec:	edc7 7a02 	vstr	s15, [r7, #8]
	 return dato_X;
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	ee07 3a90 	vmov	s15, r3
 }
 8000ef6:	eeb0 0a67 	vmov.f32	s0, s15
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	200000fc 	.word	0x200000fc
 8000f04:	20000104 	.word	0x20000104
 8000f08:	20000100 	.word	0x20000100
 8000f0c:	43800000 	.word	0x43800000

08000f10 <obtenerY>:
 float obtenerY(void)
 {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af02      	add	r7, sp, #8
	 uint8_t a=0x34;				//Registro que se debe consultar en el acelermetro para tener el primer byte de datos Y
 8000f16:	2334      	movs	r3, #52	; 0x34
 8000f18:	71fb      	strb	r3, [r7, #7]
	 float dato_Y;
	 HAL_I2C_Master_Transmit(Modulo_I2C, direccion_I2C_ADXL,(uint8_t *)&a, sizeof(a), TIMEOUT);
 8000f1a:	4b1c      	ldr	r3, [pc, #112]	; (8000f8c <obtenerY+0x7c>)
 8000f1c:	6818      	ldr	r0, [r3, #0]
 8000f1e:	4b1c      	ldr	r3, [pc, #112]	; (8000f90 <obtenerY+0x80>)
 8000f20:	8819      	ldrh	r1, [r3, #0]
 8000f22:	1dfa      	adds	r2, r7, #7
 8000f24:	f04f 33ff 	mov.w	r3, #4294967295
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	f000 ffb8 	bl	8001ea0 <HAL_I2C_Master_Transmit>
	 uint8_t b[2];
	 int16_t ext;
	 HAL_I2C_Master_Receive(enviar_handle_i2c(), direccion_I2C_ADXL, b, sizeof(b), TIMEOUT);
 8000f30:	f7ff fe66 	bl	8000c00 <enviar_handle_i2c>
 8000f34:	4b16      	ldr	r3, [pc, #88]	; (8000f90 <obtenerY+0x80>)
 8000f36:	8819      	ldrh	r1, [r3, #0]
 8000f38:	1d3a      	adds	r2, r7, #4
 8000f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	2302      	movs	r3, #2
 8000f42:	f001 f8ab 	bl	800209c <HAL_I2C_Master_Receive>
	 ext=(b[1]<<8|b[0])-desfaseY;
 8000f46:	797b      	ldrb	r3, [r7, #5]
 8000f48:	021b      	lsls	r3, r3, #8
 8000f4a:	b21a      	sxth	r2, r3
 8000f4c:	793b      	ldrb	r3, [r7, #4]
 8000f4e:	b21b      	sxth	r3, r3
 8000f50:	4313      	orrs	r3, r2
 8000f52:	b21b      	sxth	r3, r3
 8000f54:	b29a      	uxth	r2, r3
 8000f56:	4b0f      	ldr	r3, [pc, #60]	; (8000f94 <obtenerY+0x84>)
 8000f58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	81fb      	strh	r3, [r7, #14]
	 dato_Y=(float)ext/256;
 8000f64:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f68:	ee07 3a90 	vmov	s15, r3
 8000f6c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f70:	eddf 6a09 	vldr	s13, [pc, #36]	; 8000f98 <obtenerY+0x88>
 8000f74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f78:	edc7 7a02 	vstr	s15, [r7, #8]
	 return dato_Y;
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	ee07 3a90 	vmov	s15, r3
 }
 8000f82:	eeb0 0a67 	vmov.f32	s0, s15
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	200000fc 	.word	0x200000fc
 8000f90:	20000104 	.word	0x20000104
 8000f94:	20000102 	.word	0x20000102
 8000f98:	43800000 	.word	0x43800000

08000f9c <estadoX>:

 int8_t estadoX(void)
 {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
	 uint8_obtener_estado_MEF_eje(&Eje_X);
 8000fa2:	4806      	ldr	r0, [pc, #24]	; (8000fbc <estadoX+0x20>)
 8000fa4:	f000 f82e 	bl	8001004 <uint8_obtener_estado_MEF_eje>
	 int8_t valor_del_eje_X = Eje_X.estadoAcel;
 8000fa8:	4b04      	ldr	r3, [pc, #16]	; (8000fbc <estadoX+0x20>)
 8000faa:	7a1b      	ldrb	r3, [r3, #8]
 8000fac:	71fb      	strb	r3, [r7, #7]
	 return valor_del_eje_X;
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 }
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20000004 	.word	0x20000004

08000fc0 <estadoY>:
 int8_t estadoY(void)
  {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
	uint8_obtener_estado_MEF_eje(&Eje_Y);
 8000fc6:	4807      	ldr	r0, [pc, #28]	; (8000fe4 <estadoY+0x24>)
 8000fc8:	f000 f81c 	bl	8001004 <uint8_obtener_estado_MEF_eje>
	int8_t valor_del_eje_Y = Eje_Y.estadoAcel;
 8000fcc:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <estadoY+0x24>)
 8000fce:	7a1b      	ldrb	r3, [r3, #8]
 8000fd0:	71fb      	strb	r3, [r7, #7]
	return -valor_del_eje_Y;
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	425b      	negs	r3, r3
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	b25b      	sxtb	r3, r3
  }
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000010 	.word	0x20000010

08000fe8 <MEF_estado_eje_INIT>:


 //Implementacin funciones privadas
 static void MEF_estado_eje_INIT(eje_t * Eje_a_evaluar)
 {
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	 assert(&Eje_a_evaluar!=NULL);
	 *(Eje_a_evaluar->MEF_eje) = ESTADO_0;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	701a      	strb	r2, [r3, #0]
 }
 8000ff8:	bf00      	nop
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr

08001004 <uint8_obtener_estado_MEF_eje>:


 static void uint8_obtener_estado_MEF_eje(eje_t * Eje_a_evaluar)
 {
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
	 assert(&Eje_a_evaluar!=NULL);
	 switch(*(Eje_a_evaluar->MEF_eje))
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f993 3000 	ldrsb.w	r3, [r3]
 8001014:	3302      	adds	r3, #2
 8001016:	2b04      	cmp	r3, #4
 8001018:	f200 809e 	bhi.w	8001158 <uint8_obtener_estado_MEF_eje+0x154>
 800101c:	a201      	add	r2, pc, #4	; (adr r2, 8001024 <uint8_obtener_estado_MEF_eje+0x20>)
 800101e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001022:	bf00      	nop
 8001024:	080010ed 	.word	0x080010ed
 8001028:	08001131 	.word	0x08001131
 800102c:	080010a5 	.word	0x080010a5
 8001030:	08001039 	.word	0x08001039
 8001034:	08001061 	.word	0x08001061
	 {
	 case ESTADO_1:
		 // Se realiza cuando estamos en el estado 1
		 if(Eje_a_evaluar->obtener_valor_eje() < LIMIT_SUP)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	4798      	blx	r3
 800103e:	eef0 7a40 	vmov.f32	s15, s0
 8001042:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800116c <uint8_obtener_estado_MEF_eje+0x168>
 8001046:	eef4 7ac7 	vcmpe.f32	s15, s14
 800104a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800104e:	d503      	bpl.n	8001058 <uint8_obtener_estado_MEF_eje+0x54>
			 *(Eje_a_evaluar->MEF_eje)=ESTADO_NADA_1;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2202      	movs	r2, #2
 8001056:	701a      	strb	r2, [r3, #0]

		 Eje_a_evaluar->estadoAcel=1;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2201      	movs	r2, #1
 800105c:	721a      	strb	r2, [r3, #8]
		 break;
 800105e:	e080      	b.n	8001162 <uint8_obtener_estado_MEF_eje+0x15e>
	 case ESTADO_NADA_1:
		 // Se realiza cuando estamos en un limbo entre saber si es 1 o 0
		 if(Eje_a_evaluar->obtener_valor_eje() > LIMIT_SUP)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	4798      	blx	r3
 8001066:	eef0 7a40 	vmov.f32	s15, s0
 800106a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800116c <uint8_obtener_estado_MEF_eje+0x168>
 800106e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001076:	dd03      	ble.n	8001080 <uint8_obtener_estado_MEF_eje+0x7c>
			*(Eje_a_evaluar->MEF_eje)=ESTADO_1;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2201      	movs	r2, #1
 800107e:	701a      	strb	r2, [r3, #0]

		 if(Eje_a_evaluar->obtener_valor_eje() < LIMIT_INF)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	4798      	blx	r3
 8001086:	eef0 7a40 	vmov.f32	s15, s0
 800108a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001170 <uint8_obtener_estado_MEF_eje+0x16c>
 800108e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001096:	d400      	bmi.n	800109a <uint8_obtener_estado_MEF_eje+0x96>
			*(Eje_a_evaluar->MEF_eje)=ESTADO_0;
	 		 break;
 8001098:	e063      	b.n	8001162 <uint8_obtener_estado_MEF_eje+0x15e>
			*(Eje_a_evaluar->MEF_eje)=ESTADO_0;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2200      	movs	r2, #0
 80010a0:	701a      	strb	r2, [r3, #0]
	 		 break;
 80010a2:	e05e      	b.n	8001162 <uint8_obtener_estado_MEF_eje+0x15e>
	 case ESTADO_0:
		 // Se realiza cuando estamos en el estado 0
		 if(Eje_a_evaluar->obtener_valor_eje() > LIMIT_INF)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	4798      	blx	r3
 80010aa:	eef0 7a40 	vmov.f32	s15, s0
 80010ae:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8001170 <uint8_obtener_estado_MEF_eje+0x16c>
 80010b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ba:	dd03      	ble.n	80010c4 <uint8_obtener_estado_MEF_eje+0xc0>
			*(Eje_a_evaluar->MEF_eje)=ESTADO_NADA_1;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2202      	movs	r2, #2
 80010c2:	701a      	strb	r2, [r3, #0]

		 if(Eje_a_evaluar->obtener_valor_eje() < (-LIMIT_INF))
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	4798      	blx	r3
 80010ca:	eef0 7a40 	vmov.f32	s15, s0
 80010ce:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001174 <uint8_obtener_estado_MEF_eje+0x170>
 80010d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010da:	d503      	bpl.n	80010e4 <uint8_obtener_estado_MEF_eje+0xe0>
			*(Eje_a_evaluar->MEF_eje)=ESTADO_NADA_M1;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	22fe      	movs	r2, #254	; 0xfe
 80010e2:	701a      	strb	r2, [r3, #0]

		 Eje_a_evaluar->estadoAcel=0;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2200      	movs	r2, #0
 80010e8:	721a      	strb	r2, [r3, #8]
	 		 break;
 80010ea:	e03a      	b.n	8001162 <uint8_obtener_estado_MEF_eje+0x15e>
	 case ESTADO_NADA_M1:
		 // Se realiza cuando estamos en un limbo entre saber si es 0 o -1
		 if(Eje_a_evaluar->obtener_valor_eje() > (-LIMIT_INF))
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	4798      	blx	r3
 80010f2:	eef0 7a40 	vmov.f32	s15, s0
 80010f6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001174 <uint8_obtener_estado_MEF_eje+0x170>
 80010fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001102:	dd03      	ble.n	800110c <uint8_obtener_estado_MEF_eje+0x108>
			*(Eje_a_evaluar->MEF_eje)=ESTADO_0;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2200      	movs	r2, #0
 800110a:	701a      	strb	r2, [r3, #0]

		 if(Eje_a_evaluar->obtener_valor_eje() < (-LIMIT_SUP))
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	4798      	blx	r3
 8001112:	eef0 7a40 	vmov.f32	s15, s0
 8001116:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001178 <uint8_obtener_estado_MEF_eje+0x174>
 800111a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800111e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001122:	d400      	bmi.n	8001126 <uint8_obtener_estado_MEF_eje+0x122>
			*(Eje_a_evaluar->MEF_eje)=ESTADO_M1;
	 		 break;
 8001124:	e01d      	b.n	8001162 <uint8_obtener_estado_MEF_eje+0x15e>
			*(Eje_a_evaluar->MEF_eje)=ESTADO_M1;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	22ff      	movs	r2, #255	; 0xff
 800112c:	701a      	strb	r2, [r3, #0]
	 		 break;
 800112e:	e018      	b.n	8001162 <uint8_obtener_estado_MEF_eje+0x15e>
	 case ESTADO_M1:
		 // Se realiza cuando estamos en el estado -1

		 if(Eje_a_evaluar->obtener_valor_eje() > (-LIMIT_SUP))
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	4798      	blx	r3
 8001136:	eef0 7a40 	vmov.f32	s15, s0
 800113a:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001178 <uint8_obtener_estado_MEF_eje+0x174>
 800113e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001146:	dd03      	ble.n	8001150 <uint8_obtener_estado_MEF_eje+0x14c>
		 { *(Eje_a_evaluar->MEF_eje)=ESTADO_NADA_M1;}
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	22fe      	movs	r2, #254	; 0xfe
 800114e:	701a      	strb	r2, [r3, #0]

		 Eje_a_evaluar->estadoAcel=-1;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	22ff      	movs	r2, #255	; 0xff
 8001154:	721a      	strb	r2, [r3, #8]

	 		 break;
 8001156:	e004      	b.n	8001162 <uint8_obtener_estado_MEF_eje+0x15e>
	 default:
		 MEF_estado_eje_INIT(Eje_a_evaluar);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ff44 	bl	8000fe8 <MEF_estado_eje_INIT>
		 break;
 8001160:	bf00      	nop


	 }
 }
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	3f4ccccd 	.word	0x3f4ccccd
 8001170:	3e4ccccd 	.word	0x3e4ccccd
 8001174:	be4ccccd 	.word	0xbe4ccccd
 8001178:	bf4ccccd 	.word	0xbf4ccccd

0800117c <uartInit>:
static void Error_Handler(void);						//Funcin para manejo de errores

//Implementacin de funciones

bool_t uartInit(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
	bool_t Estado_uart = false;
 8001182:	2300      	movs	r3, #0
 8001184:	71fb      	strb	r3, [r7, #7]
	 MX_USART3_UART_Init();
 8001186:	f000 f853 	bl	8001230 <MX_USART3_UART_Init>
	 MX_USB_OTG_FS_PCD_Init();
 800118a:	f000 f87b 	bl	8001284 <MX_USB_OTG_FS_PCD_Init>
	 if (HAL_UART_Init(&huart3) == HAL_OK)
 800118e:	4812      	ldr	r0, [pc, #72]	; (80011d8 <uartInit+0x5c>)
 8001190:	f002 ff32 	bl	8003ff8 <HAL_UART_Init>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d101      	bne.n	800119e <uartInit+0x22>
	 Estado_uart = true;
 800119a:	2301      	movs	r3, #1
 800119c:	71fb      	strb	r3, [r7, #7]
	 // Mensaje de inicializacin y parmetros de
	 uartSendString((const uint8_t *) "\n\rInicializacion de UART exitosa \n\r");
 800119e:	480f      	ldr	r0, [pc, #60]	; (80011dc <uartInit+0x60>)
 80011a0:	f000 f82c 	bl	80011fc <uartSendString>
	 uartSendString((const uint8_t *) "Parametros de UART \n\r ");
 80011a4:	480e      	ldr	r0, [pc, #56]	; (80011e0 <uartInit+0x64>)
 80011a6:	f000 f829 	bl	80011fc <uartSendString>
	 uartSendString((const uint8_t *) "- Baudios: 9600 \n\r ");
 80011aa:	480e      	ldr	r0, [pc, #56]	; (80011e4 <uartInit+0x68>)
 80011ac:	f000 f826 	bl	80011fc <uartSendString>
	 uartSendString((const uint8_t *) "- Palabra(incluyendo pariedad): 8 \n\r ");
 80011b0:	480d      	ldr	r0, [pc, #52]	; (80011e8 <uartInit+0x6c>)
 80011b2:	f000 f823 	bl	80011fc <uartSendString>
	 uartSendString((const uint8_t *) "- Stop bits: 1 \n\r ");
 80011b6:	480d      	ldr	r0, [pc, #52]	; (80011ec <uartInit+0x70>)
 80011b8:	f000 f820 	bl	80011fc <uartSendString>
	 uartSendString((const uint8_t *) "- Pariedad: Impar \n\r ");
 80011bc:	480c      	ldr	r0, [pc, #48]	; (80011f0 <uartInit+0x74>)
 80011be:	f000 f81d 	bl	80011fc <uartSendString>
	 uartSendString((const uint8_t *) "- Modo: Transmisor receptor \n\r ");
 80011c2:	480c      	ldr	r0, [pc, #48]	; (80011f4 <uartInit+0x78>)
 80011c4:	f000 f81a 	bl	80011fc <uartSendString>
	 uartSendString((const uint8_t *) "- Flow: Ninguno \n\r ");
 80011c8:	480b      	ldr	r0, [pc, #44]	; (80011f8 <uartInit+0x7c>)
 80011ca:	f000 f817 	bl	80011fc <uartSendString>


	 return Estado_uart;
 80011ce:	79fb      	ldrb	r3, [r7, #7]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	20000108 	.word	0x20000108
 80011dc:	08005dd4 	.word	0x08005dd4
 80011e0:	08005df8 	.word	0x08005df8
 80011e4:	08005e10 	.word	0x08005e10
 80011e8:	08005e24 	.word	0x08005e24
 80011ec:	08005e4c 	.word	0x08005e4c
 80011f0:	08005e60 	.word	0x08005e60
 80011f4:	08005e78 	.word	0x08005e78
 80011f8:	08005e98 	.word	0x08005e98

080011fc <uartSendString>:

void uartSendString(const uint8_t *  pstring)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
	 const uint8_t *puntero=pstring;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	60fb      	str	r3, [r7, #12]
	 while(*puntero)
 8001208:	e007      	b.n	800121a <uartSendString+0x1e>
	 {
		 HAL_UART_Transmit(&huart3,(const uint8_t *)puntero++,1,200);
 800120a:	68f9      	ldr	r1, [r7, #12]
 800120c:	1c4b      	adds	r3, r1, #1
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	23c8      	movs	r3, #200	; 0xc8
 8001212:	2201      	movs	r2, #1
 8001214:	4805      	ldr	r0, [pc, #20]	; (800122c <uartSendString+0x30>)
 8001216:	f002 ff3c 	bl	8004092 <HAL_UART_Transmit>
	 while(*puntero)
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d1f3      	bne.n	800120a <uartSendString+0xe>
	 }
}
 8001222:	bf00      	nop
 8001224:	bf00      	nop
 8001226:	3710      	adds	r7, #16
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000108 	.word	0x20000108

08001230 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART;
 8001234:	4b11      	ldr	r3, [pc, #68]	; (800127c <MX_USART3_UART_Init+0x4c>)
 8001236:	4a12      	ldr	r2, [pc, #72]	; (8001280 <MX_USART3_UART_Init+0x50>)
 8001238:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = BAUDIOS;
 800123a:	4b10      	ldr	r3, [pc, #64]	; (800127c <MX_USART3_UART_Init+0x4c>)
 800123c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001240:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = PALABRA;
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <MX_USART3_UART_Init+0x4c>)
 8001244:	2200      	movs	r2, #0
 8001246:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = STOP;
 8001248:	4b0c      	ldr	r3, [pc, #48]	; (800127c <MX_USART3_UART_Init+0x4c>)
 800124a:	2200      	movs	r2, #0
 800124c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = PARI;
 800124e:	4b0b      	ldr	r3, [pc, #44]	; (800127c <MX_USART3_UART_Init+0x4c>)
 8001250:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001254:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = MODO;
 8001256:	4b09      	ldr	r3, [pc, #36]	; (800127c <MX_USART3_UART_Init+0x4c>)
 8001258:	220c      	movs	r2, #12
 800125a:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = FLOW;
 800125c:	4b07      	ldr	r3, [pc, #28]	; (800127c <MX_USART3_UART_Init+0x4c>)
 800125e:	2200      	movs	r2, #0
 8001260:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = TIME;
 8001262:	4b06      	ldr	r3, [pc, #24]	; (800127c <MX_USART3_UART_Init+0x4c>)
 8001264:	2200      	movs	r2, #0
 8001266:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001268:	4804      	ldr	r0, [pc, #16]	; (800127c <MX_USART3_UART_Init+0x4c>)
 800126a:	f002 fec5 	bl	8003ff8 <HAL_UART_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 8001274:	f000 f834 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20000108 	.word	0x20000108
 8001280:	40004800 	.word	0x40004800

08001284 <MX_USB_OTG_FS_PCD_Init>:

static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001288:	4b14      	ldr	r3, [pc, #80]	; (80012dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800128a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800128e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001290:	4b12      	ldr	r3, [pc, #72]	; (80012dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001292:	2206      	movs	r2, #6
 8001294:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001296:	4b11      	ldr	r3, [pc, #68]	; (80012dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001298:	2202      	movs	r2, #2
 800129a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800129c:	4b0f      	ldr	r3, [pc, #60]	; (80012dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800129e:	2200      	movs	r2, #0
 80012a0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80012a2:	4b0e      	ldr	r3, [pc, #56]	; (80012dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012a4:	2202      	movs	r2, #2
 80012a6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80012a8:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80012ae:	4b0b      	ldr	r3, [pc, #44]	; (80012dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80012b4:	4b09      	ldr	r3, [pc, #36]	; (80012dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80012ba:	4b08      	ldr	r3, [pc, #32]	; (80012dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012bc:	2201      	movs	r2, #1
 80012be:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80012c0:	4b06      	ldr	r3, [pc, #24]	; (80012dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80012c6:	4805      	ldr	r0, [pc, #20]	; (80012dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012c8:	f001 fc3b 	bl	8002b42 <HAL_PCD_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80012d2:	f000 f805 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	2000014c 	.word	0x2000014c

080012e0 <Error_Handler>:

static void Error_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80012e4:	b672      	cpsid	i
}
 80012e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012e8:	e7fe      	b.n	80012e8 <Error_Handler+0x8>
	...

080012ec <delayInit>:

#include "Api_delay.h"
void delayInit( delay_t * delay, tick_t duration ){
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
	assert(delay!= NULL);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d105      	bne.n	8001308 <delayInit+0x1c>
 80012fc:	4b07      	ldr	r3, [pc, #28]	; (800131c <delayInit+0x30>)
 80012fe:	4a08      	ldr	r2, [pc, #32]	; (8001320 <delayInit+0x34>)
 8001300:	2104      	movs	r1, #4
 8001302:	4808      	ldr	r0, [pc, #32]	; (8001324 <delayInit+0x38>)
 8001304:	f003 fd36 	bl	8004d74 <__assert_func>
 delay->duration= duration;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	683a      	ldr	r2, [r7, #0]
 800130c:	605a      	str	r2, [r3, #4]
 delay->running=false;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2200      	movs	r2, #0
 8001312:	721a      	strb	r2, [r3, #8]
}
 8001314:	bf00      	nop
 8001316:	3708      	adds	r7, #8
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	08005eac 	.word	0x08005eac
 8001320:	08005f30 	.word	0x08005f30
 8001324:	08005ebc 	.word	0x08005ebc

08001328 <delayRead>:

bool_t delayRead( delay_t * delay ){
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	assert(delay!= NULL);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d105      	bne.n	8001342 <delayRead+0x1a>
 8001336:	4b16      	ldr	r3, [pc, #88]	; (8001390 <delayRead+0x68>)
 8001338:	4a16      	ldr	r2, [pc, #88]	; (8001394 <delayRead+0x6c>)
 800133a:	210a      	movs	r1, #10
 800133c:	4816      	ldr	r0, [pc, #88]	; (8001398 <delayRead+0x70>)
 800133e:	f003 fd19 	bl	8004d74 <__assert_func>
	if((delay->running)==false ){
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	7a1b      	ldrb	r3, [r3, #8]
 8001346:	f083 0301 	eor.w	r3, r3, #1
 800134a:	b2db      	uxtb	r3, r3
 800134c:	2b00      	cmp	r3, #0
 800134e:	d007      	beq.n	8001360 <delayRead+0x38>
		delay->startTime = HAL_GetTick();
 8001350:	f000 f99e 	bl	8001690 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	601a      	str	r2, [r3, #0]
		delay->running = true;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2201      	movs	r2, #1
 800135e:	721a      	strb	r2, [r3, #8]
	}

	if(delay->running){
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	7a1b      	ldrb	r3, [r3, #8]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d00c      	beq.n	8001382 <delayRead+0x5a>
		if((HAL_GetTick()-(delay->startTime))>=delay->duration){
 8001368:	f000 f992 	bl	8001690 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	1ad2      	subs	r2, r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	429a      	cmp	r2, r3
 800137a:	d302      	bcc.n	8001382 <delayRead+0x5a>
			delay->running = false;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	721a      	strb	r2, [r3, #8]
		}
	}
return delay->running;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	7a1b      	ldrb	r3, [r3, #8]

}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	08005eac 	.word	0x08005eac
 8001394:	08005f3c 	.word	0x08005f3c
 8001398:	08005ebc 	.word	0x08005ebc

0800139c <nueva_cuenta>:
void delayWrite( delay_t * delay, tick_t duration ){
	assert(delay!= NULL);
	delay->duration = duration;
}
void nueva_cuenta(delay_t * delay)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
	delay->startTime = HAL_GetTick();
 80013a4:	f000 f974 	bl	8001690 <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	601a      	str	r2, [r3, #0]
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <ctrl_leds_acel_INIT>:
static bool_t estado_led_2;

//Implentacin de funciones pblicas

bool_t ctrl_leds_acel_INIT(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
	assert(&Estado_actual!=NULL);
	INIT_GPIO_LEDS();
 80013bc:	f7ff fc2a 	bl	8000c14 <INIT_GPIO_LEDS>
	Estado_actual=BASE;
 80013c0:	4b05      	ldr	r3, [pc, #20]	; (80013d8 <ctrl_leds_acel_INIT+0x20>)
 80013c2:	2201      	movs	r2, #1
 80013c4:	701a      	strb	r2, [r3, #0]
	delayInit(&retraso_parpadeo,TIEMPO_PARP_ATRAS);
 80013c6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80013ca:	4804      	ldr	r0, [pc, #16]	; (80013dc <ctrl_leds_acel_INIT+0x24>)
 80013cc:	f7ff ff8e 	bl	80012ec <delayInit>
	return 1;
 80013d0:	2301      	movs	r3, #1
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20000658 	.word	0x20000658
 80013dc:	2000065c 	.word	0x2000065c

080013e0 <update_leds_acel>:

//Funcin para indentificar en que estado se debe encontrar la mquina
void update_leds_acel(int8_t valor_entrada_1, int8_t valor_entrada_2)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	460a      	mov	r2, r1
 80013ea:	71fb      	strb	r3, [r7, #7]
 80013ec:	4613      	mov	r3, r2
 80013ee:	71bb      	strb	r3, [r7, #6]
	switch(Estado_actual)
 80013f0:	4b3a      	ldr	r3, [pc, #232]	; (80014dc <update_leds_acel+0xfc>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b04      	cmp	r3, #4
 80013f6:	d860      	bhi.n	80014ba <update_leds_acel+0xda>
 80013f8:	a201      	add	r2, pc, #4	; (adr r2, 8001400 <update_leds_acel+0x20>)
 80013fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013fe:	bf00      	nop
 8001400:	08001415 	.word	0x08001415
 8001404:	08001429 	.word	0x08001429
 8001408:	08001473 	.word	0x08001473
 800140c:	08001493 	.word	0x08001493
 8001410:	080014a7 	.word	0x080014a7
	{
	case ADELANTE:
		if(valor_entrada_1<=PASO_BASE)
 8001414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001418:	2b00      	cmp	r3, #0
 800141a:	dc51      	bgt.n	80014c0 <update_leds_acel+0xe0>
		{
			Estado_actual=BASE;
 800141c:	4b2f      	ldr	r3, [pc, #188]	; (80014dc <update_leds_acel+0xfc>)
 800141e:	2201      	movs	r2, #1
 8001420:	701a      	strb	r2, [r3, #0]
			funcion_base();
 8001422:	f000 f869 	bl	80014f8 <funcion_base>
		}
		break;
 8001426:	e04b      	b.n	80014c0 <update_leds_acel+0xe0>
	case BASE:
		if(valor_entrada_1>=PASO_ADELANTE)
 8001428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142c:	2b00      	cmp	r3, #0
 800142e:	dd04      	ble.n	800143a <update_leds_acel+0x5a>
		{
			Estado_actual=ADELANTE;
 8001430:	4b2a      	ldr	r3, [pc, #168]	; (80014dc <update_leds_acel+0xfc>)
 8001432:	2200      	movs	r2, #0
 8001434:	701a      	strb	r2, [r3, #0]
			funcion_adelante();
 8001436:	f000 f853 	bl	80014e0 <funcion_adelante>
		}
		if(valor_entrada_1<=PASO_ATRAS)
 800143a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143e:	2b00      	cmp	r3, #0
 8001440:	da04      	bge.n	800144c <update_leds_acel+0x6c>
		{
			Estado_actual=ATRAS;
 8001442:	4b26      	ldr	r3, [pc, #152]	; (80014dc <update_leds_acel+0xfc>)
 8001444:	2202      	movs	r2, #2
 8001446:	701a      	strb	r2, [r3, #0]
			funcion_atras();
 8001448:	f000 f868 	bl	800151c <funcion_atras>
		}
		if(valor_entrada_2<=PASO_IZQUIERDA)
 800144c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001450:	2b00      	cmp	r3, #0
 8001452:	da04      	bge.n	800145e <update_leds_acel+0x7e>
		{
			Estado_actual=IZQUIERDA;
 8001454:	4b21      	ldr	r3, [pc, #132]	; (80014dc <update_leds_acel+0xfc>)
 8001456:	2203      	movs	r2, #3
 8001458:	701a      	strb	r2, [r3, #0]
			funcion_izquierda();
 800145a:	f000 f875 	bl	8001548 <funcion_izquierda>
		}
		if(valor_entrada_2>=PASO_DERECHA)
 800145e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001462:	2b00      	cmp	r3, #0
 8001464:	dd2e      	ble.n	80014c4 <update_leds_acel+0xe4>
		{
			Estado_actual=DERECHA;
 8001466:	4b1d      	ldr	r3, [pc, #116]	; (80014dc <update_leds_acel+0xfc>)
 8001468:	2204      	movs	r2, #4
 800146a:	701a      	strb	r2, [r3, #0]
			funcion_derecha();
 800146c:	f000 f878 	bl	8001560 <funcion_derecha>
		}
		break;
 8001470:	e028      	b.n	80014c4 <update_leds_acel+0xe4>
	case ATRAS:
		if(valor_entrada_1>=PASO_BASE)
 8001472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001476:	2b00      	cmp	r3, #0
 8001478:	db04      	blt.n	8001484 <update_leds_acel+0xa4>
		{
			Estado_actual=BASE;
 800147a:	4b18      	ldr	r3, [pc, #96]	; (80014dc <update_leds_acel+0xfc>)
 800147c:	2201      	movs	r2, #1
 800147e:	701a      	strb	r2, [r3, #0]
			funcion_base();
 8001480:	f000 f83a 	bl	80014f8 <funcion_base>
		}
		if(valor_entrada_1<=PASO_ATRAS)
 8001484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001488:	2b00      	cmp	r3, #0
 800148a:	da1d      	bge.n	80014c8 <update_leds_acel+0xe8>
		funcion_parpadeo_led_2();
 800148c:	f000 f874 	bl	8001578 <funcion_parpadeo_led_2>

		break;
 8001490:	e01a      	b.n	80014c8 <update_leds_acel+0xe8>
	case IZQUIERDA:
		if(valor_entrada_2>=PASO_BASE)
 8001492:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001496:	2b00      	cmp	r3, #0
 8001498:	db18      	blt.n	80014cc <update_leds_acel+0xec>
		{
			Estado_actual=BASE;
 800149a:	4b10      	ldr	r3, [pc, #64]	; (80014dc <update_leds_acel+0xfc>)
 800149c:	2201      	movs	r2, #1
 800149e:	701a      	strb	r2, [r3, #0]
			funcion_base();
 80014a0:	f000 f82a 	bl	80014f8 <funcion_base>
		}
		break;
 80014a4:	e012      	b.n	80014cc <update_leds_acel+0xec>
	case DERECHA:
		if(valor_entrada_2<=PASO_BASE)
 80014a6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	dc10      	bgt.n	80014d0 <update_leds_acel+0xf0>
		{
			Estado_actual=BASE;
 80014ae:	4b0b      	ldr	r3, [pc, #44]	; (80014dc <update_leds_acel+0xfc>)
 80014b0:	2201      	movs	r2, #1
 80014b2:	701a      	strb	r2, [r3, #0]
			funcion_base();
 80014b4:	f000 f820 	bl	80014f8 <funcion_base>
		}
		break;
 80014b8:	e00a      	b.n	80014d0 <update_leds_acel+0xf0>

	default:
		ctrl_leds_acel_INIT();
 80014ba:	f7ff ff7d 	bl	80013b8 <ctrl_leds_acel_INIT>
		break;
 80014be:	e008      	b.n	80014d2 <update_leds_acel+0xf2>
		break;
 80014c0:	bf00      	nop
 80014c2:	e006      	b.n	80014d2 <update_leds_acel+0xf2>
		break;
 80014c4:	bf00      	nop
 80014c6:	e004      	b.n	80014d2 <update_leds_acel+0xf2>
		break;
 80014c8:	bf00      	nop
 80014ca:	e002      	b.n	80014d2 <update_leds_acel+0xf2>
		break;
 80014cc:	bf00      	nop
 80014ce:	e000      	b.n	80014d2 <update_leds_acel+0xf2>
		break;
 80014d0:	bf00      	nop

	}
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000658 	.word	0x20000658

080014e0 <funcion_adelante>:

//Implementacin de funciones privadas

static void funcion_adelante(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
	Modificar_LED_2(1);
 80014e4:	2001      	movs	r0, #1
 80014e6:	f7ff fc55 	bl	8000d94 <Modificar_LED_2>
	uartSendString((const uint8_t *)"\rAdelante\n\r");
 80014ea:	4802      	ldr	r0, [pc, #8]	; (80014f4 <funcion_adelante+0x14>)
 80014ec:	f7ff fe86 	bl	80011fc <uartSendString>
}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	08005edc 	.word	0x08005edc

080014f8 <funcion_base>:
static void funcion_base(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
	Modificar_LED_1(0);
 80014fc:	2000      	movs	r0, #0
 80014fe:	f7ff fc37 	bl	8000d70 <Modificar_LED_1>
	Modificar_LED_2(0);
 8001502:	2000      	movs	r0, #0
 8001504:	f7ff fc46 	bl	8000d94 <Modificar_LED_2>
	Modificar_LED_3(0);
 8001508:	2000      	movs	r0, #0
 800150a:	f7ff fc55 	bl	8000db8 <Modificar_LED_3>
	uartSendString((const uint8_t *)"\rBase\n\r");
 800150e:	4802      	ldr	r0, [pc, #8]	; (8001518 <funcion_base+0x20>)
 8001510:	f7ff fe74 	bl	80011fc <uartSendString>
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}
 8001518:	08005ee8 	.word	0x08005ee8

0800151c <funcion_atras>:
static void funcion_atras(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
	Modificar_LED_2(1);
 8001520:	2001      	movs	r0, #1
 8001522:	f7ff fc37 	bl	8000d94 <Modificar_LED_2>
	estado_led_2=1;
 8001526:	4b05      	ldr	r3, [pc, #20]	; (800153c <funcion_atras+0x20>)
 8001528:	2201      	movs	r2, #1
 800152a:	701a      	strb	r2, [r3, #0]
	nueva_cuenta(&retraso_parpadeo);
 800152c:	4804      	ldr	r0, [pc, #16]	; (8001540 <funcion_atras+0x24>)
 800152e:	f7ff ff35 	bl	800139c <nueva_cuenta>
	uartSendString((const uint8_t *)"\rAtras\n\r");
 8001532:	4804      	ldr	r0, [pc, #16]	; (8001544 <funcion_atras+0x28>)
 8001534:	f7ff fe62 	bl	80011fc <uartSendString>
}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20000668 	.word	0x20000668
 8001540:	2000065c 	.word	0x2000065c
 8001544:	08005ef0 	.word	0x08005ef0

08001548 <funcion_izquierda>:
static void funcion_izquierda(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
	Modificar_LED_3(1);
 800154c:	2001      	movs	r0, #1
 800154e:	f7ff fc33 	bl	8000db8 <Modificar_LED_3>
	uartSendString((const uint8_t *)"\rIzquierda\n\r");
 8001552:	4802      	ldr	r0, [pc, #8]	; (800155c <funcion_izquierda+0x14>)
 8001554:	f7ff fe52 	bl	80011fc <uartSendString>
}
 8001558:	bf00      	nop
 800155a:	bd80      	pop	{r7, pc}
 800155c:	08005efc 	.word	0x08005efc

08001560 <funcion_derecha>:
static void funcion_derecha(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
	Modificar_LED_1(1);
 8001564:	2001      	movs	r0, #1
 8001566:	f7ff fc03 	bl	8000d70 <Modificar_LED_1>
	uartSendString((const uint8_t *)"\rDerecha\n\r");
 800156a:	4802      	ldr	r0, [pc, #8]	; (8001574 <funcion_derecha+0x14>)
 800156c:	f7ff fe46 	bl	80011fc <uartSendString>
}
 8001570:	bf00      	nop
 8001572:	bd80      	pop	{r7, pc}
 8001574:	08005f0c 	.word	0x08005f0c

08001578 <funcion_parpadeo_led_2>:
static void funcion_parpadeo_led_2(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
	if(!delayRead(&retraso_parpadeo))
 800157c:	480f      	ldr	r0, [pc, #60]	; (80015bc <funcion_parpadeo_led_2+0x44>)
 800157e:	f7ff fed3 	bl	8001328 <delayRead>
 8001582:	4603      	mov	r3, r0
 8001584:	f083 0301 	eor.w	r3, r3, #1
 8001588:	b2db      	uxtb	r3, r3
 800158a:	2b00      	cmp	r3, #0
 800158c:	d013      	beq.n	80015b6 <funcion_parpadeo_led_2+0x3e>
	{
		estado_led_2=!estado_led_2;
 800158e:	4b0c      	ldr	r3, [pc, #48]	; (80015c0 <funcion_parpadeo_led_2+0x48>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	2b00      	cmp	r3, #0
 8001594:	bf14      	ite	ne
 8001596:	2301      	movne	r3, #1
 8001598:	2300      	moveq	r3, #0
 800159a:	b2db      	uxtb	r3, r3
 800159c:	f083 0301 	eor.w	r3, r3, #1
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	4b05      	ldr	r3, [pc, #20]	; (80015c0 <funcion_parpadeo_led_2+0x48>)
 80015aa:	701a      	strb	r2, [r3, #0]
		Modificar_LED_2(estado_led_2);
 80015ac:	4b04      	ldr	r3, [pc, #16]	; (80015c0 <funcion_parpadeo_led_2+0x48>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff fbef 	bl	8000d94 <Modificar_LED_2>
	}


}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	2000065c 	.word	0x2000065c
 80015c0:	20000668 	.word	0x20000668

080015c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015c8:	4b0e      	ldr	r3, [pc, #56]	; (8001604 <HAL_Init+0x40>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a0d      	ldr	r2, [pc, #52]	; (8001604 <HAL_Init+0x40>)
 80015ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015d4:	4b0b      	ldr	r3, [pc, #44]	; (8001604 <HAL_Init+0x40>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a0a      	ldr	r2, [pc, #40]	; (8001604 <HAL_Init+0x40>)
 80015da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015e0:	4b08      	ldr	r3, [pc, #32]	; (8001604 <HAL_Init+0x40>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a07      	ldr	r2, [pc, #28]	; (8001604 <HAL_Init+0x40>)
 80015e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015ec:	2003      	movs	r0, #3
 80015ee:	f000 f931 	bl	8001854 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015f2:	2000      	movs	r0, #0
 80015f4:	f000 f808 	bl	8001608 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015f8:	f7ff f880 	bl	80006fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40023c00 	.word	0x40023c00

08001608 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001610:	4b12      	ldr	r3, [pc, #72]	; (800165c <HAL_InitTick+0x54>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b12      	ldr	r3, [pc, #72]	; (8001660 <HAL_InitTick+0x58>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	4619      	mov	r1, r3
 800161a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800161e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001622:	fbb2 f3f3 	udiv	r3, r2, r3
 8001626:	4618      	mov	r0, r3
 8001628:	f000 f93b 	bl	80018a2 <HAL_SYSTICK_Config>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e00e      	b.n	8001654 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2b0f      	cmp	r3, #15
 800163a:	d80a      	bhi.n	8001652 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800163c:	2200      	movs	r2, #0
 800163e:	6879      	ldr	r1, [r7, #4]
 8001640:	f04f 30ff 	mov.w	r0, #4294967295
 8001644:	f000 f911 	bl	800186a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001648:	4a06      	ldr	r2, [pc, #24]	; (8001664 <HAL_InitTick+0x5c>)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800164e:	2300      	movs	r3, #0
 8001650:	e000      	b.n	8001654 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
}
 8001654:	4618      	mov	r0, r3
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000000 	.word	0x20000000
 8001660:	20000020 	.word	0x20000020
 8001664:	2000001c 	.word	0x2000001c

08001668 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800166c:	4b06      	ldr	r3, [pc, #24]	; (8001688 <HAL_IncTick+0x20>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	4b06      	ldr	r3, [pc, #24]	; (800168c <HAL_IncTick+0x24>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4413      	add	r3, r2
 8001678:	4a04      	ldr	r2, [pc, #16]	; (800168c <HAL_IncTick+0x24>)
 800167a:	6013      	str	r3, [r2, #0]
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	20000020 	.word	0x20000020
 800168c:	2000066c 	.word	0x2000066c

08001690 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  return uwTick;
 8001694:	4b03      	ldr	r3, [pc, #12]	; (80016a4 <HAL_GetTick+0x14>)
 8001696:	681b      	ldr	r3, [r3, #0]
}
 8001698:	4618      	mov	r0, r3
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	2000066c 	.word	0x2000066c

080016a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016b0:	f7ff ffee 	bl	8001690 <HAL_GetTick>
 80016b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016c0:	d005      	beq.n	80016ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016c2:	4b0a      	ldr	r3, [pc, #40]	; (80016ec <HAL_Delay+0x44>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	461a      	mov	r2, r3
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4413      	add	r3, r2
 80016cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016ce:	bf00      	nop
 80016d0:	f7ff ffde 	bl	8001690 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d8f7      	bhi.n	80016d0 <HAL_Delay+0x28>
  {
  }
}
 80016e0:	bf00      	nop
 80016e2:	bf00      	nop
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000020 	.word	0x20000020

080016f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f003 0307 	and.w	r3, r3, #7
 80016fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001700:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <__NVIC_SetPriorityGrouping+0x44>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001706:	68ba      	ldr	r2, [r7, #8]
 8001708:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800170c:	4013      	ands	r3, r2
 800170e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001718:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800171c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001722:	4a04      	ldr	r2, [pc, #16]	; (8001734 <__NVIC_SetPriorityGrouping+0x44>)
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	60d3      	str	r3, [r2, #12]
}
 8001728:	bf00      	nop
 800172a:	3714      	adds	r7, #20
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800173c:	4b04      	ldr	r3, [pc, #16]	; (8001750 <__NVIC_GetPriorityGrouping+0x18>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	0a1b      	lsrs	r3, r3, #8
 8001742:	f003 0307 	and.w	r3, r3, #7
}
 8001746:	4618      	mov	r0, r3
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	6039      	str	r1, [r7, #0]
 800175e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001764:	2b00      	cmp	r3, #0
 8001766:	db0a      	blt.n	800177e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	b2da      	uxtb	r2, r3
 800176c:	490c      	ldr	r1, [pc, #48]	; (80017a0 <__NVIC_SetPriority+0x4c>)
 800176e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001772:	0112      	lsls	r2, r2, #4
 8001774:	b2d2      	uxtb	r2, r2
 8001776:	440b      	add	r3, r1
 8001778:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800177c:	e00a      	b.n	8001794 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	b2da      	uxtb	r2, r3
 8001782:	4908      	ldr	r1, [pc, #32]	; (80017a4 <__NVIC_SetPriority+0x50>)
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	f003 030f 	and.w	r3, r3, #15
 800178a:	3b04      	subs	r3, #4
 800178c:	0112      	lsls	r2, r2, #4
 800178e:	b2d2      	uxtb	r2, r2
 8001790:	440b      	add	r3, r1
 8001792:	761a      	strb	r2, [r3, #24]
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr
 80017a0:	e000e100 	.word	0xe000e100
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b089      	sub	sp, #36	; 0x24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	f1c3 0307 	rsb	r3, r3, #7
 80017c2:	2b04      	cmp	r3, #4
 80017c4:	bf28      	it	cs
 80017c6:	2304      	movcs	r3, #4
 80017c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	3304      	adds	r3, #4
 80017ce:	2b06      	cmp	r3, #6
 80017d0:	d902      	bls.n	80017d8 <NVIC_EncodePriority+0x30>
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	3b03      	subs	r3, #3
 80017d6:	e000      	b.n	80017da <NVIC_EncodePriority+0x32>
 80017d8:	2300      	movs	r3, #0
 80017da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017dc:	f04f 32ff 	mov.w	r2, #4294967295
 80017e0:	69bb      	ldr	r3, [r7, #24]
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	43da      	mvns	r2, r3
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	401a      	ands	r2, r3
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017f0:	f04f 31ff 	mov.w	r1, #4294967295
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	fa01 f303 	lsl.w	r3, r1, r3
 80017fa:	43d9      	mvns	r1, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001800:	4313      	orrs	r3, r2
         );
}
 8001802:	4618      	mov	r0, r3
 8001804:	3724      	adds	r7, #36	; 0x24
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
	...

08001810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	3b01      	subs	r3, #1
 800181c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001820:	d301      	bcc.n	8001826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001822:	2301      	movs	r3, #1
 8001824:	e00f      	b.n	8001846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001826:	4a0a      	ldr	r2, [pc, #40]	; (8001850 <SysTick_Config+0x40>)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3b01      	subs	r3, #1
 800182c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800182e:	210f      	movs	r1, #15
 8001830:	f04f 30ff 	mov.w	r0, #4294967295
 8001834:	f7ff ff8e 	bl	8001754 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001838:	4b05      	ldr	r3, [pc, #20]	; (8001850 <SysTick_Config+0x40>)
 800183a:	2200      	movs	r2, #0
 800183c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800183e:	4b04      	ldr	r3, [pc, #16]	; (8001850 <SysTick_Config+0x40>)
 8001840:	2207      	movs	r2, #7
 8001842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	e000e010 	.word	0xe000e010

08001854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f7ff ff47 	bl	80016f0 <__NVIC_SetPriorityGrouping>
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800186a:	b580      	push	{r7, lr}
 800186c:	b086      	sub	sp, #24
 800186e:	af00      	add	r7, sp, #0
 8001870:	4603      	mov	r3, r0
 8001872:	60b9      	str	r1, [r7, #8]
 8001874:	607a      	str	r2, [r7, #4]
 8001876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800187c:	f7ff ff5c 	bl	8001738 <__NVIC_GetPriorityGrouping>
 8001880:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	68b9      	ldr	r1, [r7, #8]
 8001886:	6978      	ldr	r0, [r7, #20]
 8001888:	f7ff ff8e 	bl	80017a8 <NVIC_EncodePriority>
 800188c:	4602      	mov	r2, r0
 800188e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001892:	4611      	mov	r1, r2
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ff5d 	bl	8001754 <__NVIC_SetPriority>
}
 800189a:	bf00      	nop
 800189c:	3718      	adds	r7, #24
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b082      	sub	sp, #8
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f7ff ffb0 	bl	8001810 <SysTick_Config>
 80018b0:	4603      	mov	r3, r0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
	...

080018bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018bc:	b480      	push	{r7}
 80018be:	b089      	sub	sp, #36	; 0x24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018c6:	2300      	movs	r3, #0
 80018c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018ca:	2300      	movs	r3, #0
 80018cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018d2:	2300      	movs	r3, #0
 80018d4:	61fb      	str	r3, [r7, #28]
 80018d6:	e165      	b.n	8001ba4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018d8:	2201      	movs	r2, #1
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	697a      	ldr	r2, [r7, #20]
 80018e8:	4013      	ands	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018ec:	693a      	ldr	r2, [r7, #16]
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	f040 8154 	bne.w	8001b9e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f003 0303 	and.w	r3, r3, #3
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d005      	beq.n	800190e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800190a:	2b02      	cmp	r3, #2
 800190c:	d130      	bne.n	8001970 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	2203      	movs	r2, #3
 800191a:	fa02 f303 	lsl.w	r3, r2, r3
 800191e:	43db      	mvns	r3, r3
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	4013      	ands	r3, r2
 8001924:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	68da      	ldr	r2, [r3, #12]
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	fa02 f303 	lsl.w	r3, r2, r3
 8001932:	69ba      	ldr	r2, [r7, #24]
 8001934:	4313      	orrs	r3, r2
 8001936:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001944:	2201      	movs	r2, #1
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	43db      	mvns	r3, r3
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	4013      	ands	r3, r2
 8001952:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	091b      	lsrs	r3, r3, #4
 800195a:	f003 0201 	and.w	r2, r3, #1
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	4313      	orrs	r3, r2
 8001968:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	69ba      	ldr	r2, [r7, #24]
 800196e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f003 0303 	and.w	r3, r3, #3
 8001978:	2b03      	cmp	r3, #3
 800197a:	d017      	beq.n	80019ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	2203      	movs	r2, #3
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	43db      	mvns	r3, r3
 800198e:	69ba      	ldr	r2, [r7, #24]
 8001990:	4013      	ands	r3, r2
 8001992:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	689a      	ldr	r2, [r3, #8]
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f003 0303 	and.w	r3, r3, #3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d123      	bne.n	8001a00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	08da      	lsrs	r2, r3, #3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	3208      	adds	r2, #8
 80019c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	f003 0307 	and.w	r3, r3, #7
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	220f      	movs	r2, #15
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	43db      	mvns	r3, r3
 80019d6:	69ba      	ldr	r2, [r7, #24]
 80019d8:	4013      	ands	r3, r2
 80019da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	691a      	ldr	r2, [r3, #16]
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f003 0307 	and.w	r3, r3, #7
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	08da      	lsrs	r2, r3, #3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	3208      	adds	r2, #8
 80019fa:	69b9      	ldr	r1, [r7, #24]
 80019fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	2203      	movs	r2, #3
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	43db      	mvns	r3, r3
 8001a12:	69ba      	ldr	r2, [r7, #24]
 8001a14:	4013      	ands	r3, r2
 8001a16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f003 0203 	and.w	r2, r3, #3
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	fa02 f303 	lsl.w	r3, r2, r3
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f000 80ae 	beq.w	8001b9e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	4b5d      	ldr	r3, [pc, #372]	; (8001bbc <HAL_GPIO_Init+0x300>)
 8001a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4a:	4a5c      	ldr	r2, [pc, #368]	; (8001bbc <HAL_GPIO_Init+0x300>)
 8001a4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a50:	6453      	str	r3, [r2, #68]	; 0x44
 8001a52:	4b5a      	ldr	r3, [pc, #360]	; (8001bbc <HAL_GPIO_Init+0x300>)
 8001a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a5e:	4a58      	ldr	r2, [pc, #352]	; (8001bc0 <HAL_GPIO_Init+0x304>)
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	089b      	lsrs	r3, r3, #2
 8001a64:	3302      	adds	r3, #2
 8001a66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	f003 0303 	and.w	r3, r3, #3
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	220f      	movs	r2, #15
 8001a76:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a4f      	ldr	r2, [pc, #316]	; (8001bc4 <HAL_GPIO_Init+0x308>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d025      	beq.n	8001ad6 <HAL_GPIO_Init+0x21a>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4a4e      	ldr	r2, [pc, #312]	; (8001bc8 <HAL_GPIO_Init+0x30c>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d01f      	beq.n	8001ad2 <HAL_GPIO_Init+0x216>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a4d      	ldr	r2, [pc, #308]	; (8001bcc <HAL_GPIO_Init+0x310>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d019      	beq.n	8001ace <HAL_GPIO_Init+0x212>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a4c      	ldr	r2, [pc, #304]	; (8001bd0 <HAL_GPIO_Init+0x314>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d013      	beq.n	8001aca <HAL_GPIO_Init+0x20e>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a4b      	ldr	r2, [pc, #300]	; (8001bd4 <HAL_GPIO_Init+0x318>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d00d      	beq.n	8001ac6 <HAL_GPIO_Init+0x20a>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a4a      	ldr	r2, [pc, #296]	; (8001bd8 <HAL_GPIO_Init+0x31c>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d007      	beq.n	8001ac2 <HAL_GPIO_Init+0x206>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4a49      	ldr	r2, [pc, #292]	; (8001bdc <HAL_GPIO_Init+0x320>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d101      	bne.n	8001abe <HAL_GPIO_Init+0x202>
 8001aba:	2306      	movs	r3, #6
 8001abc:	e00c      	b.n	8001ad8 <HAL_GPIO_Init+0x21c>
 8001abe:	2307      	movs	r3, #7
 8001ac0:	e00a      	b.n	8001ad8 <HAL_GPIO_Init+0x21c>
 8001ac2:	2305      	movs	r3, #5
 8001ac4:	e008      	b.n	8001ad8 <HAL_GPIO_Init+0x21c>
 8001ac6:	2304      	movs	r3, #4
 8001ac8:	e006      	b.n	8001ad8 <HAL_GPIO_Init+0x21c>
 8001aca:	2303      	movs	r3, #3
 8001acc:	e004      	b.n	8001ad8 <HAL_GPIO_Init+0x21c>
 8001ace:	2302      	movs	r3, #2
 8001ad0:	e002      	b.n	8001ad8 <HAL_GPIO_Init+0x21c>
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e000      	b.n	8001ad8 <HAL_GPIO_Init+0x21c>
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	69fa      	ldr	r2, [r7, #28]
 8001ada:	f002 0203 	and.w	r2, r2, #3
 8001ade:	0092      	lsls	r2, r2, #2
 8001ae0:	4093      	lsls	r3, r2
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ae8:	4935      	ldr	r1, [pc, #212]	; (8001bc0 <HAL_GPIO_Init+0x304>)
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	089b      	lsrs	r3, r3, #2
 8001aee:	3302      	adds	r3, #2
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001af6:	4b3a      	ldr	r3, [pc, #232]	; (8001be0 <HAL_GPIO_Init+0x324>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	43db      	mvns	r3, r3
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4013      	ands	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b1a:	4a31      	ldr	r2, [pc, #196]	; (8001be0 <HAL_GPIO_Init+0x324>)
 8001b1c:	69bb      	ldr	r3, [r7, #24]
 8001b1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b20:	4b2f      	ldr	r3, [pc, #188]	; (8001be0 <HAL_GPIO_Init+0x324>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	69ba      	ldr	r2, [r7, #24]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b44:	4a26      	ldr	r2, [pc, #152]	; (8001be0 <HAL_GPIO_Init+0x324>)
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b4a:	4b25      	ldr	r3, [pc, #148]	; (8001be0 <HAL_GPIO_Init+0x324>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	43db      	mvns	r3, r3
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	4013      	ands	r3, r2
 8001b58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001b66:	69ba      	ldr	r2, [r7, #24]
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b6e:	4a1c      	ldr	r2, [pc, #112]	; (8001be0 <HAL_GPIO_Init+0x324>)
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b74:	4b1a      	ldr	r3, [pc, #104]	; (8001be0 <HAL_GPIO_Init+0x324>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	69ba      	ldr	r2, [r7, #24]
 8001b80:	4013      	ands	r3, r2
 8001b82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d003      	beq.n	8001b98 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b98:	4a11      	ldr	r2, [pc, #68]	; (8001be0 <HAL_GPIO_Init+0x324>)
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	61fb      	str	r3, [r7, #28]
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	2b0f      	cmp	r3, #15
 8001ba8:	f67f ae96 	bls.w	80018d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001bac:	bf00      	nop
 8001bae:	bf00      	nop
 8001bb0:	3724      	adds	r7, #36	; 0x24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40013800 	.word	0x40013800
 8001bc4:	40020000 	.word	0x40020000
 8001bc8:	40020400 	.word	0x40020400
 8001bcc:	40020800 	.word	0x40020800
 8001bd0:	40020c00 	.word	0x40020c00
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40021400 	.word	0x40021400
 8001bdc:	40021800 	.word	0x40021800
 8001be0:	40013c00 	.word	0x40013c00

08001be4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	460b      	mov	r3, r1
 8001bee:	807b      	strh	r3, [r7, #2]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bf4:	787b      	ldrb	r3, [r7, #1]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d003      	beq.n	8001c02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bfa:	887a      	ldrh	r2, [r7, #2]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c00:	e003      	b.n	8001c0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c02:	887b      	ldrh	r3, [r7, #2]
 8001c04:	041a      	lsls	r2, r3, #16
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	619a      	str	r2, [r3, #24]
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
	...

08001c18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d101      	bne.n	8001c2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e12b      	b.n	8001e82 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d106      	bne.n	8001c44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f7fe fd84 	bl	800074c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2224      	movs	r2, #36	; 0x24
 8001c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f022 0201 	bic.w	r2, r2, #1
 8001c5a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c6a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c7a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c7c:	f001 f99c 	bl	8002fb8 <HAL_RCC_GetPCLK1Freq>
 8001c80:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	4a81      	ldr	r2, [pc, #516]	; (8001e8c <HAL_I2C_Init+0x274>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d807      	bhi.n	8001c9c <HAL_I2C_Init+0x84>
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	4a80      	ldr	r2, [pc, #512]	; (8001e90 <HAL_I2C_Init+0x278>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	bf94      	ite	ls
 8001c94:	2301      	movls	r3, #1
 8001c96:	2300      	movhi	r3, #0
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	e006      	b.n	8001caa <HAL_I2C_Init+0x92>
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	4a7d      	ldr	r2, [pc, #500]	; (8001e94 <HAL_I2C_Init+0x27c>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	bf94      	ite	ls
 8001ca4:	2301      	movls	r3, #1
 8001ca6:	2300      	movhi	r3, #0
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e0e7      	b.n	8001e82 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	4a78      	ldr	r2, [pc, #480]	; (8001e98 <HAL_I2C_Init+0x280>)
 8001cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cba:	0c9b      	lsrs	r3, r3, #18
 8001cbc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	68ba      	ldr	r2, [r7, #8]
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	6a1b      	ldr	r3, [r3, #32]
 8001cd8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	4a6a      	ldr	r2, [pc, #424]	; (8001e8c <HAL_I2C_Init+0x274>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d802      	bhi.n	8001cec <HAL_I2C_Init+0xd4>
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	e009      	b.n	8001d00 <HAL_I2C_Init+0xe8>
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001cf2:	fb02 f303 	mul.w	r3, r2, r3
 8001cf6:	4a69      	ldr	r2, [pc, #420]	; (8001e9c <HAL_I2C_Init+0x284>)
 8001cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cfc:	099b      	lsrs	r3, r3, #6
 8001cfe:	3301      	adds	r3, #1
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	6812      	ldr	r2, [r2, #0]
 8001d04:	430b      	orrs	r3, r1
 8001d06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001d12:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	495c      	ldr	r1, [pc, #368]	; (8001e8c <HAL_I2C_Init+0x274>)
 8001d1c:	428b      	cmp	r3, r1
 8001d1e:	d819      	bhi.n	8001d54 <HAL_I2C_Init+0x13c>
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	1e59      	subs	r1, r3, #1
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d2e:	1c59      	adds	r1, r3, #1
 8001d30:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001d34:	400b      	ands	r3, r1
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d00a      	beq.n	8001d50 <HAL_I2C_Init+0x138>
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	1e59      	subs	r1, r3, #1
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d48:	3301      	adds	r3, #1
 8001d4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d4e:	e051      	b.n	8001df4 <HAL_I2C_Init+0x1dc>
 8001d50:	2304      	movs	r3, #4
 8001d52:	e04f      	b.n	8001df4 <HAL_I2C_Init+0x1dc>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d111      	bne.n	8001d80 <HAL_I2C_Init+0x168>
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	1e58      	subs	r0, r3, #1
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6859      	ldr	r1, [r3, #4]
 8001d64:	460b      	mov	r3, r1
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	440b      	add	r3, r1
 8001d6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d6e:	3301      	adds	r3, #1
 8001d70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	bf0c      	ite	eq
 8001d78:	2301      	moveq	r3, #1
 8001d7a:	2300      	movne	r3, #0
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	e012      	b.n	8001da6 <HAL_I2C_Init+0x18e>
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	1e58      	subs	r0, r3, #1
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6859      	ldr	r1, [r3, #4]
 8001d88:	460b      	mov	r3, r1
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	440b      	add	r3, r1
 8001d8e:	0099      	lsls	r1, r3, #2
 8001d90:	440b      	add	r3, r1
 8001d92:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d96:	3301      	adds	r3, #1
 8001d98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	bf0c      	ite	eq
 8001da0:	2301      	moveq	r3, #1
 8001da2:	2300      	movne	r3, #0
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <HAL_I2C_Init+0x196>
 8001daa:	2301      	movs	r3, #1
 8001dac:	e022      	b.n	8001df4 <HAL_I2C_Init+0x1dc>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d10e      	bne.n	8001dd4 <HAL_I2C_Init+0x1bc>
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	1e58      	subs	r0, r3, #1
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6859      	ldr	r1, [r3, #4]
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	440b      	add	r3, r1
 8001dc4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dc8:	3301      	adds	r3, #1
 8001dca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dd2:	e00f      	b.n	8001df4 <HAL_I2C_Init+0x1dc>
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	1e58      	subs	r0, r3, #1
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6859      	ldr	r1, [r3, #4]
 8001ddc:	460b      	mov	r3, r1
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	440b      	add	r3, r1
 8001de2:	0099      	lsls	r1, r3, #2
 8001de4:	440b      	add	r3, r1
 8001de6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dea:	3301      	adds	r3, #1
 8001dec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001df0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001df4:	6879      	ldr	r1, [r7, #4]
 8001df6:	6809      	ldr	r1, [r1, #0]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	69da      	ldr	r2, [r3, #28]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a1b      	ldr	r3, [r3, #32]
 8001e0e:	431a      	orrs	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	430a      	orrs	r2, r1
 8001e16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001e22:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	6911      	ldr	r1, [r2, #16]
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	68d2      	ldr	r2, [r2, #12]
 8001e2e:	4311      	orrs	r1, r2
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	6812      	ldr	r2, [r2, #0]
 8001e34:	430b      	orrs	r3, r1
 8001e36:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	695a      	ldr	r2, [r3, #20]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	699b      	ldr	r3, [r3, #24]
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	430a      	orrs	r2, r1
 8001e52:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f042 0201 	orr.w	r2, r2, #1
 8001e62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2200      	movs	r2, #0
 8001e68:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2220      	movs	r2, #32
 8001e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e80:	2300      	movs	r3, #0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	000186a0 	.word	0x000186a0
 8001e90:	001e847f 	.word	0x001e847f
 8001e94:	003d08ff 	.word	0x003d08ff
 8001e98:	431bde83 	.word	0x431bde83
 8001e9c:	10624dd3 	.word	0x10624dd3

08001ea0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b088      	sub	sp, #32
 8001ea4:	af02      	add	r7, sp, #8
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	607a      	str	r2, [r7, #4]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	460b      	mov	r3, r1
 8001eae:	817b      	strh	r3, [r7, #10]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001eb4:	f7ff fbec 	bl	8001690 <HAL_GetTick>
 8001eb8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b20      	cmp	r3, #32
 8001ec4:	f040 80e0 	bne.w	8002088 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	9300      	str	r3, [sp, #0]
 8001ecc:	2319      	movs	r3, #25
 8001ece:	2201      	movs	r2, #1
 8001ed0:	4970      	ldr	r1, [pc, #448]	; (8002094 <HAL_I2C_Master_Transmit+0x1f4>)
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	f000 fc58 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001ede:	2302      	movs	r3, #2
 8001ee0:	e0d3      	b.n	800208a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d101      	bne.n	8001ef0 <HAL_I2C_Master_Transmit+0x50>
 8001eec:	2302      	movs	r3, #2
 8001eee:	e0cc      	b.n	800208a <HAL_I2C_Master_Transmit+0x1ea>
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d007      	beq.n	8001f16 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f042 0201 	orr.w	r2, r2, #1
 8001f14:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f24:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2221      	movs	r2, #33	; 0x21
 8001f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2210      	movs	r2, #16
 8001f32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	893a      	ldrh	r2, [r7, #8]
 8001f46:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f4c:	b29a      	uxth	r2, r3
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	4a50      	ldr	r2, [pc, #320]	; (8002098 <HAL_I2C_Master_Transmit+0x1f8>)
 8001f56:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001f58:	8979      	ldrh	r1, [r7, #10]
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	6a3a      	ldr	r2, [r7, #32]
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f000 fac2 	bl	80024e8 <I2C_MasterRequestWrite>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e08d      	b.n	800208a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f6e:	2300      	movs	r3, #0
 8001f70:	613b      	str	r3, [r7, #16]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	695b      	ldr	r3, [r3, #20]
 8001f78:	613b      	str	r3, [r7, #16]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	613b      	str	r3, [r7, #16]
 8001f82:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001f84:	e066      	b.n	8002054 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f86:	697a      	ldr	r2, [r7, #20]
 8001f88:	6a39      	ldr	r1, [r7, #32]
 8001f8a:	68f8      	ldr	r0, [r7, #12]
 8001f8c:	f000 fcd2 	bl	8002934 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d00d      	beq.n	8001fb2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9a:	2b04      	cmp	r3, #4
 8001f9c:	d107      	bne.n	8001fae <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e06b      	b.n	800208a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb6:	781a      	ldrb	r2, [r3, #0]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc2:	1c5a      	adds	r2, r3, #1
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	b29a      	uxth	r2, r3
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	695b      	ldr	r3, [r3, #20]
 8001fe8:	f003 0304 	and.w	r3, r3, #4
 8001fec:	2b04      	cmp	r3, #4
 8001fee:	d11b      	bne.n	8002028 <HAL_I2C_Master_Transmit+0x188>
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d017      	beq.n	8002028 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ffc:	781a      	ldrb	r2, [r3, #0]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002008:	1c5a      	adds	r2, r3, #1
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002012:	b29b      	uxth	r3, r3
 8002014:	3b01      	subs	r3, #1
 8002016:	b29a      	uxth	r2, r3
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002020:	3b01      	subs	r3, #1
 8002022:	b29a      	uxth	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002028:	697a      	ldr	r2, [r7, #20]
 800202a:	6a39      	ldr	r1, [r7, #32]
 800202c:	68f8      	ldr	r0, [r7, #12]
 800202e:	f000 fcc2 	bl	80029b6 <I2C_WaitOnBTFFlagUntilTimeout>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d00d      	beq.n	8002054 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203c:	2b04      	cmp	r3, #4
 800203e:	d107      	bne.n	8002050 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800204e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e01a      	b.n	800208a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002058:	2b00      	cmp	r3, #0
 800205a:	d194      	bne.n	8001f86 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800206a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2220      	movs	r2, #32
 8002070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2200      	movs	r2, #0
 8002078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002084:	2300      	movs	r3, #0
 8002086:	e000      	b.n	800208a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002088:	2302      	movs	r3, #2
  }
}
 800208a:	4618      	mov	r0, r3
 800208c:	3718      	adds	r7, #24
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	00100002 	.word	0x00100002
 8002098:	ffff0000 	.word	0xffff0000

0800209c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b08c      	sub	sp, #48	; 0x30
 80020a0:	af02      	add	r7, sp, #8
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	607a      	str	r2, [r7, #4]
 80020a6:	461a      	mov	r2, r3
 80020a8:	460b      	mov	r3, r1
 80020aa:	817b      	strh	r3, [r7, #10]
 80020ac:	4613      	mov	r3, r2
 80020ae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80020b0:	f7ff faee 	bl	8001690 <HAL_GetTick>
 80020b4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b20      	cmp	r3, #32
 80020c0:	f040 820b 	bne.w	80024da <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c6:	9300      	str	r3, [sp, #0]
 80020c8:	2319      	movs	r3, #25
 80020ca:	2201      	movs	r2, #1
 80020cc:	497c      	ldr	r1, [pc, #496]	; (80022c0 <HAL_I2C_Master_Receive+0x224>)
 80020ce:	68f8      	ldr	r0, [r7, #12]
 80020d0:	f000 fb5a 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80020da:	2302      	movs	r3, #2
 80020dc:	e1fe      	b.n	80024dc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <HAL_I2C_Master_Receive+0x50>
 80020e8:	2302      	movs	r3, #2
 80020ea:	e1f7      	b.n	80024dc <HAL_I2C_Master_Receive+0x440>
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0301 	and.w	r3, r3, #1
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d007      	beq.n	8002112 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f042 0201 	orr.w	r2, r2, #1
 8002110:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002120:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2222      	movs	r2, #34	; 0x22
 8002126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2210      	movs	r2, #16
 800212e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2200      	movs	r2, #0
 8002136:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	893a      	ldrh	r2, [r7, #8]
 8002142:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002148:	b29a      	uxth	r2, r3
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	4a5c      	ldr	r2, [pc, #368]	; (80022c4 <HAL_I2C_Master_Receive+0x228>)
 8002152:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002154:	8979      	ldrh	r1, [r7, #10]
 8002156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002158:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800215a:	68f8      	ldr	r0, [r7, #12]
 800215c:	f000 fa46 	bl	80025ec <I2C_MasterRequestRead>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e1b8      	b.n	80024dc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800216e:	2b00      	cmp	r3, #0
 8002170:	d113      	bne.n	800219a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002172:	2300      	movs	r3, #0
 8002174:	623b      	str	r3, [r7, #32]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	695b      	ldr	r3, [r3, #20]
 800217c:	623b      	str	r3, [r7, #32]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	699b      	ldr	r3, [r3, #24]
 8002184:	623b      	str	r3, [r7, #32]
 8002186:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	e18c      	b.n	80024b4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d11b      	bne.n	80021da <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021b2:	2300      	movs	r3, #0
 80021b4:	61fb      	str	r3, [r7, #28]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	695b      	ldr	r3, [r3, #20]
 80021bc:	61fb      	str	r3, [r7, #28]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	61fb      	str	r3, [r7, #28]
 80021c6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	e16c      	b.n	80024b4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d11b      	bne.n	800221a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021f0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002200:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002202:	2300      	movs	r3, #0
 8002204:	61bb      	str	r3, [r7, #24]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	695b      	ldr	r3, [r3, #20]
 800220c:	61bb      	str	r3, [r7, #24]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	61bb      	str	r3, [r7, #24]
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	e14c      	b.n	80024b4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002228:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	695b      	ldr	r3, [r3, #20]
 8002234:	617b      	str	r3, [r7, #20]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002240:	e138      	b.n	80024b4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002246:	2b03      	cmp	r3, #3
 8002248:	f200 80f1 	bhi.w	800242e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002250:	2b01      	cmp	r3, #1
 8002252:	d123      	bne.n	800229c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002256:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	f000 fbed 	bl	8002a38 <I2C_WaitOnRXNEFlagUntilTimeout>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e139      	b.n	80024dc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	691a      	ldr	r2, [r3, #16]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002272:	b2d2      	uxtb	r2, r2
 8002274:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227a:	1c5a      	adds	r2, r3, #1
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002284:	3b01      	subs	r3, #1
 8002286:	b29a      	uxth	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002290:	b29b      	uxth	r3, r3
 8002292:	3b01      	subs	r3, #1
 8002294:	b29a      	uxth	r2, r3
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	855a      	strh	r2, [r3, #42]	; 0x2a
 800229a:	e10b      	b.n	80024b4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d14e      	bne.n	8002342 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80022a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022aa:	2200      	movs	r2, #0
 80022ac:	4906      	ldr	r1, [pc, #24]	; (80022c8 <HAL_I2C_Master_Receive+0x22c>)
 80022ae:	68f8      	ldr	r0, [r7, #12]
 80022b0:	f000 fa6a 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d008      	beq.n	80022cc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e10e      	b.n	80024dc <HAL_I2C_Master_Receive+0x440>
 80022be:	bf00      	nop
 80022c0:	00100002 	.word	0x00100002
 80022c4:	ffff0000 	.word	0xffff0000
 80022c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	691a      	ldr	r2, [r3, #16]
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e6:	b2d2      	uxtb	r2, r2
 80022e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ee:	1c5a      	adds	r2, r3, #1
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022f8:	3b01      	subs	r3, #1
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002304:	b29b      	uxth	r3, r3
 8002306:	3b01      	subs	r3, #1
 8002308:	b29a      	uxth	r2, r3
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	691a      	ldr	r2, [r3, #16]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002318:	b2d2      	uxtb	r2, r2
 800231a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002320:	1c5a      	adds	r2, r3, #1
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800232a:	3b01      	subs	r3, #1
 800232c:	b29a      	uxth	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002336:	b29b      	uxth	r3, r3
 8002338:	3b01      	subs	r3, #1
 800233a:	b29a      	uxth	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002340:	e0b8      	b.n	80024b4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002344:	9300      	str	r3, [sp, #0]
 8002346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002348:	2200      	movs	r2, #0
 800234a:	4966      	ldr	r1, [pc, #408]	; (80024e4 <HAL_I2C_Master_Receive+0x448>)
 800234c:	68f8      	ldr	r0, [r7, #12]
 800234e:	f000 fa1b 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e0bf      	b.n	80024dc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800236a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	691a      	ldr	r2, [r3, #16]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002376:	b2d2      	uxtb	r2, r2
 8002378:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237e:	1c5a      	adds	r2, r3, #1
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002388:	3b01      	subs	r3, #1
 800238a:	b29a      	uxth	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002394:	b29b      	uxth	r3, r3
 8002396:	3b01      	subs	r3, #1
 8002398:	b29a      	uxth	r2, r3
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800239e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a0:	9300      	str	r3, [sp, #0]
 80023a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a4:	2200      	movs	r2, #0
 80023a6:	494f      	ldr	r1, [pc, #316]	; (80024e4 <HAL_I2C_Master_Receive+0x448>)
 80023a8:	68f8      	ldr	r0, [r7, #12]
 80023aa:	f000 f9ed 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e091      	b.n	80024dc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	691a      	ldr	r2, [r3, #16]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023da:	1c5a      	adds	r2, r3, #1
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e4:	3b01      	subs	r3, #1
 80023e6:	b29a      	uxth	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	3b01      	subs	r3, #1
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	691a      	ldr	r2, [r3, #16]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002404:	b2d2      	uxtb	r2, r2
 8002406:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800240c:	1c5a      	adds	r2, r3, #1
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002416:	3b01      	subs	r3, #1
 8002418:	b29a      	uxth	r2, r3
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002422:	b29b      	uxth	r3, r3
 8002424:	3b01      	subs	r3, #1
 8002426:	b29a      	uxth	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800242c:	e042      	b.n	80024b4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800242e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002430:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f000 fb00 	bl	8002a38 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e04c      	b.n	80024dc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	691a      	ldr	r2, [r3, #16]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244c:	b2d2      	uxtb	r2, r2
 800244e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002454:	1c5a      	adds	r2, r3, #1
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800245e:	3b01      	subs	r3, #1
 8002460:	b29a      	uxth	r2, r3
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800246a:	b29b      	uxth	r3, r3
 800246c:	3b01      	subs	r3, #1
 800246e:	b29a      	uxth	r2, r3
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	f003 0304 	and.w	r3, r3, #4
 800247e:	2b04      	cmp	r3, #4
 8002480:	d118      	bne.n	80024b4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	691a      	ldr	r2, [r3, #16]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248c:	b2d2      	uxtb	r2, r2
 800248e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002494:	1c5a      	adds	r2, r3, #1
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800249e:	3b01      	subs	r3, #1
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	3b01      	subs	r3, #1
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f47f aec2 	bne.w	8002242 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2220      	movs	r2, #32
 80024c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80024d6:	2300      	movs	r3, #0
 80024d8:	e000      	b.n	80024dc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80024da:	2302      	movs	r3, #2
  }
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3728      	adds	r7, #40	; 0x28
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	00010004 	.word	0x00010004

080024e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b088      	sub	sp, #32
 80024ec:	af02      	add	r7, sp, #8
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	607a      	str	r2, [r7, #4]
 80024f2:	603b      	str	r3, [r7, #0]
 80024f4:	460b      	mov	r3, r1
 80024f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	2b08      	cmp	r3, #8
 8002502:	d006      	beq.n	8002512 <I2C_MasterRequestWrite+0x2a>
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d003      	beq.n	8002512 <I2C_MasterRequestWrite+0x2a>
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002510:	d108      	bne.n	8002524 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002520:	601a      	str	r2, [r3, #0]
 8002522:	e00b      	b.n	800253c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002528:	2b12      	cmp	r3, #18
 800252a:	d107      	bne.n	800253c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800253a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	9300      	str	r3, [sp, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002548:	68f8      	ldr	r0, [r7, #12]
 800254a:	f000 f91d 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d00d      	beq.n	8002570 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800255e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002562:	d103      	bne.n	800256c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f44f 7200 	mov.w	r2, #512	; 0x200
 800256a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e035      	b.n	80025dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002578:	d108      	bne.n	800258c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800257a:	897b      	ldrh	r3, [r7, #10]
 800257c:	b2db      	uxtb	r3, r3
 800257e:	461a      	mov	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002588:	611a      	str	r2, [r3, #16]
 800258a:	e01b      	b.n	80025c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800258c:	897b      	ldrh	r3, [r7, #10]
 800258e:	11db      	asrs	r3, r3, #7
 8002590:	b2db      	uxtb	r3, r3
 8002592:	f003 0306 	and.w	r3, r3, #6
 8002596:	b2db      	uxtb	r3, r3
 8002598:	f063 030f 	orn	r3, r3, #15
 800259c:	b2da      	uxtb	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	490e      	ldr	r1, [pc, #56]	; (80025e4 <I2C_MasterRequestWrite+0xfc>)
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f000 f943 	bl	8002836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e010      	b.n	80025dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80025ba:	897b      	ldrh	r3, [r7, #10]
 80025bc:	b2da      	uxtb	r2, r3
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	4907      	ldr	r1, [pc, #28]	; (80025e8 <I2C_MasterRequestWrite+0x100>)
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	f000 f933 	bl	8002836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e000      	b.n	80025dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80025da:	2300      	movs	r3, #0
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3718      	adds	r7, #24
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	00010008 	.word	0x00010008
 80025e8:	00010002 	.word	0x00010002

080025ec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b088      	sub	sp, #32
 80025f0:	af02      	add	r7, sp, #8
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	607a      	str	r2, [r7, #4]
 80025f6:	603b      	str	r3, [r7, #0]
 80025f8:	460b      	mov	r3, r1
 80025fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002600:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002610:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	2b08      	cmp	r3, #8
 8002616:	d006      	beq.n	8002626 <I2C_MasterRequestRead+0x3a>
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d003      	beq.n	8002626 <I2C_MasterRequestRead+0x3a>
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002624:	d108      	bne.n	8002638 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	e00b      	b.n	8002650 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263c:	2b11      	cmp	r3, #17
 800263e:	d107      	bne.n	8002650 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800264e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	9300      	str	r3, [sp, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800265c:	68f8      	ldr	r0, [r7, #12]
 800265e:	f000 f893 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d00d      	beq.n	8002684 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002672:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002676:	d103      	bne.n	8002680 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800267e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e079      	b.n	8002778 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	691b      	ldr	r3, [r3, #16]
 8002688:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800268c:	d108      	bne.n	80026a0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800268e:	897b      	ldrh	r3, [r7, #10]
 8002690:	b2db      	uxtb	r3, r3
 8002692:	f043 0301 	orr.w	r3, r3, #1
 8002696:	b2da      	uxtb	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	611a      	str	r2, [r3, #16]
 800269e:	e05f      	b.n	8002760 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80026a0:	897b      	ldrh	r3, [r7, #10]
 80026a2:	11db      	asrs	r3, r3, #7
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	f003 0306 	and.w	r3, r3, #6
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	f063 030f 	orn	r3, r3, #15
 80026b0:	b2da      	uxtb	r2, r3
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	4930      	ldr	r1, [pc, #192]	; (8002780 <I2C_MasterRequestRead+0x194>)
 80026be:	68f8      	ldr	r0, [r7, #12]
 80026c0:	f000 f8b9 	bl	8002836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e054      	b.n	8002778 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80026ce:	897b      	ldrh	r3, [r7, #10]
 80026d0:	b2da      	uxtb	r2, r3
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	4929      	ldr	r1, [pc, #164]	; (8002784 <I2C_MasterRequestRead+0x198>)
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	f000 f8a9 	bl	8002836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e044      	b.n	8002778 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026ee:	2300      	movs	r3, #0
 80026f0:	613b      	str	r3, [r7, #16]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	613b      	str	r3, [r7, #16]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	699b      	ldr	r3, [r3, #24]
 8002700:	613b      	str	r3, [r7, #16]
 8002702:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002712:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002720:	68f8      	ldr	r0, [r7, #12]
 8002722:	f000 f831 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00d      	beq.n	8002748 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002736:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800273a:	d103      	bne.n	8002744 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002742:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e017      	b.n	8002778 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002748:	897b      	ldrh	r3, [r7, #10]
 800274a:	11db      	asrs	r3, r3, #7
 800274c:	b2db      	uxtb	r3, r3
 800274e:	f003 0306 	and.w	r3, r3, #6
 8002752:	b2db      	uxtb	r3, r3
 8002754:	f063 030e 	orn	r3, r3, #14
 8002758:	b2da      	uxtb	r2, r3
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	4907      	ldr	r1, [pc, #28]	; (8002784 <I2C_MasterRequestRead+0x198>)
 8002766:	68f8      	ldr	r0, [r7, #12]
 8002768:	f000 f865 	bl	8002836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e000      	b.n	8002778 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	3718      	adds	r7, #24
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	00010008 	.word	0x00010008
 8002784:	00010002 	.word	0x00010002

08002788 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	603b      	str	r3, [r7, #0]
 8002794:	4613      	mov	r3, r2
 8002796:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002798:	e025      	b.n	80027e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a0:	d021      	beq.n	80027e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027a2:	f7fe ff75 	bl	8001690 <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d302      	bcc.n	80027b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d116      	bne.n	80027e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2200      	movs	r2, #0
 80027bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2220      	movs	r2, #32
 80027c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d2:	f043 0220 	orr.w	r2, r3, #32
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2200      	movs	r2, #0
 80027de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e023      	b.n	800282e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	0c1b      	lsrs	r3, r3, #16
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d10d      	bne.n	800280c <I2C_WaitOnFlagUntilTimeout+0x84>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	695b      	ldr	r3, [r3, #20]
 80027f6:	43da      	mvns	r2, r3
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	4013      	ands	r3, r2
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	bf0c      	ite	eq
 8002802:	2301      	moveq	r3, #1
 8002804:	2300      	movne	r3, #0
 8002806:	b2db      	uxtb	r3, r3
 8002808:	461a      	mov	r2, r3
 800280a:	e00c      	b.n	8002826 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	43da      	mvns	r2, r3
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	4013      	ands	r3, r2
 8002818:	b29b      	uxth	r3, r3
 800281a:	2b00      	cmp	r3, #0
 800281c:	bf0c      	ite	eq
 800281e:	2301      	moveq	r3, #1
 8002820:	2300      	movne	r3, #0
 8002822:	b2db      	uxtb	r3, r3
 8002824:	461a      	mov	r2, r3
 8002826:	79fb      	ldrb	r3, [r7, #7]
 8002828:	429a      	cmp	r2, r3
 800282a:	d0b6      	beq.n	800279a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3710      	adds	r7, #16
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b084      	sub	sp, #16
 800283a:	af00      	add	r7, sp, #0
 800283c:	60f8      	str	r0, [r7, #12]
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
 8002842:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002844:	e051      	b.n	80028ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	695b      	ldr	r3, [r3, #20]
 800284c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002850:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002854:	d123      	bne.n	800289e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002864:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800286e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2220      	movs	r2, #32
 800287a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288a:	f043 0204 	orr.w	r2, r3, #4
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e046      	b.n	800292c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a4:	d021      	beq.n	80028ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028a6:	f7fe fef3 	bl	8001690 <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d302      	bcc.n	80028bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d116      	bne.n	80028ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2200      	movs	r2, #0
 80028c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2220      	movs	r2, #32
 80028c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d6:	f043 0220 	orr.w	r2, r3, #32
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e020      	b.n	800292c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	0c1b      	lsrs	r3, r3, #16
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d10c      	bne.n	800290e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	43da      	mvns	r2, r3
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	4013      	ands	r3, r2
 8002900:	b29b      	uxth	r3, r3
 8002902:	2b00      	cmp	r3, #0
 8002904:	bf14      	ite	ne
 8002906:	2301      	movne	r3, #1
 8002908:	2300      	moveq	r3, #0
 800290a:	b2db      	uxtb	r3, r3
 800290c:	e00b      	b.n	8002926 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	43da      	mvns	r2, r3
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	4013      	ands	r3, r2
 800291a:	b29b      	uxth	r3, r3
 800291c:	2b00      	cmp	r3, #0
 800291e:	bf14      	ite	ne
 8002920:	2301      	movne	r3, #1
 8002922:	2300      	moveq	r3, #0
 8002924:	b2db      	uxtb	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d18d      	bne.n	8002846 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002940:	e02d      	b.n	800299e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f000 f8ce 	bl	8002ae4 <I2C_IsAcknowledgeFailed>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e02d      	b.n	80029ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002958:	d021      	beq.n	800299e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800295a:	f7fe fe99 	bl	8001690 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	68ba      	ldr	r2, [r7, #8]
 8002966:	429a      	cmp	r2, r3
 8002968:	d302      	bcc.n	8002970 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d116      	bne.n	800299e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2220      	movs	r2, #32
 800297a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298a:	f043 0220 	orr.w	r2, r3, #32
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e007      	b.n	80029ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	695b      	ldr	r3, [r3, #20]
 80029a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029a8:	2b80      	cmp	r3, #128	; 0x80
 80029aa:	d1ca      	bne.n	8002942 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b084      	sub	sp, #16
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	60f8      	str	r0, [r7, #12]
 80029be:	60b9      	str	r1, [r7, #8]
 80029c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029c2:	e02d      	b.n	8002a20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029c4:	68f8      	ldr	r0, [r7, #12]
 80029c6:	f000 f88d 	bl	8002ae4 <I2C_IsAcknowledgeFailed>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d001      	beq.n	80029d4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e02d      	b.n	8002a30 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029da:	d021      	beq.n	8002a20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029dc:	f7fe fe58 	bl	8001690 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	68ba      	ldr	r2, [r7, #8]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d302      	bcc.n	80029f2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d116      	bne.n	8002a20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2200      	movs	r2, #0
 80029f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2220      	movs	r2, #32
 80029fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0c:	f043 0220 	orr.w	r2, r3, #32
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e007      	b.n	8002a30 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	695b      	ldr	r3, [r3, #20]
 8002a26:	f003 0304 	and.w	r3, r3, #4
 8002a2a:	2b04      	cmp	r3, #4
 8002a2c:	d1ca      	bne.n	80029c4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3710      	adds	r7, #16
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002a44:	e042      	b.n	8002acc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	695b      	ldr	r3, [r3, #20]
 8002a4c:	f003 0310 	and.w	r3, r3, #16
 8002a50:	2b10      	cmp	r3, #16
 8002a52:	d119      	bne.n	8002a88 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f06f 0210 	mvn.w	r2, #16
 8002a5c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2220      	movs	r2, #32
 8002a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e029      	b.n	8002adc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a88:	f7fe fe02 	bl	8001690 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	68ba      	ldr	r2, [r7, #8]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d302      	bcc.n	8002a9e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d116      	bne.n	8002acc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab8:	f043 0220 	orr.w	r2, r3, #32
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e007      	b.n	8002adc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ad6:	2b40      	cmp	r3, #64	; 0x40
 8002ad8:	d1b5      	bne.n	8002a46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3710      	adds	r7, #16
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002af6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002afa:	d11b      	bne.n	8002b34 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b04:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2220      	movs	r2, #32
 8002b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b20:	f043 0204 	orr.w	r2, r3, #4
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e000      	b.n	8002b36 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002b42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b44:	b08f      	sub	sp, #60	; 0x3c
 8002b46:	af0a      	add	r7, sp, #40	; 0x28
 8002b48:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d101      	bne.n	8002b54 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e116      	b.n	8002d82 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d106      	bne.n	8002b74 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f7fd fe7c 	bl	800086c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2203      	movs	r2, #3
 8002b78:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d102      	bne.n	8002b8e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f001 fe53 	bl	800483e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	603b      	str	r3, [r7, #0]
 8002b9e:	687e      	ldr	r6, [r7, #4]
 8002ba0:	466d      	mov	r5, sp
 8002ba2:	f106 0410 	add.w	r4, r6, #16
 8002ba6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ba8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002baa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bae:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002bb2:	e885 0003 	stmia.w	r5, {r0, r1}
 8002bb6:	1d33      	adds	r3, r6, #4
 8002bb8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bba:	6838      	ldr	r0, [r7, #0]
 8002bbc:	f001 fdde 	bl	800477c <USB_CoreInit>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d005      	beq.n	8002bd2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2202      	movs	r2, #2
 8002bca:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e0d7      	b.n	8002d82 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f001 fe41 	bl	8004860 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bde:	2300      	movs	r3, #0
 8002be0:	73fb      	strb	r3, [r7, #15]
 8002be2:	e04a      	b.n	8002c7a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002be4:	7bfa      	ldrb	r2, [r7, #15]
 8002be6:	6879      	ldr	r1, [r7, #4]
 8002be8:	4613      	mov	r3, r2
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	4413      	add	r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	333d      	adds	r3, #61	; 0x3d
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002bf8:	7bfa      	ldrb	r2, [r7, #15]
 8002bfa:	6879      	ldr	r1, [r7, #4]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	00db      	lsls	r3, r3, #3
 8002c00:	4413      	add	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	440b      	add	r3, r1
 8002c06:	333c      	adds	r3, #60	; 0x3c
 8002c08:	7bfa      	ldrb	r2, [r7, #15]
 8002c0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002c0c:	7bfa      	ldrb	r2, [r7, #15]
 8002c0e:	7bfb      	ldrb	r3, [r7, #15]
 8002c10:	b298      	uxth	r0, r3
 8002c12:	6879      	ldr	r1, [r7, #4]
 8002c14:	4613      	mov	r3, r2
 8002c16:	00db      	lsls	r3, r3, #3
 8002c18:	4413      	add	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	3344      	adds	r3, #68	; 0x44
 8002c20:	4602      	mov	r2, r0
 8002c22:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002c24:	7bfa      	ldrb	r2, [r7, #15]
 8002c26:	6879      	ldr	r1, [r7, #4]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	440b      	add	r3, r1
 8002c32:	3340      	adds	r3, #64	; 0x40
 8002c34:	2200      	movs	r2, #0
 8002c36:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002c38:	7bfa      	ldrb	r2, [r7, #15]
 8002c3a:	6879      	ldr	r1, [r7, #4]
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	4413      	add	r3, r2
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	440b      	add	r3, r1
 8002c46:	3348      	adds	r3, #72	; 0x48
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002c4c:	7bfa      	ldrb	r2, [r7, #15]
 8002c4e:	6879      	ldr	r1, [r7, #4]
 8002c50:	4613      	mov	r3, r2
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	4413      	add	r3, r2
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	440b      	add	r3, r1
 8002c5a:	334c      	adds	r3, #76	; 0x4c
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002c60:	7bfa      	ldrb	r2, [r7, #15]
 8002c62:	6879      	ldr	r1, [r7, #4]
 8002c64:	4613      	mov	r3, r2
 8002c66:	00db      	lsls	r3, r3, #3
 8002c68:	4413      	add	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	440b      	add	r3, r1
 8002c6e:	3354      	adds	r3, #84	; 0x54
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c74:	7bfb      	ldrb	r3, [r7, #15]
 8002c76:	3301      	adds	r3, #1
 8002c78:	73fb      	strb	r3, [r7, #15]
 8002c7a:	7bfa      	ldrb	r2, [r7, #15]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d3af      	bcc.n	8002be4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c84:	2300      	movs	r3, #0
 8002c86:	73fb      	strb	r3, [r7, #15]
 8002c88:	e044      	b.n	8002d14 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002c8a:	7bfa      	ldrb	r2, [r7, #15]
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	4413      	add	r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	440b      	add	r3, r1
 8002c98:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002ca0:	7bfa      	ldrb	r2, [r7, #15]
 8002ca2:	6879      	ldr	r1, [r7, #4]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	00db      	lsls	r3, r3, #3
 8002ca8:	4413      	add	r3, r2
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	440b      	add	r3, r1
 8002cae:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002cb2:	7bfa      	ldrb	r2, [r7, #15]
 8002cb4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002cb6:	7bfa      	ldrb	r2, [r7, #15]
 8002cb8:	6879      	ldr	r1, [r7, #4]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	00db      	lsls	r3, r3, #3
 8002cbe:	4413      	add	r3, r2
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	440b      	add	r3, r1
 8002cc4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002cc8:	2200      	movs	r2, #0
 8002cca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002ccc:	7bfa      	ldrb	r2, [r7, #15]
 8002cce:	6879      	ldr	r1, [r7, #4]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	00db      	lsls	r3, r3, #3
 8002cd4:	4413      	add	r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002cde:	2200      	movs	r2, #0
 8002ce0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002ce2:	7bfa      	ldrb	r2, [r7, #15]
 8002ce4:	6879      	ldr	r1, [r7, #4]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	00db      	lsls	r3, r3, #3
 8002cea:	4413      	add	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	440b      	add	r3, r1
 8002cf0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002cf8:	7bfa      	ldrb	r2, [r7, #15]
 8002cfa:	6879      	ldr	r1, [r7, #4]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	00db      	lsls	r3, r3, #3
 8002d00:	4413      	add	r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	440b      	add	r3, r1
 8002d06:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
 8002d10:	3301      	adds	r3, #1
 8002d12:	73fb      	strb	r3, [r7, #15]
 8002d14:	7bfa      	ldrb	r2, [r7, #15]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d3b5      	bcc.n	8002c8a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	603b      	str	r3, [r7, #0]
 8002d24:	687e      	ldr	r6, [r7, #4]
 8002d26:	466d      	mov	r5, sp
 8002d28:	f106 0410 	add.w	r4, r6, #16
 8002d2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d34:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002d38:	e885 0003 	stmia.w	r5, {r0, r1}
 8002d3c:	1d33      	adds	r3, r6, #4
 8002d3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d40:	6838      	ldr	r0, [r7, #0]
 8002d42:	f001 fdd9 	bl	80048f8 <USB_DevInit>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d005      	beq.n	8002d58 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2202      	movs	r2, #2
 8002d50:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e014      	b.n	8002d82 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d102      	bne.n	8002d76 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f000 f80a 	bl	8002d8a <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f001 ff97 	bl	8004cae <USB_DevDisconnect>

  return HAL_OK;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3714      	adds	r7, #20
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d8a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b085      	sub	sp, #20
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	699b      	ldr	r3, [r3, #24]
 8002dac:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dbc:	f043 0303 	orr.w	r3, r3, #3
 8002dc0:	68fa      	ldr	r2, [r7, #12]
 8002dc2:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3714      	adds	r7, #20
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
	...

08002dd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e0cc      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002de8:	4b68      	ldr	r3, [pc, #416]	; (8002f8c <HAL_RCC_ClockConfig+0x1b8>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 030f 	and.w	r3, r3, #15
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d90c      	bls.n	8002e10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002df6:	4b65      	ldr	r3, [pc, #404]	; (8002f8c <HAL_RCC_ClockConfig+0x1b8>)
 8002df8:	683a      	ldr	r2, [r7, #0]
 8002dfa:	b2d2      	uxtb	r2, r2
 8002dfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dfe:	4b63      	ldr	r3, [pc, #396]	; (8002f8c <HAL_RCC_ClockConfig+0x1b8>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 030f 	and.w	r3, r3, #15
 8002e06:	683a      	ldr	r2, [r7, #0]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d001      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e0b8      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d020      	beq.n	8002e5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0304 	and.w	r3, r3, #4
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d005      	beq.n	8002e34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e28:	4b59      	ldr	r3, [pc, #356]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	4a58      	ldr	r2, [pc, #352]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002e32:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0308 	and.w	r3, r3, #8
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d005      	beq.n	8002e4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e40:	4b53      	ldr	r3, [pc, #332]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	4a52      	ldr	r2, [pc, #328]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002e4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e4c:	4b50      	ldr	r3, [pc, #320]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	494d      	ldr	r1, [pc, #308]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d044      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d107      	bne.n	8002e82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e72:	4b47      	ldr	r3, [pc, #284]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d119      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e07f      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d003      	beq.n	8002e92 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e8e:	2b03      	cmp	r3, #3
 8002e90:	d107      	bne.n	8002ea2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e92:	4b3f      	ldr	r3, [pc, #252]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d109      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e06f      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ea2:	4b3b      	ldr	r3, [pc, #236]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e067      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002eb2:	4b37      	ldr	r3, [pc, #220]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f023 0203 	bic.w	r2, r3, #3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	4934      	ldr	r1, [pc, #208]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ec4:	f7fe fbe4 	bl	8001690 <HAL_GetTick>
 8002ec8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eca:	e00a      	b.n	8002ee2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ecc:	f7fe fbe0 	bl	8001690 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e04f      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ee2:	4b2b      	ldr	r3, [pc, #172]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f003 020c 	and.w	r2, r3, #12
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d1eb      	bne.n	8002ecc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ef4:	4b25      	ldr	r3, [pc, #148]	; (8002f8c <HAL_RCC_ClockConfig+0x1b8>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 030f 	and.w	r3, r3, #15
 8002efc:	683a      	ldr	r2, [r7, #0]
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d20c      	bcs.n	8002f1c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f02:	4b22      	ldr	r3, [pc, #136]	; (8002f8c <HAL_RCC_ClockConfig+0x1b8>)
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	b2d2      	uxtb	r2, r2
 8002f08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f0a:	4b20      	ldr	r3, [pc, #128]	; (8002f8c <HAL_RCC_ClockConfig+0x1b8>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 030f 	and.w	r3, r3, #15
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d001      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e032      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d008      	beq.n	8002f3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f28:	4b19      	ldr	r3, [pc, #100]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	4916      	ldr	r1, [pc, #88]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0308 	and.w	r3, r3, #8
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d009      	beq.n	8002f5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f46:	4b12      	ldr	r3, [pc, #72]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	00db      	lsls	r3, r3, #3
 8002f54:	490e      	ldr	r1, [pc, #56]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f5a:	f000 fb7f 	bl	800365c <HAL_RCC_GetSysClockFreq>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	4b0b      	ldr	r3, [pc, #44]	; (8002f90 <HAL_RCC_ClockConfig+0x1bc>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	091b      	lsrs	r3, r3, #4
 8002f66:	f003 030f 	and.w	r3, r3, #15
 8002f6a:	490a      	ldr	r1, [pc, #40]	; (8002f94 <HAL_RCC_ClockConfig+0x1c0>)
 8002f6c:	5ccb      	ldrb	r3, [r1, r3]
 8002f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f72:	4a09      	ldr	r2, [pc, #36]	; (8002f98 <HAL_RCC_ClockConfig+0x1c4>)
 8002f74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002f76:	4b09      	ldr	r3, [pc, #36]	; (8002f9c <HAL_RCC_ClockConfig+0x1c8>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7fe fb44 	bl	8001608 <HAL_InitTick>

  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3710      	adds	r7, #16
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40023c00 	.word	0x40023c00
 8002f90:	40023800 	.word	0x40023800
 8002f94:	08005f18 	.word	0x08005f18
 8002f98:	20000000 	.word	0x20000000
 8002f9c:	2000001c 	.word	0x2000001c

08002fa0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fa4:	4b03      	ldr	r3, [pc, #12]	; (8002fb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	20000000 	.word	0x20000000

08002fb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002fbc:	f7ff fff0 	bl	8002fa0 <HAL_RCC_GetHCLKFreq>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	4b05      	ldr	r3, [pc, #20]	; (8002fd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	0a9b      	lsrs	r3, r3, #10
 8002fc8:	f003 0307 	and.w	r3, r3, #7
 8002fcc:	4903      	ldr	r1, [pc, #12]	; (8002fdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fce:	5ccb      	ldrb	r3, [r1, r3]
 8002fd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	40023800 	.word	0x40023800
 8002fdc:	08005f28 	.word	0x08005f28

08002fe0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002fe4:	f7ff ffdc 	bl	8002fa0 <HAL_RCC_GetHCLKFreq>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	4b05      	ldr	r3, [pc, #20]	; (8003000 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	0b5b      	lsrs	r3, r3, #13
 8002ff0:	f003 0307 	and.w	r3, r3, #7
 8002ff4:	4903      	ldr	r1, [pc, #12]	; (8003004 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ff6:	5ccb      	ldrb	r3, [r1, r3]
 8002ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40023800 	.word	0x40023800
 8003004:	08005f28 	.word	0x08005f28

08003008 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b08c      	sub	sp, #48	; 0x30
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003010:	2300      	movs	r3, #0
 8003012:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8003014:	2300      	movs	r3, #0
 8003016:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003018:	2300      	movs	r3, #0
 800301a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 800301c:	2300      	movs	r3, #0
 800301e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003020:	2300      	movs	r3, #0
 8003022:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8003024:	2300      	movs	r3, #0
 8003026:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003028:	2300      	movs	r3, #0
 800302a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 800302c:	2300      	movs	r3, #0
 800302e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8003030:	2300      	movs	r3, #0
 8003032:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0301 	and.w	r3, r3, #1
 800303c:	2b00      	cmp	r3, #0
 800303e:	d010      	beq.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003040:	4b6f      	ldr	r3, [pc, #444]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003042:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003046:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800304e:	496c      	ldr	r1, [pc, #432]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003050:	4313      	orrs	r3, r2
 8003052:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800305e:	2301      	movs	r3, #1
 8003060:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d010      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800306e:	4b64      	ldr	r3, [pc, #400]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003070:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003074:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307c:	4960      	ldr	r1, [pc, #384]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800307e:	4313      	orrs	r3, r2
 8003080:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003088:	2b00      	cmp	r3, #0
 800308a:	d101      	bne.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800308c:	2301      	movs	r3, #1
 800308e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0304 	and.w	r3, r3, #4
 8003098:	2b00      	cmp	r3, #0
 800309a:	d017      	beq.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800309c:	4b58      	ldr	r3, [pc, #352]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800309e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030a2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	4955      	ldr	r1, [pc, #340]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030ba:	d101      	bne.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80030bc:	2301      	movs	r3, #1
 80030be:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d101      	bne.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80030c8:	2301      	movs	r3, #1
 80030ca:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0308 	and.w	r3, r3, #8
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d017      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80030d8:	4b49      	ldr	r3, [pc, #292]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030de:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030e6:	4946      	ldr	r1, [pc, #280]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030f6:	d101      	bne.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80030f8:	2301      	movs	r3, #1
 80030fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003100:	2b00      	cmp	r3, #0
 8003102:	d101      	bne.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8003104:	2301      	movs	r3, #1
 8003106:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0320 	and.w	r3, r3, #32
 8003110:	2b00      	cmp	r3, #0
 8003112:	f000 808a 	beq.w	800322a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003116:	2300      	movs	r3, #0
 8003118:	60bb      	str	r3, [r7, #8]
 800311a:	4b39      	ldr	r3, [pc, #228]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311e:	4a38      	ldr	r2, [pc, #224]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003120:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003124:	6413      	str	r3, [r2, #64]	; 0x40
 8003126:	4b36      	ldr	r3, [pc, #216]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800312e:	60bb      	str	r3, [r7, #8]
 8003130:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003132:	4b34      	ldr	r3, [pc, #208]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a33      	ldr	r2, [pc, #204]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003138:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800313c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800313e:	f7fe faa7 	bl	8001690 <HAL_GetTick>
 8003142:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003144:	e008      	b.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003146:	f7fe faa3 	bl	8001690 <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d901      	bls.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e278      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003158:	4b2a      	ldr	r3, [pc, #168]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003160:	2b00      	cmp	r3, #0
 8003162:	d0f0      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003164:	4b26      	ldr	r3, [pc, #152]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003168:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800316c:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800316e:	6a3b      	ldr	r3, [r7, #32]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d02f      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003178:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800317c:	6a3a      	ldr	r2, [r7, #32]
 800317e:	429a      	cmp	r2, r3
 8003180:	d028      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003182:	4b1f      	ldr	r3, [pc, #124]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003184:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003186:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800318a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800318c:	4b1e      	ldr	r3, [pc, #120]	; (8003208 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800318e:	2201      	movs	r2, #1
 8003190:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003192:	4b1d      	ldr	r3, [pc, #116]	; (8003208 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003194:	2200      	movs	r2, #0
 8003196:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003198:	4a19      	ldr	r2, [pc, #100]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800319a:	6a3b      	ldr	r3, [r7, #32]
 800319c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800319e:	4b18      	ldr	r3, [pc, #96]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80031a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a2:	f003 0301 	and.w	r3, r3, #1
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d114      	bne.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80031aa:	f7fe fa71 	bl	8001690 <HAL_GetTick>
 80031ae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031b0:	e00a      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031b2:	f7fe fa6d 	bl	8001690 <HAL_GetTick>
 80031b6:	4602      	mov	r2, r0
 80031b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d901      	bls.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e240      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031c8:	4b0d      	ldr	r3, [pc, #52]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80031ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d0ee      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80031e0:	d114      	bne.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x204>
 80031e2:	4b07      	ldr	r3, [pc, #28]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ee:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80031f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031f6:	4902      	ldr	r1, [pc, #8]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	608b      	str	r3, [r1, #8]
 80031fc:	e00c      	b.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80031fe:	bf00      	nop
 8003200:	40023800 	.word	0x40023800
 8003204:	40007000 	.word	0x40007000
 8003208:	42470e40 	.word	0x42470e40
 800320c:	4b4a      	ldr	r3, [pc, #296]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	4a49      	ldr	r2, [pc, #292]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003212:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003216:	6093      	str	r3, [r2, #8]
 8003218:	4b47      	ldr	r3, [pc, #284]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800321a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003220:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003224:	4944      	ldr	r1, [pc, #272]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003226:	4313      	orrs	r3, r2
 8003228:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0310 	and.w	r3, r3, #16
 8003232:	2b00      	cmp	r3, #0
 8003234:	d004      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 800323c:	4b3f      	ldr	r3, [pc, #252]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800323e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003248:	2b00      	cmp	r3, #0
 800324a:	d00a      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800324c:	4b3a      	ldr	r3, [pc, #232]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800324e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003252:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800325a:	4937      	ldr	r1, [pc, #220]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800325c:	4313      	orrs	r3, r2
 800325e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00a      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800326e:	4b32      	ldr	r3, [pc, #200]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003270:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003274:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800327c:	492e      	ldr	r1, [pc, #184]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800327e:	4313      	orrs	r3, r2
 8003280:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800328c:	2b00      	cmp	r3, #0
 800328e:	d011      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003290:	4b29      	ldr	r3, [pc, #164]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003292:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003296:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800329e:	4926      	ldr	r1, [pc, #152]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032ae:	d101      	bne.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80032b0:	2301      	movs	r3, #1
 80032b2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d00a      	beq.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80032c0:	4b1d      	ldr	r3, [pc, #116]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80032c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032c6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ce:	491a      	ldr	r1, [pc, #104]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80032d0:	4313      	orrs	r3, r2
 80032d2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d011      	beq.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80032e2:	4b15      	ldr	r3, [pc, #84]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80032e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032e8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032f0:	4911      	ldr	r1, [pc, #68]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003300:	d101      	bne.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8003302:	2301      	movs	r3, #1
 8003304:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003308:	2b01      	cmp	r3, #1
 800330a:	d005      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003314:	f040 80ff 	bne.w	8003516 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003318:	4b09      	ldr	r3, [pc, #36]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800331a:	2200      	movs	r2, #0
 800331c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800331e:	f7fe f9b7 	bl	8001690 <HAL_GetTick>
 8003322:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003324:	e00e      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003326:	f7fe f9b3 	bl	8001690 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d907      	bls.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e188      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003338:	40023800 	.word	0x40023800
 800333c:	424711e0 	.word	0x424711e0
 8003340:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003344:	4b7e      	ldr	r3, [pc, #504]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d1ea      	bne.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0301 	and.w	r3, r3, #1
 8003358:	2b00      	cmp	r3, #0
 800335a:	d003      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003360:	2b00      	cmp	r3, #0
 8003362:	d009      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800336c:	2b00      	cmp	r3, #0
 800336e:	d028      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003374:	2b00      	cmp	r3, #0
 8003376:	d124      	bne.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003378:	4b71      	ldr	r3, [pc, #452]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800337a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800337e:	0c1b      	lsrs	r3, r3, #16
 8003380:	f003 0303 	and.w	r3, r3, #3
 8003384:	3301      	adds	r3, #1
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800338a:	4b6d      	ldr	r3, [pc, #436]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800338c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003390:	0e1b      	lsrs	r3, r3, #24
 8003392:	f003 030f 	and.w	r3, r3, #15
 8003396:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	019b      	lsls	r3, r3, #6
 80033a2:	431a      	orrs	r2, r3
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	085b      	lsrs	r3, r3, #1
 80033a8:	3b01      	subs	r3, #1
 80033aa:	041b      	lsls	r3, r3, #16
 80033ac:	431a      	orrs	r2, r3
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	061b      	lsls	r3, r3, #24
 80033b2:	431a      	orrs	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	071b      	lsls	r3, r3, #28
 80033ba:	4961      	ldr	r1, [pc, #388]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0304 	and.w	r3, r3, #4
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d004      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033d6:	d00a      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d035      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033ec:	d130      	bne.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80033ee:	4b54      	ldr	r3, [pc, #336]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80033f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033f4:	0c1b      	lsrs	r3, r3, #16
 80033f6:	f003 0303 	and.w	r3, r3, #3
 80033fa:	3301      	adds	r3, #1
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003400:	4b4f      	ldr	r3, [pc, #316]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003402:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003406:	0f1b      	lsrs	r3, r3, #28
 8003408:	f003 0307 	and.w	r3, r3, #7
 800340c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685a      	ldr	r2, [r3, #4]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	019b      	lsls	r3, r3, #6
 8003418:	431a      	orrs	r2, r3
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	085b      	lsrs	r3, r3, #1
 800341e:	3b01      	subs	r3, #1
 8003420:	041b      	lsls	r3, r3, #16
 8003422:	431a      	orrs	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	691b      	ldr	r3, [r3, #16]
 8003428:	061b      	lsls	r3, r3, #24
 800342a:	431a      	orrs	r2, r3
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	071b      	lsls	r3, r3, #28
 8003430:	4943      	ldr	r1, [pc, #268]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003432:	4313      	orrs	r3, r2
 8003434:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003438:	4b41      	ldr	r3, [pc, #260]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800343a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800343e:	f023 021f 	bic.w	r2, r3, #31
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003446:	3b01      	subs	r3, #1
 8003448:	493d      	ldr	r1, [pc, #244]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800344a:	4313      	orrs	r3, r2
 800344c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003458:	2b00      	cmp	r3, #0
 800345a:	d029      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003460:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003464:	d124      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003466:	4b36      	ldr	r3, [pc, #216]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003468:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800346c:	0c1b      	lsrs	r3, r3, #16
 800346e:	f003 0303 	and.w	r3, r3, #3
 8003472:	3301      	adds	r3, #1
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003478:	4b31      	ldr	r3, [pc, #196]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800347a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800347e:	0f1b      	lsrs	r3, r3, #28
 8003480:	f003 0307 	and.w	r3, r3, #7
 8003484:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	019b      	lsls	r3, r3, #6
 8003490:	431a      	orrs	r2, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	085b      	lsrs	r3, r3, #1
 8003498:	3b01      	subs	r3, #1
 800349a:	041b      	lsls	r3, r3, #16
 800349c:	431a      	orrs	r2, r3
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	061b      	lsls	r3, r3, #24
 80034a2:	431a      	orrs	r2, r3
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	071b      	lsls	r3, r3, #28
 80034a8:	4925      	ldr	r1, [pc, #148]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d016      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685a      	ldr	r2, [r3, #4]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	019b      	lsls	r3, r3, #6
 80034c6:	431a      	orrs	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	085b      	lsrs	r3, r3, #1
 80034ce:	3b01      	subs	r3, #1
 80034d0:	041b      	lsls	r3, r3, #16
 80034d2:	431a      	orrs	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	691b      	ldr	r3, [r3, #16]
 80034d8:	061b      	lsls	r3, r3, #24
 80034da:	431a      	orrs	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	695b      	ldr	r3, [r3, #20]
 80034e0:	071b      	lsls	r3, r3, #28
 80034e2:	4917      	ldr	r1, [pc, #92]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80034ea:	4b16      	ldr	r3, [pc, #88]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80034ec:	2201      	movs	r2, #1
 80034ee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80034f0:	f7fe f8ce 	bl	8001690 <HAL_GetTick>
 80034f4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034f6:	e008      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80034f8:	f7fe f8ca 	bl	8001690 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d901      	bls.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e09f      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800350a:	4b0d      	ldr	r3, [pc, #52]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d0f0      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8003516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003518:	2b01      	cmp	r3, #1
 800351a:	f040 8095 	bne.w	8003648 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800351e:	4b0a      	ldr	r3, [pc, #40]	; (8003548 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003524:	f7fe f8b4 	bl	8001690 <HAL_GetTick>
 8003528:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800352a:	e00f      	b.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800352c:	f7fe f8b0 	bl	8001690 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d908      	bls.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e085      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800353e:	bf00      	nop
 8003540:	40023800 	.word	0x40023800
 8003544:	42470068 	.word	0x42470068
 8003548:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800354c:	4b41      	ldr	r3, [pc, #260]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003554:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003558:	d0e8      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0304 	and.w	r3, r3, #4
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x566>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356a:	2b00      	cmp	r3, #0
 800356c:	d009      	beq.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003576:	2b00      	cmp	r3, #0
 8003578:	d02b      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800357e:	2b00      	cmp	r3, #0
 8003580:	d127      	bne.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8003582:	4b34      	ldr	r3, [pc, #208]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003584:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003588:	0c1b      	lsrs	r3, r3, #16
 800358a:	f003 0303 	and.w	r3, r3, #3
 800358e:	3301      	adds	r3, #1
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	699a      	ldr	r2, [r3, #24]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	69db      	ldr	r3, [r3, #28]
 800359c:	019b      	lsls	r3, r3, #6
 800359e:	431a      	orrs	r2, r3
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	085b      	lsrs	r3, r3, #1
 80035a4:	3b01      	subs	r3, #1
 80035a6:	041b      	lsls	r3, r3, #16
 80035a8:	431a      	orrs	r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ae:	061b      	lsls	r3, r3, #24
 80035b0:	4928      	ldr	r1, [pc, #160]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80035b8:	4b26      	ldr	r3, [pc, #152]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80035ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035be:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c6:	3b01      	subs	r3, #1
 80035c8:	021b      	lsls	r3, r3, #8
 80035ca:	4922      	ldr	r1, [pc, #136]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d01d      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x612>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035e6:	d118      	bne.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80035e8:	4b1a      	ldr	r3, [pc, #104]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80035ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ee:	0e1b      	lsrs	r3, r3, #24
 80035f0:	f003 030f 	and.w	r3, r3, #15
 80035f4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	699a      	ldr	r2, [r3, #24]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	019b      	lsls	r3, r3, #6
 8003600:	431a      	orrs	r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a1b      	ldr	r3, [r3, #32]
 8003606:	085b      	lsrs	r3, r3, #1
 8003608:	3b01      	subs	r3, #1
 800360a:	041b      	lsls	r3, r3, #16
 800360c:	431a      	orrs	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	061b      	lsls	r3, r3, #24
 8003612:	4910      	ldr	r1, [pc, #64]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003614:	4313      	orrs	r3, r2
 8003616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800361a:	4b0f      	ldr	r3, [pc, #60]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 800361c:	2201      	movs	r2, #1
 800361e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003620:	f7fe f836 	bl	8001690 <HAL_GetTick>
 8003624:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003626:	e008      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003628:	f7fe f832 	bl	8001690 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d901      	bls.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e007      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800363a:	4b06      	ldr	r3, [pc, #24]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003642:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003646:	d1ef      	bne.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3730      	adds	r7, #48	; 0x30
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	40023800 	.word	0x40023800
 8003658:	42470070 	.word	0x42470070

0800365c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800365c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003660:	b0ae      	sub	sp, #184	; 0xb8
 8003662:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003664:	2300      	movs	r3, #0
 8003666:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800366a:	2300      	movs	r3, #0
 800366c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003670:	2300      	movs	r3, #0
 8003672:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003676:	2300      	movs	r3, #0
 8003678:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800367c:	2300      	movs	r3, #0
 800367e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003682:	4bcb      	ldr	r3, [pc, #812]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f003 030c 	and.w	r3, r3, #12
 800368a:	2b0c      	cmp	r3, #12
 800368c:	f200 8206 	bhi.w	8003a9c <HAL_RCC_GetSysClockFreq+0x440>
 8003690:	a201      	add	r2, pc, #4	; (adr r2, 8003698 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003696:	bf00      	nop
 8003698:	080036cd 	.word	0x080036cd
 800369c:	08003a9d 	.word	0x08003a9d
 80036a0:	08003a9d 	.word	0x08003a9d
 80036a4:	08003a9d 	.word	0x08003a9d
 80036a8:	080036d5 	.word	0x080036d5
 80036ac:	08003a9d 	.word	0x08003a9d
 80036b0:	08003a9d 	.word	0x08003a9d
 80036b4:	08003a9d 	.word	0x08003a9d
 80036b8:	080036dd 	.word	0x080036dd
 80036bc:	08003a9d 	.word	0x08003a9d
 80036c0:	08003a9d 	.word	0x08003a9d
 80036c4:	08003a9d 	.word	0x08003a9d
 80036c8:	080038cd 	.word	0x080038cd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036cc:	4bb9      	ldr	r3, [pc, #740]	; (80039b4 <HAL_RCC_GetSysClockFreq+0x358>)
 80036ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80036d2:	e1e7      	b.n	8003aa4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036d4:	4bb8      	ldr	r3, [pc, #736]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80036d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80036da:	e1e3      	b.n	8003aa4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036dc:	4bb4      	ldr	r3, [pc, #720]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036e8:	4bb1      	ldr	r3, [pc, #708]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d071      	beq.n	80037d8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036f4:	4bae      	ldr	r3, [pc, #696]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	099b      	lsrs	r3, r3, #6
 80036fa:	2200      	movs	r2, #0
 80036fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003700:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003704:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003708:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800370c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003710:	2300      	movs	r3, #0
 8003712:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003716:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800371a:	4622      	mov	r2, r4
 800371c:	462b      	mov	r3, r5
 800371e:	f04f 0000 	mov.w	r0, #0
 8003722:	f04f 0100 	mov.w	r1, #0
 8003726:	0159      	lsls	r1, r3, #5
 8003728:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800372c:	0150      	lsls	r0, r2, #5
 800372e:	4602      	mov	r2, r0
 8003730:	460b      	mov	r3, r1
 8003732:	4621      	mov	r1, r4
 8003734:	1a51      	subs	r1, r2, r1
 8003736:	6439      	str	r1, [r7, #64]	; 0x40
 8003738:	4629      	mov	r1, r5
 800373a:	eb63 0301 	sbc.w	r3, r3, r1
 800373e:	647b      	str	r3, [r7, #68]	; 0x44
 8003740:	f04f 0200 	mov.w	r2, #0
 8003744:	f04f 0300 	mov.w	r3, #0
 8003748:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800374c:	4649      	mov	r1, r9
 800374e:	018b      	lsls	r3, r1, #6
 8003750:	4641      	mov	r1, r8
 8003752:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003756:	4641      	mov	r1, r8
 8003758:	018a      	lsls	r2, r1, #6
 800375a:	4641      	mov	r1, r8
 800375c:	1a51      	subs	r1, r2, r1
 800375e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003760:	4649      	mov	r1, r9
 8003762:	eb63 0301 	sbc.w	r3, r3, r1
 8003766:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003768:	f04f 0200 	mov.w	r2, #0
 800376c:	f04f 0300 	mov.w	r3, #0
 8003770:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003774:	4649      	mov	r1, r9
 8003776:	00cb      	lsls	r3, r1, #3
 8003778:	4641      	mov	r1, r8
 800377a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800377e:	4641      	mov	r1, r8
 8003780:	00ca      	lsls	r2, r1, #3
 8003782:	4610      	mov	r0, r2
 8003784:	4619      	mov	r1, r3
 8003786:	4603      	mov	r3, r0
 8003788:	4622      	mov	r2, r4
 800378a:	189b      	adds	r3, r3, r2
 800378c:	633b      	str	r3, [r7, #48]	; 0x30
 800378e:	462b      	mov	r3, r5
 8003790:	460a      	mov	r2, r1
 8003792:	eb42 0303 	adc.w	r3, r2, r3
 8003796:	637b      	str	r3, [r7, #52]	; 0x34
 8003798:	f04f 0200 	mov.w	r2, #0
 800379c:	f04f 0300 	mov.w	r3, #0
 80037a0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80037a4:	4629      	mov	r1, r5
 80037a6:	024b      	lsls	r3, r1, #9
 80037a8:	4621      	mov	r1, r4
 80037aa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80037ae:	4621      	mov	r1, r4
 80037b0:	024a      	lsls	r2, r1, #9
 80037b2:	4610      	mov	r0, r2
 80037b4:	4619      	mov	r1, r3
 80037b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80037ba:	2200      	movs	r2, #0
 80037bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80037c0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80037c4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80037c8:	f7fc fd72 	bl	80002b0 <__aeabi_uldivmod>
 80037cc:	4602      	mov	r2, r0
 80037ce:	460b      	mov	r3, r1
 80037d0:	4613      	mov	r3, r2
 80037d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80037d6:	e067      	b.n	80038a8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037d8:	4b75      	ldr	r3, [pc, #468]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	099b      	lsrs	r3, r3, #6
 80037de:	2200      	movs	r2, #0
 80037e0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80037e4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80037e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80037ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037f0:	67bb      	str	r3, [r7, #120]	; 0x78
 80037f2:	2300      	movs	r3, #0
 80037f4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80037f6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80037fa:	4622      	mov	r2, r4
 80037fc:	462b      	mov	r3, r5
 80037fe:	f04f 0000 	mov.w	r0, #0
 8003802:	f04f 0100 	mov.w	r1, #0
 8003806:	0159      	lsls	r1, r3, #5
 8003808:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800380c:	0150      	lsls	r0, r2, #5
 800380e:	4602      	mov	r2, r0
 8003810:	460b      	mov	r3, r1
 8003812:	4621      	mov	r1, r4
 8003814:	1a51      	subs	r1, r2, r1
 8003816:	62b9      	str	r1, [r7, #40]	; 0x28
 8003818:	4629      	mov	r1, r5
 800381a:	eb63 0301 	sbc.w	r3, r3, r1
 800381e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003820:	f04f 0200 	mov.w	r2, #0
 8003824:	f04f 0300 	mov.w	r3, #0
 8003828:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800382c:	4649      	mov	r1, r9
 800382e:	018b      	lsls	r3, r1, #6
 8003830:	4641      	mov	r1, r8
 8003832:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003836:	4641      	mov	r1, r8
 8003838:	018a      	lsls	r2, r1, #6
 800383a:	4641      	mov	r1, r8
 800383c:	ebb2 0a01 	subs.w	sl, r2, r1
 8003840:	4649      	mov	r1, r9
 8003842:	eb63 0b01 	sbc.w	fp, r3, r1
 8003846:	f04f 0200 	mov.w	r2, #0
 800384a:	f04f 0300 	mov.w	r3, #0
 800384e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003852:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003856:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800385a:	4692      	mov	sl, r2
 800385c:	469b      	mov	fp, r3
 800385e:	4623      	mov	r3, r4
 8003860:	eb1a 0303 	adds.w	r3, sl, r3
 8003864:	623b      	str	r3, [r7, #32]
 8003866:	462b      	mov	r3, r5
 8003868:	eb4b 0303 	adc.w	r3, fp, r3
 800386c:	627b      	str	r3, [r7, #36]	; 0x24
 800386e:	f04f 0200 	mov.w	r2, #0
 8003872:	f04f 0300 	mov.w	r3, #0
 8003876:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800387a:	4629      	mov	r1, r5
 800387c:	028b      	lsls	r3, r1, #10
 800387e:	4621      	mov	r1, r4
 8003880:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003884:	4621      	mov	r1, r4
 8003886:	028a      	lsls	r2, r1, #10
 8003888:	4610      	mov	r0, r2
 800388a:	4619      	mov	r1, r3
 800388c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003890:	2200      	movs	r2, #0
 8003892:	673b      	str	r3, [r7, #112]	; 0x70
 8003894:	677a      	str	r2, [r7, #116]	; 0x74
 8003896:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800389a:	f7fc fd09 	bl	80002b0 <__aeabi_uldivmod>
 800389e:	4602      	mov	r2, r0
 80038a0:	460b      	mov	r3, r1
 80038a2:	4613      	mov	r3, r2
 80038a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038a8:	4b41      	ldr	r3, [pc, #260]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	0c1b      	lsrs	r3, r3, #16
 80038ae:	f003 0303 	and.w	r3, r3, #3
 80038b2:	3301      	adds	r3, #1
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80038ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80038be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80038c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80038ca:	e0eb      	b.n	8003aa4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038cc:	4b38      	ldr	r3, [pc, #224]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038d8:	4b35      	ldr	r3, [pc, #212]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d06b      	beq.n	80039bc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038e4:	4b32      	ldr	r3, [pc, #200]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	099b      	lsrs	r3, r3, #6
 80038ea:	2200      	movs	r2, #0
 80038ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80038ee:	66fa      	str	r2, [r7, #108]	; 0x6c
 80038f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80038f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038f6:	663b      	str	r3, [r7, #96]	; 0x60
 80038f8:	2300      	movs	r3, #0
 80038fa:	667b      	str	r3, [r7, #100]	; 0x64
 80038fc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003900:	4622      	mov	r2, r4
 8003902:	462b      	mov	r3, r5
 8003904:	f04f 0000 	mov.w	r0, #0
 8003908:	f04f 0100 	mov.w	r1, #0
 800390c:	0159      	lsls	r1, r3, #5
 800390e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003912:	0150      	lsls	r0, r2, #5
 8003914:	4602      	mov	r2, r0
 8003916:	460b      	mov	r3, r1
 8003918:	4621      	mov	r1, r4
 800391a:	1a51      	subs	r1, r2, r1
 800391c:	61b9      	str	r1, [r7, #24]
 800391e:	4629      	mov	r1, r5
 8003920:	eb63 0301 	sbc.w	r3, r3, r1
 8003924:	61fb      	str	r3, [r7, #28]
 8003926:	f04f 0200 	mov.w	r2, #0
 800392a:	f04f 0300 	mov.w	r3, #0
 800392e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003932:	4659      	mov	r1, fp
 8003934:	018b      	lsls	r3, r1, #6
 8003936:	4651      	mov	r1, sl
 8003938:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800393c:	4651      	mov	r1, sl
 800393e:	018a      	lsls	r2, r1, #6
 8003940:	4651      	mov	r1, sl
 8003942:	ebb2 0801 	subs.w	r8, r2, r1
 8003946:	4659      	mov	r1, fp
 8003948:	eb63 0901 	sbc.w	r9, r3, r1
 800394c:	f04f 0200 	mov.w	r2, #0
 8003950:	f04f 0300 	mov.w	r3, #0
 8003954:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003958:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800395c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003960:	4690      	mov	r8, r2
 8003962:	4699      	mov	r9, r3
 8003964:	4623      	mov	r3, r4
 8003966:	eb18 0303 	adds.w	r3, r8, r3
 800396a:	613b      	str	r3, [r7, #16]
 800396c:	462b      	mov	r3, r5
 800396e:	eb49 0303 	adc.w	r3, r9, r3
 8003972:	617b      	str	r3, [r7, #20]
 8003974:	f04f 0200 	mov.w	r2, #0
 8003978:	f04f 0300 	mov.w	r3, #0
 800397c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003980:	4629      	mov	r1, r5
 8003982:	024b      	lsls	r3, r1, #9
 8003984:	4621      	mov	r1, r4
 8003986:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800398a:	4621      	mov	r1, r4
 800398c:	024a      	lsls	r2, r1, #9
 800398e:	4610      	mov	r0, r2
 8003990:	4619      	mov	r1, r3
 8003992:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003996:	2200      	movs	r2, #0
 8003998:	65bb      	str	r3, [r7, #88]	; 0x58
 800399a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800399c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80039a0:	f7fc fc86 	bl	80002b0 <__aeabi_uldivmod>
 80039a4:	4602      	mov	r2, r0
 80039a6:	460b      	mov	r3, r1
 80039a8:	4613      	mov	r3, r2
 80039aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80039ae:	e065      	b.n	8003a7c <HAL_RCC_GetSysClockFreq+0x420>
 80039b0:	40023800 	.word	0x40023800
 80039b4:	00f42400 	.word	0x00f42400
 80039b8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039bc:	4b3d      	ldr	r3, [pc, #244]	; (8003ab4 <HAL_RCC_GetSysClockFreq+0x458>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	099b      	lsrs	r3, r3, #6
 80039c2:	2200      	movs	r2, #0
 80039c4:	4618      	mov	r0, r3
 80039c6:	4611      	mov	r1, r2
 80039c8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039cc:	653b      	str	r3, [r7, #80]	; 0x50
 80039ce:	2300      	movs	r3, #0
 80039d0:	657b      	str	r3, [r7, #84]	; 0x54
 80039d2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80039d6:	4642      	mov	r2, r8
 80039d8:	464b      	mov	r3, r9
 80039da:	f04f 0000 	mov.w	r0, #0
 80039de:	f04f 0100 	mov.w	r1, #0
 80039e2:	0159      	lsls	r1, r3, #5
 80039e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039e8:	0150      	lsls	r0, r2, #5
 80039ea:	4602      	mov	r2, r0
 80039ec:	460b      	mov	r3, r1
 80039ee:	4641      	mov	r1, r8
 80039f0:	1a51      	subs	r1, r2, r1
 80039f2:	60b9      	str	r1, [r7, #8]
 80039f4:	4649      	mov	r1, r9
 80039f6:	eb63 0301 	sbc.w	r3, r3, r1
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	f04f 0200 	mov.w	r2, #0
 8003a00:	f04f 0300 	mov.w	r3, #0
 8003a04:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003a08:	4659      	mov	r1, fp
 8003a0a:	018b      	lsls	r3, r1, #6
 8003a0c:	4651      	mov	r1, sl
 8003a0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a12:	4651      	mov	r1, sl
 8003a14:	018a      	lsls	r2, r1, #6
 8003a16:	4651      	mov	r1, sl
 8003a18:	1a54      	subs	r4, r2, r1
 8003a1a:	4659      	mov	r1, fp
 8003a1c:	eb63 0501 	sbc.w	r5, r3, r1
 8003a20:	f04f 0200 	mov.w	r2, #0
 8003a24:	f04f 0300 	mov.w	r3, #0
 8003a28:	00eb      	lsls	r3, r5, #3
 8003a2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a2e:	00e2      	lsls	r2, r4, #3
 8003a30:	4614      	mov	r4, r2
 8003a32:	461d      	mov	r5, r3
 8003a34:	4643      	mov	r3, r8
 8003a36:	18e3      	adds	r3, r4, r3
 8003a38:	603b      	str	r3, [r7, #0]
 8003a3a:	464b      	mov	r3, r9
 8003a3c:	eb45 0303 	adc.w	r3, r5, r3
 8003a40:	607b      	str	r3, [r7, #4]
 8003a42:	f04f 0200 	mov.w	r2, #0
 8003a46:	f04f 0300 	mov.w	r3, #0
 8003a4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a4e:	4629      	mov	r1, r5
 8003a50:	028b      	lsls	r3, r1, #10
 8003a52:	4621      	mov	r1, r4
 8003a54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a58:	4621      	mov	r1, r4
 8003a5a:	028a      	lsls	r2, r1, #10
 8003a5c:	4610      	mov	r0, r2
 8003a5e:	4619      	mov	r1, r3
 8003a60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a64:	2200      	movs	r2, #0
 8003a66:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a68:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003a6a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003a6e:	f7fc fc1f 	bl	80002b0 <__aeabi_uldivmod>
 8003a72:	4602      	mov	r2, r0
 8003a74:	460b      	mov	r3, r1
 8003a76:	4613      	mov	r3, r2
 8003a78:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003a7c:	4b0d      	ldr	r3, [pc, #52]	; (8003ab4 <HAL_RCC_GetSysClockFreq+0x458>)
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	0f1b      	lsrs	r3, r3, #28
 8003a82:	f003 0307 	and.w	r3, r3, #7
 8003a86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003a8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003a8e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a96:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003a9a:	e003      	b.n	8003aa4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a9c:	4b06      	ldr	r3, [pc, #24]	; (8003ab8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003a9e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003aa2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003aa4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	37b8      	adds	r7, #184	; 0xb8
 8003aac:	46bd      	mov	sp, r7
 8003aae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ab2:	bf00      	nop
 8003ab4:	40023800 	.word	0x40023800
 8003ab8:	00f42400 	.word	0x00f42400

08003abc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b086      	sub	sp, #24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e28d      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0301 	and.w	r3, r3, #1
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	f000 8083 	beq.w	8003be2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003adc:	4b94      	ldr	r3, [pc, #592]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f003 030c 	and.w	r3, r3, #12
 8003ae4:	2b04      	cmp	r3, #4
 8003ae6:	d019      	beq.n	8003b1c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003ae8:	4b91      	ldr	r3, [pc, #580]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003af0:	2b08      	cmp	r3, #8
 8003af2:	d106      	bne.n	8003b02 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003af4:	4b8e      	ldr	r3, [pc, #568]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003afc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b00:	d00c      	beq.n	8003b1c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b02:	4b8b      	ldr	r3, [pc, #556]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b0a:	2b0c      	cmp	r3, #12
 8003b0c:	d112      	bne.n	8003b34 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b0e:	4b88      	ldr	r3, [pc, #544]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b1a:	d10b      	bne.n	8003b34 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b1c:	4b84      	ldr	r3, [pc, #528]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d05b      	beq.n	8003be0 <HAL_RCC_OscConfig+0x124>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d157      	bne.n	8003be0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e25a      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b3c:	d106      	bne.n	8003b4c <HAL_RCC_OscConfig+0x90>
 8003b3e:	4b7c      	ldr	r3, [pc, #496]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a7b      	ldr	r2, [pc, #492]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003b44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b48:	6013      	str	r3, [r2, #0]
 8003b4a:	e01d      	b.n	8003b88 <HAL_RCC_OscConfig+0xcc>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b54:	d10c      	bne.n	8003b70 <HAL_RCC_OscConfig+0xb4>
 8003b56:	4b76      	ldr	r3, [pc, #472]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a75      	ldr	r2, [pc, #468]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003b5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b60:	6013      	str	r3, [r2, #0]
 8003b62:	4b73      	ldr	r3, [pc, #460]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a72      	ldr	r2, [pc, #456]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003b68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b6c:	6013      	str	r3, [r2, #0]
 8003b6e:	e00b      	b.n	8003b88 <HAL_RCC_OscConfig+0xcc>
 8003b70:	4b6f      	ldr	r3, [pc, #444]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a6e      	ldr	r2, [pc, #440]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003b76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b7a:	6013      	str	r3, [r2, #0]
 8003b7c:	4b6c      	ldr	r3, [pc, #432]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a6b      	ldr	r2, [pc, #428]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003b82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d013      	beq.n	8003bb8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b90:	f7fd fd7e 	bl	8001690 <HAL_GetTick>
 8003b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b96:	e008      	b.n	8003baa <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b98:	f7fd fd7a 	bl	8001690 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	2b64      	cmp	r3, #100	; 0x64
 8003ba4:	d901      	bls.n	8003baa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e21f      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003baa:	4b61      	ldr	r3, [pc, #388]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d0f0      	beq.n	8003b98 <HAL_RCC_OscConfig+0xdc>
 8003bb6:	e014      	b.n	8003be2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb8:	f7fd fd6a 	bl	8001690 <HAL_GetTick>
 8003bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bbe:	e008      	b.n	8003bd2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bc0:	f7fd fd66 	bl	8001690 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b64      	cmp	r3, #100	; 0x64
 8003bcc:	d901      	bls.n	8003bd2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e20b      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bd2:	4b57      	ldr	r3, [pc, #348]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1f0      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x104>
 8003bde:	e000      	b.n	8003be2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003be0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0302 	and.w	r3, r3, #2
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d06f      	beq.n	8003cce <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003bee:	4b50      	ldr	r3, [pc, #320]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f003 030c 	and.w	r3, r3, #12
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d017      	beq.n	8003c2a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003bfa:	4b4d      	ldr	r3, [pc, #308]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c02:	2b08      	cmp	r3, #8
 8003c04:	d105      	bne.n	8003c12 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c06:	4b4a      	ldr	r3, [pc, #296]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d00b      	beq.n	8003c2a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c12:	4b47      	ldr	r3, [pc, #284]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c1a:	2b0c      	cmp	r3, #12
 8003c1c:	d11c      	bne.n	8003c58 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c1e:	4b44      	ldr	r3, [pc, #272]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d116      	bne.n	8003c58 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c2a:	4b41      	ldr	r3, [pc, #260]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0302 	and.w	r3, r3, #2
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d005      	beq.n	8003c42 <HAL_RCC_OscConfig+0x186>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d001      	beq.n	8003c42 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e1d3      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c42:	4b3b      	ldr	r3, [pc, #236]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	00db      	lsls	r3, r3, #3
 8003c50:	4937      	ldr	r1, [pc, #220]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c56:	e03a      	b.n	8003cce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d020      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c60:	4b34      	ldr	r3, [pc, #208]	; (8003d34 <HAL_RCC_OscConfig+0x278>)
 8003c62:	2201      	movs	r2, #1
 8003c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c66:	f7fd fd13 	bl	8001690 <HAL_GetTick>
 8003c6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c6c:	e008      	b.n	8003c80 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c6e:	f7fd fd0f 	bl	8001690 <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d901      	bls.n	8003c80 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e1b4      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c80:	4b2b      	ldr	r3, [pc, #172]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0302 	and.w	r3, r3, #2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d0f0      	beq.n	8003c6e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c8c:	4b28      	ldr	r3, [pc, #160]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	00db      	lsls	r3, r3, #3
 8003c9a:	4925      	ldr	r1, [pc, #148]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	600b      	str	r3, [r1, #0]
 8003ca0:	e015      	b.n	8003cce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ca2:	4b24      	ldr	r3, [pc, #144]	; (8003d34 <HAL_RCC_OscConfig+0x278>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca8:	f7fd fcf2 	bl	8001690 <HAL_GetTick>
 8003cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cae:	e008      	b.n	8003cc2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cb0:	f7fd fcee 	bl	8001690 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e193      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cc2:	4b1b      	ldr	r3, [pc, #108]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0302 	and.w	r3, r3, #2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d1f0      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0308 	and.w	r3, r3, #8
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d036      	beq.n	8003d48 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d016      	beq.n	8003d10 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ce2:	4b15      	ldr	r3, [pc, #84]	; (8003d38 <HAL_RCC_OscConfig+0x27c>)
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce8:	f7fd fcd2 	bl	8001690 <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cee:	e008      	b.n	8003d02 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cf0:	f7fd fcce 	bl	8001690 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e173      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d02:	4b0b      	ldr	r3, [pc, #44]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003d04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d06:	f003 0302 	and.w	r3, r3, #2
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d0f0      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x234>
 8003d0e:	e01b      	b.n	8003d48 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d10:	4b09      	ldr	r3, [pc, #36]	; (8003d38 <HAL_RCC_OscConfig+0x27c>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d16:	f7fd fcbb 	bl	8001690 <HAL_GetTick>
 8003d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d1c:	e00e      	b.n	8003d3c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d1e:	f7fd fcb7 	bl	8001690 <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d907      	bls.n	8003d3c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e15c      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
 8003d30:	40023800 	.word	0x40023800
 8003d34:	42470000 	.word	0x42470000
 8003d38:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d3c:	4b8a      	ldr	r3, [pc, #552]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003d3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d1ea      	bne.n	8003d1e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0304 	and.w	r3, r3, #4
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f000 8097 	beq.w	8003e84 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d56:	2300      	movs	r3, #0
 8003d58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d5a:	4b83      	ldr	r3, [pc, #524]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10f      	bne.n	8003d86 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d66:	2300      	movs	r3, #0
 8003d68:	60bb      	str	r3, [r7, #8]
 8003d6a:	4b7f      	ldr	r3, [pc, #508]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	4a7e      	ldr	r2, [pc, #504]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003d70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d74:	6413      	str	r3, [r2, #64]	; 0x40
 8003d76:	4b7c      	ldr	r3, [pc, #496]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d7e:	60bb      	str	r3, [r7, #8]
 8003d80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d82:	2301      	movs	r3, #1
 8003d84:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d86:	4b79      	ldr	r3, [pc, #484]	; (8003f6c <HAL_RCC_OscConfig+0x4b0>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d118      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d92:	4b76      	ldr	r3, [pc, #472]	; (8003f6c <HAL_RCC_OscConfig+0x4b0>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a75      	ldr	r2, [pc, #468]	; (8003f6c <HAL_RCC_OscConfig+0x4b0>)
 8003d98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d9e:	f7fd fc77 	bl	8001690 <HAL_GetTick>
 8003da2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003da4:	e008      	b.n	8003db8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003da6:	f7fd fc73 	bl	8001690 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d901      	bls.n	8003db8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e118      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db8:	4b6c      	ldr	r3, [pc, #432]	; (8003f6c <HAL_RCC_OscConfig+0x4b0>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d0f0      	beq.n	8003da6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d106      	bne.n	8003dda <HAL_RCC_OscConfig+0x31e>
 8003dcc:	4b66      	ldr	r3, [pc, #408]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003dce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dd0:	4a65      	ldr	r2, [pc, #404]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003dd2:	f043 0301 	orr.w	r3, r3, #1
 8003dd6:	6713      	str	r3, [r2, #112]	; 0x70
 8003dd8:	e01c      	b.n	8003e14 <HAL_RCC_OscConfig+0x358>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	2b05      	cmp	r3, #5
 8003de0:	d10c      	bne.n	8003dfc <HAL_RCC_OscConfig+0x340>
 8003de2:	4b61      	ldr	r3, [pc, #388]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003de6:	4a60      	ldr	r2, [pc, #384]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003de8:	f043 0304 	orr.w	r3, r3, #4
 8003dec:	6713      	str	r3, [r2, #112]	; 0x70
 8003dee:	4b5e      	ldr	r3, [pc, #376]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003df2:	4a5d      	ldr	r2, [pc, #372]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003df4:	f043 0301 	orr.w	r3, r3, #1
 8003df8:	6713      	str	r3, [r2, #112]	; 0x70
 8003dfa:	e00b      	b.n	8003e14 <HAL_RCC_OscConfig+0x358>
 8003dfc:	4b5a      	ldr	r3, [pc, #360]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e00:	4a59      	ldr	r2, [pc, #356]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003e02:	f023 0301 	bic.w	r3, r3, #1
 8003e06:	6713      	str	r3, [r2, #112]	; 0x70
 8003e08:	4b57      	ldr	r3, [pc, #348]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e0c:	4a56      	ldr	r2, [pc, #344]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003e0e:	f023 0304 	bic.w	r3, r3, #4
 8003e12:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d015      	beq.n	8003e48 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e1c:	f7fd fc38 	bl	8001690 <HAL_GetTick>
 8003e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e22:	e00a      	b.n	8003e3a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e24:	f7fd fc34 	bl	8001690 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d901      	bls.n	8003e3a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e0d7      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e3a:	4b4b      	ldr	r3, [pc, #300]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d0ee      	beq.n	8003e24 <HAL_RCC_OscConfig+0x368>
 8003e46:	e014      	b.n	8003e72 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e48:	f7fd fc22 	bl	8001690 <HAL_GetTick>
 8003e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e4e:	e00a      	b.n	8003e66 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e50:	f7fd fc1e 	bl	8001690 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e0c1      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e66:	4b40      	ldr	r3, [pc, #256]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1ee      	bne.n	8003e50 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e72:	7dfb      	ldrb	r3, [r7, #23]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d105      	bne.n	8003e84 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e78:	4b3b      	ldr	r3, [pc, #236]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7c:	4a3a      	ldr	r2, [pc, #232]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003e7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e82:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	f000 80ad 	beq.w	8003fe8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e8e:	4b36      	ldr	r3, [pc, #216]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f003 030c 	and.w	r3, r3, #12
 8003e96:	2b08      	cmp	r3, #8
 8003e98:	d060      	beq.n	8003f5c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d145      	bne.n	8003f2e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ea2:	4b33      	ldr	r3, [pc, #204]	; (8003f70 <HAL_RCC_OscConfig+0x4b4>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea8:	f7fd fbf2 	bl	8001690 <HAL_GetTick>
 8003eac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eae:	e008      	b.n	8003ec2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eb0:	f7fd fbee 	bl	8001690 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e093      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ec2:	4b29      	ldr	r3, [pc, #164]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1f0      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	69da      	ldr	r2, [r3, #28]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003edc:	019b      	lsls	r3, r3, #6
 8003ede:	431a      	orrs	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee4:	085b      	lsrs	r3, r3, #1
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	041b      	lsls	r3, r3, #16
 8003eea:	431a      	orrs	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef0:	061b      	lsls	r3, r3, #24
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef8:	071b      	lsls	r3, r3, #28
 8003efa:	491b      	ldr	r1, [pc, #108]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f00:	4b1b      	ldr	r3, [pc, #108]	; (8003f70 <HAL_RCC_OscConfig+0x4b4>)
 8003f02:	2201      	movs	r2, #1
 8003f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f06:	f7fd fbc3 	bl	8001690 <HAL_GetTick>
 8003f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f0c:	e008      	b.n	8003f20 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f0e:	f7fd fbbf 	bl	8001690 <HAL_GetTick>
 8003f12:	4602      	mov	r2, r0
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d901      	bls.n	8003f20 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e064      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f20:	4b11      	ldr	r3, [pc, #68]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d0f0      	beq.n	8003f0e <HAL_RCC_OscConfig+0x452>
 8003f2c:	e05c      	b.n	8003fe8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f2e:	4b10      	ldr	r3, [pc, #64]	; (8003f70 <HAL_RCC_OscConfig+0x4b4>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f34:	f7fd fbac 	bl	8001690 <HAL_GetTick>
 8003f38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f3a:	e008      	b.n	8003f4e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f3c:	f7fd fba8 	bl	8001690 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d901      	bls.n	8003f4e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e04d      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f4e:	4b06      	ldr	r3, [pc, #24]	; (8003f68 <HAL_RCC_OscConfig+0x4ac>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1f0      	bne.n	8003f3c <HAL_RCC_OscConfig+0x480>
 8003f5a:	e045      	b.n	8003fe8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	699b      	ldr	r3, [r3, #24]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d107      	bne.n	8003f74 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e040      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
 8003f68:	40023800 	.word	0x40023800
 8003f6c:	40007000 	.word	0x40007000
 8003f70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f74:	4b1f      	ldr	r3, [pc, #124]	; (8003ff4 <HAL_RCC_OscConfig+0x538>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d030      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d129      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d122      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f9e:	68fa      	ldr	r2, [r7, #12]
 8003fa0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003faa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d119      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fba:	085b      	lsrs	r3, r3, #1
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d10f      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d107      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fde:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d001      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e000      	b.n	8003fea <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3718      	adds	r7, #24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	40023800 	.word	0x40023800

08003ff8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d101      	bne.n	800400a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e03f      	b.n	800408a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004010:	b2db      	uxtb	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d106      	bne.n	8004024 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f7fc fbdc 	bl	80007dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2224      	movs	r2, #36	; 0x24
 8004028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68da      	ldr	r2, [r3, #12]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800403a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f000 f929 	bl	8004294 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	691a      	ldr	r2, [r3, #16]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004050:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	695a      	ldr	r2, [r3, #20]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004060:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68da      	ldr	r2, [r3, #12]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004070:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2220      	movs	r2, #32
 800407c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2220      	movs	r2, #32
 8004084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3708      	adds	r7, #8
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b08a      	sub	sp, #40	; 0x28
 8004096:	af02      	add	r7, sp, #8
 8004098:	60f8      	str	r0, [r7, #12]
 800409a:	60b9      	str	r1, [r7, #8]
 800409c:	603b      	str	r3, [r7, #0]
 800409e:	4613      	mov	r3, r2
 80040a0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80040a2:	2300      	movs	r3, #0
 80040a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b20      	cmp	r3, #32
 80040b0:	d17c      	bne.n	80041ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d002      	beq.n	80040be <HAL_UART_Transmit+0x2c>
 80040b8:	88fb      	ldrh	r3, [r7, #6]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e075      	b.n	80041ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d101      	bne.n	80040d0 <HAL_UART_Transmit+0x3e>
 80040cc:	2302      	movs	r3, #2
 80040ce:	e06e      	b.n	80041ae <HAL_UART_Transmit+0x11c>
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2221      	movs	r2, #33	; 0x21
 80040e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040e6:	f7fd fad3 	bl	8001690 <HAL_GetTick>
 80040ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	88fa      	ldrh	r2, [r7, #6]
 80040f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	88fa      	ldrh	r2, [r7, #6]
 80040f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004100:	d108      	bne.n	8004114 <HAL_UART_Transmit+0x82>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d104      	bne.n	8004114 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800410a:	2300      	movs	r3, #0
 800410c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	61bb      	str	r3, [r7, #24]
 8004112:	e003      	b.n	800411c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004118:	2300      	movs	r3, #0
 800411a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004124:	e02a      	b.n	800417c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	9300      	str	r3, [sp, #0]
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	2200      	movs	r2, #0
 800412e:	2180      	movs	r1, #128	; 0x80
 8004130:	68f8      	ldr	r0, [r7, #12]
 8004132:	f000 f840 	bl	80041b6 <UART_WaitOnFlagUntilTimeout>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d001      	beq.n	8004140 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e036      	b.n	80041ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10b      	bne.n	800415e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	881b      	ldrh	r3, [r3, #0]
 800414a:	461a      	mov	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004154:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004156:	69bb      	ldr	r3, [r7, #24]
 8004158:	3302      	adds	r3, #2
 800415a:	61bb      	str	r3, [r7, #24]
 800415c:	e007      	b.n	800416e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	781a      	ldrb	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	3301      	adds	r3, #1
 800416c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004172:	b29b      	uxth	r3, r3
 8004174:	3b01      	subs	r3, #1
 8004176:	b29a      	uxth	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004180:	b29b      	uxth	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1cf      	bne.n	8004126 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	2200      	movs	r2, #0
 800418e:	2140      	movs	r1, #64	; 0x40
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f000 f810 	bl	80041b6 <UART_WaitOnFlagUntilTimeout>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d001      	beq.n	80041a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	e006      	b.n	80041ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80041a8:	2300      	movs	r3, #0
 80041aa:	e000      	b.n	80041ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80041ac:	2302      	movs	r3, #2
  }
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3720      	adds	r7, #32
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}

080041b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80041b6:	b580      	push	{r7, lr}
 80041b8:	b090      	sub	sp, #64	; 0x40
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	60f8      	str	r0, [r7, #12]
 80041be:	60b9      	str	r1, [r7, #8]
 80041c0:	603b      	str	r3, [r7, #0]
 80041c2:	4613      	mov	r3, r2
 80041c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041c6:	e050      	b.n	800426a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ce:	d04c      	beq.n	800426a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80041d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d007      	beq.n	80041e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80041d6:	f7fd fa5b 	bl	8001690 <HAL_GetTick>
 80041da:	4602      	mov	r2, r0
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	1ad3      	subs	r3, r2, r3
 80041e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d241      	bcs.n	800426a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	330c      	adds	r3, #12
 80041ec:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041f0:	e853 3f00 	ldrex	r3, [r3]
 80041f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80041f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80041fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	330c      	adds	r3, #12
 8004204:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004206:	637a      	str	r2, [r7, #52]	; 0x34
 8004208:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800420a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800420c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800420e:	e841 2300 	strex	r3, r2, [r1]
 8004212:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1e5      	bne.n	80041e6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	3314      	adds	r3, #20
 8004220:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	e853 3f00 	ldrex	r3, [r3]
 8004228:	613b      	str	r3, [r7, #16]
   return(result);
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	f023 0301 	bic.w	r3, r3, #1
 8004230:	63bb      	str	r3, [r7, #56]	; 0x38
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	3314      	adds	r3, #20
 8004238:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800423a:	623a      	str	r2, [r7, #32]
 800423c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800423e:	69f9      	ldr	r1, [r7, #28]
 8004240:	6a3a      	ldr	r2, [r7, #32]
 8004242:	e841 2300 	strex	r3, r2, [r1]
 8004246:	61bb      	str	r3, [r7, #24]
   return(result);
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1e5      	bne.n	800421a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2220      	movs	r2, #32
 8004252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2220      	movs	r2, #32
 800425a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e00f      	b.n	800428a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	4013      	ands	r3, r2
 8004274:	68ba      	ldr	r2, [r7, #8]
 8004276:	429a      	cmp	r2, r3
 8004278:	bf0c      	ite	eq
 800427a:	2301      	moveq	r3, #1
 800427c:	2300      	movne	r3, #0
 800427e:	b2db      	uxtb	r3, r3
 8004280:	461a      	mov	r2, r3
 8004282:	79fb      	ldrb	r3, [r7, #7]
 8004284:	429a      	cmp	r2, r3
 8004286:	d09f      	beq.n	80041c8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3740      	adds	r7, #64	; 0x40
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
	...

08004294 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004294:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004298:	b0c0      	sub	sp, #256	; 0x100
 800429a:	af00      	add	r7, sp, #0
 800429c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	691b      	ldr	r3, [r3, #16]
 80042a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80042ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042b0:	68d9      	ldr	r1, [r3, #12]
 80042b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	ea40 0301 	orr.w	r3, r0, r1
 80042bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80042be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042c2:	689a      	ldr	r2, [r3, #8]
 80042c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042c8:	691b      	ldr	r3, [r3, #16]
 80042ca:	431a      	orrs	r2, r3
 80042cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042d0:	695b      	ldr	r3, [r3, #20]
 80042d2:	431a      	orrs	r2, r3
 80042d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042d8:	69db      	ldr	r3, [r3, #28]
 80042da:	4313      	orrs	r3, r2
 80042dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80042e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80042ec:	f021 010c 	bic.w	r1, r1, #12
 80042f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80042fa:	430b      	orrs	r3, r1
 80042fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	695b      	ldr	r3, [r3, #20]
 8004306:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800430a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800430e:	6999      	ldr	r1, [r3, #24]
 8004310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	ea40 0301 	orr.w	r3, r0, r1
 800431a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800431c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	4b8f      	ldr	r3, [pc, #572]	; (8004560 <UART_SetConfig+0x2cc>)
 8004324:	429a      	cmp	r2, r3
 8004326:	d005      	beq.n	8004334 <UART_SetConfig+0xa0>
 8004328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	4b8d      	ldr	r3, [pc, #564]	; (8004564 <UART_SetConfig+0x2d0>)
 8004330:	429a      	cmp	r2, r3
 8004332:	d104      	bne.n	800433e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004334:	f7fe fe54 	bl	8002fe0 <HAL_RCC_GetPCLK2Freq>
 8004338:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800433c:	e003      	b.n	8004346 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800433e:	f7fe fe3b 	bl	8002fb8 <HAL_RCC_GetPCLK1Freq>
 8004342:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800434a:	69db      	ldr	r3, [r3, #28]
 800434c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004350:	f040 810c 	bne.w	800456c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004354:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004358:	2200      	movs	r2, #0
 800435a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800435e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004362:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004366:	4622      	mov	r2, r4
 8004368:	462b      	mov	r3, r5
 800436a:	1891      	adds	r1, r2, r2
 800436c:	65b9      	str	r1, [r7, #88]	; 0x58
 800436e:	415b      	adcs	r3, r3
 8004370:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004372:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004376:	4621      	mov	r1, r4
 8004378:	eb12 0801 	adds.w	r8, r2, r1
 800437c:	4629      	mov	r1, r5
 800437e:	eb43 0901 	adc.w	r9, r3, r1
 8004382:	f04f 0200 	mov.w	r2, #0
 8004386:	f04f 0300 	mov.w	r3, #0
 800438a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800438e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004392:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004396:	4690      	mov	r8, r2
 8004398:	4699      	mov	r9, r3
 800439a:	4623      	mov	r3, r4
 800439c:	eb18 0303 	adds.w	r3, r8, r3
 80043a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80043a4:	462b      	mov	r3, r5
 80043a6:	eb49 0303 	adc.w	r3, r9, r3
 80043aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80043ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80043ba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80043be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80043c2:	460b      	mov	r3, r1
 80043c4:	18db      	adds	r3, r3, r3
 80043c6:	653b      	str	r3, [r7, #80]	; 0x50
 80043c8:	4613      	mov	r3, r2
 80043ca:	eb42 0303 	adc.w	r3, r2, r3
 80043ce:	657b      	str	r3, [r7, #84]	; 0x54
 80043d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80043d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80043d8:	f7fb ff6a 	bl	80002b0 <__aeabi_uldivmod>
 80043dc:	4602      	mov	r2, r0
 80043de:	460b      	mov	r3, r1
 80043e0:	4b61      	ldr	r3, [pc, #388]	; (8004568 <UART_SetConfig+0x2d4>)
 80043e2:	fba3 2302 	umull	r2, r3, r3, r2
 80043e6:	095b      	lsrs	r3, r3, #5
 80043e8:	011c      	lsls	r4, r3, #4
 80043ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80043ee:	2200      	movs	r2, #0
 80043f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80043f4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80043f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80043fc:	4642      	mov	r2, r8
 80043fe:	464b      	mov	r3, r9
 8004400:	1891      	adds	r1, r2, r2
 8004402:	64b9      	str	r1, [r7, #72]	; 0x48
 8004404:	415b      	adcs	r3, r3
 8004406:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004408:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800440c:	4641      	mov	r1, r8
 800440e:	eb12 0a01 	adds.w	sl, r2, r1
 8004412:	4649      	mov	r1, r9
 8004414:	eb43 0b01 	adc.w	fp, r3, r1
 8004418:	f04f 0200 	mov.w	r2, #0
 800441c:	f04f 0300 	mov.w	r3, #0
 8004420:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004424:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004428:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800442c:	4692      	mov	sl, r2
 800442e:	469b      	mov	fp, r3
 8004430:	4643      	mov	r3, r8
 8004432:	eb1a 0303 	adds.w	r3, sl, r3
 8004436:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800443a:	464b      	mov	r3, r9
 800443c:	eb4b 0303 	adc.w	r3, fp, r3
 8004440:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004450:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004454:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004458:	460b      	mov	r3, r1
 800445a:	18db      	adds	r3, r3, r3
 800445c:	643b      	str	r3, [r7, #64]	; 0x40
 800445e:	4613      	mov	r3, r2
 8004460:	eb42 0303 	adc.w	r3, r2, r3
 8004464:	647b      	str	r3, [r7, #68]	; 0x44
 8004466:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800446a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800446e:	f7fb ff1f 	bl	80002b0 <__aeabi_uldivmod>
 8004472:	4602      	mov	r2, r0
 8004474:	460b      	mov	r3, r1
 8004476:	4611      	mov	r1, r2
 8004478:	4b3b      	ldr	r3, [pc, #236]	; (8004568 <UART_SetConfig+0x2d4>)
 800447a:	fba3 2301 	umull	r2, r3, r3, r1
 800447e:	095b      	lsrs	r3, r3, #5
 8004480:	2264      	movs	r2, #100	; 0x64
 8004482:	fb02 f303 	mul.w	r3, r2, r3
 8004486:	1acb      	subs	r3, r1, r3
 8004488:	00db      	lsls	r3, r3, #3
 800448a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800448e:	4b36      	ldr	r3, [pc, #216]	; (8004568 <UART_SetConfig+0x2d4>)
 8004490:	fba3 2302 	umull	r2, r3, r3, r2
 8004494:	095b      	lsrs	r3, r3, #5
 8004496:	005b      	lsls	r3, r3, #1
 8004498:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800449c:	441c      	add	r4, r3
 800449e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80044a2:	2200      	movs	r2, #0
 80044a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80044a8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80044ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80044b0:	4642      	mov	r2, r8
 80044b2:	464b      	mov	r3, r9
 80044b4:	1891      	adds	r1, r2, r2
 80044b6:	63b9      	str	r1, [r7, #56]	; 0x38
 80044b8:	415b      	adcs	r3, r3
 80044ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80044c0:	4641      	mov	r1, r8
 80044c2:	1851      	adds	r1, r2, r1
 80044c4:	6339      	str	r1, [r7, #48]	; 0x30
 80044c6:	4649      	mov	r1, r9
 80044c8:	414b      	adcs	r3, r1
 80044ca:	637b      	str	r3, [r7, #52]	; 0x34
 80044cc:	f04f 0200 	mov.w	r2, #0
 80044d0:	f04f 0300 	mov.w	r3, #0
 80044d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80044d8:	4659      	mov	r1, fp
 80044da:	00cb      	lsls	r3, r1, #3
 80044dc:	4651      	mov	r1, sl
 80044de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044e2:	4651      	mov	r1, sl
 80044e4:	00ca      	lsls	r2, r1, #3
 80044e6:	4610      	mov	r0, r2
 80044e8:	4619      	mov	r1, r3
 80044ea:	4603      	mov	r3, r0
 80044ec:	4642      	mov	r2, r8
 80044ee:	189b      	adds	r3, r3, r2
 80044f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80044f4:	464b      	mov	r3, r9
 80044f6:	460a      	mov	r2, r1
 80044f8:	eb42 0303 	adc.w	r3, r2, r3
 80044fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800450c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004510:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004514:	460b      	mov	r3, r1
 8004516:	18db      	adds	r3, r3, r3
 8004518:	62bb      	str	r3, [r7, #40]	; 0x28
 800451a:	4613      	mov	r3, r2
 800451c:	eb42 0303 	adc.w	r3, r2, r3
 8004520:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004522:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004526:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800452a:	f7fb fec1 	bl	80002b0 <__aeabi_uldivmod>
 800452e:	4602      	mov	r2, r0
 8004530:	460b      	mov	r3, r1
 8004532:	4b0d      	ldr	r3, [pc, #52]	; (8004568 <UART_SetConfig+0x2d4>)
 8004534:	fba3 1302 	umull	r1, r3, r3, r2
 8004538:	095b      	lsrs	r3, r3, #5
 800453a:	2164      	movs	r1, #100	; 0x64
 800453c:	fb01 f303 	mul.w	r3, r1, r3
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	00db      	lsls	r3, r3, #3
 8004544:	3332      	adds	r3, #50	; 0x32
 8004546:	4a08      	ldr	r2, [pc, #32]	; (8004568 <UART_SetConfig+0x2d4>)
 8004548:	fba2 2303 	umull	r2, r3, r2, r3
 800454c:	095b      	lsrs	r3, r3, #5
 800454e:	f003 0207 	and.w	r2, r3, #7
 8004552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4422      	add	r2, r4
 800455a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800455c:	e105      	b.n	800476a <UART_SetConfig+0x4d6>
 800455e:	bf00      	nop
 8004560:	40011000 	.word	0x40011000
 8004564:	40011400 	.word	0x40011400
 8004568:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800456c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004570:	2200      	movs	r2, #0
 8004572:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004576:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800457a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800457e:	4642      	mov	r2, r8
 8004580:	464b      	mov	r3, r9
 8004582:	1891      	adds	r1, r2, r2
 8004584:	6239      	str	r1, [r7, #32]
 8004586:	415b      	adcs	r3, r3
 8004588:	627b      	str	r3, [r7, #36]	; 0x24
 800458a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800458e:	4641      	mov	r1, r8
 8004590:	1854      	adds	r4, r2, r1
 8004592:	4649      	mov	r1, r9
 8004594:	eb43 0501 	adc.w	r5, r3, r1
 8004598:	f04f 0200 	mov.w	r2, #0
 800459c:	f04f 0300 	mov.w	r3, #0
 80045a0:	00eb      	lsls	r3, r5, #3
 80045a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045a6:	00e2      	lsls	r2, r4, #3
 80045a8:	4614      	mov	r4, r2
 80045aa:	461d      	mov	r5, r3
 80045ac:	4643      	mov	r3, r8
 80045ae:	18e3      	adds	r3, r4, r3
 80045b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80045b4:	464b      	mov	r3, r9
 80045b6:	eb45 0303 	adc.w	r3, r5, r3
 80045ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80045be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80045ca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80045ce:	f04f 0200 	mov.w	r2, #0
 80045d2:	f04f 0300 	mov.w	r3, #0
 80045d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80045da:	4629      	mov	r1, r5
 80045dc:	008b      	lsls	r3, r1, #2
 80045de:	4621      	mov	r1, r4
 80045e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045e4:	4621      	mov	r1, r4
 80045e6:	008a      	lsls	r2, r1, #2
 80045e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80045ec:	f7fb fe60 	bl	80002b0 <__aeabi_uldivmod>
 80045f0:	4602      	mov	r2, r0
 80045f2:	460b      	mov	r3, r1
 80045f4:	4b60      	ldr	r3, [pc, #384]	; (8004778 <UART_SetConfig+0x4e4>)
 80045f6:	fba3 2302 	umull	r2, r3, r3, r2
 80045fa:	095b      	lsrs	r3, r3, #5
 80045fc:	011c      	lsls	r4, r3, #4
 80045fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004602:	2200      	movs	r2, #0
 8004604:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004608:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800460c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004610:	4642      	mov	r2, r8
 8004612:	464b      	mov	r3, r9
 8004614:	1891      	adds	r1, r2, r2
 8004616:	61b9      	str	r1, [r7, #24]
 8004618:	415b      	adcs	r3, r3
 800461a:	61fb      	str	r3, [r7, #28]
 800461c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004620:	4641      	mov	r1, r8
 8004622:	1851      	adds	r1, r2, r1
 8004624:	6139      	str	r1, [r7, #16]
 8004626:	4649      	mov	r1, r9
 8004628:	414b      	adcs	r3, r1
 800462a:	617b      	str	r3, [r7, #20]
 800462c:	f04f 0200 	mov.w	r2, #0
 8004630:	f04f 0300 	mov.w	r3, #0
 8004634:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004638:	4659      	mov	r1, fp
 800463a:	00cb      	lsls	r3, r1, #3
 800463c:	4651      	mov	r1, sl
 800463e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004642:	4651      	mov	r1, sl
 8004644:	00ca      	lsls	r2, r1, #3
 8004646:	4610      	mov	r0, r2
 8004648:	4619      	mov	r1, r3
 800464a:	4603      	mov	r3, r0
 800464c:	4642      	mov	r2, r8
 800464e:	189b      	adds	r3, r3, r2
 8004650:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004654:	464b      	mov	r3, r9
 8004656:	460a      	mov	r2, r1
 8004658:	eb42 0303 	adc.w	r3, r2, r3
 800465c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	67bb      	str	r3, [r7, #120]	; 0x78
 800466a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800466c:	f04f 0200 	mov.w	r2, #0
 8004670:	f04f 0300 	mov.w	r3, #0
 8004674:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004678:	4649      	mov	r1, r9
 800467a:	008b      	lsls	r3, r1, #2
 800467c:	4641      	mov	r1, r8
 800467e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004682:	4641      	mov	r1, r8
 8004684:	008a      	lsls	r2, r1, #2
 8004686:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800468a:	f7fb fe11 	bl	80002b0 <__aeabi_uldivmod>
 800468e:	4602      	mov	r2, r0
 8004690:	460b      	mov	r3, r1
 8004692:	4b39      	ldr	r3, [pc, #228]	; (8004778 <UART_SetConfig+0x4e4>)
 8004694:	fba3 1302 	umull	r1, r3, r3, r2
 8004698:	095b      	lsrs	r3, r3, #5
 800469a:	2164      	movs	r1, #100	; 0x64
 800469c:	fb01 f303 	mul.w	r3, r1, r3
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	011b      	lsls	r3, r3, #4
 80046a4:	3332      	adds	r3, #50	; 0x32
 80046a6:	4a34      	ldr	r2, [pc, #208]	; (8004778 <UART_SetConfig+0x4e4>)
 80046a8:	fba2 2303 	umull	r2, r3, r2, r3
 80046ac:	095b      	lsrs	r3, r3, #5
 80046ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046b2:	441c      	add	r4, r3
 80046b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046b8:	2200      	movs	r2, #0
 80046ba:	673b      	str	r3, [r7, #112]	; 0x70
 80046bc:	677a      	str	r2, [r7, #116]	; 0x74
 80046be:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80046c2:	4642      	mov	r2, r8
 80046c4:	464b      	mov	r3, r9
 80046c6:	1891      	adds	r1, r2, r2
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	415b      	adcs	r3, r3
 80046cc:	60fb      	str	r3, [r7, #12]
 80046ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046d2:	4641      	mov	r1, r8
 80046d4:	1851      	adds	r1, r2, r1
 80046d6:	6039      	str	r1, [r7, #0]
 80046d8:	4649      	mov	r1, r9
 80046da:	414b      	adcs	r3, r1
 80046dc:	607b      	str	r3, [r7, #4]
 80046de:	f04f 0200 	mov.w	r2, #0
 80046e2:	f04f 0300 	mov.w	r3, #0
 80046e6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80046ea:	4659      	mov	r1, fp
 80046ec:	00cb      	lsls	r3, r1, #3
 80046ee:	4651      	mov	r1, sl
 80046f0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046f4:	4651      	mov	r1, sl
 80046f6:	00ca      	lsls	r2, r1, #3
 80046f8:	4610      	mov	r0, r2
 80046fa:	4619      	mov	r1, r3
 80046fc:	4603      	mov	r3, r0
 80046fe:	4642      	mov	r2, r8
 8004700:	189b      	adds	r3, r3, r2
 8004702:	66bb      	str	r3, [r7, #104]	; 0x68
 8004704:	464b      	mov	r3, r9
 8004706:	460a      	mov	r2, r1
 8004708:	eb42 0303 	adc.w	r3, r2, r3
 800470c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800470e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	663b      	str	r3, [r7, #96]	; 0x60
 8004718:	667a      	str	r2, [r7, #100]	; 0x64
 800471a:	f04f 0200 	mov.w	r2, #0
 800471e:	f04f 0300 	mov.w	r3, #0
 8004722:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004726:	4649      	mov	r1, r9
 8004728:	008b      	lsls	r3, r1, #2
 800472a:	4641      	mov	r1, r8
 800472c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004730:	4641      	mov	r1, r8
 8004732:	008a      	lsls	r2, r1, #2
 8004734:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004738:	f7fb fdba 	bl	80002b0 <__aeabi_uldivmod>
 800473c:	4602      	mov	r2, r0
 800473e:	460b      	mov	r3, r1
 8004740:	4b0d      	ldr	r3, [pc, #52]	; (8004778 <UART_SetConfig+0x4e4>)
 8004742:	fba3 1302 	umull	r1, r3, r3, r2
 8004746:	095b      	lsrs	r3, r3, #5
 8004748:	2164      	movs	r1, #100	; 0x64
 800474a:	fb01 f303 	mul.w	r3, r1, r3
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	011b      	lsls	r3, r3, #4
 8004752:	3332      	adds	r3, #50	; 0x32
 8004754:	4a08      	ldr	r2, [pc, #32]	; (8004778 <UART_SetConfig+0x4e4>)
 8004756:	fba2 2303 	umull	r2, r3, r2, r3
 800475a:	095b      	lsrs	r3, r3, #5
 800475c:	f003 020f 	and.w	r2, r3, #15
 8004760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4422      	add	r2, r4
 8004768:	609a      	str	r2, [r3, #8]
}
 800476a:	bf00      	nop
 800476c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004770:	46bd      	mov	sp, r7
 8004772:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004776:	bf00      	nop
 8004778:	51eb851f 	.word	0x51eb851f

0800477c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800477c:	b084      	sub	sp, #16
 800477e:	b580      	push	{r7, lr}
 8004780:	b084      	sub	sp, #16
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
 8004786:	f107 001c 	add.w	r0, r7, #28
 800478a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800478e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004790:	2b01      	cmp	r3, #1
 8004792:	d122      	bne.n	80047da <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004798:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80047a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80047bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d105      	bne.n	80047ce <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	68db      	ldr	r3, [r3, #12]
 80047c6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f000 fa9c 	bl	8004d0c <USB_CoreReset>
 80047d4:	4603      	mov	r3, r0
 80047d6:	73fb      	strb	r3, [r7, #15]
 80047d8:	e01a      	b.n	8004810 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 fa90 	bl	8004d0c <USB_CoreReset>
 80047ec:	4603      	mov	r3, r0
 80047ee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80047f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d106      	bne.n	8004804 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047fa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	639a      	str	r2, [r3, #56]	; 0x38
 8004802:	e005      	b.n	8004810 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004808:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004812:	2b01      	cmp	r3, #1
 8004814:	d10b      	bne.n	800482e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f043 0206 	orr.w	r2, r3, #6
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f043 0220 	orr.w	r2, r3, #32
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800482e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004830:	4618      	mov	r0, r3
 8004832:	3710      	adds	r7, #16
 8004834:	46bd      	mov	sp, r7
 8004836:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800483a:	b004      	add	sp, #16
 800483c:	4770      	bx	lr

0800483e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800483e:	b480      	push	{r7}
 8004840:	b083      	sub	sp, #12
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f023 0201 	bic.w	r2, r3, #1
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004852:	2300      	movs	r3, #0
}
 8004854:	4618      	mov	r0, r3
 8004856:	370c      	adds	r7, #12
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr

08004860 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	460b      	mov	r3, r1
 800486a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800486c:	2300      	movs	r3, #0
 800486e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800487c:	78fb      	ldrb	r3, [r7, #3]
 800487e:	2b01      	cmp	r3, #1
 8004880:	d115      	bne.n	80048ae <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800488e:	2001      	movs	r0, #1
 8004890:	f7fc ff0a 	bl	80016a8 <HAL_Delay>
      ms++;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	3301      	adds	r3, #1
 8004898:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 fa28 	bl	8004cf0 <USB_GetMode>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d01e      	beq.n	80048e4 <USB_SetCurrentMode+0x84>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2b31      	cmp	r3, #49	; 0x31
 80048aa:	d9f0      	bls.n	800488e <USB_SetCurrentMode+0x2e>
 80048ac:	e01a      	b.n	80048e4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80048ae:	78fb      	ldrb	r3, [r7, #3]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d115      	bne.n	80048e0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80048c0:	2001      	movs	r0, #1
 80048c2:	f7fc fef1 	bl	80016a8 <HAL_Delay>
      ms++;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	3301      	adds	r3, #1
 80048ca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f000 fa0f 	bl	8004cf0 <USB_GetMode>
 80048d2:	4603      	mov	r3, r0
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d005      	beq.n	80048e4 <USB_SetCurrentMode+0x84>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2b31      	cmp	r3, #49	; 0x31
 80048dc:	d9f0      	bls.n	80048c0 <USB_SetCurrentMode+0x60>
 80048de:	e001      	b.n	80048e4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e005      	b.n	80048f0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2b32      	cmp	r3, #50	; 0x32
 80048e8:	d101      	bne.n	80048ee <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e000      	b.n	80048f0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3710      	adds	r7, #16
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80048f8:	b084      	sub	sp, #16
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b086      	sub	sp, #24
 80048fe:	af00      	add	r7, sp, #0
 8004900:	6078      	str	r0, [r7, #4]
 8004902:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004906:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800490a:	2300      	movs	r3, #0
 800490c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004912:	2300      	movs	r3, #0
 8004914:	613b      	str	r3, [r7, #16]
 8004916:	e009      	b.n	800492c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	3340      	adds	r3, #64	; 0x40
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	4413      	add	r3, r2
 8004922:	2200      	movs	r2, #0
 8004924:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	3301      	adds	r3, #1
 800492a:	613b      	str	r3, [r7, #16]
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	2b0e      	cmp	r3, #14
 8004930:	d9f2      	bls.n	8004918 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004932:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004934:	2b00      	cmp	r3, #0
 8004936:	d11c      	bne.n	8004972 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004946:	f043 0302 	orr.w	r3, r3, #2
 800494a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004950:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	601a      	str	r2, [r3, #0]
 8004970:	e005      	b.n	800497e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004976:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004984:	461a      	mov	r2, r3
 8004986:	2300      	movs	r3, #0
 8004988:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004990:	4619      	mov	r1, r3
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004998:	461a      	mov	r2, r3
 800499a:	680b      	ldr	r3, [r1, #0]
 800499c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800499e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d10c      	bne.n	80049be <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80049a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d104      	bne.n	80049b4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80049aa:	2100      	movs	r1, #0
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 f965 	bl	8004c7c <USB_SetDevSpeed>
 80049b2:	e008      	b.n	80049c6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80049b4:	2101      	movs	r1, #1
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 f960 	bl	8004c7c <USB_SetDevSpeed>
 80049bc:	e003      	b.n	80049c6 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80049be:	2103      	movs	r1, #3
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 f95b 	bl	8004c7c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80049c6:	2110      	movs	r1, #16
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f8f3 	bl	8004bb4 <USB_FlushTxFifo>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d001      	beq.n	80049d8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f000 f91f 	bl	8004c1c <USB_FlushRxFifo>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d001      	beq.n	80049e8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049ee:	461a      	mov	r2, r3
 80049f0:	2300      	movs	r3, #0
 80049f2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049fa:	461a      	mov	r2, r3
 80049fc:	2300      	movs	r3, #0
 80049fe:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a06:	461a      	mov	r2, r3
 8004a08:	2300      	movs	r3, #0
 8004a0a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	613b      	str	r3, [r7, #16]
 8004a10:	e043      	b.n	8004a9a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	015a      	lsls	r2, r3, #5
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	4413      	add	r3, r2
 8004a1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004a24:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a28:	d118      	bne.n	8004a5c <USB_DevInit+0x164>
    {
      if (i == 0U)
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d10a      	bne.n	8004a46 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	015a      	lsls	r2, r3, #5
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	4413      	add	r3, r2
 8004a38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004a42:	6013      	str	r3, [r2, #0]
 8004a44:	e013      	b.n	8004a6e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	015a      	lsls	r2, r3, #5
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a52:	461a      	mov	r2, r3
 8004a54:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004a58:	6013      	str	r3, [r2, #0]
 8004a5a:	e008      	b.n	8004a6e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	015a      	lsls	r2, r3, #5
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	4413      	add	r3, r2
 8004a64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a68:	461a      	mov	r2, r3
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	015a      	lsls	r2, r3, #5
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	4413      	add	r3, r2
 8004a76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	015a      	lsls	r2, r3, #5
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	4413      	add	r3, r2
 8004a88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004a92:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	3301      	adds	r3, #1
 8004a98:	613b      	str	r3, [r7, #16]
 8004a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d3b7      	bcc.n	8004a12 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	613b      	str	r3, [r7, #16]
 8004aa6:	e043      	b.n	8004b30 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	015a      	lsls	r2, r3, #5
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	4413      	add	r3, r2
 8004ab0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004aba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004abe:	d118      	bne.n	8004af2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d10a      	bne.n	8004adc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	015a      	lsls	r2, r3, #5
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	4413      	add	r3, r2
 8004ace:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004ad8:	6013      	str	r3, [r2, #0]
 8004ada:	e013      	b.n	8004b04 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	015a      	lsls	r2, r3, #5
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ae8:	461a      	mov	r2, r3
 8004aea:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004aee:	6013      	str	r3, [r2, #0]
 8004af0:	e008      	b.n	8004b04 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	015a      	lsls	r2, r3, #5
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	4413      	add	r3, r2
 8004afa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004afe:	461a      	mov	r2, r3
 8004b00:	2300      	movs	r3, #0
 8004b02:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	015a      	lsls	r2, r3, #5
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b10:	461a      	mov	r2, r3
 8004b12:	2300      	movs	r3, #0
 8004b14:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	015a      	lsls	r2, r3, #5
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b22:	461a      	mov	r2, r3
 8004b24:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b28:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	3301      	adds	r3, #1
 8004b2e:	613b      	str	r3, [r7, #16]
 8004b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b32:	693a      	ldr	r2, [r7, #16]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d3b7      	bcc.n	8004aa8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	68fa      	ldr	r2, [r7, #12]
 8004b42:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b4a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004b58:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d105      	bne.n	8004b6c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	699b      	ldr	r3, [r3, #24]
 8004b64:	f043 0210 	orr.w	r2, r3, #16
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	699a      	ldr	r2, [r3, #24]
 8004b70:	4b0f      	ldr	r3, [pc, #60]	; (8004bb0 <USB_DevInit+0x2b8>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004b78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d005      	beq.n	8004b8a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	f043 0208 	orr.w	r2, r3, #8
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004b8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d107      	bne.n	8004ba0 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004b98:	f043 0304 	orr.w	r3, r3, #4
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004ba0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004bac:	b004      	add	sp, #16
 8004bae:	4770      	bx	lr
 8004bb0:	803c3800 	.word	0x803c3800

08004bb4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	4a13      	ldr	r2, [pc, #76]	; (8004c18 <USB_FlushTxFifo+0x64>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d901      	bls.n	8004bd4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e01b      	b.n	8004c0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	daf2      	bge.n	8004bc2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	019b      	lsls	r3, r3, #6
 8004be4:	f043 0220 	orr.w	r2, r3, #32
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	3301      	adds	r3, #1
 8004bf0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	4a08      	ldr	r2, [pc, #32]	; (8004c18 <USB_FlushTxFifo+0x64>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d901      	bls.n	8004bfe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e006      	b.n	8004c0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	f003 0320 	and.w	r3, r3, #32
 8004c06:	2b20      	cmp	r3, #32
 8004c08:	d0f0      	beq.n	8004bec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3714      	adds	r7, #20
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr
 8004c18:	00030d40 	.word	0x00030d40

08004c1c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c24:	2300      	movs	r3, #0
 8004c26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	3301      	adds	r3, #1
 8004c2c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	4a11      	ldr	r2, [pc, #68]	; (8004c78 <USB_FlushRxFifo+0x5c>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d901      	bls.n	8004c3a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e018      	b.n	8004c6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	daf2      	bge.n	8004c28 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004c42:	2300      	movs	r3, #0
 8004c44:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2210      	movs	r2, #16
 8004c4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	3301      	adds	r3, #1
 8004c50:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	4a08      	ldr	r2, [pc, #32]	; (8004c78 <USB_FlushRxFifo+0x5c>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d901      	bls.n	8004c5e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e006      	b.n	8004c6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	f003 0310 	and.w	r3, r3, #16
 8004c66:	2b10      	cmp	r3, #16
 8004c68:	d0f0      	beq.n	8004c4c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004c6a:	2300      	movs	r3, #0
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3714      	adds	r7, #20
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr
 8004c78:	00030d40 	.word	0x00030d40

08004c7c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b085      	sub	sp, #20
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	460b      	mov	r3, r1
 8004c86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	78fb      	ldrb	r3, [r7, #3]
 8004c96:	68f9      	ldr	r1, [r7, #12]
 8004c98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr

08004cae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b085      	sub	sp, #20
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004cc8:	f023 0303 	bic.w	r3, r3, #3
 8004ccc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	68fa      	ldr	r2, [r7, #12]
 8004cd8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cdc:	f043 0302 	orr.w	r3, r3, #2
 8004ce0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3714      	adds	r7, #20
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr

08004cf0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b083      	sub	sp, #12
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	f003 0301 	and.w	r3, r3, #1
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b085      	sub	sp, #20
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d14:	2300      	movs	r3, #0
 8004d16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	4a13      	ldr	r2, [pc, #76]	; (8004d70 <USB_CoreReset+0x64>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d901      	bls.n	8004d2a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e01b      	b.n	8004d62 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	daf2      	bge.n	8004d18 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004d32:	2300      	movs	r3, #0
 8004d34:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	691b      	ldr	r3, [r3, #16]
 8004d3a:	f043 0201 	orr.w	r2, r3, #1
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	3301      	adds	r3, #1
 8004d46:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	4a09      	ldr	r2, [pc, #36]	; (8004d70 <USB_CoreReset+0x64>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d901      	bls.n	8004d54 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e006      	b.n	8004d62 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	f003 0301 	and.w	r3, r3, #1
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d0f0      	beq.n	8004d42 <USB_CoreReset+0x36>

  return HAL_OK;
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3714      	adds	r7, #20
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
 8004d6e:	bf00      	nop
 8004d70:	00030d40 	.word	0x00030d40

08004d74 <__assert_func>:
 8004d74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004d76:	4614      	mov	r4, r2
 8004d78:	461a      	mov	r2, r3
 8004d7a:	4b09      	ldr	r3, [pc, #36]	; (8004da0 <__assert_func+0x2c>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4605      	mov	r5, r0
 8004d80:	68d8      	ldr	r0, [r3, #12]
 8004d82:	b14c      	cbz	r4, 8004d98 <__assert_func+0x24>
 8004d84:	4b07      	ldr	r3, [pc, #28]	; (8004da4 <__assert_func+0x30>)
 8004d86:	9100      	str	r1, [sp, #0]
 8004d88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004d8c:	4906      	ldr	r1, [pc, #24]	; (8004da8 <__assert_func+0x34>)
 8004d8e:	462b      	mov	r3, r5
 8004d90:	f000 f814 	bl	8004dbc <fiprintf>
 8004d94:	f000 fbfe 	bl	8005594 <abort>
 8004d98:	4b04      	ldr	r3, [pc, #16]	; (8004dac <__assert_func+0x38>)
 8004d9a:	461c      	mov	r4, r3
 8004d9c:	e7f3      	b.n	8004d86 <__assert_func+0x12>
 8004d9e:	bf00      	nop
 8004da0:	20000024 	.word	0x20000024
 8004da4:	08005f46 	.word	0x08005f46
 8004da8:	08005f53 	.word	0x08005f53
 8004dac:	08005f81 	.word	0x08005f81

08004db0 <__errno>:
 8004db0:	4b01      	ldr	r3, [pc, #4]	; (8004db8 <__errno+0x8>)
 8004db2:	6818      	ldr	r0, [r3, #0]
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop
 8004db8:	20000024 	.word	0x20000024

08004dbc <fiprintf>:
 8004dbc:	b40e      	push	{r1, r2, r3}
 8004dbe:	b503      	push	{r0, r1, lr}
 8004dc0:	4601      	mov	r1, r0
 8004dc2:	ab03      	add	r3, sp, #12
 8004dc4:	4805      	ldr	r0, [pc, #20]	; (8004ddc <fiprintf+0x20>)
 8004dc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8004dca:	6800      	ldr	r0, [r0, #0]
 8004dcc:	9301      	str	r3, [sp, #4]
 8004dce:	f000 f85d 	bl	8004e8c <_vfiprintf_r>
 8004dd2:	b002      	add	sp, #8
 8004dd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004dd8:	b003      	add	sp, #12
 8004dda:	4770      	bx	lr
 8004ddc:	20000024 	.word	0x20000024

08004de0 <__libc_init_array>:
 8004de0:	b570      	push	{r4, r5, r6, lr}
 8004de2:	4d0d      	ldr	r5, [pc, #52]	; (8004e18 <__libc_init_array+0x38>)
 8004de4:	4c0d      	ldr	r4, [pc, #52]	; (8004e1c <__libc_init_array+0x3c>)
 8004de6:	1b64      	subs	r4, r4, r5
 8004de8:	10a4      	asrs	r4, r4, #2
 8004dea:	2600      	movs	r6, #0
 8004dec:	42a6      	cmp	r6, r4
 8004dee:	d109      	bne.n	8004e04 <__libc_init_array+0x24>
 8004df0:	4d0b      	ldr	r5, [pc, #44]	; (8004e20 <__libc_init_array+0x40>)
 8004df2:	4c0c      	ldr	r4, [pc, #48]	; (8004e24 <__libc_init_array+0x44>)
 8004df4:	f000 ffe2 	bl	8005dbc <_init>
 8004df8:	1b64      	subs	r4, r4, r5
 8004dfa:	10a4      	asrs	r4, r4, #2
 8004dfc:	2600      	movs	r6, #0
 8004dfe:	42a6      	cmp	r6, r4
 8004e00:	d105      	bne.n	8004e0e <__libc_init_array+0x2e>
 8004e02:	bd70      	pop	{r4, r5, r6, pc}
 8004e04:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e08:	4798      	blx	r3
 8004e0a:	3601      	adds	r6, #1
 8004e0c:	e7ee      	b.n	8004dec <__libc_init_array+0xc>
 8004e0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e12:	4798      	blx	r3
 8004e14:	3601      	adds	r6, #1
 8004e16:	e7f2      	b.n	8004dfe <__libc_init_array+0x1e>
 8004e18:	08006024 	.word	0x08006024
 8004e1c:	08006024 	.word	0x08006024
 8004e20:	08006024 	.word	0x08006024
 8004e24:	08006028 	.word	0x08006028

08004e28 <memset>:
 8004e28:	4402      	add	r2, r0
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d100      	bne.n	8004e32 <memset+0xa>
 8004e30:	4770      	bx	lr
 8004e32:	f803 1b01 	strb.w	r1, [r3], #1
 8004e36:	e7f9      	b.n	8004e2c <memset+0x4>

08004e38 <__sfputc_r>:
 8004e38:	6893      	ldr	r3, [r2, #8]
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	b410      	push	{r4}
 8004e40:	6093      	str	r3, [r2, #8]
 8004e42:	da08      	bge.n	8004e56 <__sfputc_r+0x1e>
 8004e44:	6994      	ldr	r4, [r2, #24]
 8004e46:	42a3      	cmp	r3, r4
 8004e48:	db01      	blt.n	8004e4e <__sfputc_r+0x16>
 8004e4a:	290a      	cmp	r1, #10
 8004e4c:	d103      	bne.n	8004e56 <__sfputc_r+0x1e>
 8004e4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e52:	f000 badf 	b.w	8005414 <__swbuf_r>
 8004e56:	6813      	ldr	r3, [r2, #0]
 8004e58:	1c58      	adds	r0, r3, #1
 8004e5a:	6010      	str	r0, [r2, #0]
 8004e5c:	7019      	strb	r1, [r3, #0]
 8004e5e:	4608      	mov	r0, r1
 8004e60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e64:	4770      	bx	lr

08004e66 <__sfputs_r>:
 8004e66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e68:	4606      	mov	r6, r0
 8004e6a:	460f      	mov	r7, r1
 8004e6c:	4614      	mov	r4, r2
 8004e6e:	18d5      	adds	r5, r2, r3
 8004e70:	42ac      	cmp	r4, r5
 8004e72:	d101      	bne.n	8004e78 <__sfputs_r+0x12>
 8004e74:	2000      	movs	r0, #0
 8004e76:	e007      	b.n	8004e88 <__sfputs_r+0x22>
 8004e78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e7c:	463a      	mov	r2, r7
 8004e7e:	4630      	mov	r0, r6
 8004e80:	f7ff ffda 	bl	8004e38 <__sfputc_r>
 8004e84:	1c43      	adds	r3, r0, #1
 8004e86:	d1f3      	bne.n	8004e70 <__sfputs_r+0xa>
 8004e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004e8c <_vfiprintf_r>:
 8004e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e90:	460d      	mov	r5, r1
 8004e92:	b09d      	sub	sp, #116	; 0x74
 8004e94:	4614      	mov	r4, r2
 8004e96:	4698      	mov	r8, r3
 8004e98:	4606      	mov	r6, r0
 8004e9a:	b118      	cbz	r0, 8004ea4 <_vfiprintf_r+0x18>
 8004e9c:	6983      	ldr	r3, [r0, #24]
 8004e9e:	b90b      	cbnz	r3, 8004ea4 <_vfiprintf_r+0x18>
 8004ea0:	f000 fc9a 	bl	80057d8 <__sinit>
 8004ea4:	4b89      	ldr	r3, [pc, #548]	; (80050cc <_vfiprintf_r+0x240>)
 8004ea6:	429d      	cmp	r5, r3
 8004ea8:	d11b      	bne.n	8004ee2 <_vfiprintf_r+0x56>
 8004eaa:	6875      	ldr	r5, [r6, #4]
 8004eac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004eae:	07d9      	lsls	r1, r3, #31
 8004eb0:	d405      	bmi.n	8004ebe <_vfiprintf_r+0x32>
 8004eb2:	89ab      	ldrh	r3, [r5, #12]
 8004eb4:	059a      	lsls	r2, r3, #22
 8004eb6:	d402      	bmi.n	8004ebe <_vfiprintf_r+0x32>
 8004eb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004eba:	f000 fd2b 	bl	8005914 <__retarget_lock_acquire_recursive>
 8004ebe:	89ab      	ldrh	r3, [r5, #12]
 8004ec0:	071b      	lsls	r3, r3, #28
 8004ec2:	d501      	bpl.n	8004ec8 <_vfiprintf_r+0x3c>
 8004ec4:	692b      	ldr	r3, [r5, #16]
 8004ec6:	b9eb      	cbnz	r3, 8004f04 <_vfiprintf_r+0x78>
 8004ec8:	4629      	mov	r1, r5
 8004eca:	4630      	mov	r0, r6
 8004ecc:	f000 faf4 	bl	80054b8 <__swsetup_r>
 8004ed0:	b1c0      	cbz	r0, 8004f04 <_vfiprintf_r+0x78>
 8004ed2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ed4:	07dc      	lsls	r4, r3, #31
 8004ed6:	d50e      	bpl.n	8004ef6 <_vfiprintf_r+0x6a>
 8004ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8004edc:	b01d      	add	sp, #116	; 0x74
 8004ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ee2:	4b7b      	ldr	r3, [pc, #492]	; (80050d0 <_vfiprintf_r+0x244>)
 8004ee4:	429d      	cmp	r5, r3
 8004ee6:	d101      	bne.n	8004eec <_vfiprintf_r+0x60>
 8004ee8:	68b5      	ldr	r5, [r6, #8]
 8004eea:	e7df      	b.n	8004eac <_vfiprintf_r+0x20>
 8004eec:	4b79      	ldr	r3, [pc, #484]	; (80050d4 <_vfiprintf_r+0x248>)
 8004eee:	429d      	cmp	r5, r3
 8004ef0:	bf08      	it	eq
 8004ef2:	68f5      	ldreq	r5, [r6, #12]
 8004ef4:	e7da      	b.n	8004eac <_vfiprintf_r+0x20>
 8004ef6:	89ab      	ldrh	r3, [r5, #12]
 8004ef8:	0598      	lsls	r0, r3, #22
 8004efa:	d4ed      	bmi.n	8004ed8 <_vfiprintf_r+0x4c>
 8004efc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004efe:	f000 fd0a 	bl	8005916 <__retarget_lock_release_recursive>
 8004f02:	e7e9      	b.n	8004ed8 <_vfiprintf_r+0x4c>
 8004f04:	2300      	movs	r3, #0
 8004f06:	9309      	str	r3, [sp, #36]	; 0x24
 8004f08:	2320      	movs	r3, #32
 8004f0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f12:	2330      	movs	r3, #48	; 0x30
 8004f14:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80050d8 <_vfiprintf_r+0x24c>
 8004f18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004f1c:	f04f 0901 	mov.w	r9, #1
 8004f20:	4623      	mov	r3, r4
 8004f22:	469a      	mov	sl, r3
 8004f24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f28:	b10a      	cbz	r2, 8004f2e <_vfiprintf_r+0xa2>
 8004f2a:	2a25      	cmp	r2, #37	; 0x25
 8004f2c:	d1f9      	bne.n	8004f22 <_vfiprintf_r+0x96>
 8004f2e:	ebba 0b04 	subs.w	fp, sl, r4
 8004f32:	d00b      	beq.n	8004f4c <_vfiprintf_r+0xc0>
 8004f34:	465b      	mov	r3, fp
 8004f36:	4622      	mov	r2, r4
 8004f38:	4629      	mov	r1, r5
 8004f3a:	4630      	mov	r0, r6
 8004f3c:	f7ff ff93 	bl	8004e66 <__sfputs_r>
 8004f40:	3001      	adds	r0, #1
 8004f42:	f000 80aa 	beq.w	800509a <_vfiprintf_r+0x20e>
 8004f46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f48:	445a      	add	r2, fp
 8004f4a:	9209      	str	r2, [sp, #36]	; 0x24
 8004f4c:	f89a 3000 	ldrb.w	r3, [sl]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	f000 80a2 	beq.w	800509a <_vfiprintf_r+0x20e>
 8004f56:	2300      	movs	r3, #0
 8004f58:	f04f 32ff 	mov.w	r2, #4294967295
 8004f5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f60:	f10a 0a01 	add.w	sl, sl, #1
 8004f64:	9304      	str	r3, [sp, #16]
 8004f66:	9307      	str	r3, [sp, #28]
 8004f68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004f6c:	931a      	str	r3, [sp, #104]	; 0x68
 8004f6e:	4654      	mov	r4, sl
 8004f70:	2205      	movs	r2, #5
 8004f72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f76:	4858      	ldr	r0, [pc, #352]	; (80050d8 <_vfiprintf_r+0x24c>)
 8004f78:	f7fb f94a 	bl	8000210 <memchr>
 8004f7c:	9a04      	ldr	r2, [sp, #16]
 8004f7e:	b9d8      	cbnz	r0, 8004fb8 <_vfiprintf_r+0x12c>
 8004f80:	06d1      	lsls	r1, r2, #27
 8004f82:	bf44      	itt	mi
 8004f84:	2320      	movmi	r3, #32
 8004f86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f8a:	0713      	lsls	r3, r2, #28
 8004f8c:	bf44      	itt	mi
 8004f8e:	232b      	movmi	r3, #43	; 0x2b
 8004f90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f94:	f89a 3000 	ldrb.w	r3, [sl]
 8004f98:	2b2a      	cmp	r3, #42	; 0x2a
 8004f9a:	d015      	beq.n	8004fc8 <_vfiprintf_r+0x13c>
 8004f9c:	9a07      	ldr	r2, [sp, #28]
 8004f9e:	4654      	mov	r4, sl
 8004fa0:	2000      	movs	r0, #0
 8004fa2:	f04f 0c0a 	mov.w	ip, #10
 8004fa6:	4621      	mov	r1, r4
 8004fa8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004fac:	3b30      	subs	r3, #48	; 0x30
 8004fae:	2b09      	cmp	r3, #9
 8004fb0:	d94e      	bls.n	8005050 <_vfiprintf_r+0x1c4>
 8004fb2:	b1b0      	cbz	r0, 8004fe2 <_vfiprintf_r+0x156>
 8004fb4:	9207      	str	r2, [sp, #28]
 8004fb6:	e014      	b.n	8004fe2 <_vfiprintf_r+0x156>
 8004fb8:	eba0 0308 	sub.w	r3, r0, r8
 8004fbc:	fa09 f303 	lsl.w	r3, r9, r3
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	9304      	str	r3, [sp, #16]
 8004fc4:	46a2      	mov	sl, r4
 8004fc6:	e7d2      	b.n	8004f6e <_vfiprintf_r+0xe2>
 8004fc8:	9b03      	ldr	r3, [sp, #12]
 8004fca:	1d19      	adds	r1, r3, #4
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	9103      	str	r1, [sp, #12]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	bfbb      	ittet	lt
 8004fd4:	425b      	neglt	r3, r3
 8004fd6:	f042 0202 	orrlt.w	r2, r2, #2
 8004fda:	9307      	strge	r3, [sp, #28]
 8004fdc:	9307      	strlt	r3, [sp, #28]
 8004fde:	bfb8      	it	lt
 8004fe0:	9204      	strlt	r2, [sp, #16]
 8004fe2:	7823      	ldrb	r3, [r4, #0]
 8004fe4:	2b2e      	cmp	r3, #46	; 0x2e
 8004fe6:	d10c      	bne.n	8005002 <_vfiprintf_r+0x176>
 8004fe8:	7863      	ldrb	r3, [r4, #1]
 8004fea:	2b2a      	cmp	r3, #42	; 0x2a
 8004fec:	d135      	bne.n	800505a <_vfiprintf_r+0x1ce>
 8004fee:	9b03      	ldr	r3, [sp, #12]
 8004ff0:	1d1a      	adds	r2, r3, #4
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	9203      	str	r2, [sp, #12]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	bfb8      	it	lt
 8004ffa:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ffe:	3402      	adds	r4, #2
 8005000:	9305      	str	r3, [sp, #20]
 8005002:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80050e8 <_vfiprintf_r+0x25c>
 8005006:	7821      	ldrb	r1, [r4, #0]
 8005008:	2203      	movs	r2, #3
 800500a:	4650      	mov	r0, sl
 800500c:	f7fb f900 	bl	8000210 <memchr>
 8005010:	b140      	cbz	r0, 8005024 <_vfiprintf_r+0x198>
 8005012:	2340      	movs	r3, #64	; 0x40
 8005014:	eba0 000a 	sub.w	r0, r0, sl
 8005018:	fa03 f000 	lsl.w	r0, r3, r0
 800501c:	9b04      	ldr	r3, [sp, #16]
 800501e:	4303      	orrs	r3, r0
 8005020:	3401      	adds	r4, #1
 8005022:	9304      	str	r3, [sp, #16]
 8005024:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005028:	482c      	ldr	r0, [pc, #176]	; (80050dc <_vfiprintf_r+0x250>)
 800502a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800502e:	2206      	movs	r2, #6
 8005030:	f7fb f8ee 	bl	8000210 <memchr>
 8005034:	2800      	cmp	r0, #0
 8005036:	d03f      	beq.n	80050b8 <_vfiprintf_r+0x22c>
 8005038:	4b29      	ldr	r3, [pc, #164]	; (80050e0 <_vfiprintf_r+0x254>)
 800503a:	bb1b      	cbnz	r3, 8005084 <_vfiprintf_r+0x1f8>
 800503c:	9b03      	ldr	r3, [sp, #12]
 800503e:	3307      	adds	r3, #7
 8005040:	f023 0307 	bic.w	r3, r3, #7
 8005044:	3308      	adds	r3, #8
 8005046:	9303      	str	r3, [sp, #12]
 8005048:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800504a:	443b      	add	r3, r7
 800504c:	9309      	str	r3, [sp, #36]	; 0x24
 800504e:	e767      	b.n	8004f20 <_vfiprintf_r+0x94>
 8005050:	fb0c 3202 	mla	r2, ip, r2, r3
 8005054:	460c      	mov	r4, r1
 8005056:	2001      	movs	r0, #1
 8005058:	e7a5      	b.n	8004fa6 <_vfiprintf_r+0x11a>
 800505a:	2300      	movs	r3, #0
 800505c:	3401      	adds	r4, #1
 800505e:	9305      	str	r3, [sp, #20]
 8005060:	4619      	mov	r1, r3
 8005062:	f04f 0c0a 	mov.w	ip, #10
 8005066:	4620      	mov	r0, r4
 8005068:	f810 2b01 	ldrb.w	r2, [r0], #1
 800506c:	3a30      	subs	r2, #48	; 0x30
 800506e:	2a09      	cmp	r2, #9
 8005070:	d903      	bls.n	800507a <_vfiprintf_r+0x1ee>
 8005072:	2b00      	cmp	r3, #0
 8005074:	d0c5      	beq.n	8005002 <_vfiprintf_r+0x176>
 8005076:	9105      	str	r1, [sp, #20]
 8005078:	e7c3      	b.n	8005002 <_vfiprintf_r+0x176>
 800507a:	fb0c 2101 	mla	r1, ip, r1, r2
 800507e:	4604      	mov	r4, r0
 8005080:	2301      	movs	r3, #1
 8005082:	e7f0      	b.n	8005066 <_vfiprintf_r+0x1da>
 8005084:	ab03      	add	r3, sp, #12
 8005086:	9300      	str	r3, [sp, #0]
 8005088:	462a      	mov	r2, r5
 800508a:	4b16      	ldr	r3, [pc, #88]	; (80050e4 <_vfiprintf_r+0x258>)
 800508c:	a904      	add	r1, sp, #16
 800508e:	4630      	mov	r0, r6
 8005090:	f3af 8000 	nop.w
 8005094:	4607      	mov	r7, r0
 8005096:	1c78      	adds	r0, r7, #1
 8005098:	d1d6      	bne.n	8005048 <_vfiprintf_r+0x1bc>
 800509a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800509c:	07d9      	lsls	r1, r3, #31
 800509e:	d405      	bmi.n	80050ac <_vfiprintf_r+0x220>
 80050a0:	89ab      	ldrh	r3, [r5, #12]
 80050a2:	059a      	lsls	r2, r3, #22
 80050a4:	d402      	bmi.n	80050ac <_vfiprintf_r+0x220>
 80050a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80050a8:	f000 fc35 	bl	8005916 <__retarget_lock_release_recursive>
 80050ac:	89ab      	ldrh	r3, [r5, #12]
 80050ae:	065b      	lsls	r3, r3, #25
 80050b0:	f53f af12 	bmi.w	8004ed8 <_vfiprintf_r+0x4c>
 80050b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80050b6:	e711      	b.n	8004edc <_vfiprintf_r+0x50>
 80050b8:	ab03      	add	r3, sp, #12
 80050ba:	9300      	str	r3, [sp, #0]
 80050bc:	462a      	mov	r2, r5
 80050be:	4b09      	ldr	r3, [pc, #36]	; (80050e4 <_vfiprintf_r+0x258>)
 80050c0:	a904      	add	r1, sp, #16
 80050c2:	4630      	mov	r0, r6
 80050c4:	f000 f880 	bl	80051c8 <_printf_i>
 80050c8:	e7e4      	b.n	8005094 <_vfiprintf_r+0x208>
 80050ca:	bf00      	nop
 80050cc:	08005fdc 	.word	0x08005fdc
 80050d0:	08005ffc 	.word	0x08005ffc
 80050d4:	08005fbc 	.word	0x08005fbc
 80050d8:	08005f88 	.word	0x08005f88
 80050dc:	08005f92 	.word	0x08005f92
 80050e0:	00000000 	.word	0x00000000
 80050e4:	08004e67 	.word	0x08004e67
 80050e8:	08005f8e 	.word	0x08005f8e

080050ec <_printf_common>:
 80050ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050f0:	4616      	mov	r6, r2
 80050f2:	4699      	mov	r9, r3
 80050f4:	688a      	ldr	r2, [r1, #8]
 80050f6:	690b      	ldr	r3, [r1, #16]
 80050f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80050fc:	4293      	cmp	r3, r2
 80050fe:	bfb8      	it	lt
 8005100:	4613      	movlt	r3, r2
 8005102:	6033      	str	r3, [r6, #0]
 8005104:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005108:	4607      	mov	r7, r0
 800510a:	460c      	mov	r4, r1
 800510c:	b10a      	cbz	r2, 8005112 <_printf_common+0x26>
 800510e:	3301      	adds	r3, #1
 8005110:	6033      	str	r3, [r6, #0]
 8005112:	6823      	ldr	r3, [r4, #0]
 8005114:	0699      	lsls	r1, r3, #26
 8005116:	bf42      	ittt	mi
 8005118:	6833      	ldrmi	r3, [r6, #0]
 800511a:	3302      	addmi	r3, #2
 800511c:	6033      	strmi	r3, [r6, #0]
 800511e:	6825      	ldr	r5, [r4, #0]
 8005120:	f015 0506 	ands.w	r5, r5, #6
 8005124:	d106      	bne.n	8005134 <_printf_common+0x48>
 8005126:	f104 0a19 	add.w	sl, r4, #25
 800512a:	68e3      	ldr	r3, [r4, #12]
 800512c:	6832      	ldr	r2, [r6, #0]
 800512e:	1a9b      	subs	r3, r3, r2
 8005130:	42ab      	cmp	r3, r5
 8005132:	dc26      	bgt.n	8005182 <_printf_common+0x96>
 8005134:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005138:	1e13      	subs	r3, r2, #0
 800513a:	6822      	ldr	r2, [r4, #0]
 800513c:	bf18      	it	ne
 800513e:	2301      	movne	r3, #1
 8005140:	0692      	lsls	r2, r2, #26
 8005142:	d42b      	bmi.n	800519c <_printf_common+0xb0>
 8005144:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005148:	4649      	mov	r1, r9
 800514a:	4638      	mov	r0, r7
 800514c:	47c0      	blx	r8
 800514e:	3001      	adds	r0, #1
 8005150:	d01e      	beq.n	8005190 <_printf_common+0xa4>
 8005152:	6823      	ldr	r3, [r4, #0]
 8005154:	68e5      	ldr	r5, [r4, #12]
 8005156:	6832      	ldr	r2, [r6, #0]
 8005158:	f003 0306 	and.w	r3, r3, #6
 800515c:	2b04      	cmp	r3, #4
 800515e:	bf08      	it	eq
 8005160:	1aad      	subeq	r5, r5, r2
 8005162:	68a3      	ldr	r3, [r4, #8]
 8005164:	6922      	ldr	r2, [r4, #16]
 8005166:	bf0c      	ite	eq
 8005168:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800516c:	2500      	movne	r5, #0
 800516e:	4293      	cmp	r3, r2
 8005170:	bfc4      	itt	gt
 8005172:	1a9b      	subgt	r3, r3, r2
 8005174:	18ed      	addgt	r5, r5, r3
 8005176:	2600      	movs	r6, #0
 8005178:	341a      	adds	r4, #26
 800517a:	42b5      	cmp	r5, r6
 800517c:	d11a      	bne.n	80051b4 <_printf_common+0xc8>
 800517e:	2000      	movs	r0, #0
 8005180:	e008      	b.n	8005194 <_printf_common+0xa8>
 8005182:	2301      	movs	r3, #1
 8005184:	4652      	mov	r2, sl
 8005186:	4649      	mov	r1, r9
 8005188:	4638      	mov	r0, r7
 800518a:	47c0      	blx	r8
 800518c:	3001      	adds	r0, #1
 800518e:	d103      	bne.n	8005198 <_printf_common+0xac>
 8005190:	f04f 30ff 	mov.w	r0, #4294967295
 8005194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005198:	3501      	adds	r5, #1
 800519a:	e7c6      	b.n	800512a <_printf_common+0x3e>
 800519c:	18e1      	adds	r1, r4, r3
 800519e:	1c5a      	adds	r2, r3, #1
 80051a0:	2030      	movs	r0, #48	; 0x30
 80051a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80051a6:	4422      	add	r2, r4
 80051a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80051ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80051b0:	3302      	adds	r3, #2
 80051b2:	e7c7      	b.n	8005144 <_printf_common+0x58>
 80051b4:	2301      	movs	r3, #1
 80051b6:	4622      	mov	r2, r4
 80051b8:	4649      	mov	r1, r9
 80051ba:	4638      	mov	r0, r7
 80051bc:	47c0      	blx	r8
 80051be:	3001      	adds	r0, #1
 80051c0:	d0e6      	beq.n	8005190 <_printf_common+0xa4>
 80051c2:	3601      	adds	r6, #1
 80051c4:	e7d9      	b.n	800517a <_printf_common+0x8e>
	...

080051c8 <_printf_i>:
 80051c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051cc:	7e0f      	ldrb	r7, [r1, #24]
 80051ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80051d0:	2f78      	cmp	r7, #120	; 0x78
 80051d2:	4691      	mov	r9, r2
 80051d4:	4680      	mov	r8, r0
 80051d6:	460c      	mov	r4, r1
 80051d8:	469a      	mov	sl, r3
 80051da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80051de:	d807      	bhi.n	80051f0 <_printf_i+0x28>
 80051e0:	2f62      	cmp	r7, #98	; 0x62
 80051e2:	d80a      	bhi.n	80051fa <_printf_i+0x32>
 80051e4:	2f00      	cmp	r7, #0
 80051e6:	f000 80d8 	beq.w	800539a <_printf_i+0x1d2>
 80051ea:	2f58      	cmp	r7, #88	; 0x58
 80051ec:	f000 80a3 	beq.w	8005336 <_printf_i+0x16e>
 80051f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80051f8:	e03a      	b.n	8005270 <_printf_i+0xa8>
 80051fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80051fe:	2b15      	cmp	r3, #21
 8005200:	d8f6      	bhi.n	80051f0 <_printf_i+0x28>
 8005202:	a101      	add	r1, pc, #4	; (adr r1, 8005208 <_printf_i+0x40>)
 8005204:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005208:	08005261 	.word	0x08005261
 800520c:	08005275 	.word	0x08005275
 8005210:	080051f1 	.word	0x080051f1
 8005214:	080051f1 	.word	0x080051f1
 8005218:	080051f1 	.word	0x080051f1
 800521c:	080051f1 	.word	0x080051f1
 8005220:	08005275 	.word	0x08005275
 8005224:	080051f1 	.word	0x080051f1
 8005228:	080051f1 	.word	0x080051f1
 800522c:	080051f1 	.word	0x080051f1
 8005230:	080051f1 	.word	0x080051f1
 8005234:	08005381 	.word	0x08005381
 8005238:	080052a5 	.word	0x080052a5
 800523c:	08005363 	.word	0x08005363
 8005240:	080051f1 	.word	0x080051f1
 8005244:	080051f1 	.word	0x080051f1
 8005248:	080053a3 	.word	0x080053a3
 800524c:	080051f1 	.word	0x080051f1
 8005250:	080052a5 	.word	0x080052a5
 8005254:	080051f1 	.word	0x080051f1
 8005258:	080051f1 	.word	0x080051f1
 800525c:	0800536b 	.word	0x0800536b
 8005260:	682b      	ldr	r3, [r5, #0]
 8005262:	1d1a      	adds	r2, r3, #4
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	602a      	str	r2, [r5, #0]
 8005268:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800526c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005270:	2301      	movs	r3, #1
 8005272:	e0a3      	b.n	80053bc <_printf_i+0x1f4>
 8005274:	6820      	ldr	r0, [r4, #0]
 8005276:	6829      	ldr	r1, [r5, #0]
 8005278:	0606      	lsls	r6, r0, #24
 800527a:	f101 0304 	add.w	r3, r1, #4
 800527e:	d50a      	bpl.n	8005296 <_printf_i+0xce>
 8005280:	680e      	ldr	r6, [r1, #0]
 8005282:	602b      	str	r3, [r5, #0]
 8005284:	2e00      	cmp	r6, #0
 8005286:	da03      	bge.n	8005290 <_printf_i+0xc8>
 8005288:	232d      	movs	r3, #45	; 0x2d
 800528a:	4276      	negs	r6, r6
 800528c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005290:	485e      	ldr	r0, [pc, #376]	; (800540c <_printf_i+0x244>)
 8005292:	230a      	movs	r3, #10
 8005294:	e019      	b.n	80052ca <_printf_i+0x102>
 8005296:	680e      	ldr	r6, [r1, #0]
 8005298:	602b      	str	r3, [r5, #0]
 800529a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800529e:	bf18      	it	ne
 80052a0:	b236      	sxthne	r6, r6
 80052a2:	e7ef      	b.n	8005284 <_printf_i+0xbc>
 80052a4:	682b      	ldr	r3, [r5, #0]
 80052a6:	6820      	ldr	r0, [r4, #0]
 80052a8:	1d19      	adds	r1, r3, #4
 80052aa:	6029      	str	r1, [r5, #0]
 80052ac:	0601      	lsls	r1, r0, #24
 80052ae:	d501      	bpl.n	80052b4 <_printf_i+0xec>
 80052b0:	681e      	ldr	r6, [r3, #0]
 80052b2:	e002      	b.n	80052ba <_printf_i+0xf2>
 80052b4:	0646      	lsls	r6, r0, #25
 80052b6:	d5fb      	bpl.n	80052b0 <_printf_i+0xe8>
 80052b8:	881e      	ldrh	r6, [r3, #0]
 80052ba:	4854      	ldr	r0, [pc, #336]	; (800540c <_printf_i+0x244>)
 80052bc:	2f6f      	cmp	r7, #111	; 0x6f
 80052be:	bf0c      	ite	eq
 80052c0:	2308      	moveq	r3, #8
 80052c2:	230a      	movne	r3, #10
 80052c4:	2100      	movs	r1, #0
 80052c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80052ca:	6865      	ldr	r5, [r4, #4]
 80052cc:	60a5      	str	r5, [r4, #8]
 80052ce:	2d00      	cmp	r5, #0
 80052d0:	bfa2      	ittt	ge
 80052d2:	6821      	ldrge	r1, [r4, #0]
 80052d4:	f021 0104 	bicge.w	r1, r1, #4
 80052d8:	6021      	strge	r1, [r4, #0]
 80052da:	b90e      	cbnz	r6, 80052e0 <_printf_i+0x118>
 80052dc:	2d00      	cmp	r5, #0
 80052de:	d04d      	beq.n	800537c <_printf_i+0x1b4>
 80052e0:	4615      	mov	r5, r2
 80052e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80052e6:	fb03 6711 	mls	r7, r3, r1, r6
 80052ea:	5dc7      	ldrb	r7, [r0, r7]
 80052ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80052f0:	4637      	mov	r7, r6
 80052f2:	42bb      	cmp	r3, r7
 80052f4:	460e      	mov	r6, r1
 80052f6:	d9f4      	bls.n	80052e2 <_printf_i+0x11a>
 80052f8:	2b08      	cmp	r3, #8
 80052fa:	d10b      	bne.n	8005314 <_printf_i+0x14c>
 80052fc:	6823      	ldr	r3, [r4, #0]
 80052fe:	07de      	lsls	r6, r3, #31
 8005300:	d508      	bpl.n	8005314 <_printf_i+0x14c>
 8005302:	6923      	ldr	r3, [r4, #16]
 8005304:	6861      	ldr	r1, [r4, #4]
 8005306:	4299      	cmp	r1, r3
 8005308:	bfde      	ittt	le
 800530a:	2330      	movle	r3, #48	; 0x30
 800530c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005310:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005314:	1b52      	subs	r2, r2, r5
 8005316:	6122      	str	r2, [r4, #16]
 8005318:	f8cd a000 	str.w	sl, [sp]
 800531c:	464b      	mov	r3, r9
 800531e:	aa03      	add	r2, sp, #12
 8005320:	4621      	mov	r1, r4
 8005322:	4640      	mov	r0, r8
 8005324:	f7ff fee2 	bl	80050ec <_printf_common>
 8005328:	3001      	adds	r0, #1
 800532a:	d14c      	bne.n	80053c6 <_printf_i+0x1fe>
 800532c:	f04f 30ff 	mov.w	r0, #4294967295
 8005330:	b004      	add	sp, #16
 8005332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005336:	4835      	ldr	r0, [pc, #212]	; (800540c <_printf_i+0x244>)
 8005338:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800533c:	6829      	ldr	r1, [r5, #0]
 800533e:	6823      	ldr	r3, [r4, #0]
 8005340:	f851 6b04 	ldr.w	r6, [r1], #4
 8005344:	6029      	str	r1, [r5, #0]
 8005346:	061d      	lsls	r5, r3, #24
 8005348:	d514      	bpl.n	8005374 <_printf_i+0x1ac>
 800534a:	07df      	lsls	r7, r3, #31
 800534c:	bf44      	itt	mi
 800534e:	f043 0320 	orrmi.w	r3, r3, #32
 8005352:	6023      	strmi	r3, [r4, #0]
 8005354:	b91e      	cbnz	r6, 800535e <_printf_i+0x196>
 8005356:	6823      	ldr	r3, [r4, #0]
 8005358:	f023 0320 	bic.w	r3, r3, #32
 800535c:	6023      	str	r3, [r4, #0]
 800535e:	2310      	movs	r3, #16
 8005360:	e7b0      	b.n	80052c4 <_printf_i+0xfc>
 8005362:	6823      	ldr	r3, [r4, #0]
 8005364:	f043 0320 	orr.w	r3, r3, #32
 8005368:	6023      	str	r3, [r4, #0]
 800536a:	2378      	movs	r3, #120	; 0x78
 800536c:	4828      	ldr	r0, [pc, #160]	; (8005410 <_printf_i+0x248>)
 800536e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005372:	e7e3      	b.n	800533c <_printf_i+0x174>
 8005374:	0659      	lsls	r1, r3, #25
 8005376:	bf48      	it	mi
 8005378:	b2b6      	uxthmi	r6, r6
 800537a:	e7e6      	b.n	800534a <_printf_i+0x182>
 800537c:	4615      	mov	r5, r2
 800537e:	e7bb      	b.n	80052f8 <_printf_i+0x130>
 8005380:	682b      	ldr	r3, [r5, #0]
 8005382:	6826      	ldr	r6, [r4, #0]
 8005384:	6961      	ldr	r1, [r4, #20]
 8005386:	1d18      	adds	r0, r3, #4
 8005388:	6028      	str	r0, [r5, #0]
 800538a:	0635      	lsls	r5, r6, #24
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	d501      	bpl.n	8005394 <_printf_i+0x1cc>
 8005390:	6019      	str	r1, [r3, #0]
 8005392:	e002      	b.n	800539a <_printf_i+0x1d2>
 8005394:	0670      	lsls	r0, r6, #25
 8005396:	d5fb      	bpl.n	8005390 <_printf_i+0x1c8>
 8005398:	8019      	strh	r1, [r3, #0]
 800539a:	2300      	movs	r3, #0
 800539c:	6123      	str	r3, [r4, #16]
 800539e:	4615      	mov	r5, r2
 80053a0:	e7ba      	b.n	8005318 <_printf_i+0x150>
 80053a2:	682b      	ldr	r3, [r5, #0]
 80053a4:	1d1a      	adds	r2, r3, #4
 80053a6:	602a      	str	r2, [r5, #0]
 80053a8:	681d      	ldr	r5, [r3, #0]
 80053aa:	6862      	ldr	r2, [r4, #4]
 80053ac:	2100      	movs	r1, #0
 80053ae:	4628      	mov	r0, r5
 80053b0:	f7fa ff2e 	bl	8000210 <memchr>
 80053b4:	b108      	cbz	r0, 80053ba <_printf_i+0x1f2>
 80053b6:	1b40      	subs	r0, r0, r5
 80053b8:	6060      	str	r0, [r4, #4]
 80053ba:	6863      	ldr	r3, [r4, #4]
 80053bc:	6123      	str	r3, [r4, #16]
 80053be:	2300      	movs	r3, #0
 80053c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053c4:	e7a8      	b.n	8005318 <_printf_i+0x150>
 80053c6:	6923      	ldr	r3, [r4, #16]
 80053c8:	462a      	mov	r2, r5
 80053ca:	4649      	mov	r1, r9
 80053cc:	4640      	mov	r0, r8
 80053ce:	47d0      	blx	sl
 80053d0:	3001      	adds	r0, #1
 80053d2:	d0ab      	beq.n	800532c <_printf_i+0x164>
 80053d4:	6823      	ldr	r3, [r4, #0]
 80053d6:	079b      	lsls	r3, r3, #30
 80053d8:	d413      	bmi.n	8005402 <_printf_i+0x23a>
 80053da:	68e0      	ldr	r0, [r4, #12]
 80053dc:	9b03      	ldr	r3, [sp, #12]
 80053de:	4298      	cmp	r0, r3
 80053e0:	bfb8      	it	lt
 80053e2:	4618      	movlt	r0, r3
 80053e4:	e7a4      	b.n	8005330 <_printf_i+0x168>
 80053e6:	2301      	movs	r3, #1
 80053e8:	4632      	mov	r2, r6
 80053ea:	4649      	mov	r1, r9
 80053ec:	4640      	mov	r0, r8
 80053ee:	47d0      	blx	sl
 80053f0:	3001      	adds	r0, #1
 80053f2:	d09b      	beq.n	800532c <_printf_i+0x164>
 80053f4:	3501      	adds	r5, #1
 80053f6:	68e3      	ldr	r3, [r4, #12]
 80053f8:	9903      	ldr	r1, [sp, #12]
 80053fa:	1a5b      	subs	r3, r3, r1
 80053fc:	42ab      	cmp	r3, r5
 80053fe:	dcf2      	bgt.n	80053e6 <_printf_i+0x21e>
 8005400:	e7eb      	b.n	80053da <_printf_i+0x212>
 8005402:	2500      	movs	r5, #0
 8005404:	f104 0619 	add.w	r6, r4, #25
 8005408:	e7f5      	b.n	80053f6 <_printf_i+0x22e>
 800540a:	bf00      	nop
 800540c:	08005f99 	.word	0x08005f99
 8005410:	08005faa 	.word	0x08005faa

08005414 <__swbuf_r>:
 8005414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005416:	460e      	mov	r6, r1
 8005418:	4614      	mov	r4, r2
 800541a:	4605      	mov	r5, r0
 800541c:	b118      	cbz	r0, 8005426 <__swbuf_r+0x12>
 800541e:	6983      	ldr	r3, [r0, #24]
 8005420:	b90b      	cbnz	r3, 8005426 <__swbuf_r+0x12>
 8005422:	f000 f9d9 	bl	80057d8 <__sinit>
 8005426:	4b21      	ldr	r3, [pc, #132]	; (80054ac <__swbuf_r+0x98>)
 8005428:	429c      	cmp	r4, r3
 800542a:	d12b      	bne.n	8005484 <__swbuf_r+0x70>
 800542c:	686c      	ldr	r4, [r5, #4]
 800542e:	69a3      	ldr	r3, [r4, #24]
 8005430:	60a3      	str	r3, [r4, #8]
 8005432:	89a3      	ldrh	r3, [r4, #12]
 8005434:	071a      	lsls	r2, r3, #28
 8005436:	d52f      	bpl.n	8005498 <__swbuf_r+0x84>
 8005438:	6923      	ldr	r3, [r4, #16]
 800543a:	b36b      	cbz	r3, 8005498 <__swbuf_r+0x84>
 800543c:	6923      	ldr	r3, [r4, #16]
 800543e:	6820      	ldr	r0, [r4, #0]
 8005440:	1ac0      	subs	r0, r0, r3
 8005442:	6963      	ldr	r3, [r4, #20]
 8005444:	b2f6      	uxtb	r6, r6
 8005446:	4283      	cmp	r3, r0
 8005448:	4637      	mov	r7, r6
 800544a:	dc04      	bgt.n	8005456 <__swbuf_r+0x42>
 800544c:	4621      	mov	r1, r4
 800544e:	4628      	mov	r0, r5
 8005450:	f000 f92e 	bl	80056b0 <_fflush_r>
 8005454:	bb30      	cbnz	r0, 80054a4 <__swbuf_r+0x90>
 8005456:	68a3      	ldr	r3, [r4, #8]
 8005458:	3b01      	subs	r3, #1
 800545a:	60a3      	str	r3, [r4, #8]
 800545c:	6823      	ldr	r3, [r4, #0]
 800545e:	1c5a      	adds	r2, r3, #1
 8005460:	6022      	str	r2, [r4, #0]
 8005462:	701e      	strb	r6, [r3, #0]
 8005464:	6963      	ldr	r3, [r4, #20]
 8005466:	3001      	adds	r0, #1
 8005468:	4283      	cmp	r3, r0
 800546a:	d004      	beq.n	8005476 <__swbuf_r+0x62>
 800546c:	89a3      	ldrh	r3, [r4, #12]
 800546e:	07db      	lsls	r3, r3, #31
 8005470:	d506      	bpl.n	8005480 <__swbuf_r+0x6c>
 8005472:	2e0a      	cmp	r6, #10
 8005474:	d104      	bne.n	8005480 <__swbuf_r+0x6c>
 8005476:	4621      	mov	r1, r4
 8005478:	4628      	mov	r0, r5
 800547a:	f000 f919 	bl	80056b0 <_fflush_r>
 800547e:	b988      	cbnz	r0, 80054a4 <__swbuf_r+0x90>
 8005480:	4638      	mov	r0, r7
 8005482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005484:	4b0a      	ldr	r3, [pc, #40]	; (80054b0 <__swbuf_r+0x9c>)
 8005486:	429c      	cmp	r4, r3
 8005488:	d101      	bne.n	800548e <__swbuf_r+0x7a>
 800548a:	68ac      	ldr	r4, [r5, #8]
 800548c:	e7cf      	b.n	800542e <__swbuf_r+0x1a>
 800548e:	4b09      	ldr	r3, [pc, #36]	; (80054b4 <__swbuf_r+0xa0>)
 8005490:	429c      	cmp	r4, r3
 8005492:	bf08      	it	eq
 8005494:	68ec      	ldreq	r4, [r5, #12]
 8005496:	e7ca      	b.n	800542e <__swbuf_r+0x1a>
 8005498:	4621      	mov	r1, r4
 800549a:	4628      	mov	r0, r5
 800549c:	f000 f80c 	bl	80054b8 <__swsetup_r>
 80054a0:	2800      	cmp	r0, #0
 80054a2:	d0cb      	beq.n	800543c <__swbuf_r+0x28>
 80054a4:	f04f 37ff 	mov.w	r7, #4294967295
 80054a8:	e7ea      	b.n	8005480 <__swbuf_r+0x6c>
 80054aa:	bf00      	nop
 80054ac:	08005fdc 	.word	0x08005fdc
 80054b0:	08005ffc 	.word	0x08005ffc
 80054b4:	08005fbc 	.word	0x08005fbc

080054b8 <__swsetup_r>:
 80054b8:	4b32      	ldr	r3, [pc, #200]	; (8005584 <__swsetup_r+0xcc>)
 80054ba:	b570      	push	{r4, r5, r6, lr}
 80054bc:	681d      	ldr	r5, [r3, #0]
 80054be:	4606      	mov	r6, r0
 80054c0:	460c      	mov	r4, r1
 80054c2:	b125      	cbz	r5, 80054ce <__swsetup_r+0x16>
 80054c4:	69ab      	ldr	r3, [r5, #24]
 80054c6:	b913      	cbnz	r3, 80054ce <__swsetup_r+0x16>
 80054c8:	4628      	mov	r0, r5
 80054ca:	f000 f985 	bl	80057d8 <__sinit>
 80054ce:	4b2e      	ldr	r3, [pc, #184]	; (8005588 <__swsetup_r+0xd0>)
 80054d0:	429c      	cmp	r4, r3
 80054d2:	d10f      	bne.n	80054f4 <__swsetup_r+0x3c>
 80054d4:	686c      	ldr	r4, [r5, #4]
 80054d6:	89a3      	ldrh	r3, [r4, #12]
 80054d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80054dc:	0719      	lsls	r1, r3, #28
 80054de:	d42c      	bmi.n	800553a <__swsetup_r+0x82>
 80054e0:	06dd      	lsls	r5, r3, #27
 80054e2:	d411      	bmi.n	8005508 <__swsetup_r+0x50>
 80054e4:	2309      	movs	r3, #9
 80054e6:	6033      	str	r3, [r6, #0]
 80054e8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80054ec:	81a3      	strh	r3, [r4, #12]
 80054ee:	f04f 30ff 	mov.w	r0, #4294967295
 80054f2:	e03e      	b.n	8005572 <__swsetup_r+0xba>
 80054f4:	4b25      	ldr	r3, [pc, #148]	; (800558c <__swsetup_r+0xd4>)
 80054f6:	429c      	cmp	r4, r3
 80054f8:	d101      	bne.n	80054fe <__swsetup_r+0x46>
 80054fa:	68ac      	ldr	r4, [r5, #8]
 80054fc:	e7eb      	b.n	80054d6 <__swsetup_r+0x1e>
 80054fe:	4b24      	ldr	r3, [pc, #144]	; (8005590 <__swsetup_r+0xd8>)
 8005500:	429c      	cmp	r4, r3
 8005502:	bf08      	it	eq
 8005504:	68ec      	ldreq	r4, [r5, #12]
 8005506:	e7e6      	b.n	80054d6 <__swsetup_r+0x1e>
 8005508:	0758      	lsls	r0, r3, #29
 800550a:	d512      	bpl.n	8005532 <__swsetup_r+0x7a>
 800550c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800550e:	b141      	cbz	r1, 8005522 <__swsetup_r+0x6a>
 8005510:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005514:	4299      	cmp	r1, r3
 8005516:	d002      	beq.n	800551e <__swsetup_r+0x66>
 8005518:	4630      	mov	r0, r6
 800551a:	f000 fa63 	bl	80059e4 <_free_r>
 800551e:	2300      	movs	r3, #0
 8005520:	6363      	str	r3, [r4, #52]	; 0x34
 8005522:	89a3      	ldrh	r3, [r4, #12]
 8005524:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005528:	81a3      	strh	r3, [r4, #12]
 800552a:	2300      	movs	r3, #0
 800552c:	6063      	str	r3, [r4, #4]
 800552e:	6923      	ldr	r3, [r4, #16]
 8005530:	6023      	str	r3, [r4, #0]
 8005532:	89a3      	ldrh	r3, [r4, #12]
 8005534:	f043 0308 	orr.w	r3, r3, #8
 8005538:	81a3      	strh	r3, [r4, #12]
 800553a:	6923      	ldr	r3, [r4, #16]
 800553c:	b94b      	cbnz	r3, 8005552 <__swsetup_r+0x9a>
 800553e:	89a3      	ldrh	r3, [r4, #12]
 8005540:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005544:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005548:	d003      	beq.n	8005552 <__swsetup_r+0x9a>
 800554a:	4621      	mov	r1, r4
 800554c:	4630      	mov	r0, r6
 800554e:	f000 fa09 	bl	8005964 <__smakebuf_r>
 8005552:	89a0      	ldrh	r0, [r4, #12]
 8005554:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005558:	f010 0301 	ands.w	r3, r0, #1
 800555c:	d00a      	beq.n	8005574 <__swsetup_r+0xbc>
 800555e:	2300      	movs	r3, #0
 8005560:	60a3      	str	r3, [r4, #8]
 8005562:	6963      	ldr	r3, [r4, #20]
 8005564:	425b      	negs	r3, r3
 8005566:	61a3      	str	r3, [r4, #24]
 8005568:	6923      	ldr	r3, [r4, #16]
 800556a:	b943      	cbnz	r3, 800557e <__swsetup_r+0xc6>
 800556c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005570:	d1ba      	bne.n	80054e8 <__swsetup_r+0x30>
 8005572:	bd70      	pop	{r4, r5, r6, pc}
 8005574:	0781      	lsls	r1, r0, #30
 8005576:	bf58      	it	pl
 8005578:	6963      	ldrpl	r3, [r4, #20]
 800557a:	60a3      	str	r3, [r4, #8]
 800557c:	e7f4      	b.n	8005568 <__swsetup_r+0xb0>
 800557e:	2000      	movs	r0, #0
 8005580:	e7f7      	b.n	8005572 <__swsetup_r+0xba>
 8005582:	bf00      	nop
 8005584:	20000024 	.word	0x20000024
 8005588:	08005fdc 	.word	0x08005fdc
 800558c:	08005ffc 	.word	0x08005ffc
 8005590:	08005fbc 	.word	0x08005fbc

08005594 <abort>:
 8005594:	b508      	push	{r3, lr}
 8005596:	2006      	movs	r0, #6
 8005598:	f000 fb3c 	bl	8005c14 <raise>
 800559c:	2001      	movs	r0, #1
 800559e:	f7fb fa17 	bl	80009d0 <_exit>
	...

080055a4 <__sflush_r>:
 80055a4:	898a      	ldrh	r2, [r1, #12]
 80055a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055aa:	4605      	mov	r5, r0
 80055ac:	0710      	lsls	r0, r2, #28
 80055ae:	460c      	mov	r4, r1
 80055b0:	d458      	bmi.n	8005664 <__sflush_r+0xc0>
 80055b2:	684b      	ldr	r3, [r1, #4]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	dc05      	bgt.n	80055c4 <__sflush_r+0x20>
 80055b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	dc02      	bgt.n	80055c4 <__sflush_r+0x20>
 80055be:	2000      	movs	r0, #0
 80055c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80055c6:	2e00      	cmp	r6, #0
 80055c8:	d0f9      	beq.n	80055be <__sflush_r+0x1a>
 80055ca:	2300      	movs	r3, #0
 80055cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80055d0:	682f      	ldr	r7, [r5, #0]
 80055d2:	602b      	str	r3, [r5, #0]
 80055d4:	d032      	beq.n	800563c <__sflush_r+0x98>
 80055d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80055d8:	89a3      	ldrh	r3, [r4, #12]
 80055da:	075a      	lsls	r2, r3, #29
 80055dc:	d505      	bpl.n	80055ea <__sflush_r+0x46>
 80055de:	6863      	ldr	r3, [r4, #4]
 80055e0:	1ac0      	subs	r0, r0, r3
 80055e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80055e4:	b10b      	cbz	r3, 80055ea <__sflush_r+0x46>
 80055e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80055e8:	1ac0      	subs	r0, r0, r3
 80055ea:	2300      	movs	r3, #0
 80055ec:	4602      	mov	r2, r0
 80055ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80055f0:	6a21      	ldr	r1, [r4, #32]
 80055f2:	4628      	mov	r0, r5
 80055f4:	47b0      	blx	r6
 80055f6:	1c43      	adds	r3, r0, #1
 80055f8:	89a3      	ldrh	r3, [r4, #12]
 80055fa:	d106      	bne.n	800560a <__sflush_r+0x66>
 80055fc:	6829      	ldr	r1, [r5, #0]
 80055fe:	291d      	cmp	r1, #29
 8005600:	d82c      	bhi.n	800565c <__sflush_r+0xb8>
 8005602:	4a2a      	ldr	r2, [pc, #168]	; (80056ac <__sflush_r+0x108>)
 8005604:	40ca      	lsrs	r2, r1
 8005606:	07d6      	lsls	r6, r2, #31
 8005608:	d528      	bpl.n	800565c <__sflush_r+0xb8>
 800560a:	2200      	movs	r2, #0
 800560c:	6062      	str	r2, [r4, #4]
 800560e:	04d9      	lsls	r1, r3, #19
 8005610:	6922      	ldr	r2, [r4, #16]
 8005612:	6022      	str	r2, [r4, #0]
 8005614:	d504      	bpl.n	8005620 <__sflush_r+0x7c>
 8005616:	1c42      	adds	r2, r0, #1
 8005618:	d101      	bne.n	800561e <__sflush_r+0x7a>
 800561a:	682b      	ldr	r3, [r5, #0]
 800561c:	b903      	cbnz	r3, 8005620 <__sflush_r+0x7c>
 800561e:	6560      	str	r0, [r4, #84]	; 0x54
 8005620:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005622:	602f      	str	r7, [r5, #0]
 8005624:	2900      	cmp	r1, #0
 8005626:	d0ca      	beq.n	80055be <__sflush_r+0x1a>
 8005628:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800562c:	4299      	cmp	r1, r3
 800562e:	d002      	beq.n	8005636 <__sflush_r+0x92>
 8005630:	4628      	mov	r0, r5
 8005632:	f000 f9d7 	bl	80059e4 <_free_r>
 8005636:	2000      	movs	r0, #0
 8005638:	6360      	str	r0, [r4, #52]	; 0x34
 800563a:	e7c1      	b.n	80055c0 <__sflush_r+0x1c>
 800563c:	6a21      	ldr	r1, [r4, #32]
 800563e:	2301      	movs	r3, #1
 8005640:	4628      	mov	r0, r5
 8005642:	47b0      	blx	r6
 8005644:	1c41      	adds	r1, r0, #1
 8005646:	d1c7      	bne.n	80055d8 <__sflush_r+0x34>
 8005648:	682b      	ldr	r3, [r5, #0]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d0c4      	beq.n	80055d8 <__sflush_r+0x34>
 800564e:	2b1d      	cmp	r3, #29
 8005650:	d001      	beq.n	8005656 <__sflush_r+0xb2>
 8005652:	2b16      	cmp	r3, #22
 8005654:	d101      	bne.n	800565a <__sflush_r+0xb6>
 8005656:	602f      	str	r7, [r5, #0]
 8005658:	e7b1      	b.n	80055be <__sflush_r+0x1a>
 800565a:	89a3      	ldrh	r3, [r4, #12]
 800565c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005660:	81a3      	strh	r3, [r4, #12]
 8005662:	e7ad      	b.n	80055c0 <__sflush_r+0x1c>
 8005664:	690f      	ldr	r7, [r1, #16]
 8005666:	2f00      	cmp	r7, #0
 8005668:	d0a9      	beq.n	80055be <__sflush_r+0x1a>
 800566a:	0793      	lsls	r3, r2, #30
 800566c:	680e      	ldr	r6, [r1, #0]
 800566e:	bf08      	it	eq
 8005670:	694b      	ldreq	r3, [r1, #20]
 8005672:	600f      	str	r7, [r1, #0]
 8005674:	bf18      	it	ne
 8005676:	2300      	movne	r3, #0
 8005678:	eba6 0807 	sub.w	r8, r6, r7
 800567c:	608b      	str	r3, [r1, #8]
 800567e:	f1b8 0f00 	cmp.w	r8, #0
 8005682:	dd9c      	ble.n	80055be <__sflush_r+0x1a>
 8005684:	6a21      	ldr	r1, [r4, #32]
 8005686:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005688:	4643      	mov	r3, r8
 800568a:	463a      	mov	r2, r7
 800568c:	4628      	mov	r0, r5
 800568e:	47b0      	blx	r6
 8005690:	2800      	cmp	r0, #0
 8005692:	dc06      	bgt.n	80056a2 <__sflush_r+0xfe>
 8005694:	89a3      	ldrh	r3, [r4, #12]
 8005696:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800569a:	81a3      	strh	r3, [r4, #12]
 800569c:	f04f 30ff 	mov.w	r0, #4294967295
 80056a0:	e78e      	b.n	80055c0 <__sflush_r+0x1c>
 80056a2:	4407      	add	r7, r0
 80056a4:	eba8 0800 	sub.w	r8, r8, r0
 80056a8:	e7e9      	b.n	800567e <__sflush_r+0xda>
 80056aa:	bf00      	nop
 80056ac:	20400001 	.word	0x20400001

080056b0 <_fflush_r>:
 80056b0:	b538      	push	{r3, r4, r5, lr}
 80056b2:	690b      	ldr	r3, [r1, #16]
 80056b4:	4605      	mov	r5, r0
 80056b6:	460c      	mov	r4, r1
 80056b8:	b913      	cbnz	r3, 80056c0 <_fflush_r+0x10>
 80056ba:	2500      	movs	r5, #0
 80056bc:	4628      	mov	r0, r5
 80056be:	bd38      	pop	{r3, r4, r5, pc}
 80056c0:	b118      	cbz	r0, 80056ca <_fflush_r+0x1a>
 80056c2:	6983      	ldr	r3, [r0, #24]
 80056c4:	b90b      	cbnz	r3, 80056ca <_fflush_r+0x1a>
 80056c6:	f000 f887 	bl	80057d8 <__sinit>
 80056ca:	4b14      	ldr	r3, [pc, #80]	; (800571c <_fflush_r+0x6c>)
 80056cc:	429c      	cmp	r4, r3
 80056ce:	d11b      	bne.n	8005708 <_fflush_r+0x58>
 80056d0:	686c      	ldr	r4, [r5, #4]
 80056d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d0ef      	beq.n	80056ba <_fflush_r+0xa>
 80056da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80056dc:	07d0      	lsls	r0, r2, #31
 80056de:	d404      	bmi.n	80056ea <_fflush_r+0x3a>
 80056e0:	0599      	lsls	r1, r3, #22
 80056e2:	d402      	bmi.n	80056ea <_fflush_r+0x3a>
 80056e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056e6:	f000 f915 	bl	8005914 <__retarget_lock_acquire_recursive>
 80056ea:	4628      	mov	r0, r5
 80056ec:	4621      	mov	r1, r4
 80056ee:	f7ff ff59 	bl	80055a4 <__sflush_r>
 80056f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80056f4:	07da      	lsls	r2, r3, #31
 80056f6:	4605      	mov	r5, r0
 80056f8:	d4e0      	bmi.n	80056bc <_fflush_r+0xc>
 80056fa:	89a3      	ldrh	r3, [r4, #12]
 80056fc:	059b      	lsls	r3, r3, #22
 80056fe:	d4dd      	bmi.n	80056bc <_fflush_r+0xc>
 8005700:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005702:	f000 f908 	bl	8005916 <__retarget_lock_release_recursive>
 8005706:	e7d9      	b.n	80056bc <_fflush_r+0xc>
 8005708:	4b05      	ldr	r3, [pc, #20]	; (8005720 <_fflush_r+0x70>)
 800570a:	429c      	cmp	r4, r3
 800570c:	d101      	bne.n	8005712 <_fflush_r+0x62>
 800570e:	68ac      	ldr	r4, [r5, #8]
 8005710:	e7df      	b.n	80056d2 <_fflush_r+0x22>
 8005712:	4b04      	ldr	r3, [pc, #16]	; (8005724 <_fflush_r+0x74>)
 8005714:	429c      	cmp	r4, r3
 8005716:	bf08      	it	eq
 8005718:	68ec      	ldreq	r4, [r5, #12]
 800571a:	e7da      	b.n	80056d2 <_fflush_r+0x22>
 800571c:	08005fdc 	.word	0x08005fdc
 8005720:	08005ffc 	.word	0x08005ffc
 8005724:	08005fbc 	.word	0x08005fbc

08005728 <std>:
 8005728:	2300      	movs	r3, #0
 800572a:	b510      	push	{r4, lr}
 800572c:	4604      	mov	r4, r0
 800572e:	e9c0 3300 	strd	r3, r3, [r0]
 8005732:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005736:	6083      	str	r3, [r0, #8]
 8005738:	8181      	strh	r1, [r0, #12]
 800573a:	6643      	str	r3, [r0, #100]	; 0x64
 800573c:	81c2      	strh	r2, [r0, #14]
 800573e:	6183      	str	r3, [r0, #24]
 8005740:	4619      	mov	r1, r3
 8005742:	2208      	movs	r2, #8
 8005744:	305c      	adds	r0, #92	; 0x5c
 8005746:	f7ff fb6f 	bl	8004e28 <memset>
 800574a:	4b05      	ldr	r3, [pc, #20]	; (8005760 <std+0x38>)
 800574c:	6263      	str	r3, [r4, #36]	; 0x24
 800574e:	4b05      	ldr	r3, [pc, #20]	; (8005764 <std+0x3c>)
 8005750:	62a3      	str	r3, [r4, #40]	; 0x28
 8005752:	4b05      	ldr	r3, [pc, #20]	; (8005768 <std+0x40>)
 8005754:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005756:	4b05      	ldr	r3, [pc, #20]	; (800576c <std+0x44>)
 8005758:	6224      	str	r4, [r4, #32]
 800575a:	6323      	str	r3, [r4, #48]	; 0x30
 800575c:	bd10      	pop	{r4, pc}
 800575e:	bf00      	nop
 8005760:	08005c4d 	.word	0x08005c4d
 8005764:	08005c6f 	.word	0x08005c6f
 8005768:	08005ca7 	.word	0x08005ca7
 800576c:	08005ccb 	.word	0x08005ccb

08005770 <_cleanup_r>:
 8005770:	4901      	ldr	r1, [pc, #4]	; (8005778 <_cleanup_r+0x8>)
 8005772:	f000 b8af 	b.w	80058d4 <_fwalk_reent>
 8005776:	bf00      	nop
 8005778:	080056b1 	.word	0x080056b1

0800577c <__sfmoreglue>:
 800577c:	b570      	push	{r4, r5, r6, lr}
 800577e:	2268      	movs	r2, #104	; 0x68
 8005780:	1e4d      	subs	r5, r1, #1
 8005782:	4355      	muls	r5, r2
 8005784:	460e      	mov	r6, r1
 8005786:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800578a:	f000 f997 	bl	8005abc <_malloc_r>
 800578e:	4604      	mov	r4, r0
 8005790:	b140      	cbz	r0, 80057a4 <__sfmoreglue+0x28>
 8005792:	2100      	movs	r1, #0
 8005794:	e9c0 1600 	strd	r1, r6, [r0]
 8005798:	300c      	adds	r0, #12
 800579a:	60a0      	str	r0, [r4, #8]
 800579c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80057a0:	f7ff fb42 	bl	8004e28 <memset>
 80057a4:	4620      	mov	r0, r4
 80057a6:	bd70      	pop	{r4, r5, r6, pc}

080057a8 <__sfp_lock_acquire>:
 80057a8:	4801      	ldr	r0, [pc, #4]	; (80057b0 <__sfp_lock_acquire+0x8>)
 80057aa:	f000 b8b3 	b.w	8005914 <__retarget_lock_acquire_recursive>
 80057ae:	bf00      	nop
 80057b0:	20000671 	.word	0x20000671

080057b4 <__sfp_lock_release>:
 80057b4:	4801      	ldr	r0, [pc, #4]	; (80057bc <__sfp_lock_release+0x8>)
 80057b6:	f000 b8ae 	b.w	8005916 <__retarget_lock_release_recursive>
 80057ba:	bf00      	nop
 80057bc:	20000671 	.word	0x20000671

080057c0 <__sinit_lock_acquire>:
 80057c0:	4801      	ldr	r0, [pc, #4]	; (80057c8 <__sinit_lock_acquire+0x8>)
 80057c2:	f000 b8a7 	b.w	8005914 <__retarget_lock_acquire_recursive>
 80057c6:	bf00      	nop
 80057c8:	20000672 	.word	0x20000672

080057cc <__sinit_lock_release>:
 80057cc:	4801      	ldr	r0, [pc, #4]	; (80057d4 <__sinit_lock_release+0x8>)
 80057ce:	f000 b8a2 	b.w	8005916 <__retarget_lock_release_recursive>
 80057d2:	bf00      	nop
 80057d4:	20000672 	.word	0x20000672

080057d8 <__sinit>:
 80057d8:	b510      	push	{r4, lr}
 80057da:	4604      	mov	r4, r0
 80057dc:	f7ff fff0 	bl	80057c0 <__sinit_lock_acquire>
 80057e0:	69a3      	ldr	r3, [r4, #24]
 80057e2:	b11b      	cbz	r3, 80057ec <__sinit+0x14>
 80057e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057e8:	f7ff bff0 	b.w	80057cc <__sinit_lock_release>
 80057ec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80057f0:	6523      	str	r3, [r4, #80]	; 0x50
 80057f2:	4b13      	ldr	r3, [pc, #76]	; (8005840 <__sinit+0x68>)
 80057f4:	4a13      	ldr	r2, [pc, #76]	; (8005844 <__sinit+0x6c>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	62a2      	str	r2, [r4, #40]	; 0x28
 80057fa:	42a3      	cmp	r3, r4
 80057fc:	bf04      	itt	eq
 80057fe:	2301      	moveq	r3, #1
 8005800:	61a3      	streq	r3, [r4, #24]
 8005802:	4620      	mov	r0, r4
 8005804:	f000 f820 	bl	8005848 <__sfp>
 8005808:	6060      	str	r0, [r4, #4]
 800580a:	4620      	mov	r0, r4
 800580c:	f000 f81c 	bl	8005848 <__sfp>
 8005810:	60a0      	str	r0, [r4, #8]
 8005812:	4620      	mov	r0, r4
 8005814:	f000 f818 	bl	8005848 <__sfp>
 8005818:	2200      	movs	r2, #0
 800581a:	60e0      	str	r0, [r4, #12]
 800581c:	2104      	movs	r1, #4
 800581e:	6860      	ldr	r0, [r4, #4]
 8005820:	f7ff ff82 	bl	8005728 <std>
 8005824:	68a0      	ldr	r0, [r4, #8]
 8005826:	2201      	movs	r2, #1
 8005828:	2109      	movs	r1, #9
 800582a:	f7ff ff7d 	bl	8005728 <std>
 800582e:	68e0      	ldr	r0, [r4, #12]
 8005830:	2202      	movs	r2, #2
 8005832:	2112      	movs	r1, #18
 8005834:	f7ff ff78 	bl	8005728 <std>
 8005838:	2301      	movs	r3, #1
 800583a:	61a3      	str	r3, [r4, #24]
 800583c:	e7d2      	b.n	80057e4 <__sinit+0xc>
 800583e:	bf00      	nop
 8005840:	08005f84 	.word	0x08005f84
 8005844:	08005771 	.word	0x08005771

08005848 <__sfp>:
 8005848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800584a:	4607      	mov	r7, r0
 800584c:	f7ff ffac 	bl	80057a8 <__sfp_lock_acquire>
 8005850:	4b1e      	ldr	r3, [pc, #120]	; (80058cc <__sfp+0x84>)
 8005852:	681e      	ldr	r6, [r3, #0]
 8005854:	69b3      	ldr	r3, [r6, #24]
 8005856:	b913      	cbnz	r3, 800585e <__sfp+0x16>
 8005858:	4630      	mov	r0, r6
 800585a:	f7ff ffbd 	bl	80057d8 <__sinit>
 800585e:	3648      	adds	r6, #72	; 0x48
 8005860:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005864:	3b01      	subs	r3, #1
 8005866:	d503      	bpl.n	8005870 <__sfp+0x28>
 8005868:	6833      	ldr	r3, [r6, #0]
 800586a:	b30b      	cbz	r3, 80058b0 <__sfp+0x68>
 800586c:	6836      	ldr	r6, [r6, #0]
 800586e:	e7f7      	b.n	8005860 <__sfp+0x18>
 8005870:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005874:	b9d5      	cbnz	r5, 80058ac <__sfp+0x64>
 8005876:	4b16      	ldr	r3, [pc, #88]	; (80058d0 <__sfp+0x88>)
 8005878:	60e3      	str	r3, [r4, #12]
 800587a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800587e:	6665      	str	r5, [r4, #100]	; 0x64
 8005880:	f000 f847 	bl	8005912 <__retarget_lock_init_recursive>
 8005884:	f7ff ff96 	bl	80057b4 <__sfp_lock_release>
 8005888:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800588c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005890:	6025      	str	r5, [r4, #0]
 8005892:	61a5      	str	r5, [r4, #24]
 8005894:	2208      	movs	r2, #8
 8005896:	4629      	mov	r1, r5
 8005898:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800589c:	f7ff fac4 	bl	8004e28 <memset>
 80058a0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80058a4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80058a8:	4620      	mov	r0, r4
 80058aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058ac:	3468      	adds	r4, #104	; 0x68
 80058ae:	e7d9      	b.n	8005864 <__sfp+0x1c>
 80058b0:	2104      	movs	r1, #4
 80058b2:	4638      	mov	r0, r7
 80058b4:	f7ff ff62 	bl	800577c <__sfmoreglue>
 80058b8:	4604      	mov	r4, r0
 80058ba:	6030      	str	r0, [r6, #0]
 80058bc:	2800      	cmp	r0, #0
 80058be:	d1d5      	bne.n	800586c <__sfp+0x24>
 80058c0:	f7ff ff78 	bl	80057b4 <__sfp_lock_release>
 80058c4:	230c      	movs	r3, #12
 80058c6:	603b      	str	r3, [r7, #0]
 80058c8:	e7ee      	b.n	80058a8 <__sfp+0x60>
 80058ca:	bf00      	nop
 80058cc:	08005f84 	.word	0x08005f84
 80058d0:	ffff0001 	.word	0xffff0001

080058d4 <_fwalk_reent>:
 80058d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058d8:	4606      	mov	r6, r0
 80058da:	4688      	mov	r8, r1
 80058dc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80058e0:	2700      	movs	r7, #0
 80058e2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80058e6:	f1b9 0901 	subs.w	r9, r9, #1
 80058ea:	d505      	bpl.n	80058f8 <_fwalk_reent+0x24>
 80058ec:	6824      	ldr	r4, [r4, #0]
 80058ee:	2c00      	cmp	r4, #0
 80058f0:	d1f7      	bne.n	80058e2 <_fwalk_reent+0xe>
 80058f2:	4638      	mov	r0, r7
 80058f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058f8:	89ab      	ldrh	r3, [r5, #12]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d907      	bls.n	800590e <_fwalk_reent+0x3a>
 80058fe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005902:	3301      	adds	r3, #1
 8005904:	d003      	beq.n	800590e <_fwalk_reent+0x3a>
 8005906:	4629      	mov	r1, r5
 8005908:	4630      	mov	r0, r6
 800590a:	47c0      	blx	r8
 800590c:	4307      	orrs	r7, r0
 800590e:	3568      	adds	r5, #104	; 0x68
 8005910:	e7e9      	b.n	80058e6 <_fwalk_reent+0x12>

08005912 <__retarget_lock_init_recursive>:
 8005912:	4770      	bx	lr

08005914 <__retarget_lock_acquire_recursive>:
 8005914:	4770      	bx	lr

08005916 <__retarget_lock_release_recursive>:
 8005916:	4770      	bx	lr

08005918 <__swhatbuf_r>:
 8005918:	b570      	push	{r4, r5, r6, lr}
 800591a:	460e      	mov	r6, r1
 800591c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005920:	2900      	cmp	r1, #0
 8005922:	b096      	sub	sp, #88	; 0x58
 8005924:	4614      	mov	r4, r2
 8005926:	461d      	mov	r5, r3
 8005928:	da08      	bge.n	800593c <__swhatbuf_r+0x24>
 800592a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800592e:	2200      	movs	r2, #0
 8005930:	602a      	str	r2, [r5, #0]
 8005932:	061a      	lsls	r2, r3, #24
 8005934:	d410      	bmi.n	8005958 <__swhatbuf_r+0x40>
 8005936:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800593a:	e00e      	b.n	800595a <__swhatbuf_r+0x42>
 800593c:	466a      	mov	r2, sp
 800593e:	f000 f9eb 	bl	8005d18 <_fstat_r>
 8005942:	2800      	cmp	r0, #0
 8005944:	dbf1      	blt.n	800592a <__swhatbuf_r+0x12>
 8005946:	9a01      	ldr	r2, [sp, #4]
 8005948:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800594c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005950:	425a      	negs	r2, r3
 8005952:	415a      	adcs	r2, r3
 8005954:	602a      	str	r2, [r5, #0]
 8005956:	e7ee      	b.n	8005936 <__swhatbuf_r+0x1e>
 8005958:	2340      	movs	r3, #64	; 0x40
 800595a:	2000      	movs	r0, #0
 800595c:	6023      	str	r3, [r4, #0]
 800595e:	b016      	add	sp, #88	; 0x58
 8005960:	bd70      	pop	{r4, r5, r6, pc}
	...

08005964 <__smakebuf_r>:
 8005964:	898b      	ldrh	r3, [r1, #12]
 8005966:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005968:	079d      	lsls	r5, r3, #30
 800596a:	4606      	mov	r6, r0
 800596c:	460c      	mov	r4, r1
 800596e:	d507      	bpl.n	8005980 <__smakebuf_r+0x1c>
 8005970:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005974:	6023      	str	r3, [r4, #0]
 8005976:	6123      	str	r3, [r4, #16]
 8005978:	2301      	movs	r3, #1
 800597a:	6163      	str	r3, [r4, #20]
 800597c:	b002      	add	sp, #8
 800597e:	bd70      	pop	{r4, r5, r6, pc}
 8005980:	ab01      	add	r3, sp, #4
 8005982:	466a      	mov	r2, sp
 8005984:	f7ff ffc8 	bl	8005918 <__swhatbuf_r>
 8005988:	9900      	ldr	r1, [sp, #0]
 800598a:	4605      	mov	r5, r0
 800598c:	4630      	mov	r0, r6
 800598e:	f000 f895 	bl	8005abc <_malloc_r>
 8005992:	b948      	cbnz	r0, 80059a8 <__smakebuf_r+0x44>
 8005994:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005998:	059a      	lsls	r2, r3, #22
 800599a:	d4ef      	bmi.n	800597c <__smakebuf_r+0x18>
 800599c:	f023 0303 	bic.w	r3, r3, #3
 80059a0:	f043 0302 	orr.w	r3, r3, #2
 80059a4:	81a3      	strh	r3, [r4, #12]
 80059a6:	e7e3      	b.n	8005970 <__smakebuf_r+0xc>
 80059a8:	4b0d      	ldr	r3, [pc, #52]	; (80059e0 <__smakebuf_r+0x7c>)
 80059aa:	62b3      	str	r3, [r6, #40]	; 0x28
 80059ac:	89a3      	ldrh	r3, [r4, #12]
 80059ae:	6020      	str	r0, [r4, #0]
 80059b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059b4:	81a3      	strh	r3, [r4, #12]
 80059b6:	9b00      	ldr	r3, [sp, #0]
 80059b8:	6163      	str	r3, [r4, #20]
 80059ba:	9b01      	ldr	r3, [sp, #4]
 80059bc:	6120      	str	r0, [r4, #16]
 80059be:	b15b      	cbz	r3, 80059d8 <__smakebuf_r+0x74>
 80059c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059c4:	4630      	mov	r0, r6
 80059c6:	f000 f9b9 	bl	8005d3c <_isatty_r>
 80059ca:	b128      	cbz	r0, 80059d8 <__smakebuf_r+0x74>
 80059cc:	89a3      	ldrh	r3, [r4, #12]
 80059ce:	f023 0303 	bic.w	r3, r3, #3
 80059d2:	f043 0301 	orr.w	r3, r3, #1
 80059d6:	81a3      	strh	r3, [r4, #12]
 80059d8:	89a0      	ldrh	r0, [r4, #12]
 80059da:	4305      	orrs	r5, r0
 80059dc:	81a5      	strh	r5, [r4, #12]
 80059de:	e7cd      	b.n	800597c <__smakebuf_r+0x18>
 80059e0:	08005771 	.word	0x08005771

080059e4 <_free_r>:
 80059e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80059e6:	2900      	cmp	r1, #0
 80059e8:	d044      	beq.n	8005a74 <_free_r+0x90>
 80059ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059ee:	9001      	str	r0, [sp, #4]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	f1a1 0404 	sub.w	r4, r1, #4
 80059f6:	bfb8      	it	lt
 80059f8:	18e4      	addlt	r4, r4, r3
 80059fa:	f000 f9c1 	bl	8005d80 <__malloc_lock>
 80059fe:	4a1e      	ldr	r2, [pc, #120]	; (8005a78 <_free_r+0x94>)
 8005a00:	9801      	ldr	r0, [sp, #4]
 8005a02:	6813      	ldr	r3, [r2, #0]
 8005a04:	b933      	cbnz	r3, 8005a14 <_free_r+0x30>
 8005a06:	6063      	str	r3, [r4, #4]
 8005a08:	6014      	str	r4, [r2, #0]
 8005a0a:	b003      	add	sp, #12
 8005a0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a10:	f000 b9bc 	b.w	8005d8c <__malloc_unlock>
 8005a14:	42a3      	cmp	r3, r4
 8005a16:	d908      	bls.n	8005a2a <_free_r+0x46>
 8005a18:	6825      	ldr	r5, [r4, #0]
 8005a1a:	1961      	adds	r1, r4, r5
 8005a1c:	428b      	cmp	r3, r1
 8005a1e:	bf01      	itttt	eq
 8005a20:	6819      	ldreq	r1, [r3, #0]
 8005a22:	685b      	ldreq	r3, [r3, #4]
 8005a24:	1949      	addeq	r1, r1, r5
 8005a26:	6021      	streq	r1, [r4, #0]
 8005a28:	e7ed      	b.n	8005a06 <_free_r+0x22>
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	b10b      	cbz	r3, 8005a34 <_free_r+0x50>
 8005a30:	42a3      	cmp	r3, r4
 8005a32:	d9fa      	bls.n	8005a2a <_free_r+0x46>
 8005a34:	6811      	ldr	r1, [r2, #0]
 8005a36:	1855      	adds	r5, r2, r1
 8005a38:	42a5      	cmp	r5, r4
 8005a3a:	d10b      	bne.n	8005a54 <_free_r+0x70>
 8005a3c:	6824      	ldr	r4, [r4, #0]
 8005a3e:	4421      	add	r1, r4
 8005a40:	1854      	adds	r4, r2, r1
 8005a42:	42a3      	cmp	r3, r4
 8005a44:	6011      	str	r1, [r2, #0]
 8005a46:	d1e0      	bne.n	8005a0a <_free_r+0x26>
 8005a48:	681c      	ldr	r4, [r3, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	6053      	str	r3, [r2, #4]
 8005a4e:	4421      	add	r1, r4
 8005a50:	6011      	str	r1, [r2, #0]
 8005a52:	e7da      	b.n	8005a0a <_free_r+0x26>
 8005a54:	d902      	bls.n	8005a5c <_free_r+0x78>
 8005a56:	230c      	movs	r3, #12
 8005a58:	6003      	str	r3, [r0, #0]
 8005a5a:	e7d6      	b.n	8005a0a <_free_r+0x26>
 8005a5c:	6825      	ldr	r5, [r4, #0]
 8005a5e:	1961      	adds	r1, r4, r5
 8005a60:	428b      	cmp	r3, r1
 8005a62:	bf04      	itt	eq
 8005a64:	6819      	ldreq	r1, [r3, #0]
 8005a66:	685b      	ldreq	r3, [r3, #4]
 8005a68:	6063      	str	r3, [r4, #4]
 8005a6a:	bf04      	itt	eq
 8005a6c:	1949      	addeq	r1, r1, r5
 8005a6e:	6021      	streq	r1, [r4, #0]
 8005a70:	6054      	str	r4, [r2, #4]
 8005a72:	e7ca      	b.n	8005a0a <_free_r+0x26>
 8005a74:	b003      	add	sp, #12
 8005a76:	bd30      	pop	{r4, r5, pc}
 8005a78:	20000674 	.word	0x20000674

08005a7c <sbrk_aligned>:
 8005a7c:	b570      	push	{r4, r5, r6, lr}
 8005a7e:	4e0e      	ldr	r6, [pc, #56]	; (8005ab8 <sbrk_aligned+0x3c>)
 8005a80:	460c      	mov	r4, r1
 8005a82:	6831      	ldr	r1, [r6, #0]
 8005a84:	4605      	mov	r5, r0
 8005a86:	b911      	cbnz	r1, 8005a8e <sbrk_aligned+0x12>
 8005a88:	f000 f88c 	bl	8005ba4 <_sbrk_r>
 8005a8c:	6030      	str	r0, [r6, #0]
 8005a8e:	4621      	mov	r1, r4
 8005a90:	4628      	mov	r0, r5
 8005a92:	f000 f887 	bl	8005ba4 <_sbrk_r>
 8005a96:	1c43      	adds	r3, r0, #1
 8005a98:	d00a      	beq.n	8005ab0 <sbrk_aligned+0x34>
 8005a9a:	1cc4      	adds	r4, r0, #3
 8005a9c:	f024 0403 	bic.w	r4, r4, #3
 8005aa0:	42a0      	cmp	r0, r4
 8005aa2:	d007      	beq.n	8005ab4 <sbrk_aligned+0x38>
 8005aa4:	1a21      	subs	r1, r4, r0
 8005aa6:	4628      	mov	r0, r5
 8005aa8:	f000 f87c 	bl	8005ba4 <_sbrk_r>
 8005aac:	3001      	adds	r0, #1
 8005aae:	d101      	bne.n	8005ab4 <sbrk_aligned+0x38>
 8005ab0:	f04f 34ff 	mov.w	r4, #4294967295
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	bd70      	pop	{r4, r5, r6, pc}
 8005ab8:	20000678 	.word	0x20000678

08005abc <_malloc_r>:
 8005abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ac0:	1ccd      	adds	r5, r1, #3
 8005ac2:	f025 0503 	bic.w	r5, r5, #3
 8005ac6:	3508      	adds	r5, #8
 8005ac8:	2d0c      	cmp	r5, #12
 8005aca:	bf38      	it	cc
 8005acc:	250c      	movcc	r5, #12
 8005ace:	2d00      	cmp	r5, #0
 8005ad0:	4607      	mov	r7, r0
 8005ad2:	db01      	blt.n	8005ad8 <_malloc_r+0x1c>
 8005ad4:	42a9      	cmp	r1, r5
 8005ad6:	d905      	bls.n	8005ae4 <_malloc_r+0x28>
 8005ad8:	230c      	movs	r3, #12
 8005ada:	603b      	str	r3, [r7, #0]
 8005adc:	2600      	movs	r6, #0
 8005ade:	4630      	mov	r0, r6
 8005ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ae4:	4e2e      	ldr	r6, [pc, #184]	; (8005ba0 <_malloc_r+0xe4>)
 8005ae6:	f000 f94b 	bl	8005d80 <__malloc_lock>
 8005aea:	6833      	ldr	r3, [r6, #0]
 8005aec:	461c      	mov	r4, r3
 8005aee:	bb34      	cbnz	r4, 8005b3e <_malloc_r+0x82>
 8005af0:	4629      	mov	r1, r5
 8005af2:	4638      	mov	r0, r7
 8005af4:	f7ff ffc2 	bl	8005a7c <sbrk_aligned>
 8005af8:	1c43      	adds	r3, r0, #1
 8005afa:	4604      	mov	r4, r0
 8005afc:	d14d      	bne.n	8005b9a <_malloc_r+0xde>
 8005afe:	6834      	ldr	r4, [r6, #0]
 8005b00:	4626      	mov	r6, r4
 8005b02:	2e00      	cmp	r6, #0
 8005b04:	d140      	bne.n	8005b88 <_malloc_r+0xcc>
 8005b06:	6823      	ldr	r3, [r4, #0]
 8005b08:	4631      	mov	r1, r6
 8005b0a:	4638      	mov	r0, r7
 8005b0c:	eb04 0803 	add.w	r8, r4, r3
 8005b10:	f000 f848 	bl	8005ba4 <_sbrk_r>
 8005b14:	4580      	cmp	r8, r0
 8005b16:	d13a      	bne.n	8005b8e <_malloc_r+0xd2>
 8005b18:	6821      	ldr	r1, [r4, #0]
 8005b1a:	3503      	adds	r5, #3
 8005b1c:	1a6d      	subs	r5, r5, r1
 8005b1e:	f025 0503 	bic.w	r5, r5, #3
 8005b22:	3508      	adds	r5, #8
 8005b24:	2d0c      	cmp	r5, #12
 8005b26:	bf38      	it	cc
 8005b28:	250c      	movcc	r5, #12
 8005b2a:	4629      	mov	r1, r5
 8005b2c:	4638      	mov	r0, r7
 8005b2e:	f7ff ffa5 	bl	8005a7c <sbrk_aligned>
 8005b32:	3001      	adds	r0, #1
 8005b34:	d02b      	beq.n	8005b8e <_malloc_r+0xd2>
 8005b36:	6823      	ldr	r3, [r4, #0]
 8005b38:	442b      	add	r3, r5
 8005b3a:	6023      	str	r3, [r4, #0]
 8005b3c:	e00e      	b.n	8005b5c <_malloc_r+0xa0>
 8005b3e:	6822      	ldr	r2, [r4, #0]
 8005b40:	1b52      	subs	r2, r2, r5
 8005b42:	d41e      	bmi.n	8005b82 <_malloc_r+0xc6>
 8005b44:	2a0b      	cmp	r2, #11
 8005b46:	d916      	bls.n	8005b76 <_malloc_r+0xba>
 8005b48:	1961      	adds	r1, r4, r5
 8005b4a:	42a3      	cmp	r3, r4
 8005b4c:	6025      	str	r5, [r4, #0]
 8005b4e:	bf18      	it	ne
 8005b50:	6059      	strne	r1, [r3, #4]
 8005b52:	6863      	ldr	r3, [r4, #4]
 8005b54:	bf08      	it	eq
 8005b56:	6031      	streq	r1, [r6, #0]
 8005b58:	5162      	str	r2, [r4, r5]
 8005b5a:	604b      	str	r3, [r1, #4]
 8005b5c:	4638      	mov	r0, r7
 8005b5e:	f104 060b 	add.w	r6, r4, #11
 8005b62:	f000 f913 	bl	8005d8c <__malloc_unlock>
 8005b66:	f026 0607 	bic.w	r6, r6, #7
 8005b6a:	1d23      	adds	r3, r4, #4
 8005b6c:	1af2      	subs	r2, r6, r3
 8005b6e:	d0b6      	beq.n	8005ade <_malloc_r+0x22>
 8005b70:	1b9b      	subs	r3, r3, r6
 8005b72:	50a3      	str	r3, [r4, r2]
 8005b74:	e7b3      	b.n	8005ade <_malloc_r+0x22>
 8005b76:	6862      	ldr	r2, [r4, #4]
 8005b78:	42a3      	cmp	r3, r4
 8005b7a:	bf0c      	ite	eq
 8005b7c:	6032      	streq	r2, [r6, #0]
 8005b7e:	605a      	strne	r2, [r3, #4]
 8005b80:	e7ec      	b.n	8005b5c <_malloc_r+0xa0>
 8005b82:	4623      	mov	r3, r4
 8005b84:	6864      	ldr	r4, [r4, #4]
 8005b86:	e7b2      	b.n	8005aee <_malloc_r+0x32>
 8005b88:	4634      	mov	r4, r6
 8005b8a:	6876      	ldr	r6, [r6, #4]
 8005b8c:	e7b9      	b.n	8005b02 <_malloc_r+0x46>
 8005b8e:	230c      	movs	r3, #12
 8005b90:	603b      	str	r3, [r7, #0]
 8005b92:	4638      	mov	r0, r7
 8005b94:	f000 f8fa 	bl	8005d8c <__malloc_unlock>
 8005b98:	e7a1      	b.n	8005ade <_malloc_r+0x22>
 8005b9a:	6025      	str	r5, [r4, #0]
 8005b9c:	e7de      	b.n	8005b5c <_malloc_r+0xa0>
 8005b9e:	bf00      	nop
 8005ba0:	20000674 	.word	0x20000674

08005ba4 <_sbrk_r>:
 8005ba4:	b538      	push	{r3, r4, r5, lr}
 8005ba6:	4d06      	ldr	r5, [pc, #24]	; (8005bc0 <_sbrk_r+0x1c>)
 8005ba8:	2300      	movs	r3, #0
 8005baa:	4604      	mov	r4, r0
 8005bac:	4608      	mov	r0, r1
 8005bae:	602b      	str	r3, [r5, #0]
 8005bb0:	f7fa ff86 	bl	8000ac0 <_sbrk>
 8005bb4:	1c43      	adds	r3, r0, #1
 8005bb6:	d102      	bne.n	8005bbe <_sbrk_r+0x1a>
 8005bb8:	682b      	ldr	r3, [r5, #0]
 8005bba:	b103      	cbz	r3, 8005bbe <_sbrk_r+0x1a>
 8005bbc:	6023      	str	r3, [r4, #0]
 8005bbe:	bd38      	pop	{r3, r4, r5, pc}
 8005bc0:	2000067c 	.word	0x2000067c

08005bc4 <_raise_r>:
 8005bc4:	291f      	cmp	r1, #31
 8005bc6:	b538      	push	{r3, r4, r5, lr}
 8005bc8:	4604      	mov	r4, r0
 8005bca:	460d      	mov	r5, r1
 8005bcc:	d904      	bls.n	8005bd8 <_raise_r+0x14>
 8005bce:	2316      	movs	r3, #22
 8005bd0:	6003      	str	r3, [r0, #0]
 8005bd2:	f04f 30ff 	mov.w	r0, #4294967295
 8005bd6:	bd38      	pop	{r3, r4, r5, pc}
 8005bd8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005bda:	b112      	cbz	r2, 8005be2 <_raise_r+0x1e>
 8005bdc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005be0:	b94b      	cbnz	r3, 8005bf6 <_raise_r+0x32>
 8005be2:	4620      	mov	r0, r4
 8005be4:	f000 f830 	bl	8005c48 <_getpid_r>
 8005be8:	462a      	mov	r2, r5
 8005bea:	4601      	mov	r1, r0
 8005bec:	4620      	mov	r0, r4
 8005bee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005bf2:	f000 b817 	b.w	8005c24 <_kill_r>
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d00a      	beq.n	8005c10 <_raise_r+0x4c>
 8005bfa:	1c59      	adds	r1, r3, #1
 8005bfc:	d103      	bne.n	8005c06 <_raise_r+0x42>
 8005bfe:	2316      	movs	r3, #22
 8005c00:	6003      	str	r3, [r0, #0]
 8005c02:	2001      	movs	r0, #1
 8005c04:	e7e7      	b.n	8005bd6 <_raise_r+0x12>
 8005c06:	2400      	movs	r4, #0
 8005c08:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005c0c:	4628      	mov	r0, r5
 8005c0e:	4798      	blx	r3
 8005c10:	2000      	movs	r0, #0
 8005c12:	e7e0      	b.n	8005bd6 <_raise_r+0x12>

08005c14 <raise>:
 8005c14:	4b02      	ldr	r3, [pc, #8]	; (8005c20 <raise+0xc>)
 8005c16:	4601      	mov	r1, r0
 8005c18:	6818      	ldr	r0, [r3, #0]
 8005c1a:	f7ff bfd3 	b.w	8005bc4 <_raise_r>
 8005c1e:	bf00      	nop
 8005c20:	20000024 	.word	0x20000024

08005c24 <_kill_r>:
 8005c24:	b538      	push	{r3, r4, r5, lr}
 8005c26:	4d07      	ldr	r5, [pc, #28]	; (8005c44 <_kill_r+0x20>)
 8005c28:	2300      	movs	r3, #0
 8005c2a:	4604      	mov	r4, r0
 8005c2c:	4608      	mov	r0, r1
 8005c2e:	4611      	mov	r1, r2
 8005c30:	602b      	str	r3, [r5, #0]
 8005c32:	f7fa febd 	bl	80009b0 <_kill>
 8005c36:	1c43      	adds	r3, r0, #1
 8005c38:	d102      	bne.n	8005c40 <_kill_r+0x1c>
 8005c3a:	682b      	ldr	r3, [r5, #0]
 8005c3c:	b103      	cbz	r3, 8005c40 <_kill_r+0x1c>
 8005c3e:	6023      	str	r3, [r4, #0]
 8005c40:	bd38      	pop	{r3, r4, r5, pc}
 8005c42:	bf00      	nop
 8005c44:	2000067c 	.word	0x2000067c

08005c48 <_getpid_r>:
 8005c48:	f7fa beaa 	b.w	80009a0 <_getpid>

08005c4c <__sread>:
 8005c4c:	b510      	push	{r4, lr}
 8005c4e:	460c      	mov	r4, r1
 8005c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c54:	f000 f8a0 	bl	8005d98 <_read_r>
 8005c58:	2800      	cmp	r0, #0
 8005c5a:	bfab      	itete	ge
 8005c5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005c5e:	89a3      	ldrhlt	r3, [r4, #12]
 8005c60:	181b      	addge	r3, r3, r0
 8005c62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005c66:	bfac      	ite	ge
 8005c68:	6563      	strge	r3, [r4, #84]	; 0x54
 8005c6a:	81a3      	strhlt	r3, [r4, #12]
 8005c6c:	bd10      	pop	{r4, pc}

08005c6e <__swrite>:
 8005c6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c72:	461f      	mov	r7, r3
 8005c74:	898b      	ldrh	r3, [r1, #12]
 8005c76:	05db      	lsls	r3, r3, #23
 8005c78:	4605      	mov	r5, r0
 8005c7a:	460c      	mov	r4, r1
 8005c7c:	4616      	mov	r6, r2
 8005c7e:	d505      	bpl.n	8005c8c <__swrite+0x1e>
 8005c80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c84:	2302      	movs	r3, #2
 8005c86:	2200      	movs	r2, #0
 8005c88:	f000 f868 	bl	8005d5c <_lseek_r>
 8005c8c:	89a3      	ldrh	r3, [r4, #12]
 8005c8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c96:	81a3      	strh	r3, [r4, #12]
 8005c98:	4632      	mov	r2, r6
 8005c9a:	463b      	mov	r3, r7
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ca2:	f000 b817 	b.w	8005cd4 <_write_r>

08005ca6 <__sseek>:
 8005ca6:	b510      	push	{r4, lr}
 8005ca8:	460c      	mov	r4, r1
 8005caa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cae:	f000 f855 	bl	8005d5c <_lseek_r>
 8005cb2:	1c43      	adds	r3, r0, #1
 8005cb4:	89a3      	ldrh	r3, [r4, #12]
 8005cb6:	bf15      	itete	ne
 8005cb8:	6560      	strne	r0, [r4, #84]	; 0x54
 8005cba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005cbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005cc2:	81a3      	strheq	r3, [r4, #12]
 8005cc4:	bf18      	it	ne
 8005cc6:	81a3      	strhne	r3, [r4, #12]
 8005cc8:	bd10      	pop	{r4, pc}

08005cca <__sclose>:
 8005cca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cce:	f000 b813 	b.w	8005cf8 <_close_r>
	...

08005cd4 <_write_r>:
 8005cd4:	b538      	push	{r3, r4, r5, lr}
 8005cd6:	4d07      	ldr	r5, [pc, #28]	; (8005cf4 <_write_r+0x20>)
 8005cd8:	4604      	mov	r4, r0
 8005cda:	4608      	mov	r0, r1
 8005cdc:	4611      	mov	r1, r2
 8005cde:	2200      	movs	r2, #0
 8005ce0:	602a      	str	r2, [r5, #0]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	f7fa fe9b 	bl	8000a1e <_write>
 8005ce8:	1c43      	adds	r3, r0, #1
 8005cea:	d102      	bne.n	8005cf2 <_write_r+0x1e>
 8005cec:	682b      	ldr	r3, [r5, #0]
 8005cee:	b103      	cbz	r3, 8005cf2 <_write_r+0x1e>
 8005cf0:	6023      	str	r3, [r4, #0]
 8005cf2:	bd38      	pop	{r3, r4, r5, pc}
 8005cf4:	2000067c 	.word	0x2000067c

08005cf8 <_close_r>:
 8005cf8:	b538      	push	{r3, r4, r5, lr}
 8005cfa:	4d06      	ldr	r5, [pc, #24]	; (8005d14 <_close_r+0x1c>)
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	4604      	mov	r4, r0
 8005d00:	4608      	mov	r0, r1
 8005d02:	602b      	str	r3, [r5, #0]
 8005d04:	f7fa fea7 	bl	8000a56 <_close>
 8005d08:	1c43      	adds	r3, r0, #1
 8005d0a:	d102      	bne.n	8005d12 <_close_r+0x1a>
 8005d0c:	682b      	ldr	r3, [r5, #0]
 8005d0e:	b103      	cbz	r3, 8005d12 <_close_r+0x1a>
 8005d10:	6023      	str	r3, [r4, #0]
 8005d12:	bd38      	pop	{r3, r4, r5, pc}
 8005d14:	2000067c 	.word	0x2000067c

08005d18 <_fstat_r>:
 8005d18:	b538      	push	{r3, r4, r5, lr}
 8005d1a:	4d07      	ldr	r5, [pc, #28]	; (8005d38 <_fstat_r+0x20>)
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	4604      	mov	r4, r0
 8005d20:	4608      	mov	r0, r1
 8005d22:	4611      	mov	r1, r2
 8005d24:	602b      	str	r3, [r5, #0]
 8005d26:	f7fa fea2 	bl	8000a6e <_fstat>
 8005d2a:	1c43      	adds	r3, r0, #1
 8005d2c:	d102      	bne.n	8005d34 <_fstat_r+0x1c>
 8005d2e:	682b      	ldr	r3, [r5, #0]
 8005d30:	b103      	cbz	r3, 8005d34 <_fstat_r+0x1c>
 8005d32:	6023      	str	r3, [r4, #0]
 8005d34:	bd38      	pop	{r3, r4, r5, pc}
 8005d36:	bf00      	nop
 8005d38:	2000067c 	.word	0x2000067c

08005d3c <_isatty_r>:
 8005d3c:	b538      	push	{r3, r4, r5, lr}
 8005d3e:	4d06      	ldr	r5, [pc, #24]	; (8005d58 <_isatty_r+0x1c>)
 8005d40:	2300      	movs	r3, #0
 8005d42:	4604      	mov	r4, r0
 8005d44:	4608      	mov	r0, r1
 8005d46:	602b      	str	r3, [r5, #0]
 8005d48:	f7fa fea1 	bl	8000a8e <_isatty>
 8005d4c:	1c43      	adds	r3, r0, #1
 8005d4e:	d102      	bne.n	8005d56 <_isatty_r+0x1a>
 8005d50:	682b      	ldr	r3, [r5, #0]
 8005d52:	b103      	cbz	r3, 8005d56 <_isatty_r+0x1a>
 8005d54:	6023      	str	r3, [r4, #0]
 8005d56:	bd38      	pop	{r3, r4, r5, pc}
 8005d58:	2000067c 	.word	0x2000067c

08005d5c <_lseek_r>:
 8005d5c:	b538      	push	{r3, r4, r5, lr}
 8005d5e:	4d07      	ldr	r5, [pc, #28]	; (8005d7c <_lseek_r+0x20>)
 8005d60:	4604      	mov	r4, r0
 8005d62:	4608      	mov	r0, r1
 8005d64:	4611      	mov	r1, r2
 8005d66:	2200      	movs	r2, #0
 8005d68:	602a      	str	r2, [r5, #0]
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	f7fa fe9a 	bl	8000aa4 <_lseek>
 8005d70:	1c43      	adds	r3, r0, #1
 8005d72:	d102      	bne.n	8005d7a <_lseek_r+0x1e>
 8005d74:	682b      	ldr	r3, [r5, #0]
 8005d76:	b103      	cbz	r3, 8005d7a <_lseek_r+0x1e>
 8005d78:	6023      	str	r3, [r4, #0]
 8005d7a:	bd38      	pop	{r3, r4, r5, pc}
 8005d7c:	2000067c 	.word	0x2000067c

08005d80 <__malloc_lock>:
 8005d80:	4801      	ldr	r0, [pc, #4]	; (8005d88 <__malloc_lock+0x8>)
 8005d82:	f7ff bdc7 	b.w	8005914 <__retarget_lock_acquire_recursive>
 8005d86:	bf00      	nop
 8005d88:	20000670 	.word	0x20000670

08005d8c <__malloc_unlock>:
 8005d8c:	4801      	ldr	r0, [pc, #4]	; (8005d94 <__malloc_unlock+0x8>)
 8005d8e:	f7ff bdc2 	b.w	8005916 <__retarget_lock_release_recursive>
 8005d92:	bf00      	nop
 8005d94:	20000670 	.word	0x20000670

08005d98 <_read_r>:
 8005d98:	b538      	push	{r3, r4, r5, lr}
 8005d9a:	4d07      	ldr	r5, [pc, #28]	; (8005db8 <_read_r+0x20>)
 8005d9c:	4604      	mov	r4, r0
 8005d9e:	4608      	mov	r0, r1
 8005da0:	4611      	mov	r1, r2
 8005da2:	2200      	movs	r2, #0
 8005da4:	602a      	str	r2, [r5, #0]
 8005da6:	461a      	mov	r2, r3
 8005da8:	f7fa fe1c 	bl	80009e4 <_read>
 8005dac:	1c43      	adds	r3, r0, #1
 8005dae:	d102      	bne.n	8005db6 <_read_r+0x1e>
 8005db0:	682b      	ldr	r3, [r5, #0]
 8005db2:	b103      	cbz	r3, 8005db6 <_read_r+0x1e>
 8005db4:	6023      	str	r3, [r4, #0]
 8005db6:	bd38      	pop	{r3, r4, r5, pc}
 8005db8:	2000067c 	.word	0x2000067c

08005dbc <_init>:
 8005dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dbe:	bf00      	nop
 8005dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dc2:	bc08      	pop	{r3}
 8005dc4:	469e      	mov	lr, r3
 8005dc6:	4770      	bx	lr

08005dc8 <_fini>:
 8005dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dca:	bf00      	nop
 8005dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dce:	bc08      	pop	{r3}
 8005dd0:	469e      	mov	lr, r3
 8005dd2:	4770      	bx	lr
