// Seed: 1055144071
module module_0 (
    input  wire  id_0,
    output tri   id_1,
    output uwire id_2
);
  integer id_4;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri id_4,
    output tri id_5,
    input wire id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri id_10
    , id_15,
    input supply0 id_11,
    input wor id_12,
    input tri1 id_13
);
  assign id_5 = -1;
  logic id_16;
  tri   id_17 = -1 + 1'h0 ^ -1 ^ id_15[1!=?-1];
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5
  );
endmodule
