<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1291' ll='1294' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildFSub(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1290'>/// Build and insert \p Res = G_FSUB \p Op0, \p Op1</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='899' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo13legalizeFrintERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/MachineIRBuilderTest.cpp' l='129' u='c' c='_ZN33GISelMITest_TestBuildFPInsts_Test8TestBodyEv'/>
