---
title: "ã€Semiconductorã€‘What Is NBTI? â€” How MOSFETs Degrade Over Time"
emoji: "â±ï¸"
type: "tech"
topics: ["Semiconductor", "NBTI", "Reliability", "MOSFET", "BSIM4"]
published: true
---

## â±ï¸ Introduction

In the previous articles, we have examined **initial MOSFET characteristics** through:

- ğŸ§ª **TCAD** for physical understanding  
- ğŸ“ **BSIM4** for compact modeling  
- ğŸ”Œ **SPICE** for electrical characterization  

However, in real silicon devices, there is an unavoidable reality:

> **A device that works well today may not behave the same way five years later.**

One of the most representative causes of this behavior is  
ğŸ‘‰ **NBTI (Negative Bias Temperature Instability)**.

NBTI is a fundamental reliability issue that explains how  
**MOSFETs gradually degrade over time**.

---

## ğŸ”¥ What Is NBTI?

NBTI mainly affects **pMOSFETs** when the following conditions coexist:

- Negative gate bias
- Elevated temperature
- Long operating time

It is therefore classified as a  
**time-dependent reliability degradation mechanism**.

Its most distinctive feature is:

> **The threshold voltage $V_t$ shifts as a function of time.**

---

## ğŸ§  What Is Happening Physically?

Under NBTI stress conditions, near the gate-oxide / silicon interface:

- Interface states are generated
- Trap states become activated and permanently charged

As a result:

- Even with the same applied $V_g$
- The same channel charge density cannot be formed

ğŸ‘‰ **The MOSFET becomes harder to turn on**

This manifests as **reduced on-current and increased delay**.

---

## ğŸ“‰ Impact on Vâ€“I Characteristics

NBTI effects appear directly in **DC characteristics**.

Typical observations include:
- A **rightward shift** of the $V_g$â€“$I_d$ curve
- Degradation of subthreshold behavior
- Reduced $I_d$ at the same $V_g$

All of these are consequences of:

> **Threshold voltage shift ($\Delta V_{th}$)**

---

## ğŸ“ How BSIM4 Treats NBTI

In BSIM4, NBTI is represented as:

- Degradation modeled through **parameter variation**
- Time-dependent $V_t$ shift
- Comparison of characteristics before and after degradation

A critical limitation must be noted:

> **BSIM4 alone does not directly solve time evolution**

For this reason, SemiDevKit adopts a hybrid approach:

- ğŸ§ª **SPICE**: Accurate measurement at $t = 0$  
- ğŸ§® **Python**: Time-dependent degradation modeling for $t > 0$

---

## ğŸ§° NBTI Analysis with SemiDevKit

The following module is used:

- **BSIM4 Analyzer Reliability**  
  https://samizo-aitl.github.io/SemiDevKit/bsim/bsim4_analyzer_reliability/

This framework provides fully automated:

- Initial VGâ€“ID extraction
- Threshold voltage extraction using gmmax and constant-current methods
- Application of time-dependent degradation models
- Reconstruction of degraded device characteristics

---

## ğŸ”¬ NBTI Analysis Flow

```
t = 0
 â”œâ”€ VGâ€“ID sweep
 â”‚     â”œâ†’ Vtg0 (gmmax method)
 â”‚     â””â†’ Vtc0 (constant-current method)
 â”œâ”€ DC extraction
 â”‚     â””â†’ Idlin0 / Idsat0

t > 0
 â”œâ”€ Apply Î”Vth(t) model
 â”œâ”€ Apply Î”Id(t) model
 â”œâ”€ Reconstruct Vtg1 / Vtc1 / Idlin1 / Idsat1

â†’ Export CSV results
â†’ Generate degradation plots
â†’ Overlay VGâ€“ID curves
```

---

## ğŸš€ Execution Example

```bash
cd bsim/bsim4_analyzer_reliability/run
python run_nbti_pmos.py
```

---

## ğŸ“Š Example Results

### â–  PMOS NBTI: Vgâ€“Id Degradation (Linear Scale)

<img src="https://samizo-aitl.github.io/SemiDevKit/assets/bsim4_analyzer_reliability/pmos_nbti_vgid.png" width="80%">

ğŸ‘‰ Clear rightward shift of the Vgâ€“Id curve  
ğŸ‘‰ Reduced drain current at the same gate voltage

---

### â–  PMOS NBTI: Î”Vtg vs. Stress Time

<img src="https://samizo-aitl.github.io/SemiDevKit/assets/bsim4_analyzer_reliability/nbit_dvtg.png" width="80%">

ğŸ‘‰ Degradation follows a **power-law time dependence**  
ğŸ‘‰ Early-stage degradation is dominant

---

## âš ï¸ Why NBTI Matters

NBTI leads to:

- Reduced operating frequency
- Loss of timing margin
- Long-term reliability failure

It is especially critical for:
- Low-voltage operation
- SRAM and low-$V_{dd}$ logic
- Long-lifetime products (automotive, industrial)

ğŸ‘‰ **NBTI is a hard constraint, not an optional consideration.**

---

## ğŸ”— TCAD / BSIM / SPICE Relationship

NBTI fits naturally into the same conceptual chain:

- **TCAD**: Physical processes at the interface  
- **BSIM4**: Parameterized degradation models  
- **SPICE**: Circuit-level impact assessment  

ğŸ‘‰ **Reliability is also a â€œphysics â†’ model â†’ circuitâ€ problem.**

---

## ğŸ“ Summary

- â±ï¸ NBTI is a time-dependent reliability degradation mechanism  
- ğŸŸ¦ It primarily affects pMOSFETs  
- ğŸ“‰ It appears as a threshold voltage shift  
- ğŸ§ª BSIM4 + SPICE + Python enable clear visualization  

MOSFETs are no longer evaluated by:

> **â€œDoes it work?â€**

but by:

> **â€œHow long does it keep working?â€**

---

## Next Article ğŸ‘‰

**09: What Is HCI? â€” Why High Electric Fields Destroy MOSFETs**
