Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'NeuroSPADProbe_OBIS'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-fgg484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o NeuroSPADProbe_OBIS_map.ncd
NeuroSPADProbe_OBIS.ngd NeuroSPADProbe_OBIS.pcf 
Target Device  : xc6slx45
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Sep 17 09:40:52 2020

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@bioeecad.ee.columbia.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/license.dat:27000@seasmatlab.
cuit.columbia.edu:27000@bioeecad.ee.columbia.edu:8932@bioeecad.ee.columbia.edu:8
930@bioeecad.ee.columbia.edu:27020@bioeeserv.ee.columbia.edu:5280@bioeecad.ee.co
lumbia.edu:1720@bioeecad.ee.columbia.edu:2100@bioeecad.ee.columbia.edu:27005@bio
eecad.ee.columbia.edu:1718@bioeecad.ee.columbia.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_okHI_dcm0_clk0 = PERIOD TIMEGRP "okHI_ | SETUP       |   -38.614ns|    48.534ns|      61|     1793251
  dcm0_clk0" TS_okHostClk PHASE -0.93 ns HI | HOLD        |    -0.097ns|            |      56|        5312
  GH 50%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 n | SETUP       |    -1.143ns|     3.143ns|      32|       36576
  s VALID 4 ns BEFORE COMP "okUH<0>" "RISIN | HOLD        |     2.849ns|            |       0|           0
  G"                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns V | SETUP       |    -1.143ns|     3.143ns|       4|        4572
  ALID 2 ns BEFORE COMP "okUH<0>" "RISING"  | HOLD        |     0.849ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* TS_MIG_memc3_infrastructure_inst_mcb_drp_ | SETUP       |    -0.770ns|    25.120ns|       1|         770
  clk_bufg_in = PERIOD TIMEGRP "MIG_memc3_i | HOLD        |     0.060ns|            |       0|           0
  nfrastructure_inst_mcb_drp_clk_bufg_in" T |             |            |            |        |            
  S_SYSCLK / 0.78125 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_MIG_memc3_infrastructure_inst_clk_2x_0 | SETUP       |    -0.108ns|     1.708ns|       1|         108
   = PERIOD TIMEGRP "MIG_memc3_infrastructu | HOLD        |     0.280ns|            |       0|           0
  re_inst_clk_2x_0" TS_SYSCLK / 6.25 HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SYSCLK_buf = PERIOD TIMEGRP "clk_2x_0" | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
   1.6 ns HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MIG_memc3_infrastructure_inst_clk_2x_1 | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  80 = PERIOD TIMEGRP "MIG_memc3_infrastruc |             |            |            |        |            
  ture_inst_clk_2x_180" TS_SYSCLK / 6.25 PH |             |            |            |        |            
  ASE 0.8 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SYSCLK = PERIOD TIMEGRP "sysclk_in" 10 | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
   ns HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8  | MAXDELAY    |     4.008ns|     3.992ns|       0|           0
  ns AFTER COMP "okUH<0>" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns | MAXDELAY    |     4.008ns|     3.992ns|       0|           0
   AFTER COMP "okUH<0>" "RISING"            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_okHostClk = PERIOD TIMEGRP "okHostClk" | MINLOWPULSE |     4.580ns|     5.340ns|       0|           0
   9.92 ns HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MIG_memc3_infrastructure_inst_clk0_buf | SETUP       |    11.296ns|     3.399ns|       0|           0
  g_in = PERIOD TIMEGRP "MIG_memc3_infrastr | HOLD        |     0.060ns|            |       0|           0
  ucture_inst_clk0_bufg_in" TS_SYSCLK / 0.3 | MINPERIOD   |    22.030ns|     3.570ns|       0|           0
  90625 HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLK0 = PERIOD TIMEGRP "c3_clk0" 25.6 n | MINPERIOD   |    22.030ns|     3.570ns|       0|           0
  s HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_okHostClk                   |      9.920ns|      5.340ns|     48.534ns|            0|          117|           
0|107231719108942846885310193610038670670845490157910292098558189321060352|
| TS_okHI_dcm0_clk0             |      9.920ns|     48.534ns|          N/A|          117|           
0|107231719108942846885310193610038670670845490157910292098558189321060352|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_SYSCLK                      |     10.000ns|      3.334ns|     19.625ns|            0|            2|            0|   
    43037|
| TS_MIG_memc3_infrastructure_in|     12.800ns|     25.120ns|          N/A|            1|            0|        19961|   
        0|
| st_mcb_drp_clk_bufg_in        |             |             |             |             |             |             |   
         |
| TS_MIG_memc3_infrastructure_in|      1.600ns|      1.599ns|          N/A|            0|            0|            0|   
        0|
| st_clk_2x_180                 |             |             |             |             |             |             |   
         |
| TS_MIG_memc3_infrastructure_in|      1.600ns|      1.708ns|          N/A|            1|            0|            1|   
        0|
| st_clk_2x_0                   |             |             |             |             |             |             |   
         |
| TS_MIG_memc3_infrastructure_in|     25.600ns|      3.570ns|          N/A|            0|            0|        23075|   
        0|
| st_clk0_bufg_in               |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

5 constraints not met.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 34 secs 
Total CPU  time at the beginning of Placer: 33 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:90744353) REAL time: 38 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:90744353) REAL time: 39 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a784bc73) REAL time: 39 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:67c8dd64) REAL time: 1 mins 8 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:67c8dd64) REAL time: 1 mins 8 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:67c8dd64) REAL time: 1 mins 8 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:67c8dd64) REAL time: 1 mins 8 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:67c8dd64) REAL time: 1 mins 8 secs 

Phase 9.8  Global Placement
..........................
.........................................................................................................................
...................................................................................................................................................................................................................................................
.................................................................................................................................................................................................................................
......................................................................................................................
Phase 9.8  Global Placement (Checksum:1d826f1f) REAL time: 4 mins 17 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:1d826f1f) REAL time: 4 mins 18 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c5bb34c6) REAL time: 4 mins 52 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c5bb34c6) REAL time: 4 mins 53 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f81d194b) REAL time: 4 mins 53 secs 

Total REAL time to Placer completion: 4 mins 55 secs 
Total CPU  time to Placer completion: 4 mins 54 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:367 - The signal
   <okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    4
Slice Logic Utilization:
  Number of Slice Registers:                 3,601 out of  54,576    6%
    Number used as Flip Flops:               3,601
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     18,607 out of  27,288   68%
    Number used as logic:                   18,438 out of  27,288   67%
      Number using O6 output only:          11,797
      Number using O5 output only:             497
      Number using O5 and O6:                6,144
      Number used as ROM:                        0
    Number used as Memory:                      45 out of   6,408    1%
      Number used as Dual Port RAM:             20
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Single Port RAM:           24
        Number using O6 output only:            16
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Shift Register:             1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    124
      Number with same-slice register load:     64
      Number with same-slice carry load:        60
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 6,007 out of   6,822   88%
  Number of MUXCYs used:                     9,692 out of  13,644   71%
  Number of LUT Flip Flop pairs used:       19,478
    Number with an unused Flip Flop:        16,157 out of  19,478   82%
    Number with an unused LUT:                 871 out of  19,478    4%
    Number of fully used LUT-FF pairs:       2,450 out of  19,478   12%
    Number of unique control sets:             180
    Number of slice register sites lost
      to control set restrictions:             690 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       124 out of     316   39%
    Number of LOCed IOBs:                      124 out of     124  100%
    IOB Flip Flops:                            106

Specific Feature Utilization:
  Number of RAMB16BWERs:                        68 out of     116   58%
  Number of RAMB8BWERs:                         31 out of     232   13%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             2 out of      32    6%
    Number used as BUFIO2FBs:                    2
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  36 out of     376    9%
    Number used as ILOGIC2s:                    36
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  83 out of     376   22%
    Number used as OLOGIC2s:                    38
    Number used as OSERDES2s:                   45
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           18 out of      58   31%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       4   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.73

Peak Memory Usage:  1230 MB
Total REAL time to MAP completion:  5 mins 4 secs 
Total CPU time to MAP completion:   5 mins 3 secs 

Mapping completed.
See MAP report file "NeuroSPADProbe_OBIS_map.mrp" for details.
