/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [51:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_1z ? celloutsig_1_8z : celloutsig_1_5z[4];
  assign celloutsig_0_0z = ~((in_data[4] | in_data[20]) & in_data[17]);
  assign celloutsig_1_8z = ~((celloutsig_1_0z[1] | celloutsig_1_5z[3]) & (celloutsig_1_6z | celloutsig_1_4z[4]));
  assign celloutsig_0_5z = celloutsig_0_3z | celloutsig_0_2z[0];
  reg [19:0] _04_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _04_ <= 20'h00000;
    else _04_ <= { in_data[87:69], celloutsig_0_5z };
  assign out_data[51:32] = _04_;
  assign celloutsig_1_19z = { celloutsig_1_0z[2:0], celloutsig_1_1z, celloutsig_1_3z } / { 1'h1, in_data[184:179] };
  assign celloutsig_0_6z = { celloutsig_0_4z[31:30], celloutsig_0_0z, celloutsig_0_5z } / { 1'h1, celloutsig_0_2z[9:7] };
  assign celloutsig_1_2z = in_data[123:116] / { 1'h1, in_data[118:116], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_4z[2:0], celloutsig_1_0z } / { 1'h1, in_data[140:135] };
  assign celloutsig_0_4z = { in_data[86:38], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } / { 1'h1, in_data[76:42], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_3z = { in_data[38:37], celloutsig_0_1z, celloutsig_0_0z } > in_data[91:88];
  assign celloutsig_0_7z = in_data[31:23] && { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_6z = in_data[183:179] < { in_data[173:172], celloutsig_1_3z };
  assign celloutsig_1_11z = celloutsig_1_0z < celloutsig_1_4z[4:1];
  assign celloutsig_0_8z = { celloutsig_0_4z[38:37], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z } * { celloutsig_0_2z[7:4], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[117:114] * in_data[172:169];
  assign celloutsig_1_18z = { celloutsig_1_2z[3:2], celloutsig_1_8z, celloutsig_1_17z } * { celloutsig_1_2z[4:2], celloutsig_1_7z };
  assign celloutsig_0_11z = celloutsig_0_8z[3:0] | celloutsig_0_8z[6:3];
  assign celloutsig_0_2z = { in_data[55:45], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } | in_data[26:12];
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[136:123] };
  assign celloutsig_0_1z = & in_data[13:11];
  assign celloutsig_1_3z = in_data[185:183] ~^ in_data[115:113];
  assign celloutsig_1_4z = { celloutsig_1_2z[5:4], celloutsig_1_1z, celloutsig_1_3z } ~^ { in_data[101], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_7z = ~((celloutsig_1_4z[2] & celloutsig_1_0z[1]) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_1_17z = ~((celloutsig_1_4z[2] & celloutsig_1_14z) | (in_data[184] & celloutsig_1_11z));
  assign { out_data[131:128], out_data[102:96], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z };
endmodule
