// Seed: 3319631846
module module_0 (
    output supply0 id_0,
    input wire id_1,
    input tri1 id_2
);
  wire id_4 = ~id_2;
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    output uwire id_2,
    output tri id_3,
    input supply1 id_4,
    output wire id_5,
    input wire id_6,
    input tri1 id_7,
    output tri id_8,
    output uwire id_9,
    input wor id_10,
    output wor id_11
);
  uwire id_13 = id_10;
  module_0(
      id_11, id_7, id_6
  );
endmodule
