<div id="pfbc" class="pf w0 h0" data-page-no="bc"><div class="pc pcbc w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bgbc.png"/><div class="t m0 x9 he y1c7 ff1 fs1 fc0 sc0 ls0 ws0">11.6.2<span class="_ _b"> </span>Global pin control</div><div class="t m0 x9 hf y1c8 ff3 fs5 fc0 sc0 ls0 ws0">The two global pin control registers allow a single register write to update the lower half</div><div class="t m0 x9 hf y9de ff3 fs5 fc0 sc0 ls0 ws0">of the pin control register on up to sixteen pins, all with the same value.</div><div class="t m0 x9 hf ybd6 ff3 fs5 fc0 sc0 ls0 ws0">The global pin control registers are designed to enable software to quickly configure</div><div class="t m0 x9 hf y9e0 ff3 fs5 fc0 sc0 ls0 ws0">multiple pins within the one port for the same peripheral function. However, the interrupt</div><div class="t m0 x9 hf y9e1 ff3 fs5 fc0 sc0 ls0 ws0">functions cannot be configured using the global pin control registers.</div><div class="t m0 x9 hf ybd7 ff3 fs5 fc0 sc0 ls0 ws0">The global pin control registers are write-only registers, that always read as zero.</div><div class="t m0 x9 he y1053 ff1 fs1 fc0 sc0 ls0 ws0">11.6.3<span class="_ _b"> </span>External interrupts</div><div class="t m0 x9 hf y1054 ff3 fs5 fc0 sc0 ls0 ws0">The external interrupt capability of the PORT module is available in all digital pin</div><div class="t m0 x9 hf y1055 ff3 fs5 fc0 sc0 ls0 ws0">muxing modes provided the PORT module is enabled.</div><div class="t m0 x9 hf y1056 ff3 fs5 fc0 sc0 ls0 ws0">Each pin can be individually configured for any of the following external interrupt</div><div class="t m0 x9 hf y1057 ff3 fs5 fc0 sc0 ls0">modes:</div><div class="t m0 x33 hf y1058 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Interrupt disabled, default out of reset</div><div class="t m0 x33 hf y1059 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Active high level sensitive interrupt</div><div class="t m0 x33 hf y105a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Active low level sensitive interrupt</div><div class="t m0 x33 hf y105b ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Rising edge sensitive interrupt</div><div class="t m0 x33 hf y105c ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Falling edge sensitive interrupt</div><div class="t m0 x33 hf y105d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Rising and falling edge sensitive interrupt</div><div class="t m0 x33 hf y105e ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Rising edge sensitive DMA request</div><div class="t m0 x33 hf y105f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Falling edge sensitive DMA request</div><div class="t m0 x33 hf y1060 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Rising and falling edge sensitive DMA request</div><div class="t m0 x9 hf y1061 ff3 fs5 fc0 sc0 ls0 ws0">The interrupt status flag is set when the configured edge or level is detected on the output</div><div class="t m0 x9 hf y1062 ff3 fs5 fc0 sc0 ls0 ws0">of the pin. When not in Stop mode, the input is first synchronized to the bus clock to</div><div class="t m0 x9 hf y1063 ff3 fs5 fc0 sc0 ls0 ws0">detect the configured level or edge transition.</div><div class="t m0 x9 hf y1064 ff3 fs5 fc0 sc0 ls0 ws0">The PORT module generates a single interrupt that asserts when the interrupt status flag</div><div class="t m0 x9 hf y1065 ff3 fs5 fc0 sc0 ls0 ws0">is set for any enabled interrupt for that port. The interrupt negates after the interrupt status</div><div class="t m0 x9 hf y1066 ff3 fs5 fc0 sc0 ls0 ws0">flags for all enabled interrupts have been cleared by writing a logic 0 to the ISF flag in</div><div class="t m0 x9 hf y1067 ff3 fs5 fc0 sc0 ls0 ws0">the PORT_PCRn register.</div><div class="t m0 x9 hf y1068 ff3 fs5 fc0 sc0 ls0 ws0">The PORT module generates a single DMA request that asserts when the interrupt status</div><div class="t m0 x9 hf y1069 ff3 fs5 fc0 sc0 ls0 ws0">flag is set for any enabled DMA request in that port. The DMA request negates after the</div><div class="t m0 x9 hf y106a ff3 fs5 fc0 sc0 ls0 ws0">DMA transfer is completed, because that clears the interrupt status flags for all enabled</div><div class="t m0 x9 hf y106b ff3 fs5 fc0 sc0 ls0 ws0">DMA requests.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">188<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
