Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Nov 13 20:41:42 2022
| Host         : rsiddique running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file timing_summary.log
| Design       : main
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.076        0.000                      0                  830        0.148        0.000                      0                  830        7.638        0.000                       0                   289  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 41.660}     83.330          12.000          
  clk_feedback  {0.000 41.665}     83.330          12.000          
  pmod_OBUF[0]  {0.000 8.138}      16.275          61.442          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      16.670        0.000                       0                     1  
  clk_feedback                                                                                                                                                   16.670        0.000                       0                     2  
  pmod_OBUF[0]        0.076        0.000                      0                  830        0.148        0.000                      0                  830        7.638        0.000                       0                   286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pmod_OBUF[0]
  To Clock:  pmod_OBUF[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 FT6206/touch0_reg[x][5]/C
                            (rising edge-triggered cell FDRE clocked by pmod_OBUF[0]  {rise@0.000ns fall@8.138ns period=16.275ns})
  Destination:            vram_wr_addr_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by pmod_OBUF[0]  {rise@0.000ns fall@8.138ns period=16.275ns})
  Path Group:             pmod_OBUF[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (pmod_OBUF[0] fall@8.138ns - pmod_OBUF[0] rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 4.662ns (58.150%)  route 3.355ns (41.850%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 13.908 - 8.138 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.009ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pmod_OBUF[0] rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.709    pmod_OBUF[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    pmod_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  pmod_OBUF_BUFG[0]_inst/O
                         net (fo=286, routed)         1.562     6.122    FT6206/pmod_OBUF_BUFG[0]
    SLICE_X54Y17         FDRE                                         r  FT6206/touch0_reg[x][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     6.640 r  FT6206/touch0_reg[x][5]/Q
                         net (fo=8, routed)           0.729     7.369    FT6206/touch0[x][5]
    SLICE_X54Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.493 r  FT6206/vram_wr_addr0_i_27/O
                         net (fo=1, routed)           0.000     7.493    FT6206/vram_wr_addr0_i_27_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.873 r  FT6206/vram_wr_addr0_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.873    FT6206/vram_wr_addr0_i_21_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.990 r  FT6206/vram_wr_addr0_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.990    FT6206/vram_wr_addr0_i_19_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.313 r  FT6206/vram_wr_addr0_i_17/O[1]
                         net (fo=5, routed)           0.473     8.786    FT6206/vram_wr_addr0_i_17_n_6
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.306     9.092 r  FT6206/vram_wr_addr0_i_13/O
                         net (fo=1, routed)           0.000     9.092    FT6206/vram_wr_addr0_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.735 r  FT6206/vram_wr_addr0_i_6/O[3]
                         net (fo=4, routed)           1.123    10.859    FT6206/O[2]
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.307    11.166 r  FT6206/vram_wr_addr0_i_3/O
                         net (fo=1, routed)           0.396    11.562    C[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      1.820    13.382 r  vram_wr_addr0/P[2]
                         net (fo=1, routed)           0.633    14.015    vram_wr_addr0_n_103
    SLICE_X57Y21         LUT4 (Prop_lut4_I2_O)        0.124    14.139 r  vram_wr_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    14.139    vram_wr_addr[2]_i_1_n_0
    SLICE_X57Y21         FDRE                                         r  vram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pmod_OBUF[0] fall edge)
                                                      8.138     8.138 f  
    L17                                               0.000     8.138 f  sysclk (IN)
                         net (fo=0)                   0.000     8.138    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.543 f  sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.162    10.705    pmod_OBUF[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.788 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.375    pmod_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.466 f  pmod_OBUF_BUFG[0]_inst/O
                         net (fo=286, routed)         1.441    13.908    pmod_OBUF_BUFG[0]
    SLICE_X57Y21         FDRE                                         r  vram_wr_addr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.311    14.219    
                         clock uncertainty           -0.036    14.183    
    SLICE_X57Y21         FDRE (Setup_fdre_C_D)        0.032    14.215    vram_wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                  0.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ILI9341/pixel_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pmod_OBUF[0]  {rise@0.000ns fall@8.138ns period=16.275ns})
  Destination:            VRAM/ram_reg_1_0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by pmod_OBUF[0]  {rise@0.000ns fall@8.138ns period=16.275ns})
  Path Group:             pmod_OBUF[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pmod_OBUF[0] rise@0.000ns - pmod_OBUF[0] rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.662%)  route 0.266ns (65.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pmod_OBUF[0] rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.684    pmod_OBUF[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    pmod_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  pmod_OBUF_BUFG[0]_inst/O
                         net (fo=286, routed)         0.562     1.811    ILI9341/pmod_OBUF_BUFG[0]
    SLICE_X53Y15         FDRE                                         r  ILI9341/pixel_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.141     1.952 r  ILI9341/pixel_x_reg[1]/Q
                         net (fo=15, routed)          0.266     2.217    VRAM/ram_reg_1_11__0_0[1]
    RAMB36_X1Y3          RAMB36E1                                     r  VRAM/ram_reg_1_0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock pmod_OBUF[0] rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.912    pmod_OBUF[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    pmod_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  pmod_OBUF_BUFG[0]_inst/O
                         net (fo=286, routed)         0.871     2.399    VRAM/pmod_OBUF_BUFG[0]
    RAMB36_X1Y3          RAMB36E1                                     r  VRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism             -0.512     1.886    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.069    VRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pmod_OBUF[0]
Waveform(ns):       { 0.000 8.138 }
Period(ns):         16.275
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         16.275      12.912     RAMB36_X1Y2      VRAM/ram_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.275      197.085    MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.138       7.638      SLICE_X52Y20     vram_clear_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.138       7.638      SLICE_X52Y20     vram_clear_counter_reg[0]/C



