Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 30 22:29:34 2024
| Host         : ClientOrchid running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.337        0.000                      0                83768        0.062        0.000                      0                83768        3.000        0.000                       0                  9174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
fpga_clk           {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 5.000}        10.000          100.000         
  clk_out2_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.337        0.000                      0                83753        0.062        0.000                      0                83753        3.750        0.000                       0                  9153  
  clk_out2_cpuclk       96.851        0.000                      0                   15        0.280        0.000                      0                   15       49.500        0.000                       0                    17  
  clkfbout_cpuclk                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 0.456ns (5.164%)  route 8.374ns (94.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 10.961 - 10.000 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.627     0.845    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y108        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_fdce_C_Q)         0.456     1.301 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/Q
                         net (fo=258, routed)         8.374     9.675    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/D
    SLICE_X84Y80         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039     8.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.655 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618     9.273    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.364 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.596    10.961    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/WCLK
    SLICE_X84Y80         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.147    10.814    
                         clock uncertainty           -0.077    10.737    
    SLICE_X84Y80         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    10.012    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         10.012    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 0.456ns (5.217%)  route 8.285ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 10.961 - 10.000 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.627     0.845    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y108        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_fdce_C_Q)         0.456     1.301 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/Q
                         net (fo=258, routed)         8.285     9.586    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/D
    SLICE_X84Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039     8.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.655 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618     9.273    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.364 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.596    10.961    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/WCLK
    SLICE_X84Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.147    10.814    
                         clock uncertainty           -0.077    10.737    
    SLICE_X84Y79         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    10.012    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         10.012    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 0.456ns (5.248%)  route 8.233ns (94.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.965ns = ( 10.965 - 10.000 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.627     0.845    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y108        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_fdce_C_Q)         0.456     1.301 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/Q
                         net (fo=258, routed)         8.233     9.534    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/D
    SLICE_X84Y83         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039     8.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.655 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618     9.273    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.364 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.600    10.965    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/WCLK
    SLICE_X84Y83         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.147    10.818    
                         clock uncertainty           -0.077    10.741    
    SLICE_X84Y83         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    10.016    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.456ns (5.334%)  route 8.093ns (94.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.966ns = ( 10.966 - 10.000 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.627     0.845    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y108        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_fdce_C_Q)         0.456     1.301 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/Q
                         net (fo=258, routed)         8.093     9.394    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/D
    SLICE_X84Y84         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039     8.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.655 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618     9.273    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.364 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.601    10.966    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/WCLK
    SLICE_X84Y84         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.147    10.819    
                         clock uncertainty           -0.077    10.742    
    SLICE_X84Y84         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    10.017    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 0.456ns (5.164%)  route 8.374ns (94.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 10.961 - 10.000 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.627     0.845    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y108        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_fdce_C_Q)         0.456     1.301 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/Q
                         net (fo=258, routed)         8.374     9.675    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/D
    SLICE_X84Y80         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039     8.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.655 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618     9.273    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.364 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.596    10.961    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/WCLK
    SLICE_X84Y80         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/RAMS64E_C/CLK
                         clock pessimism             -0.147    10.814    
                         clock uncertainty           -0.077    10.737    
    SLICE_X84Y80         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    10.299    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.456ns (5.334%)  route 8.093ns (94.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.967ns = ( 10.967 - 10.000 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.627     0.845    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y108        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_fdce_C_Q)         0.456     1.301 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/Q
                         net (fo=258, routed)         8.093     9.394    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/D
    SLICE_X84Y85         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039     8.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.655 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618     9.273    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.364 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.602    10.967    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/WCLK
    SLICE_X84Y85         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.147    10.820    
                         clock uncertainty           -0.077    10.743    
    SLICE_X84Y85         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    10.018    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 0.456ns (5.164%)  route 8.374ns (94.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 10.961 - 10.000 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.627     0.845    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y108        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_fdce_C_Q)         0.456     1.301 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/Q
                         net (fo=258, routed)         8.374     9.675    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/D
    SLICE_X84Y80         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039     8.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.655 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618     9.273    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.364 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.596    10.961    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/WCLK
    SLICE_X84Y80         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/RAMS64E_B/CLK
                         clock pessimism             -0.147    10.814    
                         clock uncertainty           -0.077    10.737    
    SLICE_X84Y80         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437    10.300    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         10.300    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 0.456ns (5.340%)  route 8.083ns (94.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.968ns = ( 10.968 - 10.000 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.627     0.845    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y108        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_fdce_C_Q)         0.456     1.301 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/Q
                         net (fo=258, routed)         8.083     9.384    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_8_8/D
    SLICE_X84Y87         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039     8.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.655 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618     9.273    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.364 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.603    10.968    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_8_8/WCLK
    SLICE_X84Y87         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.147    10.821    
                         clock uncertainty           -0.077    10.744    
    SLICE_X84Y87         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    10.019    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 0.456ns (5.217%)  route 8.285ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 10.961 - 10.000 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.627     0.845    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y108        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_fdce_C_Q)         0.456     1.301 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/Q
                         net (fo=258, routed)         8.285     9.586    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/D
    SLICE_X84Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039     8.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.655 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618     9.273    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.364 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.596    10.961    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/WCLK
    SLICE_X84Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/RAMS64E_C/CLK
                         clock pessimism             -0.147    10.814    
                         clock uncertainty           -0.077    10.737    
    SLICE_X84Y79         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    10.299    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 0.456ns (5.217%)  route 8.285ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 10.961 - 10.000 ) 
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.627     0.845    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y108        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_fdce_C_Q)         0.456     1.301 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[8]/Q
                         net (fo=258, routed)         8.285     9.586    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/D
    SLICE_X84Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039     8.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.655 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618     9.273    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.364 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        1.596    10.961    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/WCLK
    SLICE_X84Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/RAMS64E_B/CLK
                         clock pessimism             -0.147    10.814    
                         clock uncertainty           -0.077    10.737    
    SLICE_X84Y79         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437    10.300    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         10.300    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  0.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_naddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_MEM_WB/MEM_WB_naddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.965%)  route 0.262ns (65.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.572     0.637    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X15Y100        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_naddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  Core_cpu/U_EXE_MEM/EXE_MEM_naddr_reg[4]/Q
                         net (fo=1, routed)           0.262     1.040    Core_cpu/U_MEM_WB/MEM_WB_naddr_reg[31]_0[3]
    SLICE_X28Y98         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_naddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.841     1.234    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X28Y98         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_naddr_reg[4]/C
                         clock pessimism             -0.328     0.906    
    SLICE_X28Y98         FDCE (Hold_fdce_C_D)         0.072     0.978    Core_cpu/U_MEM_WB/MEM_WB_naddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.982%)  route 0.346ns (71.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.567     0.632    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y108        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[9]/Q
                         net (fo=258, routed)         0.346     1.118    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/D
    SLICE_X30Y96         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.840     1.233    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/WCLK
    SLICE_X30Y96         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.328     0.905    
    SLICE_X30Y96         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.049    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Core_cpu/U_IF_ID/IF_ID_inst_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ID_EXE/ID_EXE_imm_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.871%)  route 0.269ns (59.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.603     0.668    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X1Y99          FDCE                                         r  Core_cpu/U_IF_ID/IF_ID_inst_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     0.809 r  Core_cpu/U_IF_ID/IF_ID_inst_reg[31]/Q
                         net (fo=23, routed)          0.269     1.078    Core_cpu/U_IF_ID/IF_ID_inst[31]
    SLICE_X4Y102         LUT6 (Prop_lut6_I4_O)        0.045     1.123 r  Core_cpu/U_IF_ID/ID_EXE_imm[12]_i_1/O
                         net (fo=1, routed)           0.000     1.123    Core_cpu/U_ID_EXE/ID_EXE_imm_reg[31]_1[12]
    SLICE_X4Y102         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_imm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.870     1.264    Core_cpu/U_ID_EXE/cpu_clk_BUFG
    SLICE_X4Y102         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_imm_reg[12]/C
                         clock pessimism             -0.328     0.936    
    SLICE_X4Y102         FDCE (Hold_fdce_C_D)         0.092     1.028    Core_cpu/U_ID_EXE/ID_EXE_imm_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.564     0.629    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X9Y118         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[26]/Q
                         net (fo=257, routed)         0.120     0.890    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_26_26/D
    SLICE_X8Y118         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.833     1.226    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_26_26/WCLK
    SLICE_X8Y118         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_26_26/RAMS64E_D/CLK
                         clock pessimism             -0.584     0.642    
    SLICE_X8Y118         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.786    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.982%)  route 0.346ns (71.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.567     0.632    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y108        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[9]/Q
                         net (fo=258, routed)         0.346     1.118    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/D
    SLICE_X30Y96         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.840     1.233    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/WCLK
    SLICE_X30Y96         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/RAMS64E_B/CLK
                         clock pessimism             -0.328     0.905    
    SLICE_X30Y96         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.010    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_28_28/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.565     0.630    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X9Y117         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDCE (Prop_fdce_C_Q)         0.141     0.771 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[28]/Q
                         net (fo=257, routed)         0.128     0.899    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_28_28/D
    SLICE_X8Y116         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_28_28/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.835     1.228    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_28_28/WCLK
    SLICE_X8Y116         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_28_28/RAMS64E_D/CLK
                         clock pessimism             -0.583     0.645    
    SLICE_X8Y116         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.789    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.982%)  route 0.346ns (71.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.567     0.632    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y108        FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[9]/Q
                         net (fo=258, routed)         0.346     1.118    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/D
    SLICE_X30Y96         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.840     1.233    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/WCLK
    SLICE_X30Y96         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/RAMS64E_C/CLK
                         clock pessimism             -0.328     0.905    
    SLICE_X30Y96         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.006    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Core_cpu/U_IF_ID/IF_ID_inst_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ID_EXE/ID_EXE_RF_rD1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.527%)  route 0.271ns (56.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.602     0.667    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X2Y95          FDCE                                         r  Core_cpu/U_IF_ID/IF_ID_inst_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     0.831 r  Core_cpu/U_IF_ID/IF_ID_inst_reg[16]/Q
                         net (fo=72, routed)          0.271     1.102    Core_cpu/U_IF_ID/IF_ID_inst_reg[24]_0[6]
    SLICE_X4Y100         LUT6 (Prop_lut6_I4_O)        0.045     1.147 r  Core_cpu/U_IF_ID/ID_EXE_RF_rD1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.147    Core_cpu/U_ID_EXE/ID_EXE_RF_rD1_reg[31]_1[0]
    SLICE_X4Y100         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_RF_rD1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.870     1.264    Core_cpu/U_ID_EXE/cpu_clk_BUFG
    SLICE_X4Y100         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_RF_rD1_reg[0]/C
                         clock pessimism             -0.328     0.936    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.091     1.027    Core_cpu/U_ID_EXE/ID_EXE_RF_rD1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Core_cpu/U_IF_ID/IF_ID_inst_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ID_EXE/ID_EXE_RF_rD1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.437%)  route 0.272ns (56.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.602     0.667    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X2Y95          FDCE                                         r  Core_cpu/U_IF_ID/IF_ID_inst_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     0.831 r  Core_cpu/U_IF_ID/IF_ID_inst_reg[16]/Q
                         net (fo=72, routed)          0.272     1.103    Core_cpu/U_IF_ID/IF_ID_inst_reg[24]_0[6]
    SLICE_X4Y100         LUT6 (Prop_lut6_I4_O)        0.045     1.148 r  Core_cpu/U_IF_ID/ID_EXE_RF_rD1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.148    Core_cpu/U_ID_EXE/ID_EXE_RF_rD1_reg[31]_1[3]
    SLICE_X4Y100         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_RF_rD1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.870     1.264    Core_cpu/U_ID_EXE/cpu_clk_BUFG
    SLICE_X4Y100         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_RF_rD1_reg[3]/C
                         clock pessimism             -0.328     0.936    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.092     1.028    Core_cpu/U_ID_EXE/ID_EXE_RF_rD1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EXE/ID_EXE_naddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_EXE_MEM/EXE_MEM_naddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.164%)  route 0.326ns (69.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.571     0.636    Core_cpu/U_ID_EXE/cpu_clk_BUFG
    SLICE_X11Y104        FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_naddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDCE (Prop_fdce_C_Q)         0.141     0.777 r  Core_cpu/U_ID_EXE/ID_EXE_naddr_reg[3]/Q
                         net (fo=1, routed)           0.326     1.103    Core_cpu/U_EXE_MEM/EXE_MEM_naddr_reg[31]_1[2]
    SLICE_X15Y99         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_naddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  cpu_clk_BUFG_inst/O
                         net (fo=9150, routed)        0.845     1.238    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X15Y99         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_naddr_reg[3]/C
                         clock pessimism             -0.328     0.910    
    SLICE_X15Y99         FDCE (Hold_fdce_C_D)         0.070     0.980    Core_cpu/U_EXE_MEM/EXE_MEM_naddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X11Y110   Core_cpu/U_EXE_MEM/EXE_MEM_DRAMWen_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X5Y97     Core_cpu/U_EXE_MEM/EXE_MEM_RFWen_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X9Y100    Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X15Y107   Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X29Y106   Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X29Y108   Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X29Y108   Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X76Y150   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X34Y72    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_12_12/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X34Y72    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_12_12/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X34Y72    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_12_12/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X56Y139   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_23_23/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X56Y139   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_23_23/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X56Y139   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_23_23/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X56Y139   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_23_23/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X42Y99    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_27_27/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X54Y129   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_21_21/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X46Y75    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X46Y75    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y83    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y83    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X46Y75    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X46Y75    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y83    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y83    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X58Y65    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X58Y65    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       96.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.851ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.828ns (27.885%)  route 2.141ns (72.115%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 99.290 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.365    -1.627    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.124    -1.503 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.654    -0.848    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  myDigital/counter_reg[0]/Q
                         net (fo=2, routed)           0.686     0.293    myDigital/counter_reg[0]
    SLICE_X5Y121         LUT4 (Prop_lut4_I1_O)        0.124     0.417 r  myDigital/flag[2]_i_5/O
                         net (fo=1, routed)           0.808     1.226    myDigital/flag[2]_i_5_n_1
    SLICE_X5Y123         LUT6 (Prop_lut6_I5_O)        0.124     1.350 r  myDigital/flag[2]_i_3/O
                         net (fo=3, routed)           0.647     1.997    myDigital/p_0_in
    SLICE_X5Y122         LUT2 (Prop_lut2_I0_O)        0.124     2.121 r  myDigital/flag[0]_i_1/O
                         net (fo=1, routed)           0.000     2.121    myDigital/flag[0]_i_1_n_1
    SLICE_X5Y122         FDCE                                         r  myDigital/flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.114    98.631    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.100    98.731 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.559    99.290    myDigital/io_clk
    SLICE_X5Y122         FDCE                                         r  myDigital/flag_reg[0]/C
                         clock pessimism             -0.233    99.057    
                         clock uncertainty           -0.115    98.941    
    SLICE_X5Y122         FDCE (Setup_fdce_C_D)        0.031    98.972    myDigital/flag_reg[0]
  -------------------------------------------------------------------
                         required time                         98.972    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                 96.851    

Slack (MET) :             97.086ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.828ns (30.303%)  route 1.904ns (69.697%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 99.290 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.365    -1.627    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.124    -1.503 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.654    -0.848    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  myDigital/counter_reg[0]/Q
                         net (fo=2, routed)           0.686     0.293    myDigital/counter_reg[0]
    SLICE_X5Y121         LUT4 (Prop_lut4_I1_O)        0.124     0.417 r  myDigital/flag[2]_i_5/O
                         net (fo=1, routed)           0.808     1.226    myDigital/flag[2]_i_5_n_1
    SLICE_X5Y123         LUT6 (Prop_lut6_I5_O)        0.124     1.350 r  myDigital/flag[2]_i_3/O
                         net (fo=3, routed)           0.410     1.760    myDigital/p_0_in
    SLICE_X5Y122         LUT3 (Prop_lut3_I1_O)        0.124     1.884 r  myDigital/flag[1]_i_1/O
                         net (fo=1, routed)           0.000     1.884    myDigital/flag[1]_i_1_n_1
    SLICE_X5Y122         FDCE                                         r  myDigital/flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.114    98.631    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.100    98.731 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.559    99.290    myDigital/io_clk
    SLICE_X5Y122         FDCE                                         r  myDigital/flag_reg[1]/C
                         clock pessimism             -0.233    99.057    
                         clock uncertainty           -0.115    98.941    
    SLICE_X5Y122         FDCE (Setup_fdce_C_D)        0.029    98.970    myDigital/flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.970    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 97.086    

Slack (MET) :             97.138ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/flag_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.822ns (30.150%)  route 1.904ns (69.850%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 99.290 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.365    -1.627    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.124    -1.503 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.654    -0.848    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  myDigital/counter_reg[0]/Q
                         net (fo=2, routed)           0.686     0.293    myDigital/counter_reg[0]
    SLICE_X5Y121         LUT4 (Prop_lut4_I1_O)        0.124     0.417 r  myDigital/flag[2]_i_5/O
                         net (fo=1, routed)           0.808     1.226    myDigital/flag[2]_i_5_n_1
    SLICE_X5Y123         LUT6 (Prop_lut6_I5_O)        0.124     1.350 r  myDigital/flag[2]_i_3/O
                         net (fo=3, routed)           0.410     1.760    myDigital/p_0_in
    SLICE_X5Y122         LUT4 (Prop_lut4_I2_O)        0.118     1.878 r  myDigital/flag[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    myDigital/flag[2]_i_1_n_1
    SLICE_X5Y122         FDCE                                         r  myDigital/flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.114    98.631    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.100    98.731 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.559    99.290    myDigital/io_clk
    SLICE_X5Y122         FDCE                                         r  myDigital/flag_reg[2]/C
                         clock pessimism             -0.233    99.057    
                         clock uncertainty           -0.115    98.941    
    SLICE_X5Y122         FDCE (Setup_fdce_C_D)        0.075    99.016    myDigital/flag_reg[2]
  -------------------------------------------------------------------
                         required time                         99.016    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                 97.138    

Slack (MET) :             97.760ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.578ns (74.156%)  route 0.550ns (25.844%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.674ns = ( 99.326 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.365    -1.627    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.124    -1.503 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.654    -0.848    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  myDigital/counter_reg[1]/Q
                         net (fo=2, routed)           0.550     0.158    myDigital/counter_reg[1]
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.832 r  myDigital/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    myDigital/counter_reg[0]_i_1_n_1
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.946 r  myDigital/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.946    myDigital/counter_reg[4]_i_1_n_1
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.280 r  myDigital/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.280    myDigital/counter_reg[8]_i_1_n_7
    SLICE_X4Y123         FDCE                                         r  myDigital/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.114    98.631    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.100    98.731 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.595    99.326    myDigital/io_clk
    SLICE_X4Y123         FDCE                                         r  myDigital/counter_reg[9]/C
                         clock pessimism             -0.233    99.093    
                         clock uncertainty           -0.115    98.978    
    SLICE_X4Y123         FDCE (Setup_fdce_C_D)        0.062    99.040    myDigital/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         99.040    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                 97.760    

Slack (MET) :             97.781ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 1.557ns (73.898%)  route 0.550ns (26.102%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.674ns = ( 99.326 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.365    -1.627    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.124    -1.503 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.654    -0.848    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  myDigital/counter_reg[1]/Q
                         net (fo=2, routed)           0.550     0.158    myDigital/counter_reg[1]
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.832 r  myDigital/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    myDigital/counter_reg[0]_i_1_n_1
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.946 r  myDigital/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.946    myDigital/counter_reg[4]_i_1_n_1
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.259 r  myDigital/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.259    myDigital/counter_reg[8]_i_1_n_5
    SLICE_X4Y123         FDCE                                         r  myDigital/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.114    98.631    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.100    98.731 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.595    99.326    myDigital/io_clk
    SLICE_X4Y123         FDCE                                         r  myDigital/counter_reg[11]/C
                         clock pessimism             -0.233    99.093    
                         clock uncertainty           -0.115    98.978    
    SLICE_X4Y123         FDCE (Setup_fdce_C_D)        0.062    99.040    myDigital/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         99.040    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                 97.781    

Slack (MET) :             97.838ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 1.464ns (72.693%)  route 0.550ns (27.307%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 99.290 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.365    -1.627    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.124    -1.503 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.654    -0.848    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  myDigital/counter_reg[1]/Q
                         net (fo=2, routed)           0.550     0.158    myDigital/counter_reg[1]
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.832 r  myDigital/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    myDigital/counter_reg[0]_i_1_n_1
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.166 r  myDigital/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.166    myDigital/counter_reg[4]_i_1_n_7
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.114    98.631    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.100    98.731 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.559    99.290    myDigital/io_clk
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[5]/C
                         clock pessimism             -0.233    99.057    
                         clock uncertainty           -0.115    98.941    
    SLICE_X4Y122         FDCE (Setup_fdce_C_D)        0.062    99.003    myDigital/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         99.003    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                 97.838    

Slack (MET) :             97.855ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 1.483ns (72.948%)  route 0.550ns (27.052%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.674ns = ( 99.326 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.365    -1.627    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.124    -1.503 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.654    -0.848    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  myDigital/counter_reg[1]/Q
                         net (fo=2, routed)           0.550     0.158    myDigital/counter_reg[1]
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.832 r  myDigital/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    myDigital/counter_reg[0]_i_1_n_1
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.946 r  myDigital/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.946    myDigital/counter_reg[4]_i_1_n_1
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.185 r  myDigital/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.185    myDigital/counter_reg[8]_i_1_n_6
    SLICE_X4Y123         FDCE                                         r  myDigital/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.114    98.631    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.100    98.731 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.595    99.326    myDigital/io_clk
    SLICE_X4Y123         FDCE                                         r  myDigital/counter_reg[10]/C
                         clock pessimism             -0.233    99.093    
                         clock uncertainty           -0.115    98.978    
    SLICE_X4Y123         FDCE (Setup_fdce_C_D)        0.062    99.040    myDigital/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         99.040    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 97.855    

Slack (MET) :             97.859ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 1.443ns (72.405%)  route 0.550ns (27.595%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 99.290 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.365    -1.627    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.124    -1.503 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.654    -0.848    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  myDigital/counter_reg[1]/Q
                         net (fo=2, routed)           0.550     0.158    myDigital/counter_reg[1]
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.832 r  myDigital/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    myDigital/counter_reg[0]_i_1_n_1
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.145 r  myDigital/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.145    myDigital/counter_reg[4]_i_1_n_5
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.114    98.631    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.100    98.731 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.559    99.290    myDigital/io_clk
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[7]/C
                         clock pessimism             -0.233    99.057    
                         clock uncertainty           -0.115    98.941    
    SLICE_X4Y122         FDCE (Setup_fdce_C_D)        0.062    99.003    myDigital/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         99.003    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 97.859    

Slack (MET) :             97.871ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 1.467ns (72.733%)  route 0.550ns (27.267%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.674ns = ( 99.326 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.365    -1.627    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.124    -1.503 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.654    -0.848    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  myDigital/counter_reg[1]/Q
                         net (fo=2, routed)           0.550     0.158    myDigital/counter_reg[1]
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.832 r  myDigital/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    myDigital/counter_reg[0]_i_1_n_1
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.946 r  myDigital/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.946    myDigital/counter_reg[4]_i_1_n_1
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.169 r  myDigital/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.169    myDigital/counter_reg[8]_i_1_n_8
    SLICE_X4Y123         FDCE                                         r  myDigital/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.114    98.631    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.100    98.731 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.595    99.326    myDigital/io_clk
    SLICE_X4Y123         FDCE                                         r  myDigital/counter_reg[8]/C
                         clock pessimism             -0.233    99.093    
                         clock uncertainty           -0.115    98.978    
    SLICE_X4Y123         FDCE (Setup_fdce_C_D)        0.062    99.040    myDigital/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         99.040    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                 97.871    

Slack (MET) :             97.933ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 1.369ns (71.341%)  route 0.550ns (28.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 99.290 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.365    -1.627    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.124    -1.503 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.654    -0.848    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  myDigital/counter_reg[1]/Q
                         net (fo=2, routed)           0.550     0.158    myDigital/counter_reg[1]
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.832 r  myDigital/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    myDigital/counter_reg[0]_i_1_n_1
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.071 r  myDigital/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.071    myDigital/counter_reg[4]_i_1_n_6
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.114    98.631    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.100    98.731 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.559    99.290    myDigital/io_clk
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[6]/C
                         clock pessimism             -0.233    99.057    
                         clock uncertainty           -0.115    98.941    
    SLICE_X4Y122         FDCE (Setup_fdce_C_D)        0.062    99.003    myDigital/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         99.003    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 97.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.406ns
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.235    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.045    -0.190 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.266     0.076    myDigital/io_clk
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.141     0.217 r  myDigital/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     0.350    myDigital/counter_reg[6]
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.461 r  myDigital/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.461    myDigital/counter_reg[4]_i_1_n_6
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.135     0.044    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.056     0.100 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.305     0.406    myDigital/io_clk
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[6]/C
                         clock pessimism             -0.329     0.076    
    SLICE_X4Y122         FDCE (Hold_fdce_C_D)         0.105     0.181    myDigital/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.412ns
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.235    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.045    -0.190 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.271     0.081    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.141     0.222 r  myDigital/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     0.355    myDigital/counter_reg[2]
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.466 r  myDigital/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.466    myDigital/counter_reg[0]_i_1_n_6
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.135     0.044    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.056     0.100 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.311     0.412    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[2]/C
                         clock pessimism             -0.330     0.081    
    SLICE_X4Y121         FDCE (Hold_fdce_C_D)         0.105     0.186    myDigital/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 myDigital/flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/flag_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.931%)  route 0.207ns (53.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.406ns
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.235    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.045    -0.190 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.266     0.076    myDigital/io_clk
    SLICE_X5Y122         FDCE                                         r  myDigital/flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDCE (Prop_fdce_C_Q)         0.141     0.217 r  myDigital/flag_reg[1]/Q
                         net (fo=17, routed)          0.207     0.424    myDigital/flag[1]
    SLICE_X5Y122         LUT4 (Prop_lut4_I0_O)        0.042     0.466 r  myDigital/flag[2]_i_1/O
                         net (fo=1, routed)           0.000     0.466    myDigital/flag[2]_i_1_n_1
    SLICE_X5Y122         FDCE                                         r  myDigital/flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.135     0.044    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.056     0.100 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.305     0.406    myDigital/io_clk
    SLICE_X5Y122         FDCE                                         r  myDigital/flag_reg[2]/C
                         clock pessimism             -0.329     0.076    
    SLICE_X5Y122         FDCE (Hold_fdce_C_D)         0.107     0.183    myDigital/flag_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 myDigital/flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.336%)  route 0.207ns (52.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.406ns
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.235    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.045    -0.190 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.266     0.076    myDigital/io_clk
    SLICE_X5Y122         FDCE                                         r  myDigital/flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDCE (Prop_fdce_C_Q)         0.141     0.217 r  myDigital/flag_reg[1]/Q
                         net (fo=17, routed)          0.207     0.424    myDigital/flag[1]
    SLICE_X5Y122         LUT3 (Prop_lut3_I2_O)        0.045     0.469 r  myDigital/flag[1]_i_1/O
                         net (fo=1, routed)           0.000     0.469    myDigital/flag[1]_i_1_n_1
    SLICE_X5Y122         FDCE                                         r  myDigital/flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.135     0.044    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.056     0.100 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.305     0.406    myDigital/io_clk
    SLICE_X5Y122         FDCE                                         r  myDigital/flag_reg[1]/C
                         clock pessimism             -0.329     0.076    
    SLICE_X5Y122         FDCE (Hold_fdce_C_D)         0.091     0.167    myDigital/flag_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.406ns
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.235    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.045    -0.190 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.266     0.076    myDigital/io_clk
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.141     0.217 r  myDigital/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     0.350    myDigital/counter_reg[6]
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.494 r  myDigital/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.494    myDigital/counter_reg[4]_i_1_n_5
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.135     0.044    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.056     0.100 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.305     0.406    myDigital/io_clk
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[7]/C
                         clock pessimism             -0.329     0.076    
    SLICE_X4Y122         FDCE (Hold_fdce_C_D)         0.105     0.181    myDigital/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.412ns
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.235    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.045    -0.190 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.271     0.081    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.141     0.222 r  myDigital/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     0.355    myDigital/counter_reg[2]
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.499 r  myDigital/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.499    myDigital/counter_reg[0]_i_1_n_5
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.135     0.044    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.056     0.100 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.311     0.412    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[3]/C
                         clock pessimism             -0.330     0.081    
    SLICE_X4Y121         FDCE (Hold_fdce_C_D)         0.105     0.186    myDigital/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.811%)  route 0.133ns (27.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.422ns
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.235    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.045    -0.190 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.266     0.076    myDigital/io_clk
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.141     0.217 r  myDigital/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     0.350    myDigital/counter_reg[6]
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.510 r  myDigital/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.510    myDigital/counter_reg[4]_i_1_n_1
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.564 r  myDigital/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.564    myDigital/counter_reg[8]_i_1_n_8
    SLICE_X4Y123         FDCE                                         r  myDigital/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.135     0.044    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.056     0.100 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.321     0.422    myDigital/io_clk
    SLICE_X4Y123         FDCE                                         r  myDigital/counter_reg[8]/C
                         clock pessimism             -0.290     0.132    
    SLICE_X4Y123         FDCE (Hold_fdce_C_D)         0.105     0.237    myDigital/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.412ns
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.235    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.045    -0.190 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.271     0.081    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.141     0.222 f  myDigital/counter_reg[0]/Q
                         net (fo=2, routed)           0.184     0.406    myDigital/counter_reg[0]
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.045     0.451 r  myDigital/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     0.451    myDigital/counter[0]_i_2_n_1
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.521 r  myDigital/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.521    myDigital/counter_reg[0]_i_1_n_8
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.135     0.044    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.056     0.100 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.311     0.412    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[0]/C
                         clock pessimism             -0.330     0.081    
    SLICE_X4Y121         FDCE (Hold_fdce_C_D)         0.105     0.186    myDigital/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.406ns
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.235    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.045    -0.190 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.266     0.076    myDigital/io_clk
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.141     0.217 r  myDigital/counter_reg[5]/Q
                         net (fo=2, routed)           0.191     0.408    myDigital/counter_reg[5]
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.518 r  myDigital/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.518    myDigital/counter_reg[4]_i_1_n_7
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.135     0.044    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.056     0.100 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.305     0.406    myDigital/io_clk
    SLICE_X4Y122         FDCE                                         r  myDigital/counter_reg[5]/C
                         clock pessimism             -0.329     0.076    
    SLICE_X4Y122         FDCE (Hold_fdce_C_D)         0.105     0.181    myDigital/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.412ns
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.235    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.045    -0.190 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.271     0.081    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.141     0.222 r  myDigital/counter_reg[1]/Q
                         net (fo=2, routed)           0.191     0.413    myDigital/counter_reg[1]
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.523 r  myDigital/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.523    myDigital/counter_reg[0]_i_1_n_7
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.135     0.044    myDigital/clk_out2
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.056     0.100 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.311     0.412    myDigital/io_clk
    SLICE_X4Y121         FDCE                                         r  myDigital/counter_reg[1]/C
                         clock pessimism             -0.330     0.081    
    SLICE_X4Y121         FDCE (Hold_fdce_C_D)         0.105     0.186    myDigital/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4   Clkgen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y121    myDigital/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y123    myDigital/counter_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y123    myDigital/counter_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y121    myDigital/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y121    myDigital/counter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y121    myDigital/counter_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y122    myDigital/counter_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y122    myDigital/counter_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y123    myDigital/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y123    myDigital/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y123    myDigital/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y123    myDigital/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y121    myDigital/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y121    myDigital/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y123    myDigital/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y123    myDigital/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y121    myDigital/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y121    myDigital/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y121    myDigital/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y121    myDigital/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y121    myDigital/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y121    myDigital/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y122    myDigital/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y122    myDigital/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y122    myDigital/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X4Y122    myDigital/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X5Y122    myDigital/flag_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X5Y122    myDigital/flag_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT



