<pb_type name="SRLC32E_VPR" num_pb="1" blif_model=".subckt SRLC32E_VPR" xmlns:xi="http://www.w3.org/2001/XInclude">
  <clock name="CLK" num_pins="1"/>
  <input name="CE" num_pins="1"/>  
  <input name="A" num_pins="5"/>  
  <input name="D" num_pins="1"/>  
  <output name="Q" num_pins="1"/>
  <output name="Q31" num_pins="1"/>

  <T_setup port="CE" clock="CLK" value="1e-11"/>
  <T_setup port="A" clock="CLK" value="1e-11"/>
  <T_setup port="D" clock="CLK" value="1e-11"/>

  <T_clock_to_Q port="Q" clock="CLK" max="1e-11"/>
  <T_clock_to_Q port="Q31" clock="CLK" max="1e-11"/>

  <metadata>
    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
    <meta name="fasm_features">
      SRL
    </meta>
  </metadata>

</pb_type>
