Analysis & Synthesis report for EmbeddedProj2
Thu Dec 20 00:50:21 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RegisterFile:inst4|altsyncram:outputRegister_rtl_0|altsyncram_edi1:auto_generated
 16. Source assignments for RegisterFile:inst4|altsyncram:outputRegister_rtl_1|altsyncram_edi1:auto_generated
 17. Parameter Settings for Inferred Entity Instance: RegisterFile:inst4|altsyncram:outputRegister_rtl_0
 18. Parameter Settings for Inferred Entity Instance: RegisterFile:inst4|altsyncram:outputRegister_rtl_1
 19. altsyncram Parameter Settings by Entity Instance
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 20 00:50:21 2018       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; EmbeddedProj2                               ;
; Top-level Entity Name           ; Trial2                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 191                                         ;
; Total pins                      ; 71                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 128                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Trial2             ; EmbeddedProj2      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                    ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+---------+
; RegisterFile.sv                  ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Embedded2/RegisterFile.sv                             ;         ;
; ../Project3/ALU.sv               ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Project3/ALU.sv                                       ;         ;
; SignExtensionUnit.sv             ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Embedded2/SignExtensionUnit.sv                        ;         ;
; 2to1Mux.sv                       ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Embedded2/2to1Mux.sv                                  ;         ;
; ID_EX_Reg.sv                     ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Embedded2/ID_EX_Reg.sv                                ;         ;
; IF_ID_Reg.sv                     ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Embedded2/IF_ID_Reg.sv                                ;         ;
; EX_MEM_Reg.sv                    ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Embedded2/EX_MEM_Reg.sv                               ;         ;
; PC.sv                            ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Embedded2/PC.sv                                       ;         ;
; ControlUnit.sv                   ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Embedded2/ControlUnit.sv                              ;         ;
; ForwardingUnit.sv                ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Embedded2/ForwardingUnit.sv                           ;         ;
; Threeto1Mux.sv                   ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Embedded2/Threeto1Mux.sv                              ;         ;
; twoToOne7bit.sv                  ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Embedded2/twoToOne7bit.sv                             ;         ;
; Trial2.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Altera/Embedded2/Trial2.bdf                                  ;         ;
; InstructionMemoryManual.sv       ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Embedded2/InstructionMemoryManual.sv                  ;         ;
; DataMemoryManual.sv              ; yes             ; User SystemVerilog HDL File        ; D:/Altera/Embedded2/DataMemoryManual.sv                         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/altera/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/altera/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/altera/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/altera/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                       ; d:/altera/quartus/libraries/megafunctions/aglobal151.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/altera/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/altera/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/altera/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/altera/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_edi1.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/Altera/Embedded2/db/altsyncram_edi1.tdf                      ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 141         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 205         ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 48          ;
;     -- 5 input functions                    ; 62          ;
;     -- 4 input functions                    ; 41          ;
;     -- <=3 input functions                  ; 54          ;
;                                             ;             ;
; Dedicated logic registers                   ; 191         ;
;                                             ;             ;
; I/O pins                                    ; 71          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 128         ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 207         ;
; Total fan-out                               ; 1653        ;
; Average fan-out                             ; 2.98        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; |Trial2                                   ; 205 (4)           ; 191 (0)      ; 128               ; 0          ; 71   ; 0            ; |Trial2                                                                                   ; work         ;
;    |ALU:inst7|                            ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Trial2|ALU:inst7                                                                         ; work         ;
;    |ControlUnit:inst1|                    ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Trial2|ControlUnit:inst1                                                                 ; work         ;
;    |DataMemoryManual:inst26|              ; 46 (46)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |Trial2|DataMemoryManual:inst26                                                           ; work         ;
;    |EX_MEM_WB_Reg:inst12|                 ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |Trial2|EX_MEM_WB_Reg:inst12                                                              ; work         ;
;    |ForwardingUnit:inst22|                ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Trial2|ForwardingUnit:inst22                                                             ; work         ;
;    |ID_EX_MEM_Reg:inst5|                  ; 0 (0)             ; 43 (43)      ; 0                 ; 0          ; 0    ; 0            ; |Trial2|ID_EX_MEM_Reg:inst5                                                               ; work         ;
;    |IF_ID_Reg:inst2|                      ; 6 (6)             ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |Trial2|IF_ID_Reg:inst2                                                                   ; work         ;
;    |InstructionMemoryManual:inst25|       ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Trial2|InstructionMemoryManual:inst25                                                    ; work         ;
;    |PC:inst|                              ; 19 (19)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Trial2|PC:inst                                                                           ; work         ;
;    |RegisterFile:inst4|                   ; 21 (21)           ; 30 (30)      ; 128               ; 0          ; 0    ; 0            ; |Trial2|RegisterFile:inst4                                                                ; work         ;
;       |altsyncram:outputRegister_rtl_0|   ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |Trial2|RegisterFile:inst4|altsyncram:outputRegister_rtl_0                                ; work         ;
;          |altsyncram_edi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |Trial2|RegisterFile:inst4|altsyncram:outputRegister_rtl_0|altsyncram_edi1:auto_generated ; work         ;
;       |altsyncram:outputRegister_rtl_1|   ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |Trial2|RegisterFile:inst4|altsyncram:outputRegister_rtl_1                                ; work         ;
;          |altsyncram_edi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |Trial2|RegisterFile:inst4|altsyncram:outputRegister_rtl_1|altsyncram_edi1:auto_generated ; work         ;
;    |Threeto1Mux:inst10|                   ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Trial2|Threeto1Mux:inst10                                                                ; work         ;
;    |Threeto1Mux:inst11|                   ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Trial2|Threeto1Mux:inst11                                                                ; work         ;
;    |Twoto1Mux:inst15|                     ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Trial2|Twoto1Mux:inst15                                                                  ; work         ;
;    |Twoto1Mux:inst9|                      ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Trial2|Twoto1Mux:inst9                                                                   ; work         ;
;    |twoToOne7bit:inst13|                  ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Trial2|twoToOne7bit:inst13                                                               ; work         ;
;    |twoToOne7bit:inst14|                  ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Trial2|twoToOne7bit:inst14                                                               ; work         ;
;    |twoToOne7bit:inst23|                  ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Trial2|twoToOne7bit:inst23                                                               ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; RegisterFile:inst4|altsyncram:outputRegister_rtl_0|altsyncram_edi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
; RegisterFile:inst4|altsyncram:outputRegister_rtl_1|altsyncram_edi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; Threeto1Mux:inst10|out[0]~2                            ;   ;
; Threeto1Mux:inst10|out[1]~1                            ;   ;
; Threeto1Mux:inst10|out[2]~0                            ;   ;
; Number of logic cells representing combinational loops ; 3 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+---------------------------------------------------+----------------------------------------+
; Register name                                     ; Reason for Removal                     ;
+---------------------------------------------------+----------------------------------------+
; InstructionMemoryManual:inst25|outputInst[13][15] ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][14] ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][13] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][12] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][11] ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][10] ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][9]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][8]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][7]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][6]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][5]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][4]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][3]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][2]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][1]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[13][0]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][15] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][14] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][13] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][12] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][11] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][10] ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][9]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][8]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][7]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][6]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][5]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][4]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][3]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][2]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][1]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[12][0]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][15] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][14] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][13] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][12] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][11] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][10] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][9]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][8]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][7]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][6]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][5]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][4]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][3]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][2]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][1]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[11][0]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][15] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][14] ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][13] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][12] ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][11] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][10] ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][9]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][8]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][7]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][6]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][5]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][4]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][3]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][2]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][1]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[10][0]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][15]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][14]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][13]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][12]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][11]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][10]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][9]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][8]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][7]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][6]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][5]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][4]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][3]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][2]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][1]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[9][0]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][15]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][14]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][13]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][12]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][11]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][10]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][9]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][8]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][7]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][6]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][5]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][4]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][3]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][2]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][1]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[8][0]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][15]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][14]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][13]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][12]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][11]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][10]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][9]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][8]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][7]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][6]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][5]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][4]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][3]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][2]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][1]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[7][0]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][15]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][14]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][13]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][12]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][11]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][10]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][9]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][8]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][7]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][6]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][5]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][4]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][3]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][2]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][1]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[6][0]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][15]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][14]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][13]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][12]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][11]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][10]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][9]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][8]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][7]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][6]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][5]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][4]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][3]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][2]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][1]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[5][0]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][15]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][14]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][13]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][12]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][11]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][10]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][9]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][8]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][7]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][6]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][5]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][4]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][3]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][2]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][1]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[4][0]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][15]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][14]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][13]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][12]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][11]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][10]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][9]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][8]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][7]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][6]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][5]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][4]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][3]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][2]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][1]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[3][0]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][15]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][14]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][13]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][12]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][11]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][10]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][9]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][8]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][7]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][6]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][5]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][4]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][3]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][2]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][1]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[2][0]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][15]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][14]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][13]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][12]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][11]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][10]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][9]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][8]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][7]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][6]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][5]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][4]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][3]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][2]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][1]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[1][0]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][15]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][14]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][13]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][12]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][11]  ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][10]  ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][9]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][8]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][7]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][6]   ; Stuck at VCC due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][5]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][4]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][3]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][2]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][1]   ; Stuck at GND due to stuck port data_in ;
; InstructionMemoryManual:inst25|outputInst[0][0]   ; Stuck at GND due to stuck port data_in ;
; ID_EX_MEM_Reg:inst5|q[19]                         ; Merged with ID_EX_MEM_Reg:inst5|q[10]  ;
; ID_EX_MEM_Reg:inst5|q[20]                         ; Merged with ID_EX_MEM_Reg:inst5|q[11]  ;
; ID_EX_MEM_Reg:inst5|q[21]                         ; Merged with ID_EX_MEM_Reg:inst5|q[12]  ;
; ID_EX_MEM_Reg:inst5|q[14,15]                      ; Merged with ID_EX_MEM_Reg:inst5|q[13]  ;
; IF_ID_Reg:inst2|q[21]                             ; Merged with IF_ID_Reg:inst2|q[12]      ;
; IF_ID_Reg:inst2|q[12]                             ; Stuck at GND due to stuck port data_in ;
; ID_EX_MEM_Reg:inst5|q[12,13]                      ; Stuck at GND due to stuck port data_in ;
; ID_EX_MEM_Reg:inst5|q[47]                         ; Merged with ID_EX_MEM_Reg:inst5|q[46]  ;
; Total Number of Removed Registers = 234           ;                                        ;
+---------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                ;
+--------------------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register                                      ;
+--------------------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; InstructionMemoryManual:inst25|outputInst[13][4] ; Stuck at GND              ; IF_ID_Reg:inst2|q[12], ID_EX_MEM_Reg:inst5|q[12], ID_EX_MEM_Reg:inst5|q[13] ;
;                                                  ; due to stuck port data_in ;                                                                             ;
+--------------------------------------------------+---------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 191   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                   ;
+----------------------------------------------------+-----------------------------------------+
; Register Name                                      ; RAM Name                                ;
+----------------------------------------------------+-----------------------------------------+
; RegisterFile:inst4|outputRegister_rtl_0_bypass[0]  ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[1]  ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[2]  ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[3]  ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[4]  ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[5]  ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[6]  ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[7]  ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[8]  ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[9]  ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[10] ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[11] ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[12] ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[13] ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_0_bypass[14] ; RegisterFile:inst4|outputRegister_rtl_0 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[0]  ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[1]  ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[2]  ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[3]  ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[4]  ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[5]  ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[6]  ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[7]  ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[8]  ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[9]  ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[10] ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[11] ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[12] ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[13] ; RegisterFile:inst4|outputRegister_rtl_1 ;
; RegisterFile:inst4|outputRegister_rtl_1_bypass[14] ; RegisterFile:inst4|outputRegister_rtl_1 ;
+----------------------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[0][2] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[0][4] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[1][0] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[1][3] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[2][1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[2][6] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[3][1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[3][3] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[4][1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[4][7] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[5][1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[5][4] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[6][1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[6][4] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[7][0] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Trial2|DataMemoryManual:inst26|outputRegister[7][6] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Trial2|PC:inst|q[0]                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |Trial2|PC:inst|q[5]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Trial2|ALU:inst7|Mux7                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Trial2|DataMemoryManual:inst26|Mux1                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Trial2|Threeto1Mux:inst10|out[7]                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Trial2|Threeto1Mux:inst11|out[2]                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for RegisterFile:inst4|altsyncram:outputRegister_rtl_0|altsyncram_edi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for RegisterFile:inst4|altsyncram:outputRegister_rtl_1|altsyncram_edi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegisterFile:inst4|altsyncram:outputRegister_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_edi1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegisterFile:inst4|altsyncram:outputRegister_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_edi1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 2                                                  ;
; Entity Instance                           ; RegisterFile:inst4|altsyncram:outputRegister_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 8                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 8                                                  ;
;     -- NUMWORDS_B                         ; 8                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; RegisterFile:inst4|altsyncram:outputRegister_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 8                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 8                                                  ;
;     -- NUMWORDS_B                         ; 8                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 191                         ;
;     ENA               ; 64                          ;
;     SCLR              ; 17                          ;
;     plain             ; 110                         ;
; arriav_lcell_comb     ; 210                         ;
;     arith             ; 8                           ;
;         1 data inputs ; 8                           ;
;     normal            ; 194                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 37                          ;
;         5 data inputs ; 62                          ;
;         6 data inputs ; 48                          ;
;     shared            ; 8                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 4                           ;
; boundary_port         ; 71                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 6.70                        ;
; Average LUT depth     ; 3.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Thu Dec 20 00:50:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EmbeddedProj2 -c EmbeddedProj2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.sv
    Info (12023): Found entity 1: RegisterFile File: D:/Altera/Embedded2/RegisterFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /altera/project3/alu.sv
    Info (12023): Found entity 1: ALU File: D:/Altera/Project3/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextensionunit.sv
    Info (12023): Found entity 1: SignExtensionUnit File: D:/Altera/Embedded2/SignExtensionUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: InstructionMemory File: D:/Altera/Embedded2/InstructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory File: D:/Altera/Embedded2/DataMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file 2to1mux.sv
    Info (12023): Found entity 1: Twoto1Mux File: D:/Altera/Embedded2/2to1Mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_ex_reg.sv
    Info (12023): Found entity 1: ID_EX_MEM_Reg File: D:/Altera/Embedded2/ID_EX_Reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_id_reg.sv
    Info (12023): Found entity 1: IF_ID_Reg File: D:/Altera/Embedded2/IF_ID_Reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem_reg.sv
    Info (12023): Found entity 1: EX_MEM_WB_Reg File: D:/Altera/Embedded2/EX_MEM_Reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: PC File: D:/Altera/Embedded2/PC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: ControlUnit File: D:/Altera/Embedded2/ControlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.sv
    Info (12023): Found entity 1: ForwardingUnit File: D:/Altera/Embedded2/ForwardingUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file threeto1mux.sv
    Info (12023): Found entity 1: Threeto1Mux File: D:/Altera/Embedded2/Threeto1Mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simpleadder.sv
    Info (12023): Found entity 1: simpleAdder File: D:/Altera/Embedded2/simpleAdder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mainproject.bdf
    Info (12023): Found entity 1: MainProject
Info (12021): Found 1 design units, including 1 entities, in source file twotoone7bit.sv
    Info (12023): Found entity 1: twoToOne7bit File: D:/Altera/Embedded2/twoToOne7bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory2.v
    Info (12023): Found entity 1: InstructionMemory2 File: D:/Altera/Embedded2/InstructionMemory2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file trial2.bdf
    Info (12023): Found entity 1: Trial2
Info (12021): Found 0 design units, including 0 entities, in source file myinstructionmemory.sv
Info (12021): Found 1 design units, including 1 entities, in source file myinstructionmemory.v
    Info (12023): Found entity 1: MyInstructionMemory File: D:/Altera/Embedded2/MyInstructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file addressextensionunit.sv
    Info (12023): Found entity 1: AddressExtensionUnit File: D:/Altera/Embedded2/AddressExtensionUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemorymanual.sv
    Info (12023): Found entity 1: InstructionMemoryManual File: D:/Altera/Embedded2/InstructionMemoryManual.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemorymanual.sv
    Info (12023): Found entity 1: DataMemoryManual File: D:/Altera/Embedded2/DataMemoryManual.sv Line: 1
Info (12127): Elaborating entity "Trial2" for the top level hierarchy
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst7"
Warning (10230): Verilog HDL assignment warning at ALU.sv(41): truncated value with size 32 to match size of target (8) File: D:/Altera/Project3/ALU.sv Line: 41
Info (12128): Elaborating entity "ID_EX_MEM_Reg" for hierarchy "ID_EX_MEM_Reg:inst5"
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:inst1"
Info (12128): Elaborating entity "IF_ID_Reg" for hierarchy "IF_ID_Reg:inst2"
Info (12128): Elaborating entity "InstructionMemoryManual" for hierarchy "InstructionMemoryManual:inst25"
Warning (10230): Verilog HDL assignment warning at InstructionMemoryManual.sv(35): truncated value with size 256 to match size of target (16) File: D:/Altera/Embedded2/InstructionMemoryManual.sv Line: 35
Warning (10030): Net "outputInst[15][15..0]" at InstructionMemoryManual.sv(6) has no driver or initial value, using a default initial value '0' File: D:/Altera/Embedded2/InstructionMemoryManual.sv Line: 6
Warning (10030): Net "outputInst[14][15..0]" at InstructionMemoryManual.sv(6) has no driver or initial value, using a default initial value '0' File: D:/Altera/Embedded2/InstructionMemoryManual.sv Line: 6
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:inst4"
Info (12128): Elaborating entity "EX_MEM_WB_Reg" for hierarchy "EX_MEM_WB_Reg:inst12"
Info (12128): Elaborating entity "twoToOne7bit" for hierarchy "twoToOne7bit:inst14"
Info (12128): Elaborating entity "DataMemoryManual" for hierarchy "DataMemoryManual:inst26"
Info (12128): Elaborating entity "Threeto1Mux" for hierarchy "Threeto1Mux:inst10"
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:inst22"
Info (12128): Elaborating entity "Twoto1Mux" for hierarchy "Twoto1Mux:inst15"
Info (12128): Elaborating entity "SignExtensionUnit" for hierarchy "SignExtensionUnit:inst6"
Warning (276020): Inferred RAM node "RegisterFile:inst4|outputRegister_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RegisterFile:inst4|outputRegister_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegisterFile:inst4|outputRegister_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegisterFile:inst4|outputRegister_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "RegisterFile:inst4|altsyncram:outputRegister_rtl_0"
Info (12133): Instantiated megafunction "RegisterFile:inst4|altsyncram:outputRegister_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf
    Info (12023): Found entity 1: altsyncram_edi1 File: D:/Altera/Embedded2/db/altsyncram_edi1.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "InstructionRead[13]" is stuck at GND
    Warning (13410): Pin "InstructionRead[4]" is stuck at GND
    Warning (13410): Pin "OPCodeRead[2]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 447 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 360 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 5009 megabytes
    Info: Processing ended: Thu Dec 20 00:50:21 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:24


