Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 12 19:11:08 2024
| Host         : LAPTOP-QJ9BJU4G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_sync_unit/vga_driver/fast_clk_counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.777        0.000                      0                   78        0.156        0.000                      0                   78        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.777        0.000                      0                   66        0.156        0.000                      0                   66        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.092        0.000                      0                   12        0.508        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/img_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.456ns (28.083%)  route 1.168ns (71.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  reset_reg/Q
                         net (fo=51, routed)          1.168     6.778    vga_sync_unit/SR[0]
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/img_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513    14.854    vga_sync_unit/CLK
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/img_data_reg[4]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDRE (Setup_fdre_C_R)       -0.524    14.555    vga_sync_unit/img_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/color_out_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.456ns (28.083%)  route 1.168ns (71.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  reset_reg/Q
                         net (fo=51, routed)          1.168     6.778    vga_sync_unit/vga_driver/SR[0]
    SLICE_X2Y34          FDSE                                         r  vga_sync_unit/vga_driver/color_out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513    14.854    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y34          FDSE                                         r  vga_sync_unit/vga_driver/color_out_reg/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDSE (Setup_fdse_C_S)       -0.524    14.555    vga_sync_unit/vga_driver/color_out_reg
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/current_color_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.456ns (28.083%)  route 1.168ns (71.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  reset_reg/Q
                         net (fo=51, routed)          1.168     6.778    vga_sync_unit/vga_driver/SR[0]
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513    14.854    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDRE (Setup_fdre_C_R)       -0.524    14.555    vga_sync_unit/vga_driver/current_color_reg[1]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/current_color_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.456ns (28.083%)  route 1.168ns (71.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  reset_reg/Q
                         net (fo=51, routed)          1.168     6.778    vga_sync_unit/vga_driver/SR[0]
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513    14.854    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[4]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDRE (Setup_fdre_C_R)       -0.524    14.555    vga_sync_unit/vga_driver/current_color_reg[4]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/fast_clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.456ns (28.083%)  route 1.168ns (71.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  reset_reg/Q
                         net (fo=51, routed)          1.168     6.778    vga_sync_unit/vga_driver/SR[0]
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/vga_driver/fast_clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513    14.854    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/vga_driver/fast_clk_counter_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDRE (Setup_fdre_C_R)       -0.524    14.555    vga_sync_unit/vga_driver/fast_clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/fast_clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.456ns (28.083%)  route 1.168ns (71.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  reset_reg/Q
                         net (fo=51, routed)          1.168     6.778    vga_sync_unit/vga_driver/SR[0]
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/vga_driver/fast_clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513    14.854    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/vga_driver/fast_clk_counter_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDRE (Setup_fdre_C_R)       -0.524    14.555    vga_sync_unit/vga_driver/fast_clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/hor_local_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.456ns (28.083%)  route 1.168ns (71.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  reset_reg/Q
                         net (fo=51, routed)          1.168     6.778    vga_sync_unit/vga_driver/SR[0]
    SLICE_X2Y34          FDSE                                         r  vga_sync_unit/vga_driver/hor_local_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513    14.854    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y34          FDSE                                         r  vga_sync_unit/vga_driver/hor_local_reg/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDSE (Setup_fdse_C_S)       -0.524    14.555    vga_sync_unit/vga_driver/hor_local_reg
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/img_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.456ns (28.776%)  route 1.129ns (71.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  reset_reg/Q
                         net (fo=51, routed)          1.129     6.739    vga_sync_unit/SR[0]
    SLICE_X4Y34          FDRE                                         r  vga_sync_unit/img_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.511    14.852    vga_sync_unit/CLK
    SLICE_X4Y34          FDRE                                         r  vga_sync_unit/img_data_reg[11]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y34          FDRE (Setup_fdre_C_R)       -0.429    14.661    vga_sync_unit/img_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/current_color_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.456ns (28.776%)  route 1.129ns (71.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  reset_reg/Q
                         net (fo=51, routed)          1.129     6.739    vga_sync_unit/vga_driver/SR[0]
    SLICE_X4Y34          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.511    14.852    vga_sync_unit/vga_driver/CLK
    SLICE_X4Y34          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[11]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y34          FDRE (Setup_fdre_C_R)       -0.429    14.661    vga_sync_unit/vga_driver/current_color_reg[11]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/img_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.456ns (28.983%)  route 1.117ns (71.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  reset_reg/Q
                         net (fo=51, routed)          1.117     6.728    vga_sync_unit/SR[0]
    SLICE_X0Y38          FDRE                                         r  vga_sync_unit/img_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.516    14.857    vga_sync_unit/CLK
    SLICE_X0Y38          FDRE                                         r  vga_sync_unit/img_data_reg[10]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.653    vga_sync_unit/img_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                  7.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_sync_unit/img_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/current_color_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    vga_sync_unit/CLK
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/img_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  vga_sync_unit/img_data_reg[4]/Q
                         net (fo=1, routed)           0.056     1.694    vga_sync_unit/vga_driver/current_color_reg[11]_1[4]
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     1.987    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.064     1.538    vga_sync_unit/vga_driver/current_color_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_sync_unit/img_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/current_color_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.476    vga_sync_unit/CLK
    SLICE_X0Y38          FDRE                                         r  vga_sync_unit/img_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_sync_unit/img_data_reg[10]/Q
                         net (fo=1, routed)           0.114     1.731    vga_sync_unit/vga_driver/current_color_reg[11]_1[10]
    SLICE_X0Y38          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    vga_sync_unit/vga_driver/CLK
    SLICE_X0Y38          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[10]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.070     1.546    vga_sync_unit/vga_driver/current_color_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/img_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.037%)  route 0.179ns (55.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.179     1.792    vga_sync_unit/img_data_reg[11]_0[5]
    SLICE_X3Y38          FDRE                                         r  vga_sync_unit/img_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    vga_sync_unit/CLK
    SLICE_X3Y38          FDRE                                         r  vga_sync_unit/img_data_reg[5]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.070     1.583    vga_sync_unit/img_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/img_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.148ns (58.859%)  route 0.103ns (41.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.148     1.622 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.103     1.726    vga_sync_unit/img_data_reg[11]_0[1]
    SLICE_X1Y36          FDRE                                         r  vga_sync_unit/img_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    vga_sync_unit/CLK
    SLICE_X1Y36          FDRE                                         r  vga_sync_unit/img_data_reg[1]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.013     1.502    vga_sync_unit/img_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/img_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.296%)  route 0.110ns (42.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.148     1.622 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.110     1.732    vga_sync_unit/img_data_reg[11]_0[3]
    SLICE_X0Y36          FDRE                                         r  vga_sync_unit/img_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    vga_sync_unit/CLK
    SLICE_X0Y36          FDRE                                         r  vga_sync_unit/img_data_reg[3]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.017     1.506    vga_sync_unit/img_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/img_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.178%)  route 0.115ns (43.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.148     1.623 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           0.115     1.739    vga_sync_unit/img_data_reg[11]_0[8]
    SLICE_X3Y38          FDRE                                         r  vga_sync_unit/img_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    vga_sync_unit/CLK
    SLICE_X3Y38          FDRE                                         r  vga_sync_unit/img_data_reg[8]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.017     1.509    vga_sync_unit/img_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/img_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.153     1.791    vga_sync_unit/img_data_reg[11]_0[0]
    SLICE_X1Y36          FDRE                                         r  vga_sync_unit/img_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    vga_sync_unit/CLK
    SLICE_X1Y36          FDRE                                         r  vga_sync_unit/img_data_reg[0]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.070     1.559    vga_sync_unit/img_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/img_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.153     1.791    vga_sync_unit/img_data_reg[11]_0[2]
    SLICE_X1Y36          FDRE                                         r  vga_sync_unit/img_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    vga_sync_unit/CLK
    SLICE_X1Y36          FDRE                                         r  vga_sync_unit/img_data_reg[2]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.070     1.559    vga_sync_unit/img_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/img_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           0.157     1.796    vga_sync_unit/img_data_reg[11]_0[7]
    SLICE_X0Y38          FDRE                                         r  vga_sync_unit/img_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    vga_sync_unit/CLK
    SLICE_X0Y38          FDRE                                         r  vga_sync_unit/img_data_reg[7]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.066     1.558    vga_sync_unit/img_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_sync_unit/img_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/current_color_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.476    vga_sync_unit/CLK
    SLICE_X3Y38          FDRE                                         r  vga_sync_unit/img_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_sync_unit/img_data_reg[5]/Q
                         net (fo=1, routed)           0.170     1.787    vga_sync_unit/vga_driver/current_color_reg[11]_1[5]
    SLICE_X2Y38          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y38          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.059     1.548    vga_sync_unit/vga_driver/current_color_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y40    reset_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    rgb_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    rgb_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    rgb_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    rgb_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    rgb_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36    rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y40    reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y40    reset_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y40    reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y40    reset_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    rgb_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.092ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.456ns (31.669%)  route 0.984ns (68.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  reset_reg/Q
                         net (fo=51, routed)          0.984     6.594    reset
    SLICE_X4Y36          FDCE                                         f  rgb_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y36          FDCE (Recov_fdce_C_CLR)     -0.405    14.686    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  8.092    

Slack (MET) :             8.092ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.456ns (31.669%)  route 0.984ns (68.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  reset_reg/Q
                         net (fo=51, routed)          0.984     6.594    reset
    SLICE_X4Y36          FDCE                                         f  rgb_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y36          FDCE (Recov_fdce_C_CLR)     -0.405    14.686    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  8.092    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.351%)  route 0.834ns (64.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  reset_reg/Q
                         net (fo=51, routed)          0.834     6.444    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDCE (Recov_fdce_C_CLR)     -0.361    14.719    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  8.275    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.351%)  route 0.834ns (64.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  reset_reg/Q
                         net (fo=51, routed)          0.834     6.444    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDCE (Recov_fdce_C_CLR)     -0.361    14.719    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  8.275    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.351%)  route 0.834ns (64.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  reset_reg/Q
                         net (fo=51, routed)          0.834     6.444    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDCE (Recov_fdce_C_CLR)     -0.361    14.719    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  8.275    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.351%)  route 0.834ns (64.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  reset_reg/Q
                         net (fo=51, routed)          0.834     6.444    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDCE (Recov_fdce_C_CLR)     -0.361    14.719    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  8.275    

Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.456ns (35.452%)  route 0.830ns (64.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  reset_reg/Q
                         net (fo=51, routed)          0.830     6.441    reset
    SLICE_X2Y37          FDCE                                         f  rgb_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y37          FDCE (Recov_fdce_C_CLR)     -0.361    14.720    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.351%)  route 0.834ns (64.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  reset_reg/Q
                         net (fo=51, routed)          0.834     6.444    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDCE (Recov_fdce_C_CLR)     -0.319    14.761    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  8.317    

Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.351%)  route 0.834ns (64.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  reset_reg/Q
                         net (fo=51, routed)          0.834     6.444    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDCE (Recov_fdce_C_CLR)     -0.319    14.761    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  8.317    

Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.351%)  route 0.834ns (64.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  reset_reg/Q
                         net (fo=51, routed)          0.834     6.444    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDCE (Recov_fdce_C_CLR)     -0.319    14.761    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  8.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.545%)  route 0.336ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  reset_reg/Q
                         net (fo=51, routed)          0.336     1.952    reset
    SLICE_X2Y37          FDCE                                         f  rgb_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     1.444    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.545%)  route 0.336ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  reset_reg/Q
                         net (fo=51, routed)          0.336     1.952    reset
    SLICE_X2Y37          FDCE                                         f  rgb_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     1.444    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.137%)  route 0.343ns (70.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  reset_reg/Q
                         net (fo=51, routed)          0.343     1.959    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.443    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.137%)  route 0.343ns (70.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  reset_reg/Q
                         net (fo=51, routed)          0.343     1.959    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.443    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.137%)  route 0.343ns (70.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  reset_reg/Q
                         net (fo=51, routed)          0.343     1.959    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.443    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.137%)  route 0.343ns (70.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  reset_reg/Q
                         net (fo=51, routed)          0.343     1.959    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.443    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.137%)  route 0.343ns (70.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  reset_reg/Q
                         net (fo=51, routed)          0.343     1.959    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.443    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.137%)  route 0.343ns (70.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  reset_reg/Q
                         net (fo=51, routed)          0.343     1.959    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.443    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.137%)  route 0.343ns (70.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  reset_reg/Q
                         net (fo=51, routed)          0.343     1.959    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.443    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.137%)  route 0.343ns (70.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  reset_reg/Q
                         net (fo=51, routed)          0.343     1.959    reset
    SLICE_X2Y36          FDCE                                         f  rgb_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.443    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.516    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.881ns  (logic 1.198ns (30.867%)  route 2.683ns (69.133%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.655     0.655 r  vga_sync_unit/vga_driver/hor_count_reg[2]/Q
                         net (fo=13, routed)          0.944     1.599    vga_sync_unit/vga_driver/hor_count_reg[3]_0[2]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.295     1.894 r  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.264     2.158    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     2.282 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.765     3.048    vga_sync_unit/vga_driver/ver_count
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.172 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.710     3.881    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.881ns  (logic 1.198ns (30.867%)  route 2.683ns (69.133%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.655     0.655 r  vga_sync_unit/vga_driver/hor_count_reg[2]/Q
                         net (fo=13, routed)          0.944     1.599    vga_sync_unit/vga_driver/hor_count_reg[3]_0[2]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.295     1.894 r  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.264     2.158    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     2.282 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.765     3.048    vga_sync_unit/vga_driver/ver_count
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.172 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.710     3.881    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.881ns  (logic 1.198ns (30.867%)  route 2.683ns (69.133%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.655     0.655 r  vga_sync_unit/vga_driver/hor_count_reg[2]/Q
                         net (fo=13, routed)          0.944     1.599    vga_sync_unit/vga_driver/hor_count_reg[3]_0[2]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.295     1.894 r  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.264     2.158    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     2.282 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.765     3.048    vga_sync_unit/vga_driver/ver_count
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.172 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.710     3.881    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.881ns  (logic 1.198ns (30.867%)  route 2.683ns (69.133%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.655     0.655 r  vga_sync_unit/vga_driver/hor_count_reg[2]/Q
                         net (fo=13, routed)          0.944     1.599    vga_sync_unit/vga_driver/hor_count_reg[3]_0[2]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.295     1.894 r  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.264     2.158    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     2.282 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.765     3.048    vga_sync_unit/vga_driver/ver_count
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.172 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.710     3.881    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.881ns  (logic 1.198ns (30.867%)  route 2.683ns (69.133%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.655     0.655 r  vga_sync_unit/vga_driver/hor_count_reg[2]/Q
                         net (fo=13, routed)          0.944     1.599    vga_sync_unit/vga_driver/hor_count_reg[3]_0[2]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.295     1.894 r  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.264     2.158    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     2.282 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.765     3.048    vga_sync_unit/vga_driver/ver_count
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.172 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.710     3.881    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.770ns  (logic 1.198ns (31.780%)  route 2.572ns (68.220%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.655     0.655 r  vga_sync_unit/vga_driver/hor_count_reg[2]/Q
                         net (fo=13, routed)          0.944     1.599    vga_sync_unit/vga_driver/hor_count_reg[3]_0[2]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.295     1.894 r  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.264     2.158    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     2.282 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.765     3.048    vga_sync_unit/vga_driver/ver_count
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.172 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.598     3.770    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.770ns  (logic 1.198ns (31.780%)  route 2.572ns (68.220%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.655     0.655 r  vga_sync_unit/vga_driver/hor_count_reg[2]/Q
                         net (fo=13, routed)          0.944     1.599    vga_sync_unit/vga_driver/hor_count_reg[3]_0[2]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.295     1.894 r  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.264     2.158    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     2.282 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.765     3.048    vga_sync_unit/vga_driver/ver_count
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.172 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.598     3.770    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.770ns  (logic 1.198ns (31.780%)  route 2.572ns (68.220%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.655     0.655 r  vga_sync_unit/vga_driver/hor_count_reg[2]/Q
                         net (fo=13, routed)          0.944     1.599    vga_sync_unit/vga_driver/hor_count_reg[3]_0[2]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.295     1.894 r  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.264     2.158    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     2.282 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.765     3.048    vga_sync_unit/vga_driver/ver_count
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.172 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.598     3.770    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.770ns  (logic 1.198ns (31.780%)  route 2.572ns (68.220%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.655     0.655 r  vga_sync_unit/vga_driver/hor_count_reg[2]/Q
                         net (fo=13, routed)          0.944     1.599    vga_sync_unit/vga_driver/hor_count_reg[3]_0[2]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.295     1.894 r  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.264     2.158    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     2.282 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.765     3.048    vga_sync_unit/vga_driver/ver_count
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.172 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.598     3.770    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.770ns  (logic 1.198ns (31.780%)  route 2.572ns (68.220%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.655     0.655 r  vga_sync_unit/vga_driver/hor_count_reg[2]/Q
                         net (fo=13, routed)          0.944     1.599    vga_sync_unit/vga_driver/hor_count_reg[3]_0[2]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.295     1.894 r  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.264     2.158    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     2.282 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.765     3.048    vga_sync_unit/vga_driver/ver_count
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.172 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.598     3.770    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.240ns (74.886%)  route 0.080ns (25.114%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[7]/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_sync_unit/vga_driver/ver_count_reg[7]/Q
                         net (fo=7, routed)           0.080     0.275    vga_sync_unit/vga_driver/y[7]
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.045     0.320 r  vga_sync_unit/vga_driver/ver_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.320    vga_sync_unit/vga_driver/ver_count[9]_i_2_n_0
    SLICE_X4Y35          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.237ns (55.446%)  route 0.190ns (44.554%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[6]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_sync_unit/vga_driver/hor_count_reg[6]/Q
                         net (fo=8, routed)           0.190     0.385    vga_sync_unit/vga_driver/x__0[6]
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.042     0.427 r  vga_sync_unit/vga_driver/hor_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.427    vga_sync_unit/vga_driver/hor_count[7]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.240ns (56.036%)  route 0.188ns (43.964%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[1]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_sync_unit/vga_driver/ver_count_reg[1]/Q
                         net (fo=17, routed)          0.188     0.383    vga_sync_unit/vga_driver/Q[1]
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.045     0.428 r  vga_sync_unit/vga_driver/ver_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    vga_sync_unit/vga_driver/ver_count[0]_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.240ns (55.756%)  route 0.190ns (44.244%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[6]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_sync_unit/vga_driver/hor_count_reg[6]/Q
                         net (fo=8, routed)           0.190     0.385    vga_sync_unit/vga_driver/x__0[6]
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.045     0.430 r  vga_sync_unit/vga_driver/hor_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.430    vga_sync_unit/vga_driver/hor_count[6]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.238ns (55.291%)  route 0.192ns (44.709%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[6]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_sync_unit/vga_driver/hor_count_reg[6]/Q
                         net (fo=8, routed)           0.192     0.387    vga_sync_unit/vga_driver/x__0[6]
    SLICE_X3Y34          LUT5 (Prop_lut5_I3_O)        0.043     0.430 r  vga_sync_unit/vga_driver/hor_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.430    vga_sync_unit/vga_driver/hor_count[9]_i_2_n_0
    SLICE_X3Y34          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.240ns (55.498%)  route 0.192ns (44.502%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[6]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_sync_unit/vga_driver/hor_count_reg[6]/Q
                         net (fo=8, routed)           0.192     0.387    vga_sync_unit/vga_driver/x__0[6]
    SLICE_X3Y34          LUT4 (Prop_lut4_I1_O)        0.045     0.432 r  vga_sync_unit/vga_driver/hor_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.432    vga_sync_unit/vga_driver/hor_count[8]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.240ns (54.905%)  route 0.197ns (45.095%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[4]/C
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_sync_unit/vga_driver/ver_count_reg[4]/Q
                         net (fo=9, routed)           0.197     0.392    vga_sync_unit/vga_driver/y_a[4]
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.045     0.437 r  vga_sync_unit/vga_driver/ver_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.437    vga_sync_unit/vga_driver/ver_count[5]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.237ns (53.806%)  route 0.203ns (46.194%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[4]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_sync_unit/vga_driver/hor_count_reg[4]/Q
                         net (fo=7, routed)           0.203     0.398    vga_sync_unit/vga_driver/x__0[4]
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.042     0.440 r  vga_sync_unit/vga_driver/hor_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.440    vga_sync_unit/vga_driver/hor_count[4]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.240ns (53.567%)  route 0.208ns (46.433%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[4]/C
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_sync_unit/vga_driver/ver_count_reg[4]/Q
                         net (fo=9, routed)           0.208     0.403    vga_sync_unit/vga_driver/y_a[4]
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.448 r  vga_sync_unit/vga_driver/ver_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.448    vga_sync_unit/vga_driver/ver_count[4]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.261ns (58.210%)  route 0.187ns (41.790%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[1]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_sync_unit/vga_driver/hor_count_reg[1]/Q
                         net (fo=14, routed)          0.187     0.405    vga_sync_unit/vga_driver/hor_count_reg[3]_0[1]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.043     0.448 r  vga_sync_unit/vga_driver/hor_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.448    vga_sync_unit/vga_driver/hor_count[2]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 3.986ns (65.954%)  route 2.058ns (34.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.635     5.156    vga_sync_unit/vga_driver/CLK
    SLICE_X0Y38          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga_sync_unit/vga_driver/current_color_reg[7]/Q
                         net (fo=1, routed)           2.058     7.670    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.201 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.201    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.011ns  (logic 4.171ns (69.385%)  route 1.840ns (30.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.631     5.152    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  vga_sync_unit/vga_driver/current_color_reg[4]/Q
                         net (fo=1, routed)           1.840     7.471    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.693    11.163 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.163    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.860ns  (logic 4.023ns (68.661%)  route 1.836ns (31.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.635     5.156    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y38          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  vga_sync_unit/vga_driver/current_color_reg[5]/Q
                         net (fo=1, routed)           1.836     7.511    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.016 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.016    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_local_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 4.146ns (70.764%)  route 1.713ns (29.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.631     5.152    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y34          FDSE                                         r  vga_sync_unit/vga_driver/hor_local_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDSE (Prop_fdse_C_Q)         0.478     5.630 r  vga_sync_unit/vga_driver/hor_local_reg/Q
                         net (fo=1, routed)           1.713     7.343    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    11.011 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.011    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.834ns  (logic 3.975ns (68.135%)  route 1.859ns (31.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    vga_sync_unit/vga_driver/CLK
    SLICE_X0Y36          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  vga_sync_unit/vga_driver/current_color_reg[2]/Q
                         net (fo=1, routed)           1.859     7.469    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.988 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.988    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.958ns (67.934%)  route 1.869ns (32.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.628     5.149    vga_sync_unit/vga_driver/CLK
    SLICE_X4Y34          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  vga_sync_unit/vga_driver/current_color_reg[11]/Q
                         net (fo=1, routed)           1.869     7.474    rgb_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.976 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.976    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.823ns  (logic 4.021ns (69.066%)  route 1.801ns (30.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.631     5.152    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y34          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  vga_sync_unit/vga_driver/current_color_reg[1]/Q
                         net (fo=1, routed)           1.801     7.471    rgb_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.975 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.975    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 3.951ns (67.943%)  route 1.864ns (32.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    vga_sync_unit/vga_driver/CLK
    SLICE_X0Y36          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  vga_sync_unit/vga_driver/current_color_reg[0]/Q
                         net (fo=1, routed)           1.864     7.475    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.970 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.970    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.795ns  (logic 3.981ns (68.690%)  route 1.814ns (31.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.154    vga_sync_unit/vga_driver/CLK
    SLICE_X0Y36          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  vga_sync_unit/vga_driver/current_color_reg[3]/Q
                         net (fo=1, routed)           1.814     7.425    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.949 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.949    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.758ns  (logic 4.042ns (70.198%)  route 1.716ns (29.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.635     5.156    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y38          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  vga_sync_unit/vga_driver/current_color_reg[8]/Q
                         net (fo=1, routed)           1.716     7.390    rgb_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.914 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.914    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.141ns (28.667%)  route 0.351ns (71.333%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  reset_reg/Q
                         net (fo=51, routed)          0.351     1.967    vga_sync_unit/vga_driver/SR[0]
    SLICE_X4Y37          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.141ns (28.667%)  route 0.351ns (71.333%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  reset_reg/Q
                         net (fo=51, routed)          0.351     1.967    vga_sync_unit/vga_driver/SR[0]
    SLICE_X4Y37          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.141ns (25.658%)  route 0.409ns (74.342%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  reset_reg/Q
                         net (fo=51, routed)          0.409     2.025    vga_sync_unit/vga_driver/SR[0]
    SLICE_X5Y36          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.141ns (25.658%)  route 0.409ns (74.342%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  reset_reg/Q
                         net (fo=51, routed)          0.409     2.025    vga_sync_unit/vga_driver/SR[0]
    SLICE_X5Y36          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.141ns (21.225%)  route 0.523ns (78.775%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  reset_reg/Q
                         net (fo=51, routed)          0.523     2.139    vga_sync_unit/vga_driver/SR[0]
    SLICE_X5Y35          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.141ns (21.225%)  route 0.523ns (78.775%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  reset_reg/Q
                         net (fo=51, routed)          0.523     2.139    vga_sync_unit/vga_driver/SR[0]
    SLICE_X5Y35          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.141ns (21.225%)  route 0.523ns (78.775%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  reset_reg/Q
                         net (fo=51, routed)          0.523     2.139    vga_sync_unit/vga_driver/SR[0]
    SLICE_X5Y35          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[8]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.141ns (21.225%)  route 0.523ns (78.775%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  reset_reg/Q
                         net (fo=51, routed)          0.523     2.139    vga_sync_unit/vga_driver/SR[0]
    SLICE_X5Y35          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.141ns (21.087%)  route 0.528ns (78.913%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  reset_reg/Q
                         net (fo=51, routed)          0.528     2.144    vga_sync_unit/vga_driver/SR[0]
    SLICE_X4Y35          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.141ns (21.087%)  route 0.528ns (78.913%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  reset_reg/Q
                         net (fo=51, routed)          0.528     2.144    vga_sync_unit/vga_driver/SR[0]
    SLICE_X4Y35          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[9]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.506ns  (logic 1.456ns (32.317%)  route 3.050ns (67.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.050     4.506    rst_IBUF
    SLICE_X5Y40          FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  reset_reg/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.725ns  (logic 1.239ns (33.260%)  route 2.486ns (66.741%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[2]/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.633     0.633 r  vga_sync_unit/vga_driver/ver_count_reg[2]/Q
                         net (fo=13, routed)          1.063     1.696    vga_sync_unit/vga_driver/Q[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I2_O)        0.150     1.846 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_11/O
                         net (fo=1, routed)           0.695     2.541    vga_sync_unit/vga_driver/rgb_reg[9]_i_11_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.332     2.873 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_5/O
                         net (fo=2, routed)           0.728     3.601    vga_sync_unit/vga_driver/rgb_reg[9]_i_5_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.124     3.725 r  vga_sync_unit/vga_driver/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.725    vga_sync_unit_n_29
    SLICE_X4Y36          FDCE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.724ns  (logic 1.172ns (31.474%)  route 2.552ns (68.526%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[9]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.596     0.596 r  vga_sync_unit/vga_driver/hor_count_reg[9]/Q
                         net (fo=6, routed)           0.842     1.438    vga_sync_unit/vga_driver/x__0[9]
    SLICE_X3Y35          LUT5 (Prop_lut5_I0_O)        0.296     1.734 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_4/O
                         net (fo=4, routed)           0.830     2.563    vga_sync_unit/vga_driver/rgb_reg[9]_i_4_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     2.687 r  vga_sync_unit/vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.880     3.568    vga_sync_unit/vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.156     3.724 r  vga_sync_unit/vga_driver/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.724    vga_sync_unit_n_28
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.717ns  (logic 1.239ns (33.330%)  route 2.478ns (66.670%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[2]/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.633     0.633 r  vga_sync_unit/vga_driver/ver_count_reg[2]/Q
                         net (fo=13, routed)          1.063     1.696    vga_sync_unit/vga_driver/Q[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I2_O)        0.150     1.846 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_11/O
                         net (fo=1, routed)           0.695     2.541    vga_sync_unit/vga_driver/rgb_reg[9]_i_11_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.332     2.873 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_5/O
                         net (fo=2, routed)           0.720     3.593    vga_sync_unit/vga_driver/rgb_reg[9]_i_5_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.124     3.717 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     3.717    vga_sync_unit_n_25
    SLICE_X4Y36          FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.702ns  (logic 1.169ns (31.580%)  route 2.533ns (68.420%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[9]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.596     0.596 r  vga_sync_unit/vga_driver/hor_count_reg[9]/Q
                         net (fo=6, routed)           0.842     1.438    vga_sync_unit/vga_driver/x__0[9]
    SLICE_X3Y35          LUT5 (Prop_lut5_I0_O)        0.296     1.734 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_4/O
                         net (fo=4, routed)           0.830     2.563    vga_sync_unit/vga_driver/rgb_reg[9]_i_4_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     2.687 r  vga_sync_unit/vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.861     3.549    vga_sync_unit/vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.153     3.702 r  vga_sync_unit/vga_driver/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.702    vga_sync_unit_n_31
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.692ns  (logic 1.140ns (30.880%)  route 2.552ns (69.120%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[9]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.596     0.596 r  vga_sync_unit/vga_driver/hor_count_reg[9]/Q
                         net (fo=6, routed)           0.842     1.438    vga_sync_unit/vga_driver/x__0[9]
    SLICE_X3Y35          LUT5 (Prop_lut5_I0_O)        0.296     1.734 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_4/O
                         net (fo=4, routed)           0.830     2.563    vga_sync_unit/vga_driver/rgb_reg[9]_i_4_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     2.687 r  vga_sync_unit/vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.880     3.568    vga_sync_unit/vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.124     3.692 r  vga_sync_unit/vga_driver/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.692    vga_sync_unit_n_30
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.673ns  (logic 1.140ns (31.039%)  route 2.533ns (68.961%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[9]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.596     0.596 r  vga_sync_unit/vga_driver/hor_count_reg[9]/Q
                         net (fo=6, routed)           0.842     1.438    vga_sync_unit/vga_driver/x__0[9]
    SLICE_X3Y35          LUT5 (Prop_lut5_I0_O)        0.296     1.734 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_4/O
                         net (fo=4, routed)           0.830     2.563    vga_sync_unit/vga_driver/rgb_reg[9]_i_4_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     2.687 r  vga_sync_unit/vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.861     3.549    vga_sync_unit/vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.124     3.673 r  vga_sync_unit/vga_driver/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.673    vga_sync_unit_n_32
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.608ns  (logic 1.166ns (32.314%)  route 2.442ns (67.686%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[9]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.596     0.596 r  vga_sync_unit/vga_driver/hor_count_reg[9]/Q
                         net (fo=6, routed)           0.842     1.438    vga_sync_unit/vga_driver/x__0[9]
    SLICE_X3Y35          LUT5 (Prop_lut5_I0_O)        0.296     1.734 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_4/O
                         net (fo=4, routed)           0.830     2.563    vga_sync_unit/vga_driver/rgb_reg[9]_i_4_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     2.687 r  vga_sync_unit/vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.771     3.458    vga_sync_unit/vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.150     3.608 r  vga_sync_unit/vga_driver/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.608    vga_sync_unit_n_26
    SLICE_X2Y37          FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.582ns  (logic 1.140ns (31.823%)  route 2.442ns (68.177%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[9]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.596     0.596 r  vga_sync_unit/vga_driver/hor_count_reg[9]/Q
                         net (fo=6, routed)           0.842     1.438    vga_sync_unit/vga_driver/x__0[9]
    SLICE_X3Y35          LUT5 (Prop_lut5_I0_O)        0.296     1.734 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_4/O
                         net (fo=4, routed)           0.830     2.563    vga_sync_unit/vga_driver/rgb_reg[9]_i_4_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     2.687 r  vga_sync_unit/vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.771     3.458    vga_sync_unit/vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.124     3.582 r  vga_sync_unit/vga_driver/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.582    vga_sync_unit_n_27
    SLICE_X2Y37          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.564ns  (logic 1.204ns (33.783%)  route 2.360ns (66.217%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[3]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.655     0.655 r  vga_sync_unit/vga_driver/hor_count_reg[3]/Q
                         net (fo=12, routed)          0.885     1.540    pillar_disp_unit/pillar_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X3Y37          LUT6 (Prop_lut6_I2_O)        0.301     1.841 r  pillar_disp_unit/pillar_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.642     2.483    pillar_disp_unit/pillar_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     2.607 r  pillar_disp_unit/pillar_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           0.833     3.440    vga_sync_unit/vga_driver/spo[10]
    SLICE_X2Y36          LUT2 (Prop_lut2_I1_O)        0.124     3.564 r  vga_sync_unit/vga_driver/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.564    vga_sync_unit_n_24
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/color_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.240ns (66.400%)  route 0.121ns (33.600%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[6]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  vga_sync_unit/vga_driver/hor_count_reg[6]/Q
                         net (fo=8, routed)           0.121     0.316    vga_sync_unit/vga_driver/x__0[6]
    SLICE_X2Y34          LUT5 (Prop_lut5_I2_O)        0.045     0.361 r  vga_sync_unit/vga_driver/color_out_i_1/O
                         net (fo=1, routed)           0.000     0.361    vga_sync_unit/vga_driver/color_out_i_1_n_0
    SLICE_X2Y34          FDSE                                         r  vga_sync_unit/vga_driver/color_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     1.987    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y34          FDSE                                         r  vga_sync_unit/vga_driver/color_out_reg/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_local_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.243ns (66.676%)  route 0.121ns (33.324%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[6]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  vga_sync_unit/vga_driver/hor_count_reg[6]/Q
                         net (fo=8, routed)           0.121     0.316    vga_sync_unit/vga_driver/x__0[6]
    SLICE_X2Y34          LUT4 (Prop_lut4_I1_O)        0.048     0.364 r  vga_sync_unit/vga_driver/hor_local_i_1/O
                         net (fo=1, routed)           0.000     0.364    vga_sync_unit/vga_driver/hor_local_i_1_n_0
    SLICE_X2Y34          FDSE                                         r  vga_sync_unit/vga_driver/hor_local_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     1.987    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y34          FDSE                                         r  vga_sync_unit/vga_driver/hor_local_reg/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.326ns (54.358%)  route 0.274ns (45.642%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[6]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.182     0.182 r  vga_sync_unit/vga_driver/ver_count_reg[6]/Q
                         net (fo=8, routed)           0.192     0.374    vga_sync_unit/vga_driver/y[6]
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.099     0.473 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_3/O
                         net (fo=3, routed)           0.081     0.555    vga_sync_unit/vga_driver/rgb_reg[9]_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.045     0.600 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.600    vga_sync_unit_n_25
    SLICE_X4Y36          FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.326ns (54.268%)  route 0.275ns (45.732%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[6]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.182     0.182 r  vga_sync_unit/vga_driver/ver_count_reg[6]/Q
                         net (fo=8, routed)           0.192     0.374    vga_sync_unit/vga_driver/y[6]
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.099     0.473 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_3/O
                         net (fo=3, routed)           0.082     0.556    vga_sync_unit/vga_driver/rgb_reg[9]_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.045     0.601 r  vga_sync_unit/vga_driver/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.601    vga_sync_unit_n_29
    SLICE_X4Y36          FDCE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/ver_local_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.240ns (38.326%)  route 0.386ns (61.674%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[9]/C
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  vga_sync_unit/vga_driver/ver_count_reg[9]/Q
                         net (fo=6, routed)           0.199     0.394    vga_sync_unit/vga_driver/y[9]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.045     0.439 r  vga_sync_unit/vga_driver/ver_local_i_1/O
                         net (fo=2, routed)           0.187     0.626    vga_sync_unit/vga_driver/ver_local_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  vga_sync_unit/vga_driver/ver_local_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    vga_sync_unit/vga_driver/CLK
    SLICE_X2Y32          FDRE                                         r  vga_sync_unit/vga_driver/ver_local_reg/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.283ns (39.996%)  route 0.425ns (60.004%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[4]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  vga_sync_unit/vga_driver/hor_count_reg[4]/Q
                         net (fo=7, routed)           0.159     0.354    vga_sync_unit/vga_driver/x__0[4]
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.045     0.399 r  vga_sync_unit/vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.265     0.665    vga_sync_unit/vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.043     0.708 r  vga_sync_unit/vga_driver/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.708    vga_sync_unit_n_23
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.283ns (39.996%)  route 0.425ns (60.004%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[4]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  vga_sync_unit/vga_driver/hor_count_reg[4]/Q
                         net (fo=7, routed)           0.159     0.354    vga_sync_unit/vga_driver/x__0[4]
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.045     0.399 r  vga_sync_unit/vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.265     0.665    vga_sync_unit/vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.043     0.708 r  vga_sync_unit/vga_driver/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.708    vga_sync_unit_n_33
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.285ns (40.165%)  route 0.425ns (59.835%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[4]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  vga_sync_unit/vga_driver/hor_count_reg[4]/Q
                         net (fo=7, routed)           0.159     0.354    vga_sync_unit/vga_driver/x__0[4]
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.045     0.399 r  vga_sync_unit/vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.265     0.665    vga_sync_unit/vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.045     0.710 r  vga_sync_unit/vga_driver/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.710    vga_sync_unit_n_34
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.285ns (40.165%)  route 0.425ns (59.835%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[4]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  vga_sync_unit/vga_driver/hor_count_reg[4]/Q
                         net (fo=7, routed)           0.159     0.354    vga_sync_unit/vga_driver/x__0[4]
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.045     0.399 r  vga_sync_unit/vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.265     0.665    vga_sync_unit/vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.045     0.710 r  vga_sync_unit/vga_driver/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.710    vga_sync_unit_n_24
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  rgb_reg_reg[10]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.285ns (40.076%)  route 0.426ns (59.924%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[4]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  vga_sync_unit/vga_driver/hor_count_reg[4]/Q
                         net (fo=7, routed)           0.159     0.354    vga_sync_unit/vga_driver/x__0[4]
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.045     0.399 r  vga_sync_unit/vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.267     0.666    vga_sync_unit/vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.045     0.711 r  vga_sync_unit/vga_driver/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.711    vga_sync_unit_n_27
    SLICE_X2Y37          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  rgb_reg_reg[7]/C





