{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640397771681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640397771681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 25 10:02:51 2021 " "Processing started: Sat Dec 25 10:02:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640397771681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640397771681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder_74HC4511 -c decoder_74HC4511 " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder_74HC4511 -c decoder_74HC4511" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640397771681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640397771938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640397771938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decoder_74HC4511.v(11) " "Verilog HDL information at decoder_74HC4511.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640397778901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_74hc4511.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_74hc4511.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_74HC4511 " "Found entity 1: decoder_74HC4511" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640397778902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640397778902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder_74HC4511 " "Elaborating entity \"decoder_74HC4511\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640397778929 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder_74HC4511.v(36) " "Verilog HDL Case Statement warning at decoder_74HC4511.v(36): incomplete case statement has no default case item" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1640397778930 "|decoder_74HC4511"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "L decoder_74HC4511.v(11) " "Verilog HDL Always Construct warning at decoder_74HC4511.v(11): inferring latch(es) for variable \"L\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640397778930 "|decoder_74HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[0\] decoder_74HC4511.v(36) " "Inferred latch for \"L\[0\]\" at decoder_74HC4511.v(36)" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640397778930 "|decoder_74HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[1\] decoder_74HC4511.v(36) " "Inferred latch for \"L\[1\]\" at decoder_74HC4511.v(36)" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640397778931 "|decoder_74HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[2\] decoder_74HC4511.v(36) " "Inferred latch for \"L\[2\]\" at decoder_74HC4511.v(36)" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640397778931 "|decoder_74HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[3\] decoder_74HC4511.v(36) " "Inferred latch for \"L\[3\]\" at decoder_74HC4511.v(36)" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640397778931 "|decoder_74HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[4\] decoder_74HC4511.v(36) " "Inferred latch for \"L\[4\]\" at decoder_74HC4511.v(36)" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640397778931 "|decoder_74HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[5\] decoder_74HC4511.v(36) " "Inferred latch for \"L\[5\]\" at decoder_74HC4511.v(36)" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640397778931 "|decoder_74HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[6\] decoder_74HC4511.v(36) " "Inferred latch for \"L\[6\]\" at decoder_74HC4511.v(36)" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640397778931 "|decoder_74HC4511"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "L\[0\]\$latch " "Latch L\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LT " "Ports D and ENA on the latch are fed by the same signal LT" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640397779194 ""}  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640397779194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "L\[1\]\$latch " "Latch L\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LT " "Ports D and ENA on the latch are fed by the same signal LT" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640397779194 ""}  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640397779194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "L\[2\]\$latch " "Latch L\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LT " "Ports D and ENA on the latch are fed by the same signal LT" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640397779195 ""}  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640397779195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "L\[3\]\$latch " "Latch L\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LT " "Ports D and ENA on the latch are fed by the same signal LT" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640397779195 ""}  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640397779195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "L\[4\]\$latch " "Latch L\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LT " "Ports D and ENA on the latch are fed by the same signal LT" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640397779195 ""}  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640397779195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "L\[5\]\$latch " "Latch L\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LT " "Ports D and ENA on the latch are fed by the same signal LT" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640397779195 ""}  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640397779195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "L\[6\]\$latch " "Latch L\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LT " "Ports D and ENA on the latch are fed by the same signal LT" {  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640397779195 ""}  } { { "decoder_74HC4511.v" "" { Text "E:/assignment/DESIM/Ch3/74HC4511/decoder_74HC4511.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640397779195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640397779274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/assignment/DESIM/Ch3/74HC4511/output_files/decoder_74HC4511.map.smsg " "Generated suppressed messages file E:/assignment/DESIM/Ch3/74HC4511/output_files/decoder_74HC4511.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640397779351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640397779410 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640397779410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640397779428 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640397779428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640397779428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640397779428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640397779438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 25 10:02:59 2021 " "Processing ended: Sat Dec 25 10:02:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640397779438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640397779438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640397779438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640397779438 ""}
