--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml LCD_MIN.twx LCD_MIN.ncd -o LCD_MIN.twr LCD_MIN.pcf -ucf
LCD_MIN.ucf

Design file:              LCD_MIN.ncd
Physical constraint file: LCD_MIN.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PB1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
slide<0>    |   -0.875(R)|    2.944(R)|PB1_BUFGP         |   0.000|
slide<1>    |   -0.874(R)|    2.943(R)|PB1_BUFGP         |   0.000|
slide<2>    |   -1.213(R)|    3.208(R)|PB1_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
slide<0>    |    0.235(R)|    1.806(R)|PB2_BUFGP         |   0.000|
slide<1>    |   -0.045(R)|    2.030(R)|PB2_BUFGP         |   0.000|
slide<2>    |   -0.969(R)|    2.770(R)|PB2_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB3
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
slide<0>    |    0.133(R)|    1.554(R)|PB3_BUFGP         |   0.000|
slide<1>    |    0.422(R)|    1.322(R)|PB3_BUFGP         |   0.000|
slide<2>    |   -0.217(R)|    1.832(R)|PB3_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB4
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
slide<0>    |   -0.535(R)|    2.392(R)|PB4_BUFGP         |   0.000|
slide<1>    |   -0.503(R)|    2.368(R)|PB4_BUFGP         |   0.000|
slide<2>    |   -0.893(R)|    2.677(R)|PB4_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
lcd4        |   11.264(R)|clk_BUFGP         |   0.000|
lcd5        |   11.123(R)|clk_BUFGP         |   0.000|
lcd6        |   11.647(R)|clk_BUFGP         |   0.000|
lcd7        |   10.932(R)|clk_BUFGP         |   0.000|
lcd_e       |   10.355(R)|clk_BUFGP         |   0.000|
lcd_rs      |   10.101(R)|clk_BUFGP         |   0.000|
minpos<0>   |    6.546(R)|clk_BUFGP         |   0.000|
minpos<1>   |    6.546(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock PB1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PB1            |    2.161|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PB2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PB2            |    1.569|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PB3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PB3            |    2.361|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PB4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PB4            |    2.043|         |         |         |
clk            |    2.224|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PB1            |   14.219|         |         |         |
PB2            |   12.990|         |         |         |
PB3            |   12.721|         |         |         |
PB4            |   10.695|         |         |         |
clk            |    6.696|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 13 15:24:57 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 338 MB



