library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 8;
    stages: integer := 7
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic_vector (2 downto 0);
begin
  o <= n2571_o;
  -- vhdl_source/peres.vhdl:13:17
  n2562_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n2563_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n2564_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n2565_o <= n2563_o xor n2564_o;
  -- vhdl_source/peres.vhdl:15:17
  n2566_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n2567_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n2568_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n2569_o <= n2567_o and n2568_o;
  -- vhdl_source/peres.vhdl:15:21
  n2570_o <= n2566_o xor n2569_o;
  n2571_o <= n2562_o & n2565_o & n2570_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2112 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2120 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2128 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2136 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2144 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2152 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2160 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2163_o : std_logic;
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2168 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2180 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2188 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2196 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2204 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2212 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2220 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2228 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic_vector (1 downto 0);
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic_vector (1 downto 0);
  signal n2238_o : std_logic;
  signal n2239_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2240 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic_vector (1 downto 0);
  signal n2249_o : std_logic;
  signal n2250_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2251 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic_vector (1 downto 0);
  signal n2260_o : std_logic;
  signal n2261_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2262 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic;
  signal n2269_o : std_logic;
  signal n2270_o : std_logic_vector (1 downto 0);
  signal n2271_o : std_logic;
  signal n2272_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2273 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2276_o : std_logic;
  signal n2277_o : std_logic;
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic_vector (1 downto 0);
  signal n2282_o : std_logic;
  signal n2283_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2284 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic_vector (1 downto 0);
  signal n2293_o : std_logic;
  signal n2294_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2295 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic_vector (1 downto 0);
  signal n2304_o : std_logic;
  signal n2305_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2306 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic_vector (1 downto 0);
  signal n2315_o : std_logic;
  signal n2316_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2317 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2328 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic_vector (1 downto 0);
  signal n2336_o : std_logic;
  signal n2337_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2338 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic_vector (1 downto 0);
  signal n2347_o : std_logic;
  signal n2348_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2349 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic_vector (1 downto 0);
  signal n2358_o : std_logic;
  signal n2359_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2360 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic_vector (1 downto 0);
  signal n2369_o : std_logic;
  signal n2370_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2371 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic_vector (1 downto 0);
  signal n2380_o : std_logic;
  signal n2381_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2382 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic;
  signal n2390_o : std_logic_vector (1 downto 0);
  signal n2391_o : std_logic;
  signal n2392_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2393 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic_vector (1 downto 0);
  signal n2402_o : std_logic;
  signal n2403_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2404 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic_vector (1 downto 0);
  signal n2413_o : std_logic;
  signal n2414_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2415 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic;
  signal n2422_o : std_logic_vector (1 downto 0);
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2426 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2434 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2442 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2450 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2458 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2466 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2474 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2486 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2494 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2502 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2510 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2518 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2526 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2534 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2542 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic_vector (8 downto 0);
  signal n2548_o : std_logic_vector (8 downto 0);
  signal n2549_o : std_logic_vector (8 downto 0);
  signal n2550_o : std_logic_vector (8 downto 0);
  signal n2551_o : std_logic_vector (8 downto 0);
  signal n2552_o : std_logic_vector (8 downto 0);
  signal n2553_o : std_logic_vector (8 downto 0);
  signal n2554_o : std_logic_vector (8 downto 0);
  signal n2555_o : std_logic_vector (8 downto 0);
  signal n2556_o : std_logic_vector (8 downto 0);
  signal n2557_o : std_logic_vector (8 downto 0);
  signal n2558_o : std_logic_vector (8 downto 0);
  signal n2559_o : std_logic_vector (8 downto 0);
  signal n2560_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2547_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2548_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2549_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2550_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2551_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2552_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2553_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2554_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2555_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2556_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2557_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2558_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2559_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2560_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2109_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2110_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2111_o <= n2109_o & n2110_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2112 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2111_o,
    o => gen1_n1_cnot1_j_o);
  n2115_o <= gen1_n1_cnot1_j_n2112 (1);
  n2116_o <= gen1_n1_cnot1_j_n2112 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2117_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2118_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2119_o <= n2117_o & n2118_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2120 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2119_o,
    o => gen1_n2_cnot1_j_o);
  n2123_o <= gen1_n2_cnot1_j_n2120 (1);
  n2124_o <= gen1_n2_cnot1_j_n2120 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2125_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2126_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2127_o <= n2125_o & n2126_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2128 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2127_o,
    o => gen1_n3_cnot1_j_o);
  n2131_o <= gen1_n3_cnot1_j_n2128 (1);
  n2132_o <= gen1_n3_cnot1_j_n2128 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2133_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2134_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2135_o <= n2133_o & n2134_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2136 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2135_o,
    o => gen1_n4_cnot1_j_o);
  n2139_o <= gen1_n4_cnot1_j_n2136 (1);
  n2140_o <= gen1_n4_cnot1_j_n2136 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2141_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2142_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2143_o <= n2141_o & n2142_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2144 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2143_o,
    o => gen1_n5_cnot1_j_o);
  n2147_o <= gen1_n5_cnot1_j_n2144 (1);
  n2148_o <= gen1_n5_cnot1_j_n2144 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2149_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2150_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2151_o <= n2149_o & n2150_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2152 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2151_o,
    o => gen1_n6_cnot1_j_o);
  n2155_o <= gen1_n6_cnot1_j_n2152 (1);
  n2156_o <= gen1_n6_cnot1_j_n2152 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2157_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2158_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2159_o <= n2157_o & n2158_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2160 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2159_o,
    o => gen1_n7_cnot1_j_o);
  n2163_o <= gen1_n7_cnot1_j_n2160 (1);
  n2164_o <= gen1_n7_cnot1_j_n2160 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2165_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2166_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2167_o <= n2165_o & n2166_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2168 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2167_o,
    o => gen1_n8_cnot1_j_o);
  n2171_o <= gen1_n8_cnot1_j_n2168 (1);
  n2172_o <= gen1_n8_cnot1_j_n2168 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2173_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2174_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2175_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2176_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2177_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2178_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2179_o <= n2177_o & n2178_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2180 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2179_o,
    o => gen2_n8_cnot2_j_o);
  n2183_o <= gen2_n8_cnot2_j_n2180 (1);
  n2184_o <= gen2_n8_cnot2_j_n2180 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2185_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2186_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2187_o <= n2185_o & n2186_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2188 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2187_o,
    o => gen2_n7_cnot2_j_o);
  n2191_o <= gen2_n7_cnot2_j_n2188 (1);
  n2192_o <= gen2_n7_cnot2_j_n2188 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2193_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2194_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2195_o <= n2193_o & n2194_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2196 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2195_o,
    o => gen2_n6_cnot2_j_o);
  n2199_o <= gen2_n6_cnot2_j_n2196 (1);
  n2200_o <= gen2_n6_cnot2_j_n2196 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2201_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2202_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2203_o <= n2201_o & n2202_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2204 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2203_o,
    o => gen2_n5_cnot2_j_o);
  n2207_o <= gen2_n5_cnot2_j_n2204 (1);
  n2208_o <= gen2_n5_cnot2_j_n2204 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2209_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2210_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2211_o <= n2209_o & n2210_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2212 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2211_o,
    o => gen2_n4_cnot2_j_o);
  n2215_o <= gen2_n4_cnot2_j_n2212 (1);
  n2216_o <= gen2_n4_cnot2_j_n2212 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2217_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2218_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2219_o <= n2217_o & n2218_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2220 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2219_o,
    o => gen2_n3_cnot2_j_o);
  n2223_o <= gen2_n3_cnot2_j_n2220 (1);
  n2224_o <= gen2_n3_cnot2_j_n2220 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2225_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2226_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2227_o <= n2225_o & n2226_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2228 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2227_o,
    o => gen2_n2_cnot2_j_o);
  n2231_o <= gen2_n2_cnot2_j_n2228 (1);
  n2232_o <= gen2_n2_cnot2_j_n2228 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2233_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2234_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2235_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2236_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2237_o <= n2235_o & n2236_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2238_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2239_o <= n2237_o & n2238_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2240 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2239_o,
    o => gen3_n1_ccnot3_j_o);
  n2243_o <= gen3_n1_ccnot3_j_n2240 (2);
  n2244_o <= gen3_n1_ccnot3_j_n2240 (1);
  n2245_o <= gen3_n1_ccnot3_j_n2240 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2246_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2247_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2248_o <= n2246_o & n2247_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2249_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2250_o <= n2248_o & n2249_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2251 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2250_o,
    o => gen3_n2_ccnot3_j_o);
  n2254_o <= gen3_n2_ccnot3_j_n2251 (2);
  n2255_o <= gen3_n2_ccnot3_j_n2251 (1);
  n2256_o <= gen3_n2_ccnot3_j_n2251 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2257_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2258_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2259_o <= n2257_o & n2258_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2260_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2261_o <= n2259_o & n2260_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2262 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2261_o,
    o => gen3_n3_ccnot3_j_o);
  n2265_o <= gen3_n3_ccnot3_j_n2262 (2);
  n2266_o <= gen3_n3_ccnot3_j_n2262 (1);
  n2267_o <= gen3_n3_ccnot3_j_n2262 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2268_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2269_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2270_o <= n2268_o & n2269_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2271_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2272_o <= n2270_o & n2271_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2273 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2272_o,
    o => gen3_n4_ccnot3_j_o);
  n2276_o <= gen3_n4_ccnot3_j_n2273 (2);
  n2277_o <= gen3_n4_ccnot3_j_n2273 (1);
  n2278_o <= gen3_n4_ccnot3_j_n2273 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2279_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2280_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2281_o <= n2279_o & n2280_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2282_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2283_o <= n2281_o & n2282_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2284 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2283_o,
    o => gen3_n5_ccnot3_j_o);
  n2287_o <= gen3_n5_ccnot3_j_n2284 (2);
  n2288_o <= gen3_n5_ccnot3_j_n2284 (1);
  n2289_o <= gen3_n5_ccnot3_j_n2284 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2290_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2291_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2292_o <= n2290_o & n2291_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2293_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2294_o <= n2292_o & n2293_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2295 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2294_o,
    o => gen3_n6_ccnot3_j_o);
  n2298_o <= gen3_n6_ccnot3_j_n2295 (2);
  n2299_o <= gen3_n6_ccnot3_j_n2295 (1);
  n2300_o <= gen3_n6_ccnot3_j_n2295 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2301_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2302_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2303_o <= n2301_o & n2302_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2304_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2305_o <= n2303_o & n2304_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2306 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2305_o,
    o => gen3_n7_ccnot3_j_o);
  n2309_o <= gen3_n7_ccnot3_j_n2306 (2);
  n2310_o <= gen3_n7_ccnot3_j_n2306 (1);
  n2311_o <= gen3_n7_ccnot3_j_n2306 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2312_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2313_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2314_o <= n2312_o & n2313_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2315_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2316_o <= n2314_o & n2315_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2317 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2316_o,
    o => gen3_n8_ccnot3_j_o);
  n2320_o <= gen3_n8_ccnot3_j_n2317 (2);
  n2321_o <= gen3_n8_ccnot3_j_n2317 (1);
  n2322_o <= gen3_n8_ccnot3_j_n2317 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2323_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2324_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2325_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2326_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2327_o <= n2325_o & n2326_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2328 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2327_o,
    o => cnot_4_o);
  n2331_o <= cnot_4_n2328 (1);
  n2332_o <= cnot_4_n2328 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2333_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2334_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2335_o <= n2333_o & n2334_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2336_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2337_o <= n2335_o & n2336_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2338 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2337_o,
    o => gen4_n7_peres4_j_o);
  n2341_o <= gen4_n7_peres4_j_n2338 (2);
  n2342_o <= gen4_n7_peres4_j_n2338 (1);
  n2343_o <= gen4_n7_peres4_j_n2338 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2344_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2345_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2346_o <= n2344_o & n2345_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2347_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2348_o <= n2346_o & n2347_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2349 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2348_o,
    o => gen4_n6_peres4_j_o);
  n2352_o <= gen4_n6_peres4_j_n2349 (2);
  n2353_o <= gen4_n6_peres4_j_n2349 (1);
  n2354_o <= gen4_n6_peres4_j_n2349 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2355_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2356_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2357_o <= n2355_o & n2356_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2358_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2359_o <= n2357_o & n2358_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2360 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2359_o,
    o => gen4_n5_peres4_j_o);
  n2363_o <= gen4_n5_peres4_j_n2360 (2);
  n2364_o <= gen4_n5_peres4_j_n2360 (1);
  n2365_o <= gen4_n5_peres4_j_n2360 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2366_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2367_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2368_o <= n2366_o & n2367_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2369_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2370_o <= n2368_o & n2369_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2371 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2370_o,
    o => gen4_n4_peres4_j_o);
  n2374_o <= gen4_n4_peres4_j_n2371 (2);
  n2375_o <= gen4_n4_peres4_j_n2371 (1);
  n2376_o <= gen4_n4_peres4_j_n2371 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2377_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2378_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2379_o <= n2377_o & n2378_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2380_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2381_o <= n2379_o & n2380_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2382 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2381_o,
    o => gen4_n3_peres4_j_o);
  n2385_o <= gen4_n3_peres4_j_n2382 (2);
  n2386_o <= gen4_n3_peres4_j_n2382 (1);
  n2387_o <= gen4_n3_peres4_j_n2382 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2388_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2389_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2390_o <= n2388_o & n2389_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2391_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2392_o <= n2390_o & n2391_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2393 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2392_o,
    o => gen4_n2_peres4_j_o);
  n2396_o <= gen4_n2_peres4_j_n2393 (2);
  n2397_o <= gen4_n2_peres4_j_n2393 (1);
  n2398_o <= gen4_n2_peres4_j_n2393 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2399_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2400_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2401_o <= n2399_o & n2400_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2402_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2403_o <= n2401_o & n2402_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2404 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2403_o,
    o => gen4_n1_peres4_j_o);
  n2407_o <= gen4_n1_peres4_j_n2404 (2);
  n2408_o <= gen4_n1_peres4_j_n2404 (1);
  n2409_o <= gen4_n1_peres4_j_n2404 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2410_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2411_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2412_o <= n2410_o & n2411_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2413_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2414_o <= n2412_o & n2413_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2415 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2414_o,
    o => gen4_n0_peres4_j_o);
  n2418_o <= gen4_n0_peres4_j_n2415 (2);
  n2419_o <= gen4_n0_peres4_j_n2415 (1);
  n2420_o <= gen4_n0_peres4_j_n2415 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2421_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2422_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2423_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2424_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2425_o <= n2423_o & n2424_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2426 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2425_o,
    o => gen5_n1_cnot5_j_o);
  n2429_o <= gen5_n1_cnot5_j_n2426 (1);
  n2430_o <= gen5_n1_cnot5_j_n2426 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2431_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2432_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2433_o <= n2431_o & n2432_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2434 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2433_o,
    o => gen5_n2_cnot5_j_o);
  n2437_o <= gen5_n2_cnot5_j_n2434 (1);
  n2438_o <= gen5_n2_cnot5_j_n2434 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2439_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2440_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2441_o <= n2439_o & n2440_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2442 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2441_o,
    o => gen5_n3_cnot5_j_o);
  n2445_o <= gen5_n3_cnot5_j_n2442 (1);
  n2446_o <= gen5_n3_cnot5_j_n2442 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2447_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2448_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2449_o <= n2447_o & n2448_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2450 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2449_o,
    o => gen5_n4_cnot5_j_o);
  n2453_o <= gen5_n4_cnot5_j_n2450 (1);
  n2454_o <= gen5_n4_cnot5_j_n2450 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2455_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2456_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2457_o <= n2455_o & n2456_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2458 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2457_o,
    o => gen5_n5_cnot5_j_o);
  n2461_o <= gen5_n5_cnot5_j_n2458 (1);
  n2462_o <= gen5_n5_cnot5_j_n2458 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2463_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2464_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2465_o <= n2463_o & n2464_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2466 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2465_o,
    o => gen5_n6_cnot5_j_o);
  n2469_o <= gen5_n6_cnot5_j_n2466 (1);
  n2470_o <= gen5_n6_cnot5_j_n2466 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2471_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2472_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2473_o <= n2471_o & n2472_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2474 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2473_o,
    o => gen5_n7_cnot5_j_o);
  n2477_o <= gen5_n7_cnot5_j_n2474 (1);
  n2478_o <= gen5_n7_cnot5_j_n2474 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2479_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2480_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2481_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2482_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2483_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2484_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2485_o <= n2483_o & n2484_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2486 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2485_o,
    o => gen6_n1_cnot1_j_o);
  n2489_o <= gen6_n1_cnot1_j_n2486 (1);
  n2490_o <= gen6_n1_cnot1_j_n2486 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2491_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2492_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2493_o <= n2491_o & n2492_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2494 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2493_o,
    o => gen6_n2_cnot1_j_o);
  n2497_o <= gen6_n2_cnot1_j_n2494 (1);
  n2498_o <= gen6_n2_cnot1_j_n2494 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2499_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2500_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2501_o <= n2499_o & n2500_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2502 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2501_o,
    o => gen6_n3_cnot1_j_o);
  n2505_o <= gen6_n3_cnot1_j_n2502 (1);
  n2506_o <= gen6_n3_cnot1_j_n2502 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2507_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2508_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2509_o <= n2507_o & n2508_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2510 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2509_o,
    o => gen6_n4_cnot1_j_o);
  n2513_o <= gen6_n4_cnot1_j_n2510 (1);
  n2514_o <= gen6_n4_cnot1_j_n2510 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2515_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2516_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2517_o <= n2515_o & n2516_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2518 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2517_o,
    o => gen6_n5_cnot1_j_o);
  n2521_o <= gen6_n5_cnot1_j_n2518 (1);
  n2522_o <= gen6_n5_cnot1_j_n2518 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2523_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2524_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2525_o <= n2523_o & n2524_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2526 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2525_o,
    o => gen6_n6_cnot1_j_o);
  n2529_o <= gen6_n6_cnot1_j_n2526 (1);
  n2530_o <= gen6_n6_cnot1_j_n2526 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2531_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2532_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2533_o <= n2531_o & n2532_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2534 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2533_o,
    o => gen6_n7_cnot1_j_o);
  n2537_o <= gen6_n7_cnot1_j_n2534 (1);
  n2538_o <= gen6_n7_cnot1_j_n2534 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2539_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2540_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2541_o <= n2539_o & n2540_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2542 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2541_o,
    o => gen6_n8_cnot1_j_o);
  n2545_o <= gen6_n8_cnot1_j_n2542 (1);
  n2546_o <= gen6_n8_cnot1_j_n2542 (0);
  n2547_o <= n2171_o & n2163_o & n2155_o & n2147_o & n2139_o & n2131_o & n2123_o & n2115_o & n2173_o;
  n2548_o <= n2172_o & n2164_o & n2156_o & n2148_o & n2140_o & n2132_o & n2124_o & n2116_o & n2174_o;
  n2549_o <= n2176_o & n2183_o & n2191_o & n2199_o & n2207_o & n2215_o & n2223_o & n2231_o & n2175_o;
  n2550_o <= n2184_o & n2192_o & n2200_o & n2208_o & n2216_o & n2224_o & n2232_o & n2233_o;
  n2551_o <= n2322_o & n2311_o & n2300_o & n2289_o & n2278_o & n2267_o & n2256_o & n2245_o & n2234_o;
  n2552_o <= n2323_o & n2321_o & n2310_o & n2299_o & n2288_o & n2277_o & n2266_o & n2255_o & n2244_o;
  n2553_o <= n2324_o & n2320_o & n2309_o & n2298_o & n2287_o & n2276_o & n2265_o & n2254_o & n2243_o;
  n2554_o <= n2331_o & n2341_o & n2352_o & n2363_o & n2374_o & n2385_o & n2396_o & n2407_o & n2418_o;
  n2555_o <= n2343_o & n2354_o & n2365_o & n2376_o & n2387_o & n2398_o & n2409_o & n2420_o & n2421_o;
  n2556_o <= n2332_o & n2342_o & n2353_o & n2364_o & n2375_o & n2386_o & n2397_o & n2408_o & n2419_o;
  n2557_o <= n2478_o & n2470_o & n2462_o & n2454_o & n2446_o & n2438_o & n2430_o & n2422_o;
  n2558_o <= n2480_o & n2477_o & n2469_o & n2461_o & n2453_o & n2445_o & n2437_o & n2429_o & n2479_o;
  n2559_o <= n2545_o & n2537_o & n2529_o & n2521_o & n2513_o & n2505_o & n2497_o & n2489_o & n2481_o;
  n2560_o <= n2546_o & n2538_o & n2530_o & n2522_o & n2514_o & n2506_o & n2498_o & n2490_o & n2482_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2100_o : std_logic_vector (1 downto 0);
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic_vector (2 downto 0);
begin
  o <= n2106_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2100_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2101_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2102_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2103_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2104_o <= n2102_o and n2103_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2105_o <= n2101_o xor n2104_o;
  n2106_o <= n2100_o & n2105_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_6 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_6;

architecture rtl of angle_lookup_7_6 is
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic_vector (6 downto 0);
begin
  o <= n2098_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2091_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2092_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2093_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2094_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2095_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2096_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2097_o <= i (0);
  n2098_o <= n2091_o & n2092_o & n2093_o & n2094_o & n2095_o & n2096_o & n2097_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_5 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_5;

architecture rtl of angle_lookup_7_5 is
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic_vector (6 downto 0);
begin
  o <= n2089_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2081_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2082_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2083_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2084_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2085_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2086_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2087_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2088_o <= not n2087_o;
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2089_o <= n2081_o & n2082_o & n2083_o & n2084_o & n2085_o & n2086_o & n2088_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2040 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2048 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2056 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2064 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2072 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic_vector (4 downto 0);
  signal n2079_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n2077_o;
  o <= n2078_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2079_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2037_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2038_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2039_o <= n2037_o & n2038_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2040 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2039_o,
    o => gen1_n0_cnot0_o);
  n2043_o <= gen1_n0_cnot0_n2040 (1);
  n2044_o <= gen1_n0_cnot0_n2040 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2045_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2046_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2047_o <= n2045_o & n2046_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2048 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2047_o,
    o => gen1_n1_cnot0_o);
  n2051_o <= gen1_n1_cnot0_n2048 (1);
  n2052_o <= gen1_n1_cnot0_n2048 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2053_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2054_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2055_o <= n2053_o & n2054_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2056 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2055_o,
    o => gen1_n2_cnot0_o);
  n2059_o <= gen1_n2_cnot0_n2056 (1);
  n2060_o <= gen1_n2_cnot0_n2056 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2061_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2062_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2063_o <= n2061_o & n2062_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2064 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2063_o,
    o => gen1_n3_cnot0_o);
  n2067_o <= gen1_n3_cnot0_n2064 (1);
  n2068_o <= gen1_n3_cnot0_n2064 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2069_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2070_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2071_o <= n2069_o & n2070_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2072 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2071_o,
    o => gen1_n4_cnot0_o);
  n2075_o <= gen1_n4_cnot0_n2072 (1);
  n2076_o <= gen1_n4_cnot0_n2072 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2077_o <= ctrl_prop (5);
  n2078_o <= n2076_o & n2068_o & n2060_o & n2052_o & n2044_o;
  n2079_o <= n2075_o & n2067_o & n2059_o & n2051_o & n2043_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_4 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_4;

architecture rtl of angle_lookup_7_4 is
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic_vector (6 downto 0);
begin
  o <= n2034_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2026_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2027_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2028_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2029_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2030_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2031_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2032_o <= not n2031_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2033_o <= i (0);
  n2034_o <= n2026_o & n2027_o & n2028_o & n2029_o & n2030_o & n2032_o & n2033_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1993 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2001 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2009 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2017 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic_vector (3 downto 0);
  signal n2024_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n2022_o;
  o <= n2023_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2024_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1990_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1991_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1992_o <= n1990_o & n1991_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1993 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1992_o,
    o => gen1_n0_cnot0_o);
  n1996_o <= gen1_n0_cnot0_n1993 (1);
  n1997_o <= gen1_n0_cnot0_n1993 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1998_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1999_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2000_o <= n1998_o & n1999_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2001 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2000_o,
    o => gen1_n1_cnot0_o);
  n2004_o <= gen1_n1_cnot0_n2001 (1);
  n2005_o <= gen1_n1_cnot0_n2001 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2006_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2007_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2008_o <= n2006_o & n2007_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2009 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2008_o,
    o => gen1_n2_cnot0_o);
  n2012_o <= gen1_n2_cnot0_n2009 (1);
  n2013_o <= gen1_n2_cnot0_n2009 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2014_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2015_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2016_o <= n2014_o & n2015_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2017 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2016_o,
    o => gen1_n3_cnot0_o);
  n2020_o <= gen1_n3_cnot0_n2017 (1);
  n2021_o <= gen1_n3_cnot0_n2017 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2022_o <= ctrl_prop (4);
  n2023_o <= n2021_o & n2013_o & n2005_o & n1997_o;
  n2024_o <= n2020_o & n2012_o & n2004_o & n1996_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_3 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_3;

architecture rtl of angle_lookup_7_3 is
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic_vector (6 downto 0);
begin
  o <= n1987_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1978_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1979_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1980_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1981_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1982_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1983_o <= not n1982_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1984_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1985_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1986_o <= not n1985_o;
  n1987_o <= n1978_o & n1979_o & n1980_o & n1981_o & n1983_o & n1984_o & n1986_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1953 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1961 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1969 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic_vector (2 downto 0);
  signal n1976_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n1974_o;
  o <= n1975_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1976_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1950_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1951_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1952_o <= n1950_o & n1951_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1953 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1952_o,
    o => gen1_n0_cnot0_o);
  n1956_o <= gen1_n0_cnot0_n1953 (1);
  n1957_o <= gen1_n0_cnot0_n1953 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1958_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1959_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1960_o <= n1958_o & n1959_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1961 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1960_o,
    o => gen1_n1_cnot0_o);
  n1964_o <= gen1_n1_cnot0_n1961 (1);
  n1965_o <= gen1_n1_cnot0_n1961 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1966_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1967_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1968_o <= n1966_o & n1967_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1969 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1968_o,
    o => gen1_n2_cnot0_o);
  n1972_o <= gen1_n2_cnot0_n1969 (1);
  n1973_o <= gen1_n2_cnot0_n1969 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1974_o <= ctrl_prop (3);
  n1975_o <= n1973_o & n1965_o & n1957_o;
  n1976_o <= n1972_o & n1964_o & n1956_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_2 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_2;

architecture rtl of angle_lookup_7_2 is
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic_vector (6 downto 0);
begin
  o <= n1947_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1938_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1939_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1940_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1941_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1942_o <= not n1941_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1943_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1944_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1945_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1946_o <= not n1945_o;
  n1947_o <= n1938_o & n1939_o & n1940_o & n1942_o & n1943_o & n1944_o & n1946_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1921 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1929 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic_vector (1 downto 0);
  signal n1936_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n1934_o;
  o <= n1935_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1936_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1918_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1919_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1920_o <= n1918_o & n1919_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1921 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1920_o,
    o => gen1_n0_cnot0_o);
  n1924_o <= gen1_n0_cnot0_n1921 (1);
  n1925_o <= gen1_n0_cnot0_n1921 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1926_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1927_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1928_o <= n1926_o & n1927_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1929 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1928_o,
    o => gen1_n1_cnot0_o);
  n1932_o <= gen1_n1_cnot0_n1929 (1);
  n1933_o <= gen1_n1_cnot0_n1929 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1934_o <= ctrl_prop (2);
  n1935_o <= n1933_o & n1925_o;
  n1936_o <= n1932_o & n1924_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_1 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_1;

architecture rtl of angle_lookup_7_1 is
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic_vector (6 downto 0);
begin
  o <= n1915_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1906_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1907_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1908_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1909_o <= not n1908_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1910_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1911_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1912_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1913_o <= not n1912_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1914_o <= i (0);
  n1915_o <= n1906_o & n1907_o & n1909_o & n1910_o & n1911_o & n1913_o & n1914_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1896_o : std_logic;
  signal n1897_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1898 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1903_o;
  o <= n1902_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1904_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1896_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1897_o <= n1896_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1898 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1897_o,
    o => gen1_n0_cnot0_o);
  n1901_o <= gen1_n0_cnot0_n1898 (1);
  n1902_o <= gen1_n0_cnot0_n1898 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1903_o <= ctrl_prop (1);
  n1904_o <= n1901_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_0 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_0;

architecture rtl of angle_lookup_7_0 is
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic_vector (6 downto 0);
begin
  o <= n1893_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1885_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1886_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1887_o <= not n1886_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1888_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1889_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1890_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1891_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1892_o <= i (0);
  n1893_o <= n1885_o & n1887_o & n1888_o & n1889_o & n1890_o & n1891_o & n1892_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1828 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1836 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1844 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1852 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1860 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1868 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1876 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic_vector (6 downto 0);
  signal n1883_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n1881_o;
  o <= n1882_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1883_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1825_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1826_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1827_o <= n1825_o & n1826_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1828 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1827_o,
    o => gen1_n0_cnot0_o);
  n1831_o <= gen1_n0_cnot0_n1828 (1);
  n1832_o <= gen1_n0_cnot0_n1828 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1833_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1834_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1835_o <= n1833_o & n1834_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1836 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1835_o,
    o => gen1_n1_cnot0_o);
  n1839_o <= gen1_n1_cnot0_n1836 (1);
  n1840_o <= gen1_n1_cnot0_n1836 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1841_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1842_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1843_o <= n1841_o & n1842_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1844 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1843_o,
    o => gen1_n2_cnot0_o);
  n1847_o <= gen1_n2_cnot0_n1844 (1);
  n1848_o <= gen1_n2_cnot0_n1844 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1849_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1850_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1851_o <= n1849_o & n1850_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1852 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1851_o,
    o => gen1_n3_cnot0_o);
  n1855_o <= gen1_n3_cnot0_n1852 (1);
  n1856_o <= gen1_n3_cnot0_n1852 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1857_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1858_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1859_o <= n1857_o & n1858_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1860 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1859_o,
    o => gen1_n4_cnot0_o);
  n1863_o <= gen1_n4_cnot0_n1860 (1);
  n1864_o <= gen1_n4_cnot0_n1860 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1865_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1866_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1867_o <= n1865_o & n1866_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1868 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1867_o,
    o => gen1_n5_cnot0_o);
  n1871_o <= gen1_n5_cnot0_n1868 (1);
  n1872_o <= gen1_n5_cnot0_n1868 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1873_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1874_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1875_o <= n1873_o & n1874_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1876 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1875_o,
    o => gen1_n6_cnot0_o);
  n1879_o <= gen1_n6_cnot0_n1876 (1);
  n1880_o <= gen1_n6_cnot0_n1876 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1881_o <= ctrl_prop (7);
  n1882_o <= n1880_o & n1872_o & n1864_o & n1856_o & n1848_o & n1840_o & n1832_o;
  n1883_o <= n1879_o & n1871_o & n1863_o & n1855_o & n1847_o & n1839_o & n1831_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_7 is
  port (
    a : in std_logic_vector (6 downto 0);
    b : in std_logic_vector (6 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    s : out std_logic_vector (6 downto 0));
end entity add_in_place_7;

architecture rtl of add_in_place_7 is
  signal s1_a : std_logic_vector (6 downto 0);
  signal s1_b : std_logic_vector (6 downto 0);
  signal s2_mid : std_logic_vector (6 downto 0);
  signal s2_a : std_logic_vector (6 downto 0);
  signal s2_b : std_logic_vector (6 downto 0);
  signal s3_mid : std_logic_vector (6 downto 0);
  signal s3_a : std_logic_vector (6 downto 0);
  signal s3_b : std_logic_vector (6 downto 0);
  signal s4_mid : std_logic_vector (6 downto 0);
  signal s4_a : std_logic_vector (6 downto 0);
  signal s4_b : std_logic_vector (6 downto 0);
  signal s5_mid : std_logic_vector (6 downto 0);
  signal s5_a : std_logic_vector (6 downto 0);
  signal s5_b : std_logic_vector (6 downto 0);
  signal s6_a : std_logic_vector (6 downto 0);
  signal s6_b : std_logic_vector (6 downto 0);
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1482 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1490 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1498 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1506 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1514 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1522 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1525_o : std_logic;
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1534 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1537_o : std_logic;
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1542 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1550 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1558 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1561_o : std_logic;
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1566 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1569_o : std_logic;
  signal n1570_o : std_logic;
  signal n1571_o : std_logic_vector (1 downto 0);
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic_vector (1 downto 0);
  signal n1576_o : std_logic;
  signal n1577_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1578 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic_vector (1 downto 0);
  signal n1587_o : std_logic;
  signal n1588_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1589 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic_vector (1 downto 0);
  signal n1598_o : std_logic;
  signal n1599_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1600 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic_vector (1 downto 0);
  signal n1609_o : std_logic;
  signal n1610_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1611 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic_vector (1 downto 0);
  signal n1620_o : std_logic;
  signal n1621_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1622 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic_vector (1 downto 0);
  signal n1631_o : std_logic;
  signal n1632_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1633 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1644 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic_vector (1 downto 0);
  signal n1652_o : std_logic;
  signal n1653_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1654 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1657_o : std_logic;
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic_vector (1 downto 0);
  signal n1663_o : std_logic;
  signal n1664_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1665 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic_vector (1 downto 0);
  signal n1674_o : std_logic;
  signal n1675_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1676 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1679_o : std_logic;
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic_vector (1 downto 0);
  signal n1685_o : std_logic;
  signal n1686_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1687 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic_vector (1 downto 0);
  signal n1696_o : std_logic;
  signal n1697_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1698 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic_vector (1 downto 0);
  signal n1707_o : std_logic;
  signal n1708_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1709 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic_vector (1 downto 0);
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1720 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1728 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1736 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1744 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1752 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1764 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1772 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1780 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1788 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1796 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1804 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic_vector (6 downto 0);
  signal n1810_o : std_logic_vector (6 downto 0);
  signal n1811_o : std_logic_vector (6 downto 0);
  signal n1812_o : std_logic_vector (6 downto 0);
  signal n1813_o : std_logic_vector (6 downto 0);
  signal n1814_o : std_logic_vector (6 downto 0);
  signal n1815_o : std_logic_vector (6 downto 0);
  signal n1816_o : std_logic_vector (6 downto 0);
  signal n1817_o : std_logic_vector (6 downto 0);
  signal n1818_o : std_logic_vector (6 downto 0);
  signal n1819_o : std_logic_vector (6 downto 0);
  signal n1820_o : std_logic_vector (6 downto 0);
  signal n1821_o : std_logic_vector (6 downto 0);
  signal n1822_o : std_logic_vector (6 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1809_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1810_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1811_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1812_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1813_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1814_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1815_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1816_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1817_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1818_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1819_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1820_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1821_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1822_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1479_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1480_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1481_o <= n1479_o & n1480_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1482 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1481_o,
    o => gen1_n1_cnot1_j_o);
  n1485_o <= gen1_n1_cnot1_j_n1482 (1);
  n1486_o <= gen1_n1_cnot1_j_n1482 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1487_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1488_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1489_o <= n1487_o & n1488_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1490 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1489_o,
    o => gen1_n2_cnot1_j_o);
  n1493_o <= gen1_n2_cnot1_j_n1490 (1);
  n1494_o <= gen1_n2_cnot1_j_n1490 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1495_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1496_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1497_o <= n1495_o & n1496_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1498 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1497_o,
    o => gen1_n3_cnot1_j_o);
  n1501_o <= gen1_n3_cnot1_j_n1498 (1);
  n1502_o <= gen1_n3_cnot1_j_n1498 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1503_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1504_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1505_o <= n1503_o & n1504_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1506 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1505_o,
    o => gen1_n4_cnot1_j_o);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n1509_o <= gen1_n4_cnot1_j_n1506 (1);
  n1510_o <= gen1_n4_cnot1_j_n1506 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1511_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1512_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1513_o <= n1511_o & n1512_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1514 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1513_o,
    o => gen1_n5_cnot1_j_o);
  n1517_o <= gen1_n5_cnot1_j_n1514 (1);
  n1518_o <= gen1_n5_cnot1_j_n1514 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1519_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1520_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1521_o <= n1519_o & n1520_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1522 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1521_o,
    o => gen1_n6_cnot1_j_o);
  n1525_o <= gen1_n6_cnot1_j_n1522 (1);
  n1526_o <= gen1_n6_cnot1_j_n1522 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1527_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1528_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1529_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1530_o <= s1_a (6);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1531_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1532_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1533_o <= n1531_o & n1532_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1534 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1533_o,
    o => gen2_n6_cnot2_j_o);
  n1537_o <= gen2_n6_cnot2_j_n1534 (1);
  n1538_o <= gen2_n6_cnot2_j_n1534 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1539_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1540_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1541_o <= n1539_o & n1540_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1542 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1541_o,
    o => gen2_n5_cnot2_j_o);
  n1545_o <= gen2_n5_cnot2_j_n1542 (1);
  n1546_o <= gen2_n5_cnot2_j_n1542 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1547_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1548_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1549_o <= n1547_o & n1548_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1550 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1549_o,
    o => gen2_n4_cnot2_j_o);
  n1553_o <= gen2_n4_cnot2_j_n1550 (1);
  n1554_o <= gen2_n4_cnot2_j_n1550 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1555_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1556_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1557_o <= n1555_o & n1556_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1558 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1557_o,
    o => gen2_n3_cnot2_j_o);
  n1561_o <= gen2_n3_cnot2_j_n1558 (1);
  n1562_o <= gen2_n3_cnot2_j_n1558 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1563_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1564_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1565_o <= n1563_o & n1564_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1566 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1565_o,
    o => gen2_n2_cnot2_j_o);
  n1569_o <= gen2_n2_cnot2_j_n1566 (1);
  n1570_o <= gen2_n2_cnot2_j_n1566 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1571_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1572_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1573_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1574_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1575_o <= n1573_o & n1574_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1576_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1577_o <= n1575_o & n1576_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1578 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1577_o,
    o => gen3_n1_ccnot3_j_o);
  n1581_o <= gen3_n1_ccnot3_j_n1578 (2);
  n1582_o <= gen3_n1_ccnot3_j_n1578 (1);
  n1583_o <= gen3_n1_ccnot3_j_n1578 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1584_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1585_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1586_o <= n1584_o & n1585_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1587_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1588_o <= n1586_o & n1587_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1589 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1588_o,
    o => gen3_n2_ccnot3_j_o);
  n1592_o <= gen3_n2_ccnot3_j_n1589 (2);
  n1593_o <= gen3_n2_ccnot3_j_n1589 (1);
  n1594_o <= gen3_n2_ccnot3_j_n1589 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1595_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1596_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1597_o <= n1595_o & n1596_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1598_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1599_o <= n1597_o & n1598_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1600 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1599_o,
    o => gen3_n3_ccnot3_j_o);
  n1603_o <= gen3_n3_ccnot3_j_n1600 (2);
  n1604_o <= gen3_n3_ccnot3_j_n1600 (1);
  n1605_o <= gen3_n3_ccnot3_j_n1600 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1606_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1607_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1608_o <= n1606_o & n1607_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1609_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1610_o <= n1608_o & n1609_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1611 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1610_o,
    o => gen3_n4_ccnot3_j_o);
  n1614_o <= gen3_n4_ccnot3_j_n1611 (2);
  n1615_o <= gen3_n4_ccnot3_j_n1611 (1);
  n1616_o <= gen3_n4_ccnot3_j_n1611 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1617_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1618_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1619_o <= n1617_o & n1618_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1620_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1621_o <= n1619_o & n1620_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1622 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1621_o,
    o => gen3_n5_ccnot3_j_o);
  n1625_o <= gen3_n5_ccnot3_j_n1622 (2);
  n1626_o <= gen3_n5_ccnot3_j_n1622 (1);
  n1627_o <= gen3_n5_ccnot3_j_n1622 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1628_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1629_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1630_o <= n1628_o & n1629_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1631_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1632_o <= n1630_o & n1631_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1633 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1632_o,
    o => gen3_n6_ccnot3_j_o);
  n1636_o <= gen3_n6_ccnot3_j_n1633 (2);
  n1637_o <= gen3_n6_ccnot3_j_n1633 (1);
  n1638_o <= gen3_n6_ccnot3_j_n1633 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1639_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1640_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1641_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1642_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1643_o <= n1641_o & n1642_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1644 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1643_o,
    o => cnot_4_o);
  n1647_o <= cnot_4_n1644 (1);
  n1648_o <= cnot_4_n1644 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1649_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1650_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1651_o <= n1649_o & n1650_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1652_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1653_o <= n1651_o & n1652_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1654 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1653_o,
    o => gen4_n5_peres4_j_o);
  n1657_o <= gen4_n5_peres4_j_n1654 (2);
  n1658_o <= gen4_n5_peres4_j_n1654 (1);
  n1659_o <= gen4_n5_peres4_j_n1654 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1660_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1661_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1662_o <= n1660_o & n1661_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1663_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1664_o <= n1662_o & n1663_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1665 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1664_o,
    o => gen4_n4_peres4_j_o);
  n1668_o <= gen4_n4_peres4_j_n1665 (2);
  n1669_o <= gen4_n4_peres4_j_n1665 (1);
  n1670_o <= gen4_n4_peres4_j_n1665 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1671_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1672_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1673_o <= n1671_o & n1672_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1674_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1675_o <= n1673_o & n1674_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1676 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1675_o,
    o => gen4_n3_peres4_j_o);
  n1679_o <= gen4_n3_peres4_j_n1676 (2);
  n1680_o <= gen4_n3_peres4_j_n1676 (1);
  n1681_o <= gen4_n3_peres4_j_n1676 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1682_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1683_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1684_o <= n1682_o & n1683_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1685_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1686_o <= n1684_o & n1685_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1687 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1686_o,
    o => gen4_n2_peres4_j_o);
  n1690_o <= gen4_n2_peres4_j_n1687 (2);
  n1691_o <= gen4_n2_peres4_j_n1687 (1);
  n1692_o <= gen4_n2_peres4_j_n1687 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1693_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1694_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1695_o <= n1693_o & n1694_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1696_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1697_o <= n1695_o & n1696_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1698 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1697_o,
    o => gen4_n1_peres4_j_o);
  n1701_o <= gen4_n1_peres4_j_n1698 (2);
  n1702_o <= gen4_n1_peres4_j_n1698 (1);
  n1703_o <= gen4_n1_peres4_j_n1698 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1704_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1705_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1706_o <= n1704_o & n1705_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1707_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1708_o <= n1706_o & n1707_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1709 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1708_o,
    o => gen4_n0_peres4_j_o);
  n1712_o <= gen4_n0_peres4_j_n1709 (2);
  n1713_o <= gen4_n0_peres4_j_n1709 (1);
  n1714_o <= gen4_n0_peres4_j_n1709 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1715_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1716_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1717_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1718_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1719_o <= n1717_o & n1718_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1720 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1719_o,
    o => gen5_n1_cnot5_j_o);
  n1723_o <= gen5_n1_cnot5_j_n1720 (1);
  n1724_o <= gen5_n1_cnot5_j_n1720 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1725_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1726_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1727_o <= n1725_o & n1726_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1728 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1727_o,
    o => gen5_n2_cnot5_j_o);
  n1731_o <= gen5_n2_cnot5_j_n1728 (1);
  n1732_o <= gen5_n2_cnot5_j_n1728 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1733_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1734_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1735_o <= n1733_o & n1734_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1736 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1735_o,
    o => gen5_n3_cnot5_j_o);
  n1739_o <= gen5_n3_cnot5_j_n1736 (1);
  n1740_o <= gen5_n3_cnot5_j_n1736 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1741_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1742_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1743_o <= n1741_o & n1742_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1744 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1743_o,
    o => gen5_n4_cnot5_j_o);
  n1747_o <= gen5_n4_cnot5_j_n1744 (1);
  n1748_o <= gen5_n4_cnot5_j_n1744 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1749_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1750_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1751_o <= n1749_o & n1750_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1752 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1751_o,
    o => gen5_n5_cnot5_j_o);
  n1755_o <= gen5_n5_cnot5_j_n1752 (1);
  n1756_o <= gen5_n5_cnot5_j_n1752 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1757_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1758_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1759_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1760_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1761_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1762_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1763_o <= n1761_o & n1762_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1764 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1763_o,
    o => gen6_n1_cnot1_j_o);
  n1767_o <= gen6_n1_cnot1_j_n1764 (1);
  n1768_o <= gen6_n1_cnot1_j_n1764 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1769_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1770_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1771_o <= n1769_o & n1770_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1772 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1771_o,
    o => gen6_n2_cnot1_j_o);
  n1775_o <= gen6_n2_cnot1_j_n1772 (1);
  n1776_o <= gen6_n2_cnot1_j_n1772 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1777_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1778_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1779_o <= n1777_o & n1778_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1780 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1779_o,
    o => gen6_n3_cnot1_j_o);
  n1783_o <= gen6_n3_cnot1_j_n1780 (1);
  n1784_o <= gen6_n3_cnot1_j_n1780 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1785_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1786_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1787_o <= n1785_o & n1786_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1788 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1787_o,
    o => gen6_n4_cnot1_j_o);
  n1791_o <= gen6_n4_cnot1_j_n1788 (1);
  n1792_o <= gen6_n4_cnot1_j_n1788 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1793_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1794_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1795_o <= n1793_o & n1794_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1796 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1795_o,
    o => gen6_n5_cnot1_j_o);
  n1799_o <= gen6_n5_cnot1_j_n1796 (1);
  n1800_o <= gen6_n5_cnot1_j_n1796 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1801_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1802_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1803_o <= n1801_o & n1802_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1804 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1803_o,
    o => gen6_n6_cnot1_j_o);
  n1807_o <= gen6_n6_cnot1_j_n1804 (1);
  n1808_o <= gen6_n6_cnot1_j_n1804 (0);
  n1809_o <= n1525_o & n1517_o & n1509_o & n1501_o & n1493_o & n1485_o & n1527_o;
  n1810_o <= n1526_o & n1518_o & n1510_o & n1502_o & n1494_o & n1486_o & n1528_o;
  n1811_o <= n1530_o & n1537_o & n1545_o & n1553_o & n1561_o & n1569_o & n1529_o;
  n1812_o <= n1538_o & n1546_o & n1554_o & n1562_o & n1570_o & n1571_o;
  n1813_o <= n1638_o & n1627_o & n1616_o & n1605_o & n1594_o & n1583_o & n1572_o;
  n1814_o <= n1639_o & n1637_o & n1626_o & n1615_o & n1604_o & n1593_o & n1582_o;
  n1815_o <= n1640_o & n1636_o & n1625_o & n1614_o & n1603_o & n1592_o & n1581_o;
  n1816_o <= n1647_o & n1657_o & n1668_o & n1679_o & n1690_o & n1701_o & n1712_o;
  n1817_o <= n1659_o & n1670_o & n1681_o & n1692_o & n1703_o & n1714_o & n1715_o;
  n1818_o <= n1648_o & n1658_o & n1669_o & n1680_o & n1691_o & n1702_o & n1713_o;
  n1819_o <= n1756_o & n1748_o & n1740_o & n1732_o & n1724_o & n1716_o;
  n1820_o <= n1758_o & n1755_o & n1747_o & n1739_o & n1731_o & n1723_o & n1757_o;
  n1821_o <= n1807_o & n1799_o & n1791_o & n1783_o & n1775_o & n1767_o & n1759_o;
  n1822_o <= n1808_o & n1800_o & n1792_o & n1784_o & n1776_o & n1768_o & n1760_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_9 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_sub_in_place_9;

architecture rtl of add_sub_in_place_9 is
  signal b_cnot : std_logic_vector (8 downto 0);
  signal cnotr_n1465 : std_logic;
  signal cnotr_n1466 : std_logic_vector (8 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (8 downto 0);
  signal add_n1471 : std_logic_vector (8 downto 0);
  signal add_n1472 : std_logic_vector (8 downto 0);
  signal add_a_out : std_logic_vector (8 downto 0);
  signal add_s : std_logic_vector (8 downto 0);
begin
  ctrl_out <= cnotr_n1465;
  a_out <= add_n1471;
  s <= add_n1472;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1466; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1465 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1466 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_9 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1471 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1472 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_9 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    w : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    b_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_scratch_9;

architecture rtl of add_scratch_9 is
  signal a_s : std_logic_vector (7 downto 0);
  signal b_s : std_logic_vector (7 downto 0);
  signal s_s : std_logic_vector (7 downto 0);
  signal c_s : std_logic_vector (7 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1087_o : std_logic;
  signal n1088_o : std_logic;
  signal n1089_o : std_logic_vector (1 downto 0);
  signal cnota_n1090 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal n1096_o : std_logic_vector (1 downto 0);
  signal cnotb_n1097 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1100_o : std_logic;
  signal n1101_o : std_logic;
  signal n1102_o : std_logic_vector (1 downto 0);
  signal n1103_o : std_logic;
  signal n1104_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1105 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1108_o : std_logic;
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic_vector (1 downto 0);
  signal n1114_o : std_logic;
  signal n1115_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1116 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1119_o : std_logic;
  signal n1120_o : std_logic;
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal n1125_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1126 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1129_o : std_logic;
  signal n1130_o : std_logic;
  signal n1131_o : std_logic;
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic_vector (1 downto 0);
  signal n1136_o : std_logic;
  signal n1137_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1138 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1148 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1151_o : std_logic;
  signal n1152_o : std_logic;
  signal n1153_o : std_logic;
  signal n1154_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic_vector (1 downto 0);
  signal n1158_o : std_logic;
  signal n1159_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1160 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1163_o : std_logic;
  signal n1164_o : std_logic;
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic;
  signal n1168_o : std_logic;
  signal n1169_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1170 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1173_o : std_logic;
  signal n1174_o : std_logic;
  signal n1175_o : std_logic;
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic_vector (1 downto 0);
  signal n1180_o : std_logic;
  signal n1181_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1182 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1185_o : std_logic;
  signal n1186_o : std_logic;
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1192 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1195_o : std_logic;
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic_vector (1 downto 0);
  signal n1202_o : std_logic;
  signal n1203_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1204 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1207_o : std_logic;
  signal n1208_o : std_logic;
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal n1213_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1214 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1217_o : std_logic;
  signal n1218_o : std_logic;
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic_vector (1 downto 0);
  signal n1224_o : std_logic;
  signal n1225_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1226 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic;
  signal n1235_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1236 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1239_o : std_logic;
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic_vector (1 downto 0);
  signal n1246_o : std_logic;
  signal n1247_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1248 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic;
  signal n1256_o : std_logic;
  signal n1257_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1258 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic_vector (1 downto 0);
  signal n1268_o : std_logic;
  signal n1269_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1270 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic;
  signal n1279_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1280 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic_vector (1 downto 0);
  signal n1290_o : std_logic;
  signal n1291_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1292 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal n1301_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1302 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic_vector (1 downto 0);
  signal n1312_o : std_logic;
  signal n1313_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1314 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1324 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic_vector (1 downto 0);
  signal n1334_o : std_logic;
  signal n1335_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1336 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1346 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic_vector (1 downto 0);
  signal n1356_o : std_logic;
  signal n1357_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1358 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1368 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic_vector (1 downto 0);
  signal n1378_o : std_logic;
  signal n1379_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1380 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1390 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic_vector (1 downto 0);
  signal n1400_o : std_logic;
  signal n1401_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1402 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1412 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1422 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic;
  signal n1428_o : std_logic_vector (1 downto 0);
  signal cnotea_n1429 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic_vector (8 downto 0);
  signal n1435_o : std_logic_vector (8 downto 0);
  signal n1436_o : std_logic_vector (8 downto 0);
  signal n1437_o : std_logic_vector (7 downto 0);
  signal n1438_o : std_logic_vector (7 downto 0);
  signal n1439_o : std_logic_vector (7 downto 0);
  signal n1440_o : std_logic_vector (7 downto 0);
  signal n1441_o : std_logic_vector (3 downto 0);
  signal n1442_o : std_logic_vector (3 downto 0);
  signal n1443_o : std_logic_vector (3 downto 0);
  signal n1444_o : std_logic_vector (3 downto 0);
  signal n1445_o : std_logic_vector (3 downto 0);
  signal n1446_o : std_logic_vector (3 downto 0);
  signal n1447_o : std_logic_vector (3 downto 0);
  signal n1448_o : std_logic_vector (3 downto 0);
  signal n1449_o : std_logic_vector (3 downto 0);
  signal n1450_o : std_logic_vector (3 downto 0);
  signal n1451_o : std_logic_vector (3 downto 0);
  signal n1452_o : std_logic_vector (3 downto 0);
  signal n1453_o : std_logic_vector (3 downto 0);
  signal n1454_o : std_logic_vector (3 downto 0);
  signal n1455_o : std_logic_vector (3 downto 0);
  signal n1456_o : std_logic_vector (3 downto 0);
  signal n1457_o : std_logic_vector (3 downto 0);
  signal n1458_o : std_logic_vector (3 downto 0);
  signal n1459_o : std_logic_vector (3 downto 0);
  signal n1460_o : std_logic_vector (3 downto 0);
  signal n1461_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1434_o;
  b_out <= n1435_o;
  s <= n1436_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1437_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1438_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1439_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1440_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1093_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1100_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1094_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1426_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1087_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1088_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1089_o <= n1087_o & n1088_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1090 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1089_o,
    o => cnota_o);
  n1093_o <= cnota_n1090 (1);
  n1094_o <= cnota_n1090 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1095_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1096_o <= n1095_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1097 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1096_o,
    o => cnotb_o);
  n1100_o <= cnotb_n1097 (1);
  n1101_o <= cnotb_n1097 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1102_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1103_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1104_o <= n1102_o & n1103_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1105 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1104_o,
    o => ccnotc_o);
  n1108_o <= ccnotc_n1105 (2);
  -- vhdl_source/cordic_stage.vhdl:15:16
  n1109_o <= ccnotc_n1105 (1);
  -- vhdl_source/cordic_stage.vhdl:14:23
  n1110_o <= ccnotc_n1105 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1441_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1442_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1443_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1111_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1112_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1113_o <= n1111_o & n1112_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1114_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1115_o <= n1113_o & n1114_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1116 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1115_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n1119_o <= gen1_n1_ccnot1_n1116 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1120_o <= gen1_n1_ccnot1_n1116 (1);
  n1121_o <= gen1_n1_ccnot1_n1116 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1122_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1123_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1124_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1125_o <= n1123_o & n1124_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1126 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1125_o,
    o => gen1_n1_cnot1_o);
  n1129_o <= gen1_n1_cnot1_n1126 (1);
  n1130_o <= gen1_n1_cnot1_n1126 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1131_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1132_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1133_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1134_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1135_o <= n1133_o & n1134_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1136_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1137_o <= n1135_o & n1136_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1138 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1137_o,
    o => gen1_n1_ccnot2_o);
  n1141_o <= gen1_n1_ccnot2_n1138 (2);
  n1142_o <= gen1_n1_ccnot2_n1138 (1);
  n1143_o <= gen1_n1_ccnot2_n1138 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1144_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1145_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1146_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1147_o <= n1145_o & n1146_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1148 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1147_o,
    o => gen1_n1_cnot2_o);
  n1151_o <= gen1_n1_cnot2_n1148 (1);
  n1152_o <= gen1_n1_cnot2_n1148 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1153_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1154_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1444_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1445_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1446_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1155_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1156_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1157_o <= n1155_o & n1156_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1158_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1159_o <= n1157_o & n1158_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1160 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1159_o,
    o => gen1_n2_ccnot1_o);
  n1163_o <= gen1_n2_ccnot1_n1160 (2);
  n1164_o <= gen1_n2_ccnot1_n1160 (1);
  n1165_o <= gen1_n2_ccnot1_n1160 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1166_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1167_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1168_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1169_o <= n1167_o & n1168_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1170 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1169_o,
    o => gen1_n2_cnot1_o);
  n1173_o <= gen1_n2_cnot1_n1170 (1);
  n1174_o <= gen1_n2_cnot1_n1170 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1175_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1176_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1177_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1178_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1179_o <= n1177_o & n1178_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1180_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1181_o <= n1179_o & n1180_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1182 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1181_o,
    o => gen1_n2_ccnot2_o);
  n1185_o <= gen1_n2_ccnot2_n1182 (2);
  n1186_o <= gen1_n2_ccnot2_n1182 (1);
  n1187_o <= gen1_n2_ccnot2_n1182 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1188_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1189_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1190_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1191_o <= n1189_o & n1190_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1192 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1191_o,
    o => gen1_n2_cnot2_o);
  n1195_o <= gen1_n2_cnot2_n1192 (1);
  n1196_o <= gen1_n2_cnot2_n1192 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1197_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1198_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1447_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1448_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1449_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1199_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1200_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1201_o <= n1199_o & n1200_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1202_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1203_o <= n1201_o & n1202_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1204 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1203_o,
    o => gen1_n3_ccnot1_o);
  n1207_o <= gen1_n3_ccnot1_n1204 (2);
  n1208_o <= gen1_n3_ccnot1_n1204 (1);
  n1209_o <= gen1_n3_ccnot1_n1204 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1210_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1211_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1212_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1213_o <= n1211_o & n1212_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1214 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1213_o,
    o => gen1_n3_cnot1_o);
  n1217_o <= gen1_n3_cnot1_n1214 (1);
  n1218_o <= gen1_n3_cnot1_n1214 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1219_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1220_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1221_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1222_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1223_o <= n1221_o & n1222_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1224_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1225_o <= n1223_o & n1224_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1226 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1225_o,
    o => gen1_n3_ccnot2_o);
  n1229_o <= gen1_n3_ccnot2_n1226 (2);
  n1230_o <= gen1_n3_ccnot2_n1226 (1);
  n1231_o <= gen1_n3_ccnot2_n1226 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1232_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1233_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1234_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1235_o <= n1233_o & n1234_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1236 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1235_o,
    o => gen1_n3_cnot2_o);
  n1239_o <= gen1_n3_cnot2_n1236 (1);
  n1240_o <= gen1_n3_cnot2_n1236 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1241_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1242_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1450_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1451_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1452_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1243_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1244_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1245_o <= n1243_o & n1244_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1246_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1247_o <= n1245_o & n1246_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1248 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1247_o,
    o => gen1_n4_ccnot1_o);
  n1251_o <= gen1_n4_ccnot1_n1248 (2);
  n1252_o <= gen1_n4_ccnot1_n1248 (1);
  n1253_o <= gen1_n4_ccnot1_n1248 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1254_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1255_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1256_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1257_o <= n1255_o & n1256_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1258 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1257_o,
    o => gen1_n4_cnot1_o);
  n1261_o <= gen1_n4_cnot1_n1258 (1);
  n1262_o <= gen1_n4_cnot1_n1258 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1263_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1264_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1265_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1266_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1267_o <= n1265_o & n1266_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1268_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1269_o <= n1267_o & n1268_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1270 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1269_o,
    o => gen1_n4_ccnot2_o);
  n1273_o <= gen1_n4_ccnot2_n1270 (2);
  n1274_o <= gen1_n4_ccnot2_n1270 (1);
  n1275_o <= gen1_n4_ccnot2_n1270 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1276_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1277_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1278_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1279_o <= n1277_o & n1278_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1280 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1279_o,
    o => gen1_n4_cnot2_o);
  n1283_o <= gen1_n4_cnot2_n1280 (1);
  n1284_o <= gen1_n4_cnot2_n1280 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1285_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1286_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1453_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1454_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1455_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1287_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1288_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1289_o <= n1287_o & n1288_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1290_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1291_o <= n1289_o & n1290_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1292 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1291_o,
    o => gen1_n5_ccnot1_o);
  n1295_o <= gen1_n5_ccnot1_n1292 (2);
  n1296_o <= gen1_n5_ccnot1_n1292 (1);
  n1297_o <= gen1_n5_ccnot1_n1292 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1298_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1299_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1300_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1301_o <= n1299_o & n1300_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1302 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1301_o,
    o => gen1_n5_cnot1_o);
  n1305_o <= gen1_n5_cnot1_n1302 (1);
  n1306_o <= gen1_n5_cnot1_n1302 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1307_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1308_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1309_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1310_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1311_o <= n1309_o & n1310_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1312_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1313_o <= n1311_o & n1312_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1314 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1313_o,
    o => gen1_n5_ccnot2_o);
  n1317_o <= gen1_n5_ccnot2_n1314 (2);
  n1318_o <= gen1_n5_ccnot2_n1314 (1);
  n1319_o <= gen1_n5_ccnot2_n1314 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1320_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1321_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1322_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1323_o <= n1321_o & n1322_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1324 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1323_o,
    o => gen1_n5_cnot2_o);
  n1327_o <= gen1_n5_cnot2_n1324 (1);
  n1328_o <= gen1_n5_cnot2_n1324 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1329_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1330_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1456_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1457_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1458_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1331_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1332_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1333_o <= n1331_o & n1332_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1334_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1335_o <= n1333_o & n1334_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1336 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1335_o,
    o => gen1_n6_ccnot1_o);
  n1339_o <= gen1_n6_ccnot1_n1336 (2);
  n1340_o <= gen1_n6_ccnot1_n1336 (1);
  n1341_o <= gen1_n6_ccnot1_n1336 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1342_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1343_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1344_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1345_o <= n1343_o & n1344_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1346 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1345_o,
    o => gen1_n6_cnot1_o);
  n1349_o <= gen1_n6_cnot1_n1346 (1);
  n1350_o <= gen1_n6_cnot1_n1346 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1351_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1352_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1353_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1354_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1355_o <= n1353_o & n1354_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1356_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1357_o <= n1355_o & n1356_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1358 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1357_o,
    o => gen1_n6_ccnot2_o);
  n1361_o <= gen1_n6_ccnot2_n1358 (2);
  n1362_o <= gen1_n6_ccnot2_n1358 (1);
  n1363_o <= gen1_n6_ccnot2_n1358 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1364_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1365_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1366_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1367_o <= n1365_o & n1366_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1368 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1367_o,
    o => gen1_n6_cnot2_o);
  n1371_o <= gen1_n6_cnot2_n1368 (1);
  n1372_o <= gen1_n6_cnot2_n1368 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1373_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1374_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1459_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1460_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1461_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1375_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1376_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1377_o <= n1375_o & n1376_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1378_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1379_o <= n1377_o & n1378_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1380 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1379_o,
    o => gen1_n7_ccnot1_o);
  n1383_o <= gen1_n7_ccnot1_n1380 (2);
  n1384_o <= gen1_n7_ccnot1_n1380 (1);
  n1385_o <= gen1_n7_ccnot1_n1380 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1386_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1387_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1388_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1389_o <= n1387_o & n1388_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1390 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1389_o,
    o => gen1_n7_cnot1_o);
  n1393_o <= gen1_n7_cnot1_n1390 (1);
  n1394_o <= gen1_n7_cnot1_n1390 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1395_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1396_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1397_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1398_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1399_o <= n1397_o & n1398_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1400_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1401_o <= n1399_o & n1400_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1402 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1401_o,
    o => gen1_n7_ccnot2_o);
  n1405_o <= gen1_n7_ccnot2_n1402 (2);
  n1406_o <= gen1_n7_ccnot2_n1402 (1);
  n1407_o <= gen1_n7_ccnot2_n1402 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1408_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1409_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1410_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1411_o <= n1409_o & n1410_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1412 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1411_o,
    o => gen1_n7_cnot2_o);
  n1415_o <= gen1_n7_cnot2_n1412 (1);
  n1416_o <= gen1_n7_cnot2_n1412 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1417_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1418_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1419_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1420_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1421_o <= n1419_o & n1420_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1422 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1421_o,
    o => cnoteb_o);
  n1425_o <= cnoteb_n1422 (1);
  n1426_o <= cnoteb_n1422 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1427_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1428_o <= n1427_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1429 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1428_o,
    o => cnotea_o);
  n1432_o <= cnotea_n1429 (1);
  n1433_o <= cnotea_n1429 (0);
  n1434_o <= n1432_o & a_s;
  n1435_o <= n1425_o & b_s;
  n1436_o <= n1433_o & s_s;
  n1437_o <= n1415_o & n1371_o & n1327_o & n1283_o & n1239_o & n1195_o & n1151_o & n1108_o;
  n1438_o <= n1417_o & n1373_o & n1329_o & n1285_o & n1241_o & n1197_o & n1153_o & n1109_o;
  n1439_o <= n1416_o & n1372_o & n1328_o & n1284_o & n1240_o & n1196_o & n1152_o & n1101_o;
  n1440_o <= n1418_o & n1374_o & n1330_o & n1286_o & n1242_o & n1198_o & n1154_o & n1110_o;
  n1441_o <= n1121_o & n1120_o & n1119_o & n1122_o;
  n1442_o <= n1132_o & n1130_o & n1129_o & n1131_o;
  n1443_o <= n1143_o & n1142_o & n1144_o & n1141_o;
  n1444_o <= n1165_o & n1164_o & n1163_o & n1166_o;
  n1445_o <= n1176_o & n1174_o & n1173_o & n1175_o;
  n1446_o <= n1187_o & n1186_o & n1188_o & n1185_o;
  n1447_o <= n1209_o & n1208_o & n1207_o & n1210_o;
  n1448_o <= n1220_o & n1218_o & n1217_o & n1219_o;
  n1449_o <= n1231_o & n1230_o & n1232_o & n1229_o;
  n1450_o <= n1253_o & n1252_o & n1251_o & n1254_o;
  n1451_o <= n1264_o & n1262_o & n1261_o & n1263_o;
  n1452_o <= n1275_o & n1274_o & n1276_o & n1273_o;
  n1453_o <= n1297_o & n1296_o & n1295_o & n1298_o;
  n1454_o <= n1308_o & n1306_o & n1305_o & n1307_o;
  n1455_o <= n1319_o & n1318_o & n1320_o & n1317_o;
  n1456_o <= n1341_o & n1340_o & n1339_o & n1342_o;
  n1457_o <= n1352_o & n1350_o & n1349_o & n1351_o;
  n1458_o <= n1363_o & n1362_o & n1364_o & n1361_o;
  n1459_o <= n1385_o & n1384_o & n1383_o & n1386_o;
  n1460_o <= n1396_o & n1394_o & n1393_o & n1395_o;
  n1461_o <= n1407_o & n1406_o & n1408_o & n1405_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_6 is
  port (
    w : in std_logic_vector (15 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (15 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_6;

architecture rtl of cordic_stage_8_6 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n979_o : std_logic_vector (8 downto 0);
  signal add1_n980 : std_logic_vector (8 downto 0);
  signal add1_n981 : std_logic_vector (8 downto 0);
  signal add1_n982 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n989_o : std_logic;
  signal addsub_n990 : std_logic;
  signal addsub_n991 : std_logic_vector (8 downto 0);
  signal addsub_n992 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n999_o : std_logic;
  signal cnotr1_n1000 : std_logic;
  signal cnotr1_n1001 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n1006_o : std_logic;
  signal cnotr2_n1007 : std_logic;
  signal cnotr2_n1008 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n1013_o : std_logic;
  signal n1014_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n1015 : std_logic;
  signal gen0_cnotr3_n1016 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n1021_o : std_logic_vector (1 downto 0);
  signal n1022_o : std_logic;
  signal n1023_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n1024 : std_logic;
  signal gen0_cnotr4_n1025 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n1030_o : std_logic_vector (1 downto 0);
  signal n1031_o : std_logic_vector (5 downto 0);
  signal n1032_o : std_logic_vector (7 downto 0);
  signal n1033_o : std_logic;
  signal gen0_cnotr5_n1034 : std_logic;
  signal gen0_cnotr5_n1035 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n1040_o : std_logic_vector (1 downto 0);
  signal n1041_o : std_logic_vector (5 downto 0);
  signal n1042_o : std_logic;
  signal n1043_o : std_logic_vector (5 downto 0);
  signal n1044_o : std_logic_vector (6 downto 0);
  signal add2_n1045 : std_logic_vector (6 downto 0);
  signal add2_n1046 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal n1055_o : std_logic;
  signal cnotr6_n1056 : std_logic;
  signal cnotr6_n1057 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (5 downto 0);
  signal cnotr7_n1064 : std_logic;
  signal cnotr7_n1065 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n1070_o : std_logic;
  signal alut1_n1071 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n1074 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n1077_o : std_logic_vector (15 downto 0);
  signal n1078_o : std_logic_vector (6 downto 0);
  signal n1079_o : std_logic_vector (8 downto 0);
  signal n1080_o : std_logic_vector (8 downto 0);
  signal n1081_o : std_logic_vector (8 downto 0);
  signal n1082_o : std_logic_vector (5 downto 0);
begin
  g <= n1077_o;
  a_out <= add2_n1046;
  c_out <= n1078_o;
  x_out <= add1_n982;
  y_out <= addsub_n992;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n980; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1079_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1080_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1001; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n981; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1008; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1081_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1082_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1071; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1057; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1045; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1074; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1025; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1044_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n979_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n980 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n981 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n982 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n979_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n989_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n990 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n991 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n992 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n989_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n999_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1000 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1001 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n999_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1006_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1007 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1008 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n1006_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1013_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1014_o <= w (15 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1015 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1016 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n1013_o,
    i => n1014_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1021_o <= y (7 downto 6);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1022_o <= y_4 (2);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1023_o <= y_4 (8 downto 3);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1024 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1025 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n1022_o,
    i => n1023_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1030_o <= y_4 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1031_o <= y (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1032_o <= n1030_o & n1031_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1033_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1034 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1035 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n1033_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1040_o <= x_1 (7 downto 6);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1041_o <= x_1 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1042_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1043_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1044_o <= n1042_o & n1043_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1045 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1046 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1051_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1052_o <= not n1051_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1053_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1054_o <= not n1053_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1055_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1056 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1057 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n1055_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1062_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1063_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1064 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1065 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n1062_o,
    i => n1063_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1070_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1071 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1074 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_6 port map (
    i => c_3,
    o => alut2_o);
  n1077_o <= n1041_o & addsub_n991 & cnotr7_n1064;
  n1078_o <= cnotr7_n1065 & n1070_o;
  n1079_o <= gen0_cnotr5_n1035 & gen0_cnotr5_n1034 & n1040_o;
  n1080_o <= gen0_cnotr3_n1016 & gen0_cnotr3_n1015 & n1021_o;
  n1081_o <= gen0_cnotr4_n1024 & n1032_o;
  n1082_o <= n1054_o & addsub_n990 & cnotr6_n1056 & n1052_o & cnotr2_n1007 & cnotr1_n1000;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_5 is
  port (
    w : in std_logic_vector (14 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_5;

architecture rtl of cordic_stage_8_5 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n869_o : std_logic_vector (8 downto 0);
  signal add1_n870 : std_logic_vector (8 downto 0);
  signal add1_n871 : std_logic_vector (8 downto 0);
  signal add1_n872 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n879_o : std_logic;
  signal addsub_n880 : std_logic;
  signal addsub_n881 : std_logic_vector (8 downto 0);
  signal addsub_n882 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n889_o : std_logic;
  signal cnotr1_n890 : std_logic;
  signal cnotr1_n891 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n896_o : std_logic;
  signal cnotr2_n897 : std_logic;
  signal cnotr2_n898 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n903_o : std_logic;
  signal n904_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n905 : std_logic;
  signal gen0_cnotr3_n906 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n911_o : std_logic_vector (2 downto 0);
  signal n912_o : std_logic;
  signal n913_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n914 : std_logic;
  signal gen0_cnotr4_n915 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n920_o : std_logic_vector (2 downto 0);
  signal n921_o : std_logic_vector (4 downto 0);
  signal n922_o : std_logic_vector (7 downto 0);
  signal n923_o : std_logic;
  signal gen0_cnotr5_n924 : std_logic;
  signal gen0_cnotr5_n925 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n930_o : std_logic_vector (2 downto 0);
  signal n931_o : std_logic_vector (4 downto 0);
  signal n932_o : std_logic;
  signal n933_o : std_logic_vector (5 downto 0);
  signal n934_o : std_logic_vector (6 downto 0);
  signal add2_n935 : std_logic_vector (6 downto 0);
  signal add2_n936 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic;
  signal n945_o : std_logic;
  signal cnotr6_n946 : std_logic;
  signal cnotr6_n947 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n952_o : std_logic;
  signal n953_o : std_logic_vector (5 downto 0);
  signal cnotr7_n954 : std_logic;
  signal cnotr7_n955 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n960_o : std_logic;
  signal alut1_n961 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n964 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n967_o : std_logic_vector (14 downto 0);
  signal n968_o : std_logic_vector (6 downto 0);
  signal n969_o : std_logic_vector (8 downto 0);
  signal n970_o : std_logic_vector (8 downto 0);
  signal n971_o : std_logic_vector (8 downto 0);
  signal n972_o : std_logic_vector (5 downto 0);
begin
  g <= n967_o;
  a_out <= add2_n936;
  c_out <= n968_o;
  x_out <= add1_n872;
  y_out <= addsub_n882;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n870; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n969_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n970_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n891; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n871; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n898; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n971_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n972_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n961; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n947; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n935; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n964; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n915; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n934_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n869_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n870 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n871 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n872 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n869_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n879_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n880 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n881 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n882 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n879_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n889_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n890 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n891 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n889_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n896_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n897 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n898 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n896_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n903_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n904_o <= w (14 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n905 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n906 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n903_o,
    i => n904_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n911_o <= y (7 downto 5);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n912_o <= y_4 (3);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n913_o <= y_4 (8 downto 4);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n914 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n915 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n912_o,
    i => n913_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n920_o <= y_4 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n921_o <= y (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n922_o <= n920_o & n921_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n923_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n924 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n925 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n923_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n930_o <= x_1 (7 downto 5);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n931_o <= x_1 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n932_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n933_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n934_o <= n932_o & n933_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n935 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n936 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n941_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n942_o <= not n941_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n943_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n944_o <= not n943_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n945_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n946 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n947 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n945_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n952_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n953_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n954 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n955 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n952_o,
    i => n953_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n960_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n961 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n964 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_5 port map (
    i => c_3,
    o => alut2_o);
  n967_o <= n931_o & addsub_n881 & cnotr7_n954;
  n968_o <= cnotr7_n955 & n960_o;
  n969_o <= gen0_cnotr5_n925 & gen0_cnotr5_n924 & n930_o;
  n970_o <= gen0_cnotr3_n906 & gen0_cnotr3_n905 & n911_o;
  n971_o <= gen0_cnotr4_n914 & n922_o;
  n972_o <= n944_o & addsub_n880 & cnotr6_n946 & n942_o & cnotr2_n897 & cnotr1_n890;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_4 is
  port (
    w : in std_logic_vector (13 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (13 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_4;

architecture rtl of cordic_stage_8_4 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n759_o : std_logic_vector (8 downto 0);
  signal add1_n760 : std_logic_vector (8 downto 0);
  signal add1_n761 : std_logic_vector (8 downto 0);
  signal add1_n762 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n769_o : std_logic;
  signal addsub_n770 : std_logic;
  signal addsub_n771 : std_logic_vector (8 downto 0);
  signal addsub_n772 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n779_o : std_logic;
  signal cnotr1_n780 : std_logic;
  signal cnotr1_n781 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n786_o : std_logic;
  signal cnotr2_n787 : std_logic;
  signal cnotr2_n788 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n793_o : std_logic;
  signal n794_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n795 : std_logic;
  signal gen0_cnotr3_n796 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n801_o : std_logic_vector (3 downto 0);
  signal n802_o : std_logic;
  signal n803_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n804 : std_logic;
  signal gen0_cnotr4_n805 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n810_o : std_logic_vector (3 downto 0);
  signal n811_o : std_logic_vector (3 downto 0);
  signal n812_o : std_logic_vector (7 downto 0);
  signal n813_o : std_logic;
  signal gen0_cnotr5_n814 : std_logic;
  signal gen0_cnotr5_n815 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n820_o : std_logic_vector (3 downto 0);
  signal n821_o : std_logic_vector (3 downto 0);
  signal n822_o : std_logic;
  signal n823_o : std_logic_vector (5 downto 0);
  signal n824_o : std_logic_vector (6 downto 0);
  signal add2_n825 : std_logic_vector (6 downto 0);
  signal add2_n826 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic;
  signal cnotr6_n836 : std_logic;
  signal cnotr6_n837 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n842_o : std_logic;
  signal n843_o : std_logic_vector (5 downto 0);
  signal cnotr7_n844 : std_logic;
  signal cnotr7_n845 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n850_o : std_logic;
  signal alut1_n851 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n854 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n857_o : std_logic_vector (13 downto 0);
  signal n858_o : std_logic_vector (6 downto 0);
  signal n859_o : std_logic_vector (8 downto 0);
  signal n860_o : std_logic_vector (8 downto 0);
  signal n861_o : std_logic_vector (8 downto 0);
  signal n862_o : std_logic_vector (5 downto 0);
begin
  g <= n857_o;
  a_out <= add2_n826;
  c_out <= n858_o;
  x_out <= add1_n762;
  y_out <= addsub_n772;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n760; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n859_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n860_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n781; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n761; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n788; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n861_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n862_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n851; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n837; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n825; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n854; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n805; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n824_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n759_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n760 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n761 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n762 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n759_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n769_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n770 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n771 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n772 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n769_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n779_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n780 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n781 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n779_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n786_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n787 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n788 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n786_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n793_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n794_o <= w (13 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n795 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n796 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n793_o,
    i => n794_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n801_o <= y (7 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n802_o <= y_4 (4);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n803_o <= y_4 (8 downto 5);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n804 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n805 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n802_o,
    i => n803_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n810_o <= y_4 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n811_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n812_o <= n810_o & n811_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n813_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n814 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n815 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n813_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n820_o <= x_1 (7 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n821_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n822_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n823_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n824_o <= n822_o & n823_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n825 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n826 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n831_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n832_o <= not n831_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n833_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n834_o <= not n833_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n835_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n836 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n837 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n835_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n842_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n843_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n844 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n845 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n842_o,
    i => n843_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n850_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n851 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n854 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_4 port map (
    i => c_3,
    o => alut2_o);
  n857_o <= n821_o & addsub_n771 & cnotr7_n844;
  n858_o <= cnotr7_n845 & n850_o;
  n859_o <= gen0_cnotr5_n815 & gen0_cnotr5_n814 & n820_o;
  n860_o <= gen0_cnotr3_n796 & gen0_cnotr3_n795 & n801_o;
  n861_o <= gen0_cnotr4_n804 & n812_o;
  n862_o <= n834_o & addsub_n770 & cnotr6_n836 & n832_o & cnotr2_n787 & cnotr1_n780;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_3 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_3;

architecture rtl of cordic_stage_8_3 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n649_o : std_logic_vector (8 downto 0);
  signal add1_n650 : std_logic_vector (8 downto 0);
  signal add1_n651 : std_logic_vector (8 downto 0);
  signal add1_n652 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n659_o : std_logic;
  signal addsub_n660 : std_logic;
  signal addsub_n661 : std_logic_vector (8 downto 0);
  signal addsub_n662 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n669_o : std_logic;
  signal cnotr1_n670 : std_logic;
  signal cnotr1_n671 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n676_o : std_logic;
  signal cnotr2_n677 : std_logic;
  signal cnotr2_n678 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n683_o : std_logic;
  signal n684_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n685 : std_logic;
  signal gen0_cnotr3_n686 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n691_o : std_logic_vector (4 downto 0);
  signal n692_o : std_logic;
  signal n693_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n694 : std_logic;
  signal gen0_cnotr4_n695 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n700_o : std_logic_vector (4 downto 0);
  signal n701_o : std_logic_vector (2 downto 0);
  signal n702_o : std_logic_vector (7 downto 0);
  signal n703_o : std_logic;
  signal gen0_cnotr5_n704 : std_logic;
  signal gen0_cnotr5_n705 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n710_o : std_logic_vector (4 downto 0);
  signal n711_o : std_logic_vector (2 downto 0);
  signal n712_o : std_logic;
  signal n713_o : std_logic_vector (5 downto 0);
  signal n714_o : std_logic_vector (6 downto 0);
  signal add2_n715 : std_logic_vector (6 downto 0);
  signal add2_n716 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal n725_o : std_logic;
  signal cnotr6_n726 : std_logic;
  signal cnotr6_n727 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n732_o : std_logic;
  signal n733_o : std_logic_vector (5 downto 0);
  signal cnotr7_n734 : std_logic;
  signal cnotr7_n735 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n740_o : std_logic;
  signal alut1_n741 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n744 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n747_o : std_logic_vector (12 downto 0);
  signal n748_o : std_logic_vector (6 downto 0);
  signal n749_o : std_logic_vector (8 downto 0);
  signal n750_o : std_logic_vector (8 downto 0);
  signal n751_o : std_logic_vector (8 downto 0);
  signal n752_o : std_logic_vector (5 downto 0);
begin
  g <= n747_o;
  a_out <= add2_n716;
  c_out <= n748_o;
  x_out <= add1_n652;
  y_out <= addsub_n662;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n650; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n749_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n750_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n671; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n651; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n678; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n751_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n752_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n741; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n727; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n715; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n744; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n695; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n714_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n649_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n650 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n651 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n652 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n649_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n659_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n660 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n661 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n662 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n659_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n669_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n670 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n671 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n669_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n676_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n677 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n678 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n676_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n683_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n684_o <= w (12 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n685 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n686 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n683_o,
    i => n684_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n691_o <= y (7 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n692_o <= y_4 (5);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n693_o <= y_4 (8 downto 6);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n694 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n695 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n692_o,
    i => n693_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n700_o <= y_4 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n701_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n702_o <= n700_o & n701_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n703_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n704 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n705 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n703_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n710_o <= x_1 (7 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n711_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n712_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n713_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n714_o <= n712_o & n713_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n715 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n716 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n721_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n722_o <= not n721_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n723_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n724_o <= not n723_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n725_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n726 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n727 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n725_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n732_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n733_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n734 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n735 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n732_o,
    i => n733_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n740_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n741 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n744 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_3 port map (
    i => c_3,
    o => alut2_o);
  n747_o <= n711_o & addsub_n661 & cnotr7_n734;
  n748_o <= cnotr7_n735 & n740_o;
  n749_o <= gen0_cnotr5_n705 & gen0_cnotr5_n704 & n710_o;
  n750_o <= gen0_cnotr3_n686 & gen0_cnotr3_n685 & n691_o;
  n751_o <= gen0_cnotr4_n694 & n702_o;
  n752_o <= n724_o & addsub_n660 & cnotr6_n726 & n722_o & cnotr2_n677 & cnotr1_n670;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_2 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_2;

architecture rtl of cordic_stage_8_2 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n539_o : std_logic_vector (8 downto 0);
  signal add1_n540 : std_logic_vector (8 downto 0);
  signal add1_n541 : std_logic_vector (8 downto 0);
  signal add1_n542 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n549_o : std_logic;
  signal addsub_n550 : std_logic;
  signal addsub_n551 : std_logic_vector (8 downto 0);
  signal addsub_n552 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n559_o : std_logic;
  signal cnotr1_n560 : std_logic;
  signal cnotr1_n561 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n566_o : std_logic;
  signal cnotr2_n567 : std_logic;
  signal cnotr2_n568 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n573_o : std_logic;
  signal n574_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n575 : std_logic;
  signal gen0_cnotr3_n576 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n581_o : std_logic_vector (5 downto 0);
  signal n582_o : std_logic;
  signal n583_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n584 : std_logic;
  signal gen0_cnotr4_n585 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n590_o : std_logic_vector (5 downto 0);
  signal n591_o : std_logic_vector (1 downto 0);
  signal n592_o : std_logic_vector (7 downto 0);
  signal n593_o : std_logic;
  signal gen0_cnotr5_n594 : std_logic;
  signal gen0_cnotr5_n595 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n600_o : std_logic_vector (5 downto 0);
  signal n601_o : std_logic_vector (1 downto 0);
  signal n602_o : std_logic;
  signal n603_o : std_logic_vector (5 downto 0);
  signal n604_o : std_logic_vector (6 downto 0);
  signal add2_n605 : std_logic_vector (6 downto 0);
  signal add2_n606 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n611_o : std_logic;
  signal n612_o : std_logic;
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal n615_o : std_logic;
  signal cnotr6_n616 : std_logic;
  signal cnotr6_n617 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n622_o : std_logic;
  signal n623_o : std_logic_vector (5 downto 0);
  signal cnotr7_n624 : std_logic;
  signal cnotr7_n625 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n630_o : std_logic;
  signal alut1_n631 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n634 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n637_o : std_logic_vector (11 downto 0);
  signal n638_o : std_logic_vector (6 downto 0);
  signal n639_o : std_logic_vector (8 downto 0);
  signal n640_o : std_logic_vector (8 downto 0);
  signal n641_o : std_logic_vector (8 downto 0);
  signal n642_o : std_logic_vector (5 downto 0);
begin
  g <= n637_o;
  a_out <= add2_n606;
  c_out <= n638_o;
  x_out <= add1_n542;
  y_out <= addsub_n552;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n540; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n639_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n640_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n561; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n541; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n568; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n641_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n642_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n631; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n617; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n605; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n634; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n585; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n604_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n539_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n540 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n541 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n542 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n539_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n549_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n550 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n551 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n552 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n549_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n559_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n560 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n561 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n559_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n566_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n567 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n568 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n566_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n573_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n574_o <= w (11 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n575 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n576 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n573_o,
    i => n574_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n581_o <= y (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n582_o <= y_4 (6);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n583_o <= y_4 (8 downto 7);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n584 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n585 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n582_o,
    i => n583_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n590_o <= y_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n591_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n592_o <= n590_o & n591_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n593_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n594 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n595 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n593_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n600_o <= x_1 (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n601_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n602_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n603_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n604_o <= n602_o & n603_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n605 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n606 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n611_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n612_o <= not n611_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n613_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n614_o <= not n613_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n615_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n616 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n617 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n615_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n622_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n623_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n624 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n625 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n622_o,
    i => n623_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n630_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n631 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n634 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_2 port map (
    i => c_3,
    o => alut2_o);
  n637_o <= n601_o & addsub_n551 & cnotr7_n624;
  n638_o <= cnotr7_n625 & n630_o;
  n639_o <= gen0_cnotr5_n595 & gen0_cnotr5_n594 & n600_o;
  n640_o <= gen0_cnotr3_n576 & gen0_cnotr3_n575 & n581_o;
  n641_o <= gen0_cnotr4_n584 & n592_o;
  n642_o <= n614_o & addsub_n550 & cnotr6_n616 & n612_o & cnotr2_n567 & cnotr1_n560;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_1 is
  port (
    w : in std_logic_vector (10 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (10 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_1;

architecture rtl of cordic_stage_8_1 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n429_o : std_logic_vector (8 downto 0);
  signal add1_n430 : std_logic_vector (8 downto 0);
  signal add1_n431 : std_logic_vector (8 downto 0);
  signal add1_n432 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n439_o : std_logic;
  signal addsub_n440 : std_logic;
  signal addsub_n441 : std_logic_vector (8 downto 0);
  signal addsub_n442 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n449_o : std_logic;
  signal cnotr1_n450 : std_logic;
  signal cnotr1_n451 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n456_o : std_logic;
  signal cnotr2_n457 : std_logic;
  signal cnotr2_n458 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n463_o : std_logic;
  signal n464_o : std_logic;
  signal gen0_cnotr3_n465 : std_logic;
  signal gen0_cnotr3_n466 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n471_o : std_logic_vector (6 downto 0);
  signal n472_o : std_logic;
  signal n473_o : std_logic;
  signal gen0_cnotr4_n474 : std_logic;
  signal gen0_cnotr4_n475 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n480_o : std_logic_vector (6 downto 0);
  signal n481_o : std_logic;
  signal n482_o : std_logic_vector (7 downto 0);
  signal n483_o : std_logic;
  signal gen0_cnotr5_n484 : std_logic;
  signal gen0_cnotr5_n485 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n490_o : std_logic_vector (6 downto 0);
  signal n491_o : std_logic;
  signal n492_o : std_logic;
  signal n493_o : std_logic_vector (5 downto 0);
  signal n494_o : std_logic_vector (6 downto 0);
  signal add2_n495 : std_logic_vector (6 downto 0);
  signal add2_n496 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n501_o : std_logic;
  signal n502_o : std_logic;
  signal n503_o : std_logic;
  signal n504_o : std_logic;
  signal n505_o : std_logic;
  signal cnotr6_n506 : std_logic;
  signal cnotr6_n507 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n512_o : std_logic;
  signal n513_o : std_logic_vector (5 downto 0);
  signal cnotr7_n514 : std_logic;
  signal cnotr7_n515 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n520_o : std_logic;
  signal alut1_n521 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n524 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n527_o : std_logic_vector (10 downto 0);
  signal n528_o : std_logic_vector (6 downto 0);
  signal n529_o : std_logic_vector (8 downto 0);
  signal n530_o : std_logic_vector (8 downto 0);
  signal n531_o : std_logic_vector (8 downto 0);
  signal n532_o : std_logic_vector (5 downto 0);
begin
  g <= n527_o;
  a_out <= add2_n496;
  c_out <= n528_o;
  x_out <= add1_n432;
  y_out <= addsub_n442;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n430; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n529_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n530_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n451; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n431; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n458; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n531_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n532_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n521; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n507; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n495; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n524; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n475; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n494_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n429_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n430 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n431 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n432 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n429_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n439_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n440 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n441 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n442 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n439_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n449_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n450 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n451 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n449_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n456_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n457 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n458 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n456_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n463_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n464_o <= w (10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n465 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n466 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n463_o,
    i => n464_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n471_o <= y (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n472_o <= y_4 (7);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n473_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n474 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n475 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n472_o,
    i => n473_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n480_o <= y_4 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n481_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n482_o <= n480_o & n481_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n483_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n484 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n485 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n483_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n490_o <= x_1 (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n491_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n492_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n493_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n494_o <= n492_o & n493_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n495 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n496 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n501_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n502_o <= not n501_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n503_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n504_o <= not n503_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n505_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n506 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n507 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n505_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n512_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n513_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n514 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n515 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n512_o,
    i => n513_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n520_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n521 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n524 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_1 port map (
    i => c_3,
    o => alut2_o);
  n527_o <= n491_o & addsub_n441 & cnotr7_n514;
  n528_o <= cnotr7_n515 & n520_o;
  n529_o <= gen0_cnotr5_n485 & gen0_cnotr5_n484 & n490_o;
  n530_o <= gen0_cnotr3_n466 & gen0_cnotr3_n465 & n471_o;
  n531_o <= gen0_cnotr4_n474 & n482_o;
  n532_o <= n504_o & addsub_n440 & cnotr6_n506 & n502_o & cnotr2_n457 & cnotr1_n450;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_0 is
  port (
    w : in std_logic_vector (9 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_0;

architecture rtl of cordic_stage_8_0 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n350_o : std_logic_vector (8 downto 0);
  signal add1_n351 : std_logic_vector (8 downto 0);
  signal add1_n352 : std_logic_vector (8 downto 0);
  signal add1_n353 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n360_o : std_logic;
  signal addsub_n361 : std_logic;
  signal addsub_n362 : std_logic_vector (8 downto 0);
  signal addsub_n363 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n370_o : std_logic;
  signal cnotr1_n371 : std_logic;
  signal cnotr1_n372 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n377_o : std_logic;
  signal cnotr2_n378 : std_logic;
  signal cnotr2_n379 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n384_o : std_logic;
  signal n385_o : std_logic_vector (5 downto 0);
  signal n386_o : std_logic_vector (6 downto 0);
  signal add2_n387 : std_logic_vector (6 downto 0);
  signal add2_n388 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n393_o : std_logic;
  signal n394_o : std_logic;
  signal n395_o : std_logic;
  signal n396_o : std_logic;
  signal n397_o : std_logic;
  signal cnotr6_n398 : std_logic;
  signal cnotr6_n399 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n404_o : std_logic;
  signal n405_o : std_logic_vector (5 downto 0);
  signal cnotr7_n406 : std_logic;
  signal cnotr7_n407 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n412_o : std_logic;
  signal alut1_n413 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n416 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n419_o : std_logic_vector (9 downto 0);
  signal n420_o : std_logic_vector (6 downto 0);
  signal n421_o : std_logic_vector (5 downto 0);
begin
  g <= n419_o;
  a_out <= add2_n388;
  c_out <= n420_o;
  x_out <= add1_n353;
  y_out <= addsub_n363;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n351; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n372; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n352; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n379; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n421_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n413; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n399; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n387; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n416; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n386_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n350_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n351 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n352 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n353 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n350_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n360_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n361 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n362 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n363 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n360_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n370_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n371 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n372 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n370_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n377_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n378 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n379 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n377_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n384_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n385_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n386_o <= n384_o & n385_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n387 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n388 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n393_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n394_o <= not n393_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n395_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n396_o <= not n395_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n397_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n398 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n399 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n397_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n404_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n405_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n406 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n407 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n404_o,
    i => n405_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n412_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n413 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n416 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_0 port map (
    i => c_3,
    o => alut2_o);
  n419_o <= addsub_n362 & cnotr7_n406;
  n420_o <= cnotr7_n407 & n412_o;
  n421_o <= n396_o & addsub_n361 & cnotr6_n398 & n394_o & cnotr2_n378 & cnotr1_n371;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n340_o : std_logic;
  signal n341_o : std_logic;
  signal n342_o : std_logic;
  signal n343_o : std_logic;
  signal n344_o : std_logic_vector (1 downto 0);
begin
  o <= n344_o;
  -- vhdl_source/cnot.vhdl:24:17
  n340_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n341_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n342_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n343_o <= n341_o xor n342_o;
  n344_o <= n340_o & n343_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n264_o : std_logic;
  signal n265_o : std_logic;
  signal n266_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n267 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n270_o : std_logic;
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic;
  signal n274_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n275 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n278_o : std_logic;
  signal n279_o : std_logic;
  signal n280_o : std_logic;
  signal n281_o : std_logic;
  signal n282_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n283 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n286_o : std_logic;
  signal n287_o : std_logic;
  signal n288_o : std_logic;
  signal n289_o : std_logic;
  signal n290_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n291 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal n296_o : std_logic;
  signal n297_o : std_logic;
  signal n298_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n299 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n302_o : std_logic;
  signal n303_o : std_logic;
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n307 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n310_o : std_logic;
  signal n311_o : std_logic;
  signal n312_o : std_logic;
  signal n313_o : std_logic;
  signal n314_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n315 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n318_o : std_logic;
  signal n319_o : std_logic;
  signal n320_o : std_logic;
  signal n321_o : std_logic;
  signal n322_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n323 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal n329_o : std_logic;
  signal n330_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n331 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic_vector (8 downto 0);
  signal n338_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n336_o;
  o <= n337_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n338_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n264_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n265_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n266_o <= n264_o & n265_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n267 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n266_o,
    o => gen1_n0_cnot0_o);
  n270_o <= gen1_n0_cnot0_n267 (1);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n271_o <= gen1_n0_cnot0_n267 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n272_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n273_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n274_o <= n272_o & n273_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n275 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n274_o,
    o => gen1_n1_cnot0_o);
  n278_o <= gen1_n1_cnot0_n275 (1);
  n279_o <= gen1_n1_cnot0_n275 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n280_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n281_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n282_o <= n280_o & n281_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n283 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n282_o,
    o => gen1_n2_cnot0_o);
  n286_o <= gen1_n2_cnot0_n283 (1);
  n287_o <= gen1_n2_cnot0_n283 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n288_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n289_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n290_o <= n288_o & n289_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n291 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n290_o,
    o => gen1_n3_cnot0_o);
  n294_o <= gen1_n3_cnot0_n291 (1);
  n295_o <= gen1_n3_cnot0_n291 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n296_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n297_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n298_o <= n296_o & n297_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n299 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n298_o,
    o => gen1_n4_cnot0_o);
  n302_o <= gen1_n4_cnot0_n299 (1);
  n303_o <= gen1_n4_cnot0_n299 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n304_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n305_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n306_o <= n304_o & n305_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n307 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n306_o,
    o => gen1_n5_cnot0_o);
  n310_o <= gen1_n5_cnot0_n307 (1);
  n311_o <= gen1_n5_cnot0_n307 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n312_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n313_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n314_o <= n312_o & n313_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n315 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n314_o,
    o => gen1_n6_cnot0_o);
  n318_o <= gen1_n6_cnot0_n315 (1);
  n319_o <= gen1_n6_cnot0_n315 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n320_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n321_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n322_o <= n320_o & n321_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n323 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n322_o,
    o => gen1_n7_cnot0_o);
  n326_o <= gen1_n7_cnot0_n323 (1);
  n327_o <= gen1_n7_cnot0_n323 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n328_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n329_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n330_o <= n328_o & n329_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n331 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n330_o,
    o => gen1_n8_cnot0_o);
  n334_o <= gen1_n8_cnot0_n331 (1);
  n335_o <= gen1_n8_cnot0_n331 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n336_o <= ctrl_prop (9);
  n337_o <= n335_o & n327_o & n319_o & n311_o & n303_o & n295_o & n287_o & n279_o & n271_o;
  n338_o <= n334_o & n326_o & n318_o & n310_o & n302_o & n294_o & n286_o & n278_o & n270_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n211_o : std_logic;
  signal n212_o : std_logic;
  signal n213_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n214 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n217_o : std_logic;
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic;
  signal n221_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n222 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n225_o : std_logic;
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic;
  signal n229_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n230 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n233_o : std_logic;
  signal n234_o : std_logic;
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal n237_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n238 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n241_o : std_logic;
  signal n242_o : std_logic;
  signal n243_o : std_logic;
  signal n244_o : std_logic;
  signal n245_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n246 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n249_o : std_logic;
  signal n250_o : std_logic;
  signal n251_o : std_logic;
  signal n252_o : std_logic;
  signal n253_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n254 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n257_o : std_logic;
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic_vector (5 downto 0);
  signal n261_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n259_o;
  o <= n260_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n261_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n211_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n212_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n213_o <= n211_o & n212_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n214 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n213_o,
    o => gen1_n0_cnot0_o);
  n217_o <= gen1_n0_cnot0_n214 (1);
  n218_o <= gen1_n0_cnot0_n214 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n219_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n220_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n221_o <= n219_o & n220_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n222 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n221_o,
    o => gen1_n1_cnot0_o);
  n225_o <= gen1_n1_cnot0_n222 (1);
  n226_o <= gen1_n1_cnot0_n222 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n227_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n228_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n229_o <= n227_o & n228_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n230 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n229_o,
    o => gen1_n2_cnot0_o);
  n233_o <= gen1_n2_cnot0_n230 (1);
  n234_o <= gen1_n2_cnot0_n230 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n235_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n236_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n237_o <= n235_o & n236_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n238 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n237_o,
    o => gen1_n3_cnot0_o);
  n241_o <= gen1_n3_cnot0_n238 (1);
  n242_o <= gen1_n3_cnot0_n238 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n243_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n244_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n245_o <= n243_o & n244_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n246 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n245_o,
    o => gen1_n4_cnot0_o);
  n249_o <= gen1_n4_cnot0_n246 (1);
  n250_o <= gen1_n4_cnot0_n246 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n251_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n252_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n253_o <= n251_o & n252_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n254 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n253_o,
    o => gen1_n5_cnot0_o);
  n257_o <= gen1_n5_cnot0_n254 (1);
  n258_o <= gen1_n5_cnot0_n254 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n259_o <= ctrl_prop (6);
  n260_o <= n258_o & n250_o & n242_o & n234_o & n226_o & n218_o;
  n261_o <= n257_o & n249_o & n241_o & n233_o & n225_o & n217_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_8_7 is
  port (
    i : in std_logic_vector (7 downto 0);
    o : out std_logic_vector (7 downto 0));
end entity init_lookup_8_7;

architecture rtl of init_lookup_8_7 is
  signal n195_o : std_logic;
  signal n196_o : std_logic;
  signal n197_o : std_logic;
  signal n198_o : std_logic;
  signal n199_o : std_logic;
  signal n200_o : std_logic;
  signal n201_o : std_logic;
  signal n202_o : std_logic;
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal n206_o : std_logic;
  signal n207_o : std_logic;
  signal n208_o : std_logic_vector (7 downto 0);
begin
  o <= n208_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n195_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:44
  n196_o <= not n195_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n197_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:53:45
  n198_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:49
  n199_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n200_o <= not n199_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n201_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:44
  n202_o <= not n201_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n203_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:49
  n204_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:44
  n205_o <= not n204_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n206_o <= i (0);
  -- vhdl_source/init_lookup.vhdl:51:44
  n207_o <= not n206_o;
  n208_o <= n196_o & n197_o & n198_o & n200_o & n202_o & n203_o & n205_o & n207_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (91 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (6 downto 0);
  signal wrap_X: std_logic_vector (8 downto 0);
  signal wrap_Y: std_logic_vector (8 downto 0);
  signal wrap_G: std_logic_vector (91 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (6 downto 0);
  signal wrap_X_OUT: std_logic_vector (8 downto 0);
  signal wrap_Y_OUT: std_logic_vector (8 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (55 downto 0);
  signal as : std_logic_vector (55 downto 0);
  signal a_map : std_logic_vector (6 downto 0);
  signal xs : std_logic_vector (71 downto 0);
  signal ys : std_logic_vector (71 downto 0);
  signal n5_o : std_logic_vector (7 downto 0);
  signal init_n6 : std_logic_vector (7 downto 0);
  signal init_o : std_logic_vector (7 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (5 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (5 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (5 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (8 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (8 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (8 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (8 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (8 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (8 downto 0);
  signal n41_o : std_logic_vector (6 downto 0);
  signal n42_o : std_logic_vector (9 downto 0);
  signal n43_o : std_logic_vector (6 downto 0);
  signal n44_o : std_logic_vector (6 downto 0);
  signal n45_o : std_logic_vector (8 downto 0);
  signal n46_o : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (8 downto 0);
  signal n62_o : std_logic_vector (10 downto 0);
  signal n63_o : std_logic_vector (6 downto 0);
  signal n64_o : std_logic_vector (6 downto 0);
  signal n65_o : std_logic_vector (8 downto 0);
  signal n66_o : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (8 downto 0);
  signal n82_o : std_logic_vector (11 downto 0);
  signal n83_o : std_logic_vector (6 downto 0);
  signal n84_o : std_logic_vector (6 downto 0);
  signal n85_o : std_logic_vector (8 downto 0);
  signal n86_o : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (8 downto 0);
  signal n102_o : std_logic_vector (12 downto 0);
  signal n103_o : std_logic_vector (6 downto 0);
  signal n104_o : std_logic_vector (6 downto 0);
  signal n105_o : std_logic_vector (8 downto 0);
  signal n106_o : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (12 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (8 downto 0);
  signal n122_o : std_logic_vector (13 downto 0);
  signal n123_o : std_logic_vector (6 downto 0);
  signal n124_o : std_logic_vector (6 downto 0);
  signal n125_o : std_logic_vector (8 downto 0);
  signal n126_o : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (13 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (13 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (8 downto 0);
  signal n142_o : std_logic_vector (14 downto 0);
  signal n143_o : std_logic_vector (6 downto 0);
  signal n144_o : std_logic_vector (6 downto 0);
  signal n145_o : std_logic_vector (8 downto 0);
  signal n146_o : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n147 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n148 : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_n149 : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_n150 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n151 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (8 downto 0);
  signal n162_o : std_logic_vector (15 downto 0);
  signal n163_o : std_logic_vector (6 downto 0);
  signal n164_o : std_logic_vector (6 downto 0);
  signal n165_o : std_logic_vector (8 downto 0);
  signal n166_o : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n167 : std_logic_vector (15 downto 0);
  signal gen1_n6_stagex_n168 : std_logic_vector (6 downto 0);
  signal gen1_n6_stagex_n169 : std_logic_vector (6 downto 0);
  signal gen1_n6_stagex_n170 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n171 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (15 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (8 downto 0);
  signal n183_o : std_logic_vector (91 downto 0);
  signal n185_o : std_logic_vector (8 downto 0);
  constant n186_o : std_logic_vector (6 downto 0) := "ZZZZZZZ";
  signal n188_o : std_logic_vector (3 downto 0);
  signal n189_o : std_logic_vector (55 downto 0);
  signal n190_o : std_logic_vector (55 downto 0);
  signal n191_o : std_logic_vector (6 downto 0);
  signal n192_o : std_logic_vector (71 downto 0);
  signal n193_o : std_logic_vector (71 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n183_o;
  wrap_A_OUT <= n185_o;
  wrap_C_OUT <= n186_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n188_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n189_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n190_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n191_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n192_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n193_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (7 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_8_7 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (8);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (6);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (5 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_6 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (8);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (7);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (71 downto 63);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_9 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (71 downto 63);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_9 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (10 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (6 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (6 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (8 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (8 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_8_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (21 downto 11);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (13 downto 7);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (13 downto 7);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (17 downto 9);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (17 downto 9);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_8_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (33 downto 22);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (20 downto 14);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (20 downto 14);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (26 downto 18);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (26 downto 18);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_8_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (46 downto 34);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (27 downto 21);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (27 downto 21);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (35 downto 27);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (35 downto 27);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_8_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (60 downto 47);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (34 downto 28);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (34 downto 28);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (44 downto 36);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (44 downto 36);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_8_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n142_o <= wrap_W (75 downto 61);
  -- vhdl_source/cordic.vhdl:122:79
  n143_o <= as (41 downto 35);
  -- vhdl_source/cordic.vhdl:122:91
  n144_o <= cs (41 downto 35);
  -- vhdl_source/cordic.vhdl:123:79
  n145_o <= xs (53 downto 45);
  -- vhdl_source/cordic.vhdl:123:91
  n146_o <= ys (53 downto 45);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n5_stagex_n147 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n5_stagex_n148 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n5_stagex_n149 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n5_stagex_n150 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n5_stagex_n151 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n5_stagex : entity work.cordic_stage_8_5 port map (
    w => n142_o,
    a => n143_o,
    c => n144_o,
    x => n145_o,
    y => n146_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n162_o <= wrap_W (91 downto 76);
  -- vhdl_source/cordic.vhdl:122:79
  n163_o <= as (48 downto 42);
  -- vhdl_source/cordic.vhdl:122:91
  n164_o <= cs (48 downto 42);
  -- vhdl_source/cordic.vhdl:123:79
  n165_o <= xs (62 downto 54);
  -- vhdl_source/cordic.vhdl:123:91
  n166_o <= ys (62 downto 54);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n6_stagex_n167 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n6_stagex_n168 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n6_stagex_n169 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n6_stagex_n170 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n6_stagex_n171 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n6_stagex : entity work.cordic_stage_8_6 port map (
    w => n162_o,
    a => n163_o,
    c => n164_o,
    x => n165_o,
    y => n166_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  n183_o <= gen1_n6_stagex_n167 & gen1_n5_stagex_n147 & gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n185_o <= n31_o & cnotrx_n35 & "ZZZZZZZ";
  n188_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n189_o <= gen1_n6_stagex_n169 & gen1_n5_stagex_n149 & gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n190_o <= gen1_n6_stagex_n168 & gen1_n5_stagex_n148 & gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n191_o <= n18_o & cnotr1_n13;
  n192_o <= gen1_n6_stagex_n170 & gen1_n5_stagex_n150 & gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n193_o <= gen1_n6_stagex_n171 & gen1_n5_stagex_n151 & gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
