VCD Error: /Users/ingaschoyen/NE/NE_Project/verilog/testbench_step.sv:159: Unable to open verilog_out/top_level_ESN_system_step.vcd for output.
