// Seed: 1721316327
module module_0 (
    output supply0 id_0
);
  wire id_2;
  assign module_1.id_16 = 0;
  assign id_0 = -1;
  wire id_3;
  wire id_4, id_5, id_6;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output wor id_2,
    input tri0 id_3,
    input wor id_4,
    input uwire id_5,
    input tri0 id_6,
    output tri1 void id_7,
    input tri0 id_8,
    input uwire id_9,
    input wire id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri0 id_13,
    input tri id_14,
    output wire id_15,
    output uwire id_16,
    output tri1 id_17,
    output wor id_18,
    input supply0 id_19,
    input wand id_20,
    output tri0 id_21,
    input wor id_22,
    inout tri0 id_23,
    output uwire id_24,
    input tri id_25,
    input tri0 id_26,
    output wand id_27,
    output wire id_28,
    input uwire id_29,
    input tri1 id_30,
    input tri id_31,
    output supply0 id_32
);
  wire id_34;
  wire id_35;
  assign id_1  = id_0;
  assign id_16 = id_8;
  id_36(
      .id_0(1), .id_1(1), .id_2(id_34), .id_3(id_26), .id_4((id_3))
  );
  parameter id_37 = 1'b0;
  wire id_38;
  module_0 modCall_1 (id_27);
endmodule
