# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Encoder.srcs/sources_1/new/Input_controller.vhd" \
"../../../../Encoder.srcs/sources_1/new/LDPC_encoder.vhd" \
"../../../../Encoder.srcs/sim_1/new/LDPC_encoder_tb.vhd" \

# Do not sort compile order
nosort
