[
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660672",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660672",
        "articleTitle": "Integrating of Verilog-HDL and VHDL languages in the SMASH/sup TM/ mixed-signal multi-level simulator",
        "volume": null,
        "issue": null,
        "startPage": "2",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087281047,
                "preferredName": "P. Sauge",
                "firstName": "P.",
                "lastName": "Sauge"
            },
            {
                "id": 37087280228,
                "preferredName": "G. Thuau",
                "firstName": "G.",
                "lastName": "Thuau"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660701",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660701",
        "articleTitle": "SAVANT/TyVIS/WARPED: components for the analysis and simulation of VHDL",
        "volume": null,
        "issue": null,
        "startPage": "195",
        "endPage": "201",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37300908400,
                "preferredName": "P.A. Wilsey",
                "firstName": "P.A.",
                "lastName": "Wilsey"
            },
            {
                "id": 37340746800,
                "preferredName": "D.E. Martin",
                "firstName": "D.E.",
                "lastName": "Martin"
            },
            {
                "id": 38185054000,
                "preferredName": "K. Subramani",
                "firstName": "K.",
                "lastName": "Subramani"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660676",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660676",
        "articleTitle": "Implementing C designs in hardware: a full-featured ANSI C to RTL Verilog compiler in action",
        "volume": null,
        "issue": null,
        "startPage": "22",
        "endPage": "29",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37369903500,
                "preferredName": "D. Soderman",
                "firstName": "D.",
                "lastName": "Soderman"
            },
            {
                "id": 37369900500,
                "preferredName": "Y. Panchul",
                "firstName": "Y.",
                "lastName": "Panchul"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660680",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660680",
        "articleTitle": "Practical FSM analysis for Verilog",
        "volume": null,
        "issue": null,
        "startPage": "52",
        "endPage": "58",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087280707,
                "preferredName": "T.-H. Wang",
                "firstName": "T.-H.",
                "lastName": "Wang"
            },
            {
                "id": 37076709200,
                "preferredName": "T. Edsall",
                "firstName": "T.",
                "lastName": "Edsall"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660675",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660675",
        "articleTitle": "Transitioning to the new PLI standard",
        "volume": null,
        "issue": null,
        "startPage": "20",
        "endPage": "21",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087280788,
                "preferredName": "S. Sutherland",
                "firstName": "S.",
                "lastName": "Sutherland"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660690",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660690",
        "articleTitle": "A strategy for C-based verification",
        "volume": null,
        "issue": null,
        "startPage": "120",
        "endPage": "127",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087288615,
                "preferredName": "P. Herman",
                "firstName": "P.",
                "lastName": "Herman"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660698",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660698",
        "articleTitle": "A functional test planning system for validation of DSP circuits modeled in VHDL",
        "volume": null,
        "issue": null,
        "startPage": "172",
        "endPage": "177",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37366139300,
                "preferredName": "M.-W. Lin",
                "firstName": "M.-W.",
                "lastName": "Lin"
            },
            {
                "id": 37270505600,
                "preferredName": "J.R. Armstrong",
                "firstName": "J.R.",
                "lastName": "Armstrong"
            },
            {
                "id": 37375661600,
                "preferredName": "G.A. Frank",
                "firstName": "G.A.",
                "lastName": "Frank"
            },
            {
                "id": 37353050800,
                "preferredName": "L. Concha",
                "firstName": "L.",
                "lastName": "Concha"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660697",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660697",
        "articleTitle": "A loosely coupled C/Verilog environment for system level verification",
        "volume": null,
        "issue": null,
        "startPage": "165",
        "endPage": "170",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087184553,
                "preferredName": "A.S. Meyer",
                "firstName": "A.S.",
                "lastName": "Meyer"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660686",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660686",
        "articleTitle": "Application of VHDL to software radio technology",
        "volume": null,
        "issue": null,
        "startPage": "90",
        "endPage": "95",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087907345,
                "preferredName": "J. McCloskey",
                "firstName": "J.",
                "lastName": "McCloskey"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660693",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660693",
        "articleTitle": "Improving VHDL soft-cores reuse with software-like reviews and audits procedures",
        "volume": null,
        "issue": null,
        "startPage": "143",
        "endPage": "146",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37348440600,
                "preferredName": "S. Olcoz",
                "firstName": "S.",
                "lastName": "Olcoz"
            },
            {
                "id": 37621982900,
                "preferredName": "A. Castellvi",
                "firstName": "A.",
                "lastName": "Castellvi"
            },
            {
                "id": 37613317900,
                "preferredName": "M. Garcia",
                "firstName": "M.",
                "lastName": "Garcia"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660688",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660688",
        "articleTitle": "EP3: An extensible Perl preprocessor",
        "volume": null,
        "issue": null,
        "startPage": "106",
        "endPage": "113",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087909792,
                "preferredName": "G. Spivey",
                "firstName": "G.",
                "lastName": "Spivey"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660700",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660700",
        "articleTitle": "STG timing extensions and simulation",
        "volume": null,
        "issue": null,
        "startPage": "188",
        "endPage": "194",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37622070600,
                "preferredName": "M.V. Goncharov",
                "firstName": "M.V.",
                "lastName": "Goncharov"
            },
            {
                "id": 38182718400,
                "preferredName": "A.B. Smirnov",
                "firstName": "A.B.",
                "lastName": "Smirnov"
            },
            {
                "id": 37089038481,
                "preferredName": "I.V. Klotchkov",
                "firstName": "I.V.",
                "lastName": "Klotchkov"
            },
            {
                "id": 37281581000,
                "preferredName": "N.A. Starodoubtsev",
                "firstName": "N.A.",
                "lastName": "Starodoubtsev"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660674",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660674",
        "articleTitle": "Incremental compilation in the VCS environment",
        "volume": null,
        "issue": null,
        "startPage": "14",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087951399,
                "preferredName": "V. Kripa Sundar",
                "firstName": "V.",
                "lastName": "Kripa Sundar"
            },
            {
                "id": 37087949691,
                "preferredName": "A.V. Naik",
                "firstName": "A.V.",
                "lastName": "Naik"
            },
            {
                "id": 37087952944,
                "preferredName": "D.R. Chowdhury",
                "firstName": "D.R.",
                "lastName": "Chowdhury"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660692",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660692",
        "articleTitle": "ModelMaker: a tool for rapid modeling from device descriptions",
        "volume": null,
        "issue": null,
        "startPage": "138",
        "endPage": "142",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37330227700,
                "preferredName": "W.R. Cyre",
                "firstName": "W.R.",
                "lastName": "Cyre"
            },
            {
                "id": 37614699600,
                "preferredName": "A. Gunawan",
                "firstName": "A.",
                "lastName": "Gunawan"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660689",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660689",
        "articleTitle": "A mixed-language simulator for concurrent engineering",
        "volume": null,
        "issue": null,
        "startPage": "114",
        "endPage": "119",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087288908,
                "preferredName": "D.A. Burgoon",
                "firstName": "D.A.",
                "lastName": "Burgoon"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660695",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660695",
        "articleTitle": "A pseudorandom test environment",
        "volume": null,
        "issue": null,
        "startPage": "153",
        "endPage": "157",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087395794,
                "preferredName": "R.F. Beckwith",
                "firstName": "R.F.",
                "lastName": "Beckwith"
            },
            {
                "id": 37087395707,
                "preferredName": "B. Wood",
                "firstName": "B.",
                "lastName": "Wood"
            },
            {
                "id": 37087395127,
                "preferredName": "B. Rioux",
                "firstName": "B.",
                "lastName": "Rioux"
            },
            {
                "id": 37087395556,
                "preferredName": "B. Singer",
                "firstName": "B.",
                "lastName": "Singer"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660699",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660699",
        "articleTitle": "Scan parallel loading in VHDL",
        "volume": null,
        "issue": null,
        "startPage": "178",
        "endPage": "187",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087394646,
                "preferredName": "J.P. Vo",
                "firstName": "J.P.",
                "lastName": "Vo"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660678",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660678",
        "articleTitle": "VHDL 200x-requirements from testbench-view",
        "volume": null,
        "issue": null,
        "startPage": "39",
        "endPage": "41",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37611579800,
                "preferredName": "M. Bauer",
                "firstName": "M.",
                "lastName": "Bauer"
            },
            {
                "id": 37280032700,
                "preferredName": "W. Ecker",
                "firstName": "W.",
                "lastName": "Ecker"
            },
            {
                "id": 37444580400,
                "preferredName": "M. Heuchling",
                "firstName": "M.",
                "lastName": "Heuchling"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660682",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660682",
        "articleTitle": "Verilog nonblocking assignments demystified",
        "volume": null,
        "issue": null,
        "startPage": "67",
        "endPage": "69",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37608423800,
                "preferredName": "C.E. Cummings",
                "firstName": "C.E.",
                "lastName": "Cummings"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660684",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660684",
        "articleTitle": "Tools for rapid construction of VHDL performance models for DSP systems",
        "volume": null,
        "issue": null,
        "startPage": "77",
        "endPage": "82",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37339016800,
                "preferredName": "F.G. Gray",
                "firstName": "F.G.",
                "lastName": "Gray"
            },
            {
                "id": 37375661600,
                "preferredName": "G.A. Frank",
                "firstName": "G.A.",
                "lastName": "Frank"
            },
            {
                "id": 37326064200,
                "preferredName": "D. Ziegenbein",
                "firstName": "D.",
                "lastName": "Ziegenbein"
            },
            {
                "id": 37620670500,
                "preferredName": "S. Vuppala",
                "firstName": "S.",
                "lastName": "Vuppala"
            },
            {
                "id": 37623385800,
                "preferredName": "P. Balasubramanian",
                "firstName": "P.",
                "lastName": "Balasubramanian"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660694",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660694",
        "articleTitle": "Overcoming the limitations of self-checking stimulus through the use of an ASIC mirror",
        "volume": null,
        "issue": null,
        "startPage": "148",
        "endPage": "152",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087394556,
                "preferredName": "R.D. Benson",
                "firstName": "R.D.",
                "lastName": "Benson"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660696",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660696",
        "articleTitle": "Networked object oriented verification with C++ and Verilog",
        "volume": null,
        "issue": null,
        "startPage": "158",
        "endPage": "164",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087394557,
                "preferredName": "G. Dearth",
                "firstName": "G.",
                "lastName": "Dearth"
            },
            {
                "id": 37087395216,
                "preferredName": "S. Meeth",
                "firstName": "S.",
                "lastName": "Meeth"
            },
            {
                "id": 37087394970,
                "preferredName": "P. Whittemore",
                "firstName": "P.",
                "lastName": "Whittemore"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660673",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660673",
        "articleTitle": "A case study of Compaq's simulation environment migration to Windows NT",
        "volume": null,
        "issue": null,
        "startPage": "7",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37087279727,
                "preferredName": "W.R. Stresau",
                "firstName": "W.R.",
                "lastName": "Stresau"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660677",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660677",
        "articleTitle": "A procedural language interface for VHDL and its typical applications",
        "volume": null,
        "issue": null,
        "startPage": "32",
        "endPage": "38",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37606836800,
                "preferredName": "F. Martinolle",
                "firstName": "F.",
                "lastName": "Martinolle"
            },
            {
                "id": 37087279813,
                "preferredName": "A. Sherer",
                "firstName": "A.",
                "lastName": "Sherer"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660681",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660681",
        "articleTitle": "Guidelines for safe simulation and synthesis of implicit style Verilog",
        "volume": null,
        "issue": null,
        "startPage": "59",
        "endPage": "66",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37270660600,
                "preferredName": "M.G. Arnold",
                "firstName": "M.G.",
                "lastName": "Arnold"
            },
            {
                "id": 37995381500,
                "preferredName": "N.J. Sample",
                "firstName": "N.J.",
                "lastName": "Sample"
            },
            {
                "id": 37620668900,
                "preferredName": "J.D. Shuler",
                "firstName": "J.D.",
                "lastName": "Shuler"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660683",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660683",
        "articleTitle": "Process-level modeling with VHDL",
        "volume": null,
        "issue": null,
        "startPage": "72",
        "endPage": "76",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37270505600,
                "preferredName": "J. Armstrong",
                "firstName": "J.",
                "lastName": "Armstrong"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660685",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660685",
        "articleTitle": "Modeling communication with Objective VHDL",
        "volume": null,
        "issue": null,
        "startPage": "83",
        "endPage": "89",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 38277271000,
                "preferredName": "W. Putzke-Roming",
                "firstName": "W.",
                "lastName": "Putzke-Roming"
            },
            {
                "id": 37089043075,
                "preferredName": "M. Radetzki",
                "firstName": "M.",
                "lastName": "Radetzki"
            },
            {
                "id": 37265850200,
                "preferredName": "W. Nebel",
                "firstName": "W.",
                "lastName": "Nebel"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660691",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660691",
        "articleTitle": "Reuse of models and testbenches at different levels of abstraction",
        "volume": null,
        "issue": null,
        "startPage": "130",
        "endPage": "137",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37375661600,
                "preferredName": "G.A. Frank",
                "firstName": "G.A.",
                "lastName": "Frank"
            },
            {
                "id": 37339016800,
                "preferredName": "F.G. Gray",
                "firstName": "F.G.",
                "lastName": "Gray"
            },
            {
                "id": 37087951612,
                "preferredName": "S. Gopalakrishnan",
                "firstName": "S.",
                "lastName": "Gopalakrishnan"
            },
            {
                "id": 37087950223,
                "preferredName": "W. Song",
                "firstName": "W.",
                "lastName": "Song"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660679",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660679",
        "articleTitle": "Considerations on system-level behavioural and structural modeling extensions to VHDL",
        "volume": null,
        "issue": null,
        "startPage": "42",
        "endPage": "50",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37282546500,
                "preferredName": "P.J. Ashenden",
                "firstName": "P.J.",
                "lastName": "Ashenden"
            },
            {
                "id": 37300908400,
                "preferredName": "P.A. Wilsey",
                "firstName": "P.A.",
                "lastName": "Wilsey"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660687",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660687",
        "articleTitle": "Verilog plus C language modeling with PLI 2.0: The next generation simulation language",
        "volume": null,
        "issue": null,
        "startPage": "98",
        "endPage": "105",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": [
            {
                "id": 37607684000,
                "preferredName": "S. Meyer",
                "firstName": "S.",
                "lastName": "Meyer"
            }
        ]
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660702",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660702",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "202",
        "endPage": "202",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": []
    },
    {
        "publicationNumber": "5334",
        "doi": "10.1109/IVC.1998.660671",
        "publicationYear": "1998",
        "publicationDate": "16-19 March 1998",
        "articleNumber": "660671",
        "articleTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "volume": null,
        "issue": null,
        "startPage": "iii",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings International Verilog HDL Conference and VHDL International Users Forum",
        "authors": []
    }
]