Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov  9 12:56:57 2023
| Host         : JASONPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.855        0.000                      0                   96        0.198        0.000                      0                   96        3.000        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       11.855        0.000                      0                   96        0.198        0.000                      0                   96       11.969        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.855ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.886ns  (logic 8.161ns (63.334%)  route 4.725ns (36.666%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 23.506 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.701    -0.839    vga_driver/CLK
    SLICE_X76Y105        FDRE                                         r  vga_driver/pixel_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  vga_driver/pixel_col_reg[1]/Q
                         net (fo=2, routed)           0.664     0.343    vga_driver/pixel_col_reg[10]_0[1]
    SLICE_X76Y105        LUT1 (Prop_lut1_I0_O)        0.124     0.467 r  vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.467    add_ball/red2_1[1]
    SLICE_X76Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.000 r  add_ball/red3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    add_ball/red3_inferred__0/i__carry_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.117 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.117    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.440 r  add_ball/red3_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.686     2.126    add_ball/red3_inferred__0/i__carry__1_n_6
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033     6.159 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     6.161    add_ball/red2_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.679 f  add_ball/red1/P[0]
                         net (fo=2, routed)           1.339     9.019    add_ball/red1_n_105
    SLICE_X78Y109        LUT2 (Prop_lut2_I0_O)        0.124     9.143 r  add_ball/_carry_i_6/O
                         net (fo=1, routed)           0.000     9.143    add_ball/_carry_i_6_n_0
    SLICE_X78Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.656 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.656    add_ball/_carry_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.773 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.773    add_ball/_carry__0_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           1.059    10.949    vga_driver/CO[0]
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124    11.073 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.974    12.047    vga_driver/red_out0
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.589    23.506    vga_driver/CLK
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.560    24.066    
                         clock uncertainty           -0.084    23.982    
    SLICE_X86Y116        FDRE (Setup_fdre_C_D)       -0.081    23.901    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.901    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                 11.855    

Slack (MET) :             12.052ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.702ns  (logic 8.161ns (64.249%)  route 4.541ns (35.751%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 23.506 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.701    -0.839    vga_driver/CLK
    SLICE_X76Y105        FDRE                                         r  vga_driver/pixel_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  vga_driver/pixel_col_reg[1]/Q
                         net (fo=2, routed)           0.664     0.343    vga_driver/pixel_col_reg[10]_0[1]
    SLICE_X76Y105        LUT1 (Prop_lut1_I0_O)        0.124     0.467 r  vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.467    add_ball/red2_1[1]
    SLICE_X76Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.000 r  add_ball/red3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.000    add_ball/red3_inferred__0/i__carry_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.117 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.117    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.440 r  add_ball/red3_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.686     2.126    add_ball/red3_inferred__0/i__carry__1_n_6
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033     6.159 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     6.161    add_ball/red2_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.679 f  add_ball/red1/P[0]
                         net (fo=2, routed)           1.339     9.019    add_ball/red1_n_105
    SLICE_X78Y109        LUT2 (Prop_lut2_I0_O)        0.124     9.143 r  add_ball/_carry_i_6/O
                         net (fo=1, routed)           0.000     9.143    add_ball/_carry_i_6_n_0
    SLICE_X78Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.656 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.656    add_ball/_carry_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.773 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.773    add_ball/_carry__0_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           1.059    10.949    vga_driver/CO[0]
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124    11.073 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.791    11.863    vga_driver/red_out0
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.589    23.506    vga_driver/CLK
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.560    24.066    
                         clock uncertainty           -0.084    23.982    
    SLICE_X86Y116        FDRE (Setup_fdre_C_D)       -0.067    23.915    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         23.915    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                 12.052    

Slack (MET) :             20.019ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.963ns (20.375%)  route 3.763ns (79.625%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 23.497 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.704    -0.836    vga_driver/CLK
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.417 f  vga_driver/v_cnt_reg[3]/Q
                         net (fo=10, routed)          1.214     0.797    vga_driver/Q[3]
    SLICE_X81Y109        LUT6 (Prop_lut6_I0_O)        0.296     1.093 f  vga_driver/vsync_i_4/O
                         net (fo=1, routed)           0.820     1.913    vga_driver/vsync_i_4_n_0
    SLICE_X79Y109        LUT6 (Prop_lut6_I3_O)        0.124     2.037 f  vga_driver/vsync_i_2/O
                         net (fo=1, routed)           0.960     2.997    vga_driver/vsync_i_2_n_0
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.121 r  vga_driver/vsync_i_1/O
                         net (fo=2, routed)           0.769     3.890    vga_driver/vsync_i_1_n_0
    SLICE_X76Y107        FDRE                                         r  vga_driver/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.580    23.497    vga_driver/CLK
    SLICE_X76Y107        FDRE                                         r  vga_driver/vsync_reg/C
                         clock pessimism              0.560    24.057    
                         clock uncertainty           -0.084    23.973    
    SLICE_X76Y107        FDRE (Setup_fdre_C_D)       -0.064    23.909    vga_driver/vsync_reg
  -------------------------------------------------------------------
                         required time                         23.909    
                         arrival time                          -3.890    
  -------------------------------------------------------------------
                         slack                                 20.019    

Slack (MET) :             20.078ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.963ns (22.283%)  route 3.359ns (77.717%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 23.499 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.704    -0.836    vga_driver/CLK
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.417 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=10, routed)          1.212     0.795    vga_driver/Q[3]
    SLICE_X81Y109        LUT6 (Prop_lut6_I4_O)        0.296     1.091 r  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.666     1.758    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X80Y109        LUT6 (Prop_lut6_I3_O)        0.124     1.882 r  vga_driver/v_cnt[10]_i_4/O
                         net (fo=10, routed)          0.841     2.723    vga_driver/geqOp4_in
    SLICE_X80Y108        LUT2 (Prop_lut2_I0_O)        0.124     2.847 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=2, routed)           0.639     3.486    vga_driver/v_cnt0
    SLICE_X79Y109        FDRE                                         r  vga_driver/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.582    23.499    vga_driver/CLK
    SLICE_X79Y109        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.577    24.076    
                         clock uncertainty           -0.084    23.992    
    SLICE_X79Y109        FDRE (Setup_fdre_C_R)       -0.429    23.563    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         23.563    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                 20.078    

Slack (MET) :             20.078ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.963ns (22.283%)  route 3.359ns (77.717%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 23.499 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.704    -0.836    vga_driver/CLK
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.417 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=10, routed)          1.212     0.795    vga_driver/Q[3]
    SLICE_X81Y109        LUT6 (Prop_lut6_I4_O)        0.296     1.091 r  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.666     1.758    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X80Y109        LUT6 (Prop_lut6_I3_O)        0.124     1.882 r  vga_driver/v_cnt[10]_i_4/O
                         net (fo=10, routed)          0.841     2.723    vga_driver/geqOp4_in
    SLICE_X80Y108        LUT2 (Prop_lut2_I0_O)        0.124     2.847 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=2, routed)           0.639     3.486    vga_driver/v_cnt0
    SLICE_X79Y109        FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.582    23.499    vga_driver/CLK
    SLICE_X79Y109        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.577    24.076    
                         clock uncertainty           -0.084    23.992    
    SLICE_X79Y109        FDRE (Setup_fdre_C_R)       -0.429    23.563    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         23.563    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                 20.078    

Slack (MET) :             20.120ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.454%)  route 3.428ns (80.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 23.494 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.705    -0.835    vga_driver/CLK
    SLICE_X79Y103        FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  vga_driver/h_cnt_reg[3]/Q
                         net (fo=12, routed)          1.353     0.974    vga_driver/h_cnt_reg[10]_0[3]
    SLICE_X79Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.098 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.433     1.531    vga_driver/hsync_i_4_n_0
    SLICE_X79Y105        LUT6 (Prop_lut6_I4_O)        0.124     1.655 r  vga_driver/hsync_i_3/O
                         net (fo=1, routed)           0.881     2.537    vga_driver/hsync_i_3_n_0
    SLICE_X78Y105        LUT4 (Prop_lut4_I3_O)        0.124     2.661 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.760     3.421    vga_driver/hsync0
    SLICE_X72Y109        FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.577    23.494    vga_driver/CLK
    SLICE_X72Y109        FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.560    24.054    
                         clock uncertainty           -0.084    23.970    
    SLICE_X72Y109        FDRE (Setup_fdre_C_R)       -0.429    23.541    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         23.541    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                 20.120    

Slack (MET) :             20.241ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/vsync_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.963ns (21.408%)  route 3.535ns (78.592%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 23.494 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.704    -0.836    vga_driver/CLK
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.417 f  vga_driver/v_cnt_reg[3]/Q
                         net (fo=10, routed)          1.214     0.797    vga_driver/Q[3]
    SLICE_X81Y109        LUT6 (Prop_lut6_I0_O)        0.296     1.093 f  vga_driver/vsync_i_4/O
                         net (fo=1, routed)           0.820     1.913    vga_driver/vsync_i_4_n_0
    SLICE_X79Y109        LUT6 (Prop_lut6_I3_O)        0.124     2.037 f  vga_driver/vsync_i_2/O
                         net (fo=1, routed)           0.960     2.997    vga_driver/vsync_i_2_n_0
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.121 r  vga_driver/vsync_i_1/O
                         net (fo=2, routed)           0.541     3.662    vga_driver/vsync_i_1_n_0
    SLICE_X73Y109        FDRE                                         r  vga_driver/vsync_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.577    23.494    vga_driver/CLK
    SLICE_X73Y109        FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
                         clock pessimism              0.560    24.054    
                         clock uncertainty           -0.084    23.970    
    SLICE_X73Y109        FDRE (Setup_fdre_C_D)       -0.067    23.903    vga_driver/vsync_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                 20.241    

Slack (MET) :             20.881ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.792ns (21.587%)  route 2.877ns (78.413%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 23.509 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.705    -0.835    vga_driver/CLK
    SLICE_X78Y103        FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  vga_driver/h_cnt_reg[5]/Q
                         net (fo=11, routed)          1.138     0.821    vga_driver/h_cnt_reg[10]_0[5]
    SLICE_X79Y106        LUT6 (Prop_lut6_I3_O)        0.124     0.945 r  vga_driver/red_out_i_2/O
                         net (fo=2, routed)           1.123     2.068    vga_driver/red_out_i_2_n_0
    SLICE_X80Y109        LUT4 (Prop_lut4_I0_O)        0.150     2.218 r  vga_driver/green_out_i_1/O
                         net (fo=1, routed)           0.616     2.834    vga_driver/p_3_in
    SLICE_X82Y109        FDRE                                         r  vga_driver/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.592    23.509    vga_driver/CLK
    SLICE_X82Y109        FDRE                                         r  vga_driver/green_out_reg/C
                         clock pessimism              0.560    24.069    
                         clock uncertainty           -0.084    23.985    
    SLICE_X82Y109        FDRE (Setup_fdre_C_D)       -0.271    23.714    vga_driver/green_out_reg
  -------------------------------------------------------------------
                         required time                         23.714    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                 20.881    

Slack (MET) :             21.028ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.963ns (24.966%)  route 2.894ns (75.034%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 23.500 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.704    -0.836    vga_driver/CLK
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.417 f  vga_driver/v_cnt_reg[3]/Q
                         net (fo=10, routed)          1.212     0.795    vga_driver/Q[3]
    SLICE_X81Y109        LUT6 (Prop_lut6_I4_O)        0.296     1.091 f  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.666     1.758    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X80Y109        LUT6 (Prop_lut6_I3_O)        0.124     1.882 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=10, routed)          1.016     2.897    vga_driver/geqOp4_in
    SLICE_X79Y108        LUT4 (Prop_lut4_I0_O)        0.124     3.021 r  vga_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.021    vga_driver/v_cnt[2]_i_1_n_0
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.583    23.500    vga_driver/CLK
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.602    24.102    
                         clock uncertainty           -0.084    24.018    
    SLICE_X79Y108        FDRE (Setup_fdre_C_D)        0.031    24.049    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.049    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                 21.028    

Slack (MET) :             21.028ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.963ns (24.979%)  route 2.892ns (75.021%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 23.500 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.704    -0.836    vga_driver/CLK
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.417 f  vga_driver/v_cnt_reg[3]/Q
                         net (fo=10, routed)          1.212     0.795    vga_driver/Q[3]
    SLICE_X81Y109        LUT6 (Prop_lut6_I4_O)        0.296     1.091 f  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.666     1.758    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X80Y109        LUT6 (Prop_lut6_I3_O)        0.124     1.882 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=10, routed)          1.014     2.895    vga_driver/geqOp4_in
    SLICE_X79Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.019 r  vga_driver/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.019    vga_driver/v_cnt[1]_i_1_n_0
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.583    23.500    vga_driver/CLK
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.602    24.102    
                         clock uncertainty           -0.084    24.018    
    SLICE_X79Y108        FDRE (Setup_fdre_C_D)        0.029    24.047    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.047    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 21.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.225%)  route 0.145ns (43.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.594    -0.570    vga_driver/CLK
    SLICE_X79Y103        FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=12, routed)          0.145    -0.284    vga_driver/h_cnt_reg[10]_0[3]
    SLICE_X78Y103        LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    vga_driver/plusOp[5]
    SLICE_X78Y103        FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.866    -0.807    vga_driver/CLK
    SLICE_X78Y103        FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X78Y103        FDRE (Hold_fdre_C_D)         0.120    -0.437    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.554%)  route 0.149ns (44.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.594    -0.570    vga_driver/CLK
    SLICE_X79Y103        FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=12, routed)          0.149    -0.280    vga_driver/h_cnt_reg[10]_0[3]
    SLICE_X78Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.235 r  vga_driver/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga_driver/plusOp[7]
    SLICE_X78Y103        FDRE                                         r  vga_driver/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.866    -0.807    vga_driver/CLK
    SLICE_X78Y103        FDRE                                         r  vga_driver/h_cnt_reg[7]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X78Y103        FDRE (Hold_fdre_C_D)         0.121    -0.436    vga_driver/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.138%)  route 0.163ns (49.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.595    -0.569    vga_driver/CLK
    SLICE_X80Y108        FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=10, routed)          0.163    -0.242    vga_driver/Q[7]
    SLICE_X79Y107        FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.865    -0.808    vga_driver/CLK
    SLICE_X79Y107        FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism              0.275    -0.533    
    SLICE_X79Y107        FDRE (Hold_fdre_C_D)         0.072    -0.461    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.162%)  route 0.186ns (56.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.571    vga_driver/CLK
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.186    -0.244    vga_driver/Q[9]
    SLICE_X78Y108        FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.865    -0.808    vga_driver/CLK
    SLICE_X78Y108        FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.250    -0.558    
    SLICE_X78Y108        FDRE (Hold_fdre_C_D)         0.083    -0.475    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.360%)  route 0.154ns (54.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.571    vga_driver/CLK
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=10, routed)          0.154    -0.289    vga_driver/Q[3]
    SLICE_X79Y106        FDRE                                         r  vga_driver/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.866    -0.807    vga_driver/CLK
    SLICE_X79Y106        FDRE                                         r  vga_driver/pixel_row_reg[3]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X79Y106        FDRE (Hold_fdre_C_D)         0.019    -0.535    vga_driver/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.594    -0.570    vga_driver/CLK
    SLICE_X78Y103        FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=12, routed)          0.161    -0.245    vga_driver/h_cnt_reg[10]_0[6]
    SLICE_X78Y103        LUT5 (Prop_lut5_I4_O)        0.045    -0.200 r  vga_driver/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    vga_driver/plusOp[6]
    SLICE_X78Y103        FDRE                                         r  vga_driver/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.866    -0.807    vga_driver/CLK
    SLICE_X78Y103        FDRE                                         r  vga_driver/h_cnt_reg[6]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X78Y103        FDRE (Hold_fdre_C_D)         0.121    -0.449    vga_driver/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.590%)  route 0.188ns (47.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.595    -0.569    vga_driver/CLK
    SLICE_X80Y109        FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.188    -0.217    vga_driver/Q[0]
    SLICE_X79Y108        LUT6 (Prop_lut6_I2_O)        0.045    -0.172 r  vga_driver/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    vga_driver/v_cnt[4]_i_1_n_0
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.865    -0.808    vga_driver/CLK
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.275    -0.533    
    SLICE_X79Y108        FDRE (Hold_fdre_C_D)         0.092    -0.441    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.052%)  route 0.211ns (59.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.571    vga_driver/CLK
    SLICE_X79Y109        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=8, routed)           0.211    -0.219    vga_driver/Q[5]
    SLICE_X79Y107        FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.865    -0.808    vga_driver/CLK
    SLICE_X79Y107        FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X79Y107        FDRE (Hold_fdre_C_D)         0.066    -0.489    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.941%)  route 0.179ns (49.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.594    -0.570    vga_driver/CLK
    SLICE_X79Y104        FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=8, routed)           0.179    -0.250    vga_driver/h_cnt_reg[10]_0[10]
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    vga_driver/plusOp[10]
    SLICE_X79Y104        FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.866    -0.807    vga_driver/CLK
    SLICE_X79Y104        FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X79Y104        FDRE (Hold_fdre_C_D)         0.092    -0.478    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.053%)  route 0.220ns (60.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.571    vga_driver/CLK
    SLICE_X79Y108        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=10, routed)          0.220    -0.210    vga_driver/Q[2]
    SLICE_X79Y106        FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.866    -0.807    vga_driver/CLK
    SLICE_X79Y106        FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X79Y106        FDRE (Hold_fdre_C_D)         0.070    -0.484    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y16   clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X82Y109    vga_driver/green_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X79Y104    vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X79Y104    vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X79Y104    vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X78Y103    vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X79Y103    vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X79Y103    vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X78Y103    vga_driver/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X82Y109    vga_driver/green_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X82Y109    vga_driver/green_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X79Y104    vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X79Y104    vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X79Y104    vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X79Y104    vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X79Y104    vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X79Y104    vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X78Y103    vga_driver/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X78Y103    vga_driver/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X82Y109    vga_driver/green_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X82Y109    vga_driver/green_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X79Y104    vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X79Y104    vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X79Y104    vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X79Y104    vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X79Y104    vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X79Y104    vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X78Y103    vga_driver/h_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X78Y103    vga_driver/h_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_ball/ball_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_motion_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.001ns  (logic 1.346ns (33.645%)  route 2.655ns (66.355%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE                         0.000     0.000 r  add_ball/ball_y_reg[3]/C
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  add_ball/ball_y_reg[3]/Q
                         net (fo=6, routed)           0.999     1.517    add_ball/ball_y_reg[10]_0[1]
    SLICE_X78Y104        LUT2 (Prop_lut2_I1_O)        0.124     1.641 r  add_ball/leqOp_carry_i_1/O
                         net (fo=1, routed)           0.549     2.190    add_ball/leqOp_carry_i_1_n_0
    SLICE_X77Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.770 f  add_ball/leqOp_carry/CO[3]
                         net (fo=1, routed)           1.107     3.877    add_ball/leqOp_carry_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.124     4.001 r  add_ball/ball_y_motion[9]_i_1/O
                         net (fo=1, routed)           0.000     4.001    add_ball/ball_y_motion[9]_i_1_n_0
    SLICE_X77Y105        FDRE                                         r  add_ball/ball_y_motion_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_motion_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.635ns  (logic 1.284ns (35.322%)  route 2.351ns (64.678%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDRE                         0.000     0.000 r  add_ball/ball_x_reg[3]/C
    SLICE_X77Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_ball/ball_x_reg[3]/Q
                         net (fo=5, routed)           0.845     1.301    add_ball/ball_x_reg[10]_0[1]
    SLICE_X77Y105        LUT2 (Prop_lut2_I1_O)        0.124     1.425 r  add_ball/i__carry_i_1__0/O
                         net (fo=1, routed)           0.537     1.962    add_ball/i__carry_i_1__0_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.542 f  add_ball/leqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.969     3.511    add_ball/leqOp
    SLICE_X74Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.635 r  add_ball/ball_x_motion[9]_i_1/O
                         net (fo=1, routed)           0.000     3.635    add_ball/ball_x_motion[9]_i_1_n_0
    SLICE_X74Y105        FDRE                                         r  add_ball/ball_x_motion_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.324ns  (logic 1.279ns (55.025%)  route 1.045ns (44.975%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE                         0.000     0.000 r  add_ball/ball_y_motion_reg[9]/C
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_ball/ball_y_motion_reg[9]/Q
                         net (fo=9, routed)           1.045     1.501    add_ball/ball_y_motion[9]
    SLICE_X76Y103        LUT2 (Prop_lut2_I1_O)        0.124     1.625 r  add_ball/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     1.625    add_ball/plusOp_carry_i_1_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.001 r  add_ball/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.001    add_ball/plusOp_carry_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.324 r  add_ball/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.324    add_ball/plusOp0_out[8]
    SLICE_X76Y104        FDRE                                         r  add_ball/ball_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.316ns  (logic 1.271ns (54.869%)  route 1.045ns (45.131%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE                         0.000     0.000 r  add_ball/ball_y_motion_reg[9]/C
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_ball/ball_y_motion_reg[9]/Q
                         net (fo=9, routed)           1.045     1.501    add_ball/ball_y_motion[9]
    SLICE_X76Y103        LUT2 (Prop_lut2_I1_O)        0.124     1.625 r  add_ball/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     1.625    add_ball/plusOp_carry_i_1_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.001 r  add_ball/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.001    add_ball/plusOp_carry_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.316 r  add_ball/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.316    add_ball/plusOp0_out[10]
    SLICE_X76Y104        FDRE                                         r  add_ball/ball_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.240ns  (logic 1.195ns (53.338%)  route 1.045ns (46.662%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE                         0.000     0.000 r  add_ball/ball_y_motion_reg[9]/C
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_ball/ball_y_motion_reg[9]/Q
                         net (fo=9, routed)           1.045     1.501    add_ball/ball_y_motion[9]
    SLICE_X76Y103        LUT2 (Prop_lut2_I1_O)        0.124     1.625 r  add_ball/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     1.625    add_ball/plusOp_carry_i_1_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.001 r  add_ball/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.001    add_ball/plusOp_carry_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  add_ball/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.240    add_ball/plusOp0_out[9]
    SLICE_X76Y104        FDRE                                         r  add_ball/ball_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.220ns  (logic 1.175ns (52.918%)  route 1.045ns (47.082%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE                         0.000     0.000 r  add_ball/ball_y_motion_reg[9]/C
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_ball/ball_y_motion_reg[9]/Q
                         net (fo=9, routed)           1.045     1.501    add_ball/ball_y_motion[9]
    SLICE_X76Y103        LUT2 (Prop_lut2_I1_O)        0.124     1.625 r  add_ball/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     1.625    add_ball/plusOp_carry_i_1_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.001 r  add_ball/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.001    add_ball/plusOp_carry_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.220 r  add_ball/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.220    add_ball/plusOp0_out[7]
    SLICE_X76Y104        FDRE                                         r  add_ball/ball_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.211ns  (logic 1.526ns (69.020%)  route 0.685ns (30.980%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y105        FDRE                         0.000     0.000 r  add_ball/ball_x_motion_reg[9]/C
    SLICE_X74Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_x_motion_reg[9]/Q
                         net (fo=9, routed)           0.685     1.203    add_ball/ball_x_motion_reg_n_0_[9]
    SLICE_X77Y106        LUT2 (Prop_lut2_I1_O)        0.124     1.327 r  add_ball/plusOp__21_carry_i_3/O
                         net (fo=1, routed)           0.000     1.327    add_ball/plusOp__21_carry_i_3_n_0
    SLICE_X77Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.877 r  add_ball/plusOp__21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.877    add_ball/plusOp__21_carry_n_0
    SLICE_X77Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.211 r  add_ball/plusOp__21_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.211    add_ball/plusOp[8]
    SLICE_X77Y107        FDRE                                         r  add_ball/ball_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 1.505ns (68.723%)  route 0.685ns (31.277%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y105        FDRE                         0.000     0.000 r  add_ball/ball_x_motion_reg[9]/C
    SLICE_X74Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_x_motion_reg[9]/Q
                         net (fo=9, routed)           0.685     1.203    add_ball/ball_x_motion_reg_n_0_[9]
    SLICE_X77Y106        LUT2 (Prop_lut2_I1_O)        0.124     1.327 r  add_ball/plusOp__21_carry_i_3/O
                         net (fo=1, routed)           0.000     1.327    add_ball/plusOp__21_carry_i_3_n_0
    SLICE_X77Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.877 r  add_ball/plusOp__21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.877    add_ball/plusOp__21_carry_n_0
    SLICE_X77Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.190 r  add_ball/plusOp__21_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.190    add_ball/plusOp[10]
    SLICE_X77Y107        FDRE                                         r  add_ball/ball_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.116ns  (logic 1.431ns (67.630%)  route 0.685ns (32.370%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y105        FDRE                         0.000     0.000 r  add_ball/ball_x_motion_reg[9]/C
    SLICE_X74Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_x_motion_reg[9]/Q
                         net (fo=9, routed)           0.685     1.203    add_ball/ball_x_motion_reg_n_0_[9]
    SLICE_X77Y106        LUT2 (Prop_lut2_I1_O)        0.124     1.327 r  add_ball/plusOp__21_carry_i_3/O
                         net (fo=1, routed)           0.000     1.327    add_ball/plusOp__21_carry_i_3_n_0
    SLICE_X77Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.877 r  add_ball/plusOp__21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.877    add_ball/plusOp__21_carry_n_0
    SLICE_X77Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.116 r  add_ball/plusOp__21_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.116    add_ball/plusOp[9]
    SLICE_X77Y107        FDRE                                         r  add_ball/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.100ns  (logic 1.415ns (67.383%)  route 0.685ns (32.617%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y105        FDRE                         0.000     0.000 r  add_ball/ball_x_motion_reg[9]/C
    SLICE_X74Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_x_motion_reg[9]/Q
                         net (fo=9, routed)           0.685     1.203    add_ball/ball_x_motion_reg_n_0_[9]
    SLICE_X77Y106        LUT2 (Prop_lut2_I1_O)        0.124     1.327 r  add_ball/plusOp__21_carry_i_3/O
                         net (fo=1, routed)           0.000     1.327    add_ball/plusOp__21_carry_i_3_n_0
    SLICE_X77Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.877 r  add_ball/plusOp__21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.877    add_ball/plusOp__21_carry_n_0
    SLICE_X77Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.100 r  add_ball/plusOp__21_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.100    add_ball/plusOp[7]
    SLICE_X77Y107        FDRE                                         r  add_ball/ball_x_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_ball/ball_x_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE                         0.000     0.000 r  add_ball/ball_x_reg[7]/C
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_x_reg[7]/Q
                         net (fo=7, routed)           0.079     0.220    add_ball/ball_x_reg[10]_0[5]
    SLICE_X77Y107        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  add_ball/plusOp__21_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.344    add_ball/plusOp[8]
    SLICE_X77Y107        FDRE                                         r  add_ball/ball_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_motion_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE                         0.000     0.000 r  add_ball/ball_y_motion_reg[9]/C
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_y_motion_reg[9]/Q
                         net (fo=9, routed)           0.168     0.309    add_ball/ball_y_motion[9]
    SLICE_X77Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.354 r  add_ball/ball_y_motion[9]_i_1/O
                         net (fo=1, routed)           0.000     0.354    add_ball/ball_y_motion[9]_i_1_n_0
    SLICE_X77Y105        FDRE                                         r  add_ball/ball_y_motion_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.268ns (72.399%)  route 0.102ns (27.601%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDRE                         0.000     0.000 r  add_ball/ball_x_reg[5]/C
    SLICE_X77Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_x_reg[5]/Q
                         net (fo=8, routed)           0.102     0.243    add_ball/ball_x_reg[10]_0[3]
    SLICE_X77Y106        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.370 r  add_ball/plusOp__21_carry/O[3]
                         net (fo=1, routed)           0.000     0.370    add_ball/plusOp[6]
    SLICE_X77Y106        FDRE                                         r  add_ball/ball_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.268ns (72.387%)  route 0.102ns (27.613%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE                         0.000     0.000 r  add_ball/ball_x_reg[9]/C
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_x_reg[9]/Q
                         net (fo=7, routed)           0.102     0.243    add_ball/ball_x_reg[10]_0[7]
    SLICE_X77Y107        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.370 r  add_ball/plusOp__21_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.370    add_ball/plusOp[10]
    SLICE_X77Y107        FDRE                                         r  add_ball/ball_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.298ns (79.003%)  route 0.079ns (20.997%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE                         0.000     0.000 r  add_ball/ball_x_reg[7]/C
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_x_reg[7]/Q
                         net (fo=7, routed)           0.079     0.220    add_ball/ball_x_reg[10]_0[5]
    SLICE_X77Y107        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.377 r  add_ball/plusOp__21_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.377    add_ball/plusOp[9]
    SLICE_X77Y107        FDRE                                         r  add_ball/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.293ns (76.453%)  route 0.090ns (23.547%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDRE                         0.000     0.000 r  add_ball/ball_y_reg[9]/C
    SLICE_X76Y104        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_ball/ball_y_reg[9]/Q
                         net (fo=6, routed)           0.090     0.254    add_ball/ball_y_reg[10]_0[7]
    SLICE_X76Y104        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.383 r  add_ball/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.383    add_ball/plusOp0_out[10]
    SLICE_X76Y104        FDRE                                         r  add_ball/ball_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.293ns (76.453%)  route 0.090ns (23.547%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDRE                         0.000     0.000 r  add_ball/ball_y_reg[7]/C
    SLICE_X76Y104        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_ball/ball_y_reg[7]/Q
                         net (fo=7, routed)           0.090     0.254    add_ball/ball_y_reg[10]_0[5]
    SLICE_X76Y104        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.383 r  add_ball/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.383    add_ball/plusOp0_out[8]
    SLICE_X76Y104        FDRE                                         r  add_ball/ball_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  add_ball/ball_x_reg[2]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  add_ball/ball_x_reg[2]/Q
                         net (fo=5, routed)           0.175     0.339    add_ball/ball_x_reg[10]_0[0]
    SLICE_X78Y105        LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  add_ball/ball_x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.384    add_ball/ball_x[2]_i_1_n_0
    SLICE_X78Y105        FDRE                                         r  add_ball/ball_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE                         0.000     0.000 r  add_ball/ball_y_reg[5]/C
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_ball/ball_y_reg[5]/Q
                         net (fo=8, routed)           0.091     0.255    add_ball/ball_y_reg[10]_0[3]
    SLICE_X76Y103        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.384 r  add_ball/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     0.384    add_ball/plusOp0_out[6]
    SLICE_X76Y103        FDRE                                         r  add_ball/ball_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.287ns (73.696%)  route 0.102ns (26.304%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDRE                         0.000     0.000 r  add_ball/ball_x_reg[4]/C
    SLICE_X77Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_x_reg[4]/Q
                         net (fo=8, routed)           0.102     0.243    add_ball/ball_x_reg[10]_0[2]
    SLICE_X77Y106        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.389 r  add_ball/plusOp__21_carry/O[2]
                         net (fo=1, routed)           0.000     0.389    add_ball/plusOp[5]
    SLICE_X77Y106        FDRE                                         r  add_ball/ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 4.021ns (46.295%)  route 4.664ns (53.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.697    -0.843    vga_driver/CLK
    SLICE_X72Y109        FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           4.664     4.277    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     7.841 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.841    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.627ns  (logic 4.021ns (46.613%)  route 4.606ns (53.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.697    -0.843    vga_driver/CLK
    SLICE_X73Y109        FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  vga_driver/vsync_reg_lopt_replica/Q
                         net (fo=1, routed)           4.606     4.219    lopt_2
    B12                  OBUF (Prop_obuf_I_O)         3.565     7.784 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.784    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 4.002ns (58.923%)  route 2.790ns (41.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.712    -0.828    vga_driver/CLK
    SLICE_X82Y109        FDRE                                         r  vga_driver/green_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  vga_driver/green_out_reg/Q
                         net (fo=1, routed)           2.790     2.418    vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     5.964 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.964    vga_green[2]
    B6                                                                r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 3.991ns (60.795%)  route 2.574ns (39.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.708    -0.832    vga_driver/CLK
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  vga_driver/red_out_reg/Q
                         net (fo=1, routed)           2.574     2.198    vga_blue_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.535     5.733 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.733    vga_red[2]
    C5                                                                r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.492ns  (logic 4.007ns (61.729%)  route 2.484ns (38.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.708    -0.832    vga_driver/CLK
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  vga_driver/red_out_reg_lopt_replica/Q
                         net (fo=1, routed)           2.484     2.108    lopt
    C7                   OBUF (Prop_obuf_I_O)         3.551     5.660 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.660    vga_blue[1]
    C7                                                                r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/red_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.377ns (66.626%)  route 0.690ns (33.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.596    -0.568    vga_driver/CLK
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  vga_driver/red_out_reg/Q
                         net (fo=1, routed)           0.690     0.263    vga_blue_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         1.236     1.499 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.499    vga_red[2]
    C5                                                                r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.393ns (66.988%)  route 0.686ns (33.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.596    -0.568    vga_driver/CLK
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  vga_driver/red_out_reg_lopt_replica/Q
                         net (fo=1, routed)           0.686     0.259    lopt
    C7                   OBUF (Prop_obuf_I_O)         1.252     1.511 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.511    vga_blue[1]
    C7                                                                r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.388ns (64.314%)  route 0.770ns (35.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.599    -0.565    vga_driver/CLK
    SLICE_X82Y109        FDRE                                         r  vga_driver/green_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  vga_driver/green_out_reg/Q
                         net (fo=1, routed)           0.770     0.346    vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.593 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.593    vga_green[2]
    B6                                                                r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.137ns  (logic 1.407ns (44.839%)  route 1.731ns (55.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.588    -0.576    vga_driver/CLK
    SLICE_X73Y109        FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  vga_driver/vsync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.731     1.295    lopt_2
    B12                  OBUF (Prop_obuf_I_O)         1.266     2.561 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.561    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.181ns  (logic 1.406ns (44.201%)  route 1.775ns (55.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.588    -0.576    vga_driver/CLK
    SLICE_X72Y109        FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           1.775     1.340    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     2.605 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.605    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     5.918    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_ball/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.262ns  (logic 8.008ns (60.383%)  route 5.254ns (39.617%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  add_ball/ball_x_reg[2]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_x_reg[2]/Q
                         net (fo=5, routed)           1.193     1.711    vga_driver/red2[0]
    SLICE_X76Y105        LUT2 (Prop_lut2_I1_O)        0.124     1.835 r  vga_driver/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.835    add_ball/red2_1[2]
    SLICE_X76Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.215 r  add_ball/red3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.215    add_ball/red3_inferred__0/i__carry_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.332 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.655 r  add_ball/red3_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.686     3.342    add_ball/red3_inferred__0/i__carry__1_n_6
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033     7.375 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.377    add_ball/red2_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.895 f  add_ball/red1/P[0]
                         net (fo=2, routed)           1.339    10.234    add_ball/red1_n_105
    SLICE_X78Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.358 r  add_ball/_carry_i_6/O
                         net (fo=1, routed)           0.000    10.358    add_ball/_carry_i_6_n_0
    SLICE_X78Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.871 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.871    add_ball/_carry_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    add_ball/_carry__0_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.105 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           1.059    12.164    vga_driver/CO[0]
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124    12.288 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.974    13.262    vga_driver/red_out0
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.589    -1.432    vga_driver/CLK
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C

Slack:                    inf
  Source:                 add_ball/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.079ns  (logic 8.008ns (61.230%)  route 5.071ns (38.770%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  add_ball/ball_x_reg[2]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_x_reg[2]/Q
                         net (fo=5, routed)           1.193     1.711    vga_driver/red2[0]
    SLICE_X76Y105        LUT2 (Prop_lut2_I1_O)        0.124     1.835 r  vga_driver/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.835    add_ball/red2_1[2]
    SLICE_X76Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.215 r  add_ball/red3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.215    add_ball/red3_inferred__0/i__carry_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.332 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.655 r  add_ball/red3_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.686     3.342    add_ball/red3_inferred__0/i__carry__1_n_6
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033     7.375 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.377    add_ball/red2_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.895 f  add_ball/red1/P[0]
                         net (fo=2, routed)           1.339    10.234    add_ball/red1_n_105
    SLICE_X78Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.358 r  add_ball/_carry_i_6/O
                         net (fo=1, routed)           0.000    10.358    add_ball/_carry_i_6_n_0
    SLICE_X78Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.871 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.871    add_ball/_carry_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    add_ball/_carry__0_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.105 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           1.059    12.164    vga_driver/CO[0]
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124    12.288 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.791    13.079    vga_driver/red_out0
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.589    -1.432    vga_driver/CLK
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_ball/ball_y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.250ns  (logic 0.985ns (43.771%)  route 1.265ns (56.229%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  add_ball/ball_y_reg[2]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_ball/ball_y_reg[2]/Q
                         net (fo=5, routed)           0.224     0.388    add_ball/ball_y_reg[10]_0[0]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[2]_P[20])
                                                      0.643     1.031 r  add_ball/red1/P[20]
                         net (fo=2, routed)           0.333     1.364    add_ball/red1_n_85
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.049     1.413 r  add_ball/_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.413    add_ball/_carry__1_i_2_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.497 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.359     1.856    vga_driver/CO[0]
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.045     1.901 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.350     2.250    vga_driver/red_out0
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.866    -0.807    vga_driver/CLK
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg/C

Slack:                    inf
  Source:                 add_ball/ball_y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.305ns  (logic 0.985ns (42.738%)  route 1.320ns (57.262%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  add_ball/ball_y_reg[2]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_ball/ball_y_reg[2]/Q
                         net (fo=5, routed)           0.224     0.388    add_ball/ball_y_reg[10]_0[0]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[2]_P[20])
                                                      0.643     1.031 r  add_ball/red1/P[20]
                         net (fo=2, routed)           0.333     1.364    add_ball/red1_n_85
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.049     1.413 r  add_ball/_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.413    add_ball/_carry__1_i_2_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.497 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.359     1.856    vga_driver/CO[0]
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.045     1.901 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.404     2.305    vga_driver/red_out0
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.866    -0.807    vga_driver/CLK
    SLICE_X86Y116        FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C





