$timescale 1ns $end
$scope module logic $end
$var wire 1 clk clk $end
$var wire 32 ALU_first_x ALU_first_x $end
$var wire 3 ALU_op_dx ALU_op_dx $end
$var wire 32 ALU_result_mw ALU_result_mw $end
$var wire 32 ALU_result_xm ALU_result_xm $end
$var wire 32 ALU_second_x ALU_second_x $end
$var wire 2 ALU_src_dx ALU_src_dx $end
$var wire 2 ForwardA ForwardA $end
$var wire 2 ForwardB ForwardB $end
$var wire 1 branch_dx branch_dx $end
$var wire 32 branch_offset_dx branch_offset_dx $end
$var wire 32 branch_pc_xm branch_pc_xm $end
$var wire 10 control_out control_out $end
$var wire 32 d_mem_read_mw d_mem_read_mw $end
$var wire 32 imm_sign_dx imm_sign_dx $end
$var wire 32 imm_zero_dx imm_zero_dx $end
$var wire 32 instr_f instr_f $end
$var wire 32 instr_fd instr_fd $end
$var wire 1 mem_to_reg_dx mem_to_reg_dx $end
$var wire 1 mem_to_reg_mw mem_to_reg_mw $end
$var wire 1 mem_to_reg_xm mem_to_reg_xm $end
$var wire 1 mem_write_dx mem_write_dx $end
$var wire 1 mem_write_xm mem_write_xm $end
$var wire 32 pc pc $end
$var wire 32 pc_next pc_next $end
$var wire 32 pc_plus_4_dx pc_plus_4_dx $end
$var wire 32 pc_plus_4_fd pc_plus_4_fd $end
$var wire 32 rd_dx rd_dx $end
$var wire 32 rd_mw rd_mw $end
$var wire 32 rd_x rd_x $end
$var wire 32 rd_xm rd_xm $end
$var wire 1 reg_dest_dx reg_dest_dx $end
$var wire 1 reg_write_dx reg_write_dx $end
$var wire 1 reg_write_mw reg_write_mw $end
$var wire 1 reg_write_xm reg_write_xm $end
$var wire 32 rf_data_1_dx rf_data_1_dx $end
$var wire 32 rf_data_2_dx rf_data_2_dx $end
$var wire 32 rf_data_2_xm rf_data_2_xm $end
$var wire 32 rf_write_data_w rf_write_data_w $end
$var wire 32 rs_dx rs_dx $end
$var wire 32 rt_dx rt_dx $end
$var wire 1 stall stall $end
$var wire 1 to_branch_x to_branch_x $end
$var wire 1 to_branch_xm to_branch_xm $end
$upscope $end
$enddefinitions $end
$dumpvars
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b100000000010001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b11111111111111111111111111111100 pc
b0 pc_next
b0 pc_plus_4_dx
b0 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
$end
#0
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b100000000010001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b11111111111111111111111111111100 pc
b0 pc_next
b0 pc_plus_4_dx
b0 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#5
b0 clk

#10
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b100000000010011111111111111111 instr_f
b100000000010001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b0 pc
b100 pc_next
b0 pc_plus_4_dx
b100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#15
b0 clk

#20
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b11111111111111111111111111111111 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b1000010010101000000100000 instr_f
b100000000010011111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b100 pc
b1000 pc_next
b100 pc_plus_4_dx
b1000 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b1000 rd_x
b0 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b1000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#25
b0 clk

#30
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b11111111111111111111111111111111 ALU_result_xm
b11111111111111111111111111111111 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b111100000010111111111111111111 instr_f
b1000010010101000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1000 pc
b1100 pc_next
b1000 pc_plus_4_dx
b1100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b1001 rd_x
b1000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b1001 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#35
b0 clk

#40
b11111111111111111111111111111111 ALU_first_x
b0 ALU_op_dx
b11111111111111111111111111111111 ALU_result_mw
b11111111111111111111111111111111 ALU_result_xm
b11111111111111111111111111111111 ALU_second_x
b0 ALU_src_dx
b1 ForwardA
b10 ForwardB
b0 branch_dx
b10100000010000000 branch_offset_dx
b100 branch_pc_xm
b10100101 control_out
b0 d_mem_read_mw
b101000000100000 imm_sign_dx
b101000000100000 imm_zero_dx
b110101011011000000000000000001 instr_f
b111100000010111111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1100 pc
b10000 pc_next
b1100 pc_plus_4_dx
b10000 pc_plus_4_fd
b1010 rd_dx
b1000 rd_mw
b1010 rd_x
b1001 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111111111111111111111 rf_write_data_w
b1000 rs_dx
b1001 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#45
b0 clk

#50
b0 ALU_first_x
b101 ALU_op_dx
b11111111111111111111111111111111 ALU_result_mw
b11111111111111111111111111111110 ALU_result_xm
b11111111111111111111111111111111 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b10100000010001100 branch_pc_xm
b11000010 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b100000000011010000000011111110 instr_f
b110101011011000000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10000 pc
b10100 pc_next
b10000 pc_plus_4_dx
b10100 pc_plus_4_fd
b11111 rd_dx
b1001 rd_mw
b1011 rd_x
b1010 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b11111111111111111111111111111111 rf_data_2_xm
b11111111111111111111111111111111 rf_write_data_w
b0 rs_dx
b1011 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#55
b0 clk

#60
b11111111111111110000000000000000 ALU_first_x
b10 ALU_op_dx
b11111111111111111111111111111110 ALU_result_mw
b11111111111111110000000000000000 ALU_result_xm
b1 ALU_second_x
b10 ALU_src_dx
b10 ForwardA
b0 ForwardB
b0 branch_dx
b100 branch_offset_dx
b1100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b100000000011100001010100000111 instr_f
b100000000011010000000011111110 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10100 pc
b11000 pc_next
b10100 pc_plus_4_dx
b11000 pc_plus_4_fd
b0 rd_dx
b1010 rd_mw
b1100 rd_x
b1011 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111111111111111111110 rf_write_data_w
b1011 rs_dx
b1100 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#65
b0 clk

#70
b0 ALU_first_x
b0 ALU_op_dx
b11111111111111110000000000000000 ALU_result_mw
b11111111111111110000000000000001 ALU_result_xm
b11111110 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b1111111000 branch_offset_dx
b11000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b11111110 imm_sign_dx
b11111110 imm_zero_dx
b1101011100111100000100100 instr_f
b100000000011100001010100000111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b11000 pc
b11100 pc_next
b11000 pc_plus_4_dx
b11100 pc_plus_4_fd
b0 rd_dx
b1011 rd_mw
b1101 rd_x
b1100 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111110000000000000000 rf_write_data_w
b0 rs_dx
b1101 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#75
b0 clk

#80
b0 ALU_first_x
b0 ALU_op_dx
b11111111111111110000000000000001 ALU_result_mw
b11111110 ALU_result_xm
b1010100000111 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b101010000011100 branch_offset_dx
b10000010000 branch_pc_xm
b1010000001 control_out
b0 d_mem_read_mw
b1010100000111 imm_sign_dx
b1010100000111 imm_zero_dx
b1111011101000000000101010 instr_f
b1101011100111100000100100 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b11100 pc
b100000 pc_next
b11100 pc_plus_4_dx
b100000 pc_plus_4_fd
b10 rd_dx
b1100 rd_mw
b1110 rd_x
b1101 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111110000000000000001 rf_write_data_w
b0 rs_dx
b1110 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#85
b0 clk

#90
b11111110 ALU_first_x
b1 ALU_op_dx
b11111110 ALU_result_mw
b1010100000111 ALU_result_xm
b1010100000111 ALU_second_x
b0 ALU_src_dx
b1 ForwardA
b10 ForwardB
b0 branch_dx
b11110000010010000 branch_offset_dx
b101010000111000 branch_pc_xm
b1010000011 control_out
b0 d_mem_read_mw
b111100000100100 imm_sign_dx
b111100000100100 imm_zero_dx
b100000000100010000000000000001 instr_f
b1111011101000000000101010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b100000 pc
b100100 pc_next
b100000 pc_plus_4_dx
b100100 pc_plus_4_fd
b1111 rd_dx
b1101 rd_mw
b1111 rd_x
b1110 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b11111110 rf_write_data_w
b1101 rs_dx
b1110 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#95
b0 clk

#100
b110 ALU_first_x
b11 ALU_op_dx
b1010100000111 ALU_result_mw
b110 ALU_result_xm
b1010100000111 ALU_second_x
b0 ALU_src_dx
b10 ForwardA
b1 ForwardB
b0 branch_dx
b11111111111111100000000010101000 branch_offset_dx
b11110000010110000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b11111111111111111000000000101010 imm_sign_dx
b1000000000101010 imm_zero_dx
b100000000100100000000000000010 instr_f
b100000000100010000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b100100 pc
b101000 pc_next
b100100 pc_plus_4_dx
b101000 pc_plus_4_fd
b10000 rd_dx
b1110 rd_mw
b10000 rd_x
b1111 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010100000111 rf_data_2_xm
b1010100000111 rf_write_data_w
b1111 rs_dx
b1110 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#105
b0 clk

#110
b0 ALU_first_x
b0 ALU_op_dx
b110 ALU_result_mw
b1 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b100 branch_offset_dx
b11111111111111100000000011001100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b10010100011001100000101010 instr_f
b100000000100100000000000000010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b101000 pc
b101100 pc_next
b101000 pc_plus_4_dx
b101100 pc_plus_4_fd
b0 rd_dx
b1111 rd_mw
b10001 rd_x
b10000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010100000111 rf_data_2_xm
b110 rf_write_data_w
b0 rs_dx
b10001 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#115
b0 clk

#120
b0 ALU_first_x
b0 ALU_op_dx
b1 ALU_result_mw
b1 ALU_result_xm
b10 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b1000 branch_offset_dx
b101100 branch_pc_xm
b1010000011 control_out
b0 d_mem_read_mw
b10 imm_sign_dx
b10 imm_zero_dx
b100000000101000001010100000111 instr_f
b10010100011001100000101010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b101100 pc
b110000 pc_next
b101100 pc_plus_4_dx
b110000 pc_plus_4_fd
b0 rd_dx
b10000 rd_mw
b10010 rd_x
b10001 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b1 rf_write_data_w
b0 rs_dx
b10010 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#125
b0 clk

#130
b10 ALU_first_x
b11 ALU_op_dx
b1 ALU_result_mw
b10 ALU_result_xm
b1 ALU_second_x
b0 ALU_src_dx
b10 ForwardA
b1 ForwardB
b0 branch_dx
b11111111111111100110000010101000 branch_offset_dx
b110100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b11111111111111111001100000101010 imm_sign_dx
b1001100000101010 imm_zero_dx
b10100101001010000000100000 instr_f
b100000000101000001010100000111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b110000 pc
b110100 pc_next
b110000 pc_plus_4_dx
b110100 pc_plus_4_fd
b10011 rd_dx
b10001 rd_mw
b10011 rd_x
b10010 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b1 rf_write_data_w
b10010 rs_dx
b10001 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#135
b0 clk

#140
b0 ALU_first_x
b0 ALU_op_dx
b10 ALU_result_mw
b0 ALU_result_xm
b1010100000111 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b101010000011100 branch_offset_dx
b11111111111111100110000011011000 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b1010100000111 imm_sign_dx
b1010100000111 imm_zero_dx
b10100101001010000000100100 instr_f
b10100101001010000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b110100 pc
b111000 pc_next
b110100 pc_plus_4_dx
b111000 pc_plus_4_fd
b10 rd_dx
b10010 rd_mw
b10100 rd_x
b10011 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1 rf_data_2_xm
b10 rf_write_data_w
b0 rs_dx
b10100 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#145
b0 clk

#150
b1010100000111 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1010100000111 ALU_result_xm
b1010100000111 ALU_second_x
b0 ALU_src_dx
b10 ForwardA
b10 ForwardB
b0 branch_dx
b11111111111111101000000010000000 branch_offset_dx
b101010001010000 branch_pc_xm
b1010000001 control_out
b0 d_mem_read_mw
b11111111111111111010000000100000 imm_sign_dx
b1010000000100000 imm_zero_dx
b110110100101000000000000000001 instr_f
b10100101001010000000100100 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b111000 pc
b111100 pc_next
b111000 pc_plus_4_dx
b111100 pc_plus_4_fd
b10100 rd_dx
b10011 rd_mw
b10100 rd_x
b10100 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b10100 rs_dx
b10100 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#155
b0 clk

#160
b10101000001110 ALU_first_x
b1 ALU_op_dx
b1010100000111 ALU_result_mw
b10101000001110 ALU_result_xm
b10101000001110 ALU_second_x
b0 ALU_src_dx
b10 ForwardA
b10 ForwardB
b0 branch_dx
b11111111111111101000000010010000 branch_offset_dx
b11111111111111101000000010111000 branch_pc_xm
b11000010 control_out
b0 d_mem_read_mw
b11111111111111111010000000100100 imm_sign_dx
b1010000000100100 imm_zero_dx
b100000000101110000000000000000 instr_f
b110110100101000000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b111100 pc
b1000000 pc_next
b111100 pc_plus_4_dx
b1000000 pc_plus_4_fd
b10100 rd_dx
b10100 rd_mw
b10100 rd_x
b10100 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010100000111 rf_data_2_xm
b1010100000111 rf_write_data_w
b10100 rs_dx
b10100 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#165
b0 clk

#170
b10101000001110 ALU_first_x
b10 ALU_op_dx
b10101000001110 ALU_result_mw
b10101000001110 ALU_result_xm
b1 ALU_second_x
b10 ALU_src_dx
b10 ForwardA
b10 ForwardB
b0 branch_dx
b100 branch_offset_dx
b11111111111111101000000011001100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b100000000101010000000000000001 instr_f
b100000000101110000000000000000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1000000 pc
b1000100 pc_next
b1000000 pc_plus_4_dx
b1000100 pc_plus_4_fd
b0 rd_dx
b10100 rd_mw
b10100 rd_x
b10100 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b1010100000111 rf_data_1_dx
b1010100000111 rf_data_2_dx
b10101000001110 rf_data_2_xm
b10101000001110 rf_write_data_w
b10100 rs_dx
b10100 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#175
b0 clk

#180
b0 ALU_first_x
b0 ALU_op_dx
b10101000001110 ALU_result_mw
b10101000001111 ALU_result_xm
b0 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b1000100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b100000000101100000000000000010 instr_f
b100000000101010000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1000100 pc
b1001000 pc_next
b1000100 pc_plus_4_dx
b1001000 pc_plus_4_fd
b0 rd_dx
b10100 rd_mw
b10111 rd_x
b10100 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b10101000001110 rf_data_2_xm
b10101000001110 rf_write_data_w
b0 rs_dx
b10111 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#185
b0 clk

#190
b0 ALU_first_x
b0 ALU_op_dx
b10101000001111 ALU_result_mw
b0 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b100 branch_offset_dx
b1000100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b10010101101100000000000000001 instr_f
b100000000101100000000000000010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1001000 pc
b1001100 pc_next
b1001000 pc_plus_4_dx
b1001100 pc_plus_4_fd
b0 rd_dx
b10100 rd_mw
b10101 rd_x
b10111 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b10101000001111 rf_write_data_w
b0 rs_dx
b10101 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#195
b0 clk

#200
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1 ALU_result_xm
b10 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b1000 branch_offset_dx
b1001100 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b10 imm_sign_dx
b10 imm_zero_dx
b100000000101110000000000000101 instr_f
b10010101101100000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1001100 pc
b1010000 pc_next
b1001100 pc_plus_4_dx
b1010000 pc_plus_4_fd
b0 rd_dx
b10111 rd_mw
b10110 rd_x
b10101 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b10110 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#205
b0 clk

#210
b1 ALU_first_x
b100 ALU_op_dx
b1 ALU_result_mw
b10 ALU_result_xm
b10 ALU_second_x
b0 ALU_src_dx
b1 ForwardA
b10 ForwardB
b1 branch_dx
b100 branch_offset_dx
b1010100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b100000000000010000000000000000 instr_f
b100000000101110000000000000101 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1010000 pc
b1010100 pc_next
b1010000 pc_plus_4_dx
b1010100 pc_plus_4_fd
b0 rd_dx
b10101 rd_mw
b10110 rd_x
b10110 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b1 rf_write_data_w
b10101 rs_dx
b10110 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#215
b0 clk

#220
b0 ALU_first_x
b0 ALU_op_dx
b10 ALU_result_mw
b11111111111111111111111111111111 ALU_result_xm
b101 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b10100 branch_offset_dx
b1010100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b101 imm_sign_dx
b101 imm_zero_dx
b11000000100000 instr_f
b100000000000010000000000000000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1010100 pc
b1011000 pc_next
b1010100 pc_plus_4_dx
b1011000 pc_plus_4_fd
b0 rd_dx
b10110 rd_mw
b10111 rd_x
b10110 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b10 rf_data_2_xm
b10 rf_write_data_w
b0 rs_dx
b10111 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#225
b0 clk

#230
b0 ALU_first_x
b0 ALU_op_dx
b11111111111111111111111111111111 ALU_result_mw
b101 ALU_result_xm
b0 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b1101000 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b11100000100000 instr_f
b11000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1011000 pc
b1011100 pc_next
b1011000 pc_plus_4_dx
b1011100 pc_plus_4_fd
b0 rd_dx
b10110 rd_mw
b1 rd_x
b10111 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111111111111111111111 rf_write_data_w
b0 rs_dx
b1 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#235
b0 clk

#240
b0 ALU_first_x
b0 ALU_op_dx
b101 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b1100000010000000 branch_offset_dx
b1011000 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b11000000100000 imm_sign_dx
b11000000100000 imm_zero_dx
b100000000001110000000001000101 instr_f
b11100000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1011100 pc
b1100000 pc_next
b1011100 pc_plus_4_dx
b1100000 pc_plus_4_fd
b110 rd_dx
b10111 rd_mw
b110 rd_x
b1 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b101 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#245
b0 clk

#250
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b1110000010000000 branch_offset_dx
b1100000011011100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b11100000100000 imm_sign_dx
b11100000100000 imm_zero_dx
b100000000001100000000001000101 instr_f
b100000000001110000000001000101 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1100000 pc
b1100100 pc_next
b1100000 pc_plus_4_dx
b1100100 pc_plus_4_fd
b111 rd_dx
b1 rd_mw
b111 rd_x
b110 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#255
b0 clk

#260
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b1000101 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b100010100 branch_offset_dx
b1110000011100000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1000101 imm_sign_dx
b1000101 imm_zero_dx
b10000110001110000000000000001 instr_f
b100000000001100000000001000101 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1100100 pc
b1101000 pc_next
b1100100 pc_plus_4_dx
b1101000 pc_plus_4_fd
b0 rd_dx
b110 rd_mw
b111 rd_x
b111 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b111 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#265
b0 clk

#270
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1000101 ALU_result_xm
b1000101 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b100010100 branch_offset_dx
b101111000 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b1000101 imm_sign_dx
b1000101 imm_zero_dx
b100000000000010000000001000101 instr_f
b10000110001110000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1101000 pc
b1101100 pc_next
b1101000 pc_plus_4_dx
b1101100 pc_plus_4_fd
b0 rd_dx
b111 rd_mw
b110 rd_x
b111 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b110 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#275
b0 clk

#280
b1000101 ALU_first_x
b100 ALU_op_dx
b1000101 ALU_result_mw
b1000101 ALU_result_xm
b1000101 ALU_second_x
b0 ALU_src_dx
b10 ForwardA
b1 ForwardB
b1 branch_dx
b100 branch_offset_dx
b101111100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b10101110000101110000000000000000 instr_f
b100000000000010000000001000101 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1101100 pc
b1110000 pc_next
b1101100 pc_plus_4_dx
b1110000 pc_plus_4_fd
b0 rd_dx
b111 rd_mw
b111 rd_x
b110 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b1000101 rf_write_data_w
b110 rs_dx
b111 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#285
b0 clk

#290
b0 ALU_first_x
b0 ALU_op_dx
b1000101 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b1110000 branch_pc_xm
b110000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10101110000101110000000000000000 instr_f
b10101110000101110000000000000000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1110000 pc
b1110000 pc_next
b0 pc_plus_4_dx
b1110100 pc_plus_4_fd
b0 rd_dx
b110 rd_mw
b0 rd_x
b111 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1000101 rf_data_2_xm
b1000101 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#295
b0 clk

#300
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b110000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10001110000111000000000000000000 instr_f
b10101110000101110000000000000000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1110000 pc
b1110100 pc_next
b0 pc_plus_4_dx
b1110100 pc_plus_4_fd
b0 rd_dx
b111 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#305
b0 clk

#310
b1 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b10101000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10101111100111000000000000000000 instr_f
b10001110000111000000000000000000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b1 mem_write_dx
b0 mem_write_xm
b1110100 pc
b1111000 pc_next
b1110100 pc_plus_4_dx
b1111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b10111 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b1 rf_data_1_dx
b101 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b10000 rs_dx
b10111 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#315
b0 clk

#320
b1 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1 ALU_result_xm
b0 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b1110100 branch_pc_xm
b110000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10101111100111000000000000000000 instr_f
b10101111100111000000000000000000 instr_fd
b1 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b1 mem_write_xm
b1111000 pc
b1111000 pc_next
b1111000 pc_plus_4_dx
b1111100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b11100 rd_x
b10111 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b1 rf_data_1_dx
b0 rf_data_2_dx
b101 rf_data_2_xm
b0 rf_write_data_w
b10000 rs_dx
b11100 rt_dx
b1 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#325
b0 clk

#330
b0 ALU_first_x
b0 ALU_op_dx
b1 ALU_result_mw
b1 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b1111000 branch_pc_xm
b110000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b100000000111010000000000000110 instr_f
b10101111100111000000000000000000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b1 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b1111000 pc
b1111100 pc_next
b0 pc_plus_4_dx
b1111100 pc_plus_4_fd
b0 rd_dx
b10111 rd_mw
b0 rd_x
b11100 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b1 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#335
b0 clk

#340
b101 ALU_first_x
b0 ALU_op_dx
b1 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b1 ALU_src_dx
b1 ForwardA
b1 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b10100000 control_out
b101 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10001111101111101111111111111111 instr_f
b100000000111010000000000000110 instr_fd
b0 mem_to_reg_dx
b1 mem_to_reg_mw
b0 mem_to_reg_xm
b1 mem_write_dx
b0 mem_write_xm
b1111100 pc
b10000000 pc_next
b1111100 pc_plus_4_dx
b10000000 pc_plus_4_fd
b0 rd_dx
b11100 rd_mw
b11100 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b101 rf_write_data_w
b11100 rs_dx
b11100 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#345
b0 clk

#350
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b101 ALU_result_xm
b110 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11000 branch_offset_dx
b1111100 branch_pc_xm
b10101000 control_out
b0 d_mem_read_mw
b110 imm_sign_dx
b110 imm_zero_dx
b100000000001000000000000000101 instr_f
b10001111101111101111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b1 mem_write_xm
b10000000 pc
b10000100 pc_next
b10000000 pc_plus_4_dx
b10000100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b11101 rd_x
b11100 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b101 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b11101 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#355
b0 clk

#360
b110 ALU_first_x
b0 ALU_op_dx
b101 ALU_result_mw
b110 ALU_result_xm
b11111111111111111111111111111111 ALU_second_x
b1 ALU_src_dx
b10 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b10011000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b1100000100000 instr_f
b100000000001000000000000000101 instr_fd
b1 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10000100 pc
b10001000 pc_next
b10000100 pc_plus_4_dx
b10001000 pc_plus_4_fd
b11111 rd_dx
b11100 rd_mw
b11110 rd_x
b11101 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b101 rf_write_data_w
b11101 rs_dx
b11110 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#365
b0 clk

#370
b0 ALU_first_x
b0 ALU_op_dx
b110 ALU_result_mw
b101 ALU_result_xm
b101 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b10100 branch_offset_dx
b10000000 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b101 imm_sign_dx
b101 imm_zero_dx
b100000000000100000000000001010 instr_f
b1100000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b1 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10001000 pc
b10001100 pc_next
b10001000 pc_plus_4_dx
b10001100 pc_plus_4_fd
b0 rd_dx
b11101 rd_mw
b100 rd_x
b11110 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b110 rf_write_data_w
b0 rs_dx
b100 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#375
b0 clk

#380
b0 ALU_first_x
b0 ALU_op_dx
b101 ALU_result_mw
b101 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b110000010000000 branch_offset_dx
b10011100 branch_pc_xm
b10100000 control_out
b101 d_mem_read_mw
b1100000100000 imm_sign_dx
b1100000100000 imm_zero_dx
b10000011000100000000000000110 instr_f
b100000000000100000000000001010 instr_fd
b0 mem_to_reg_dx
b1 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10001100 pc
b10010000 pc_next
b10001100 pc_plus_4_dx
b10010000 pc_plus_4_fd
b11 rd_dx
b11110 rd_mw
b11 rd_x
b100 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b101 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#385
b0 clk

#390
b0 ALU_first_x
b0 ALU_op_dx
b101 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b110000100001100 branch_pc_xm
b100000100 control_out
b101 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b1100000000100000 instr_f
b10000011000100000000000000110 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010000 pc
b10010100 pc_next
b10010000 pc_plus_4_dx
b10010100 pc_plus_4_fd
b0 rd_dx
b100 rd_mw
b10 rd_x
b11 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b101 rf_write_data_w
b0 rs_dx
b10 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#395
b0 clk

#400
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b1010 ALU_result_xm
b1010 ALU_second_x
b0 ALU_src_dx
b1 ForwardA
b10 ForwardB
b1 branch_dx
b11000 branch_offset_dx
b10111000 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b110 imm_sign_dx
b110 imm_zero_dx
b10001100100110000000000000001010 instr_f
b1100000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010100 pc
b10011000 pc_next
b10010100 pc_plus_4_dx
b10011000 pc_plus_4_fd
b0 rd_dx
b11 rd_mw
b10 rd_x
b10 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b11 rs_dx
b10 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#405
b0 clk

#410
b0 ALU_first_x
b0 ALU_op_dx
b1010 ALU_result_mw
b11111111111111111111111111110110 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111110000000010000000 branch_offset_dx
b10101100 branch_pc_xm
b10101000 control_out
b0 d_mem_read_mw
b11111111111111111100000000100000 imm_sign_dx
b1100000000100000 imm_zero_dx
b100011000110000000000000000001 instr_f
b10001100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011000 pc
b10011100 pc_next
b10011000 pc_plus_4_dx
b10011100 pc_plus_4_fd
b11000 rd_dx
b10 rd_mw
b11000 rd_x
b10 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010 rf_data_2_xm
b1010 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#415
b0 clk

#420
b101 ALU_first_x
b0 ALU_op_dx
b11111111111111111111111111110110 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b11111111111111110000000100011000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b100011000110000000000000000001 instr_f
b100011000110000000000000000001 instr_fd
b1 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10011100 pc_next
b10011100 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b10 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111111111111111110110 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b1 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#425
b0 clk

#430
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1111 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b11000100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10101100100110000000000000001010 instr_f
b100011000110000000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b1 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10100000 pc_next
b0 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b0 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#435
b0 clk

#440
b0 ALU_first_x
b0 ALU_op_dx
b1111 ALU_result_mw
b0 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b1 ForwardA
b1 ForwardB
b0 branch_dx
b100 branch_offset_dx
b0 branch_pc_xm
b110000 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b100000011000110000000000000001 instr_f
b10101100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b1 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10100000 pc
b10100100 pc_next
b10100000 pc_plus_4_dx
b10100100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11000 rd_x
b0 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b11000 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#445
b0 clk

#450
b101 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b10100100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b10000000000001111111111111001 instr_f
b100000011000110000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b1 mem_write_dx
b0 mem_write_xm
b10100100 pc
b10101000 pc_next
b10100100 pc_plus_4_dx
b10101000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#455
b0 clk

#460
b0 ALU_first_x
b0 ALU_op_dx
b1 ALU_result_mw
b1111 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b100 branch_offset_dx
b11001100 branch_pc_xm
b100000100 control_out
b101 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b10000000000001111111111111111 instr_f
b10000000000001111111111111001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b1 mem_write_xm
b10101000 pc
b10101100 pc_next
b10101000 pc_plus_4_dx
b10101100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1 rf_data_2_xm
b1 rf_write_data_w
b11 rs_dx
b11 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#465
b0 clk

#470
b0 ALU_first_x
b100 ALU_op_dx
b1111 ALU_result_mw
b1 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111100100 branch_offset_dx
b10101100 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b11111111111111111111111111111001 imm_sign_dx
b1111111111111001 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b10101100 pc_plus_4_dx
b10110000 pc_plus_4_fd
b11111 rd_dx
b11000 rd_mw
b0 rd_x
b11 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b1111 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#475
b0 clk

#480
b0 ALU_first_x
b0 ALU_op_dx
b1 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10010000 branch_pc_xm
b0 control_out
b101 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000011000100000000000000110 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10010000 pc_next
b0 pc_plus_4_dx
b10110100 pc_plus_4_fd
b0 rd_dx
b11 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b1 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#485
b0 clk

#490
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b1100000000100000 instr_f
b10000011000100000000000000110 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010000 pc
b10010100 pc_next
b0 pc_plus_4_dx
b10010100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#495
b0 clk

#500
b1 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11000 branch_offset_dx
b0 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b110 imm_sign_dx
b110 imm_zero_dx
b10001100100110000000000000001010 instr_f
b1100000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010100 pc
b10011000 pc_next
b10010100 pc_plus_4_dx
b10011000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b10 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b1 rf_data_1_dx
b1010 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b11 rs_dx
b10 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#505
b0 clk

#510
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b11111111111111111111111111110111 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111110000000010000000 branch_offset_dx
b10101100 branch_pc_xm
b10101000 control_out
b0 d_mem_read_mw
b11111111111111111100000000100000 imm_sign_dx
b1100000000100000 imm_zero_dx
b100011000110000000000000000001 instr_f
b10001100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011000 pc
b10011100 pc_next
b10011000 pc_plus_4_dx
b10011100 pc_plus_4_fd
b11000 rd_dx
b0 rd_mw
b11000 rd_x
b10 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#515
b0 clk

#520
b101 ALU_first_x
b0 ALU_op_dx
b11111111111111111111111111110111 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b11111111111111110000000100011000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b100011000110000000000000000001 instr_f
b100011000110000000000000000001 instr_fd
b1 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10011100 pc_next
b10011100 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b10 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b1 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111111111111111110111 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b1 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#525
b0 clk

#530
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1111 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b11000100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10101100100110000000000000001010 instr_f
b100011000110000000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b1 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10100000 pc_next
b0 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b0 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#535
b0 clk

#540
b1 ALU_first_x
b0 ALU_op_dx
b1111 ALU_result_mw
b0 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b1 ForwardA
b1 ForwardB
b0 branch_dx
b100 branch_offset_dx
b0 branch_pc_xm
b110000 control_out
b1 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b100000011000110000000000000001 instr_f
b10101100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b1 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10100000 pc
b10100100 pc_next
b10100000 pc_plus_4_dx
b10100100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11000 rd_x
b0 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b1 rf_write_data_w
b11000 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#545
b0 clk

#550
b101 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b10 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b10100100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b10000000000001111111111111001 instr_f
b100000011000110000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b1 mem_write_dx
b0 mem_write_xm
b10100100 pc
b10101000 pc_next
b10100100 pc_plus_4_dx
b10101000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b1 rf_data_2_dx
b1 rf_data_2_xm
b0 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#555
b0 clk

#560
b1 ALU_first_x
b0 ALU_op_dx
b10 ALU_result_mw
b1111 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b100 branch_offset_dx
b11001100 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b10000000000001111111111111111 instr_f
b10000000000001111111111111001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b1 mem_write_xm
b10101000 pc
b10101100 pc_next
b10101000 pc_plus_4_dx
b10101100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b1 rf_data_1_dx
b1 rf_data_2_dx
b10 rf_data_2_xm
b10 rf_write_data_w
b11 rs_dx
b11 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#565
b0 clk

#570
b0 ALU_first_x
b100 ALU_op_dx
b1111 ALU_result_mw
b10 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111100100 branch_offset_dx
b10101100 branch_pc_xm
b100000100 control_out
b1 d_mem_read_mw
b11111111111111111111111111111001 imm_sign_dx
b1111111111111001 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b10101100 pc_plus_4_dx
b10110000 pc_plus_4_fd
b11111 rd_dx
b11000 rd_mw
b0 rd_x
b11 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1 rf_data_2_xm
b1111 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#575
b0 clk

#580
b0 ALU_first_x
b0 ALU_op_dx
b10 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10010000 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000011000100000000000000110 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10010000 pc_next
b0 pc_plus_4_dx
b10110100 pc_plus_4_fd
b0 rd_dx
b11 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b10 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#585
b0 clk

#590
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b1100000000100000 instr_f
b10000011000100000000000000110 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010000 pc
b10010100 pc_next
b0 pc_plus_4_dx
b10010100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#595
b0 clk

#600
b10 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11000 branch_offset_dx
b0 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b110 imm_sign_dx
b110 imm_zero_dx
b10001100100110000000000000001010 instr_f
b1100000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010100 pc
b10011000 pc_next
b10010100 pc_plus_4_dx
b10011000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b10 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b10 rf_data_1_dx
b1010 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b11 rs_dx
b10 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#605
b0 clk

#610
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b11111111111111111111111111111000 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111110000000010000000 branch_offset_dx
b10101100 branch_pc_xm
b10101000 control_out
b0 d_mem_read_mw
b11111111111111111100000000100000 imm_sign_dx
b1100000000100000 imm_zero_dx
b100011000110000000000000000001 instr_f
b10001100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011000 pc
b10011100 pc_next
b10011000 pc_plus_4_dx
b10011100 pc_plus_4_fd
b11000 rd_dx
b0 rd_mw
b11000 rd_x
b10 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#615
b0 clk

#620
b101 ALU_first_x
b0 ALU_op_dx
b11111111111111111111111111111000 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b11111111111111110000000100011000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b100011000110000000000000000001 instr_f
b100011000110000000000000000001 instr_fd
b1 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10011100 pc_next
b10011100 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b10 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b10 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111111111111111111000 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b1 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#625
b0 clk

#630
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1111 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b11000100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10101100100110000000000000001010 instr_f
b100011000110000000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b1 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10100000 pc_next
b0 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b0 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#635
b0 clk

#640
b10 ALU_first_x
b0 ALU_op_dx
b1111 ALU_result_mw
b0 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b1 ForwardA
b1 ForwardB
b0 branch_dx
b100 branch_offset_dx
b0 branch_pc_xm
b110000 control_out
b10 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b100000011000110000000000000001 instr_f
b10101100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b1 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10100000 pc
b10100100 pc_next
b10100000 pc_plus_4_dx
b10100100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11000 rd_x
b0 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b10 rf_write_data_w
b11000 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#645
b0 clk

#650
b101 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b11 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b10100100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b10000000000001111111111111001 instr_f
b100000011000110000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b1 mem_write_dx
b0 mem_write_xm
b10100100 pc
b10101000 pc_next
b10100100 pc_plus_4_dx
b10101000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b10 rf_data_2_dx
b10 rf_data_2_xm
b0 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#655
b0 clk

#660
b10 ALU_first_x
b0 ALU_op_dx
b11 ALU_result_mw
b1111 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b100 branch_offset_dx
b11001100 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b10000000000001111111111111111 instr_f
b10000000000001111111111111001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b1 mem_write_xm
b10101000 pc
b10101100 pc_next
b10101000 pc_plus_4_dx
b10101100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b10 rf_data_1_dx
b10 rf_data_2_dx
b11 rf_data_2_xm
b11 rf_write_data_w
b11 rs_dx
b11 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#665
b0 clk

#670
b0 ALU_first_x
b100 ALU_op_dx
b1111 ALU_result_mw
b11 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111100100 branch_offset_dx
b10101100 branch_pc_xm
b100000100 control_out
b10 d_mem_read_mw
b11111111111111111111111111111001 imm_sign_dx
b1111111111111001 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b10101100 pc_plus_4_dx
b10110000 pc_plus_4_fd
b11111 rd_dx
b11000 rd_mw
b0 rd_x
b11 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b10 rf_data_2_xm
b1111 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#675
b0 clk

#680
b0 ALU_first_x
b0 ALU_op_dx
b11 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10010000 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000011000100000000000000110 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10010000 pc_next
b0 pc_plus_4_dx
b10110100 pc_plus_4_fd
b0 rd_dx
b11 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b11 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#685
b0 clk

#690
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b1100000000100000 instr_f
b10000011000100000000000000110 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010000 pc
b10010100 pc_next
b0 pc_plus_4_dx
b10010100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#695
b0 clk

#700
b11 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11000 branch_offset_dx
b0 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b110 imm_sign_dx
b110 imm_zero_dx
b10001100100110000000000000001010 instr_f
b1100000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010100 pc
b10011000 pc_next
b10010100 pc_plus_4_dx
b10011000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b10 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b11 rf_data_1_dx
b1010 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b11 rs_dx
b10 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#705
b0 clk

#710
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b11111111111111111111111111111001 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111110000000010000000 branch_offset_dx
b10101100 branch_pc_xm
b10101000 control_out
b0 d_mem_read_mw
b11111111111111111100000000100000 imm_sign_dx
b1100000000100000 imm_zero_dx
b100011000110000000000000000001 instr_f
b10001100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011000 pc
b10011100 pc_next
b10011000 pc_plus_4_dx
b10011100 pc_plus_4_fd
b11000 rd_dx
b0 rd_mw
b11000 rd_x
b10 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#715
b0 clk

#720
b101 ALU_first_x
b0 ALU_op_dx
b11111111111111111111111111111001 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b11111111111111110000000100011000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b100011000110000000000000000001 instr_f
b100011000110000000000000000001 instr_fd
b1 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10011100 pc_next
b10011100 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b10 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b11 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111111111111111111001 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b1 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#725
b0 clk

#730
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1111 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b11000100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10101100100110000000000000001010 instr_f
b100011000110000000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b1 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10100000 pc_next
b0 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b0 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#735
b0 clk

#740
b11 ALU_first_x
b0 ALU_op_dx
b1111 ALU_result_mw
b0 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b1 ForwardA
b1 ForwardB
b0 branch_dx
b100 branch_offset_dx
b0 branch_pc_xm
b110000 control_out
b11 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b100000011000110000000000000001 instr_f
b10101100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b1 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10100000 pc
b10100100 pc_next
b10100000 pc_plus_4_dx
b10100100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11000 rd_x
b0 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b11 rf_write_data_w
b11000 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#745
b0 clk

#750
b101 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b100 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b10100100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b10000000000001111111111111001 instr_f
b100000011000110000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b1 mem_write_dx
b0 mem_write_xm
b10100100 pc
b10101000 pc_next
b10100100 pc_plus_4_dx
b10101000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b11 rf_data_2_dx
b11 rf_data_2_xm
b0 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#755
b0 clk

#760
b11 ALU_first_x
b0 ALU_op_dx
b100 ALU_result_mw
b1111 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b100 branch_offset_dx
b11001100 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b10000000000001111111111111111 instr_f
b10000000000001111111111111001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b1 mem_write_xm
b10101000 pc
b10101100 pc_next
b10101000 pc_plus_4_dx
b10101100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b11 rf_data_1_dx
b11 rf_data_2_dx
b100 rf_data_2_xm
b100 rf_write_data_w
b11 rs_dx
b11 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#765
b0 clk

#770
b0 ALU_first_x
b100 ALU_op_dx
b1111 ALU_result_mw
b100 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111100100 branch_offset_dx
b10101100 branch_pc_xm
b100000100 control_out
b11 d_mem_read_mw
b11111111111111111111111111111001 imm_sign_dx
b1111111111111001 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b10101100 pc_plus_4_dx
b10110000 pc_plus_4_fd
b11111 rd_dx
b11000 rd_mw
b0 rd_x
b11 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b11 rf_data_2_xm
b1111 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#775
b0 clk

#780
b0 ALU_first_x
b0 ALU_op_dx
b100 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10010000 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000011000100000000000000110 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10010000 pc_next
b0 pc_plus_4_dx
b10110100 pc_plus_4_fd
b0 rd_dx
b11 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b100 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#785
b0 clk

#790
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b1100000000100000 instr_f
b10000011000100000000000000110 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010000 pc
b10010100 pc_next
b0 pc_plus_4_dx
b10010100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#795
b0 clk

#800
b100 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11000 branch_offset_dx
b0 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b110 imm_sign_dx
b110 imm_zero_dx
b10001100100110000000000000001010 instr_f
b1100000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010100 pc
b10011000 pc_next
b10010100 pc_plus_4_dx
b10011000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b10 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b100 rf_data_1_dx
b1010 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b11 rs_dx
b10 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#805
b0 clk

#810
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b11111111111111111111111111111010 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111110000000010000000 branch_offset_dx
b10101100 branch_pc_xm
b10101000 control_out
b0 d_mem_read_mw
b11111111111111111100000000100000 imm_sign_dx
b1100000000100000 imm_zero_dx
b100011000110000000000000000001 instr_f
b10001100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011000 pc
b10011100 pc_next
b10011000 pc_plus_4_dx
b10011100 pc_plus_4_fd
b11000 rd_dx
b0 rd_mw
b11000 rd_x
b10 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#815
b0 clk

#820
b101 ALU_first_x
b0 ALU_op_dx
b11111111111111111111111111111010 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b11111111111111110000000100011000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b100011000110000000000000000001 instr_f
b100011000110000000000000000001 instr_fd
b1 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10011100 pc_next
b10011100 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b10 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b100 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111111111111111111010 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b1 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#825
b0 clk

#830
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1111 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b11000100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10101100100110000000000000001010 instr_f
b100011000110000000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b1 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10100000 pc_next
b0 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b0 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#835
b0 clk

#840
b100 ALU_first_x
b0 ALU_op_dx
b1111 ALU_result_mw
b0 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b1 ForwardA
b1 ForwardB
b0 branch_dx
b100 branch_offset_dx
b0 branch_pc_xm
b110000 control_out
b100 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b100000011000110000000000000001 instr_f
b10101100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b1 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10100000 pc
b10100100 pc_next
b10100000 pc_plus_4_dx
b10100100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11000 rd_x
b0 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b100 rf_write_data_w
b11000 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#845
b0 clk

#850
b101 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b101 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b10100100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b10000000000001111111111111001 instr_f
b100000011000110000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b1 mem_write_dx
b0 mem_write_xm
b10100100 pc
b10101000 pc_next
b10100100 pc_plus_4_dx
b10101000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b100 rf_data_2_dx
b100 rf_data_2_xm
b0 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#855
b0 clk

#860
b100 ALU_first_x
b0 ALU_op_dx
b101 ALU_result_mw
b1111 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b100 branch_offset_dx
b11001100 branch_pc_xm
b100000100 control_out
b101 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b10000000000001111111111111111 instr_f
b10000000000001111111111111001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b1 mem_write_xm
b10101000 pc
b10101100 pc_next
b10101000 pc_plus_4_dx
b10101100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b100 rf_data_1_dx
b100 rf_data_2_dx
b101 rf_data_2_xm
b101 rf_write_data_w
b11 rs_dx
b11 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#865
b0 clk

#870
b0 ALU_first_x
b100 ALU_op_dx
b1111 ALU_result_mw
b101 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111100100 branch_offset_dx
b10101100 branch_pc_xm
b100000100 control_out
b100 d_mem_read_mw
b11111111111111111111111111111001 imm_sign_dx
b1111111111111001 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b10101100 pc_plus_4_dx
b10110000 pc_plus_4_fd
b11111 rd_dx
b11000 rd_mw
b0 rd_x
b11 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b100 rf_data_2_xm
b1111 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#875
b0 clk

#880
b0 ALU_first_x
b0 ALU_op_dx
b101 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10010000 branch_pc_xm
b0 control_out
b101 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000011000100000000000000110 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10010000 pc_next
b0 pc_plus_4_dx
b10110100 pc_plus_4_fd
b0 rd_dx
b11 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b101 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#885
b0 clk

#890
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b1100000000100000 instr_f
b10000011000100000000000000110 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010000 pc
b10010100 pc_next
b0 pc_plus_4_dx
b10010100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#895
b0 clk

#900
b101 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11000 branch_offset_dx
b0 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b110 imm_sign_dx
b110 imm_zero_dx
b10001100100110000000000000001010 instr_f
b1100000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010100 pc
b10011000 pc_next
b10010100 pc_plus_4_dx
b10011000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b10 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b101 rf_data_1_dx
b1010 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b11 rs_dx
b10 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#905
b0 clk

#910
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b11111111111111111111111111111011 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111110000000010000000 branch_offset_dx
b10101100 branch_pc_xm
b10101000 control_out
b0 d_mem_read_mw
b11111111111111111100000000100000 imm_sign_dx
b1100000000100000 imm_zero_dx
b100011000110000000000000000001 instr_f
b10001100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011000 pc
b10011100 pc_next
b10011000 pc_plus_4_dx
b10011100 pc_plus_4_fd
b11000 rd_dx
b0 rd_mw
b11000 rd_x
b10 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#915
b0 clk

#920
b101 ALU_first_x
b0 ALU_op_dx
b11111111111111111111111111111011 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b11111111111111110000000100011000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b100011000110000000000000000001 instr_f
b100011000110000000000000000001 instr_fd
b1 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10011100 pc_next
b10011100 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b10 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b101 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111111111111111111011 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b1 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#925
b0 clk

#930
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1111 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b11000100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10101100100110000000000000001010 instr_f
b100011000110000000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b1 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10100000 pc_next
b0 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b0 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#935
b0 clk

#940
b101 ALU_first_x
b0 ALU_op_dx
b1111 ALU_result_mw
b0 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b1 ForwardA
b1 ForwardB
b0 branch_dx
b100 branch_offset_dx
b0 branch_pc_xm
b110000 control_out
b101 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b100000011000110000000000000001 instr_f
b10101100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b1 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10100000 pc
b10100100 pc_next
b10100000 pc_plus_4_dx
b10100100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11000 rd_x
b0 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b101 rf_write_data_w
b11000 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#945
b0 clk

#950
b101 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b110 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b10100100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b10000000000001111111111111001 instr_f
b100000011000110000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b1 mem_write_dx
b0 mem_write_xm
b10100100 pc
b10101000 pc_next
b10100100 pc_plus_4_dx
b10101000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b101 rf_data_2_dx
b101 rf_data_2_xm
b0 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#955
b0 clk

#960
b101 ALU_first_x
b0 ALU_op_dx
b110 ALU_result_mw
b1111 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b100 branch_offset_dx
b11001100 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b10000000000001111111111111111 instr_f
b10000000000001111111111111001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b1 mem_write_xm
b10101000 pc
b10101100 pc_next
b10101000 pc_plus_4_dx
b10101100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b101 rf_data_1_dx
b101 rf_data_2_dx
b110 rf_data_2_xm
b110 rf_write_data_w
b11 rs_dx
b11 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#965
b0 clk

#970
b0 ALU_first_x
b100 ALU_op_dx
b1111 ALU_result_mw
b110 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111100100 branch_offset_dx
b10101100 branch_pc_xm
b100000100 control_out
b101 d_mem_read_mw
b11111111111111111111111111111001 imm_sign_dx
b1111111111111001 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b10101100 pc_plus_4_dx
b10110000 pc_plus_4_fd
b11111 rd_dx
b11000 rd_mw
b0 rd_x
b11 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b101 rf_data_2_xm
b1111 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#975
b0 clk

#980
b0 ALU_first_x
b0 ALU_op_dx
b110 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10010000 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000011000100000000000000110 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10010000 pc_next
b0 pc_plus_4_dx
b10110100 pc_plus_4_fd
b0 rd_dx
b11 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b110 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#985
b0 clk

#990
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b1100000000100000 instr_f
b10000011000100000000000000110 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010000 pc
b10010100 pc_next
b0 pc_plus_4_dx
b10010100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#995
b0 clk

#1000
b110 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11000 branch_offset_dx
b0 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b110 imm_sign_dx
b110 imm_zero_dx
b10001100100110000000000000001010 instr_f
b1100000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010100 pc
b10011000 pc_next
b10010100 pc_plus_4_dx
b10011000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b10 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b110 rf_data_1_dx
b1010 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b11 rs_dx
b10 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1005
b0 clk

#1010
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b11111111111111111111111111111100 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111110000000010000000 branch_offset_dx
b10101100 branch_pc_xm
b10101000 control_out
b0 d_mem_read_mw
b11111111111111111100000000100000 imm_sign_dx
b1100000000100000 imm_zero_dx
b100011000110000000000000000001 instr_f
b10001100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011000 pc
b10011100 pc_next
b10011000 pc_plus_4_dx
b10011100 pc_plus_4_fd
b11000 rd_dx
b0 rd_mw
b11000 rd_x
b10 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1015
b0 clk

#1020
b101 ALU_first_x
b0 ALU_op_dx
b11111111111111111111111111111100 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b11111111111111110000000100011000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b100011000110000000000000000001 instr_f
b100011000110000000000000000001 instr_fd
b1 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10011100 pc_next
b10011100 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b10 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b110 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111111111111111111100 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b1 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1025
b0 clk

#1030
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1111 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b11000100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10101100100110000000000000001010 instr_f
b100011000110000000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b1 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10100000 pc_next
b0 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b0 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1035
b0 clk

#1040
b110 ALU_first_x
b0 ALU_op_dx
b1111 ALU_result_mw
b0 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b1 ForwardA
b1 ForwardB
b0 branch_dx
b100 branch_offset_dx
b0 branch_pc_xm
b110000 control_out
b110 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b100000011000110000000000000001 instr_f
b10101100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b1 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10100000 pc
b10100100 pc_next
b10100000 pc_plus_4_dx
b10100100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11000 rd_x
b0 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b110 rf_write_data_w
b11000 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1045
b0 clk

#1050
b101 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b111 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b10100100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b10000000000001111111111111001 instr_f
b100000011000110000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b1 mem_write_dx
b0 mem_write_xm
b10100100 pc
b10101000 pc_next
b10100100 pc_plus_4_dx
b10101000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b110 rf_data_2_dx
b110 rf_data_2_xm
b0 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1055
b0 clk

#1060
b110 ALU_first_x
b0 ALU_op_dx
b111 ALU_result_mw
b1111 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b100 branch_offset_dx
b11001100 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b10000000000001111111111111111 instr_f
b10000000000001111111111111001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b1 mem_write_xm
b10101000 pc
b10101100 pc_next
b10101000 pc_plus_4_dx
b10101100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b110 rf_data_1_dx
b110 rf_data_2_dx
b111 rf_data_2_xm
b111 rf_write_data_w
b11 rs_dx
b11 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1065
b0 clk

#1070
b0 ALU_first_x
b100 ALU_op_dx
b1111 ALU_result_mw
b111 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111100100 branch_offset_dx
b10101100 branch_pc_xm
b100000100 control_out
b110 d_mem_read_mw
b11111111111111111111111111111001 imm_sign_dx
b1111111111111001 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b10101100 pc_plus_4_dx
b10110000 pc_plus_4_fd
b11111 rd_dx
b11000 rd_mw
b0 rd_x
b11 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b110 rf_data_2_xm
b1111 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1075
b0 clk

#1080
b0 ALU_first_x
b0 ALU_op_dx
b111 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10010000 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000011000100000000000000110 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10010000 pc_next
b0 pc_plus_4_dx
b10110100 pc_plus_4_fd
b0 rd_dx
b11 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b111 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1085
b0 clk

#1090
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b1100000000100000 instr_f
b10000011000100000000000000110 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010000 pc
b10010100 pc_next
b0 pc_plus_4_dx
b10010100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1095
b0 clk

#1100
b111 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11000 branch_offset_dx
b0 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b110 imm_sign_dx
b110 imm_zero_dx
b10001100100110000000000000001010 instr_f
b1100000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010100 pc
b10011000 pc_next
b10010100 pc_plus_4_dx
b10011000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b10 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b111 rf_data_1_dx
b1010 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b11 rs_dx
b10 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1105
b0 clk

#1110
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b11111111111111111111111111111101 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111110000000010000000 branch_offset_dx
b10101100 branch_pc_xm
b10101000 control_out
b0 d_mem_read_mw
b11111111111111111100000000100000 imm_sign_dx
b1100000000100000 imm_zero_dx
b100011000110000000000000000001 instr_f
b10001100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011000 pc
b10011100 pc_next
b10011000 pc_plus_4_dx
b10011100 pc_plus_4_fd
b11000 rd_dx
b0 rd_mw
b11000 rd_x
b10 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1115
b0 clk

#1120
b101 ALU_first_x
b0 ALU_op_dx
b11111111111111111111111111111101 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b11111111111111110000000100011000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b100011000110000000000000000001 instr_f
b100011000110000000000000000001 instr_fd
b1 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10011100 pc_next
b10011100 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b10 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b111 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111111111111111111101 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b1 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1125
b0 clk

#1130
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1111 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b11000100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10101100100110000000000000001010 instr_f
b100011000110000000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b1 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10100000 pc_next
b0 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b0 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1135
b0 clk

#1140
b111 ALU_first_x
b0 ALU_op_dx
b1111 ALU_result_mw
b0 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b1 ForwardA
b1 ForwardB
b0 branch_dx
b100 branch_offset_dx
b0 branch_pc_xm
b110000 control_out
b111 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b100000011000110000000000000001 instr_f
b10101100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b1 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10100000 pc
b10100100 pc_next
b10100000 pc_plus_4_dx
b10100100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11000 rd_x
b0 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b111 rf_write_data_w
b11000 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1145
b0 clk

#1150
b101 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1000 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b10100100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b10000000000001111111111111001 instr_f
b100000011000110000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b1 mem_write_dx
b0 mem_write_xm
b10100100 pc
b10101000 pc_next
b10100100 pc_plus_4_dx
b10101000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b111 rf_data_2_dx
b111 rf_data_2_xm
b0 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1155
b0 clk

#1160
b111 ALU_first_x
b0 ALU_op_dx
b1000 ALU_result_mw
b1111 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b100 branch_offset_dx
b11001100 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b10000000000001111111111111111 instr_f
b10000000000001111111111111001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b1 mem_write_xm
b10101000 pc
b10101100 pc_next
b10101000 pc_plus_4_dx
b10101100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b111 rf_data_1_dx
b111 rf_data_2_dx
b1000 rf_data_2_xm
b1000 rf_write_data_w
b11 rs_dx
b11 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1165
b0 clk

#1170
b0 ALU_first_x
b100 ALU_op_dx
b1111 ALU_result_mw
b1000 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111100100 branch_offset_dx
b10101100 branch_pc_xm
b100000100 control_out
b111 d_mem_read_mw
b11111111111111111111111111111001 imm_sign_dx
b1111111111111001 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b10101100 pc_plus_4_dx
b10110000 pc_plus_4_fd
b11111 rd_dx
b11000 rd_mw
b0 rd_x
b11 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b111 rf_data_2_xm
b1111 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1175
b0 clk

#1180
b0 ALU_first_x
b0 ALU_op_dx
b1000 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10010000 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000011000100000000000000110 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10010000 pc_next
b0 pc_plus_4_dx
b10110100 pc_plus_4_fd
b0 rd_dx
b11 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b1000 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1185
b0 clk

#1190
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b1100000000100000 instr_f
b10000011000100000000000000110 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010000 pc
b10010100 pc_next
b0 pc_plus_4_dx
b10010100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1195
b0 clk

#1200
b1000 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11000 branch_offset_dx
b0 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b110 imm_sign_dx
b110 imm_zero_dx
b10001100100110000000000000001010 instr_f
b1100000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010100 pc
b10011000 pc_next
b10010100 pc_plus_4_dx
b10011000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b10 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b1000 rf_data_1_dx
b1010 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b11 rs_dx
b10 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1205
b0 clk

#1210
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b11111111111111111111111111111110 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111110000000010000000 branch_offset_dx
b10101100 branch_pc_xm
b10101000 control_out
b0 d_mem_read_mw
b11111111111111111100000000100000 imm_sign_dx
b1100000000100000 imm_zero_dx
b100011000110000000000000000001 instr_f
b10001100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011000 pc
b10011100 pc_next
b10011000 pc_plus_4_dx
b10011100 pc_plus_4_fd
b11000 rd_dx
b0 rd_mw
b11000 rd_x
b10 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1215
b0 clk

#1220
b101 ALU_first_x
b0 ALU_op_dx
b11111111111111111111111111111110 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b11111111111111110000000100011000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b100011000110000000000000000001 instr_f
b100011000110000000000000000001 instr_fd
b1 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10011100 pc_next
b10011100 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b10 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b1000 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111111111111111111110 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b1 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1225
b0 clk

#1230
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1111 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b11000100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10101100100110000000000000001010 instr_f
b100011000110000000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b1 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10100000 pc_next
b0 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b0 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1235
b0 clk

#1240
b1000 ALU_first_x
b0 ALU_op_dx
b1111 ALU_result_mw
b0 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b1 ForwardA
b1 ForwardB
b0 branch_dx
b100 branch_offset_dx
b0 branch_pc_xm
b110000 control_out
b1000 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b100000011000110000000000000001 instr_f
b10101100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b1 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10100000 pc
b10100100 pc_next
b10100000 pc_plus_4_dx
b10100100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11000 rd_x
b0 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b1000 rf_write_data_w
b11000 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1245
b0 clk

#1250
b101 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1001 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b10100100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b10000000000001111111111111001 instr_f
b100000011000110000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b1 mem_write_dx
b0 mem_write_xm
b10100100 pc
b10101000 pc_next
b10100100 pc_plus_4_dx
b10101000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b1000 rf_data_2_dx
b1000 rf_data_2_xm
b0 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1255
b0 clk

#1260
b1000 ALU_first_x
b0 ALU_op_dx
b1001 ALU_result_mw
b1111 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b100 branch_offset_dx
b11001100 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b10000000000001111111111111111 instr_f
b10000000000001111111111111001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b1 mem_write_xm
b10101000 pc
b10101100 pc_next
b10101000 pc_plus_4_dx
b10101100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b1000 rf_data_1_dx
b1000 rf_data_2_dx
b1001 rf_data_2_xm
b1001 rf_write_data_w
b11 rs_dx
b11 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1265
b0 clk

#1270
b0 ALU_first_x
b100 ALU_op_dx
b1111 ALU_result_mw
b1001 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111100100 branch_offset_dx
b10101100 branch_pc_xm
b100000100 control_out
b1000 d_mem_read_mw
b11111111111111111111111111111001 imm_sign_dx
b1111111111111001 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b10101100 pc_plus_4_dx
b10110000 pc_plus_4_fd
b11111 rd_dx
b11000 rd_mw
b0 rd_x
b11 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1000 rf_data_2_xm
b1111 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1275
b0 clk

#1280
b0 ALU_first_x
b0 ALU_op_dx
b1001 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10010000 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000011000100000000000000110 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10010000 pc_next
b0 pc_plus_4_dx
b10110100 pc_plus_4_fd
b0 rd_dx
b11 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b1001 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1285
b0 clk

#1290
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b1100000000100000 instr_f
b10000011000100000000000000110 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010000 pc
b10010100 pc_next
b0 pc_plus_4_dx
b10010100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1295
b0 clk

#1300
b1001 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11000 branch_offset_dx
b0 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b110 imm_sign_dx
b110 imm_zero_dx
b10001100100110000000000000001010 instr_f
b1100000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010100 pc
b10011000 pc_next
b10010100 pc_plus_4_dx
b10011000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b10 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b1001 rf_data_1_dx
b1010 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b11 rs_dx
b10 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1305
b0 clk

#1310
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b11111111111111111111111111111111 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b11111111111111110000000010000000 branch_offset_dx
b10101100 branch_pc_xm
b10101000 control_out
b0 d_mem_read_mw
b11111111111111111100000000100000 imm_sign_dx
b1100000000100000 imm_zero_dx
b100011000110000000000000000001 instr_f
b10001100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011000 pc
b10011100 pc_next
b10011000 pc_plus_4_dx
b10011100 pc_plus_4_fd
b11000 rd_dx
b0 rd_mw
b11000 rd_x
b10 rd_xm
b1 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1315
b0 clk

#1320
b101 ALU_first_x
b0 ALU_op_dx
b11111111111111111111111111111111 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b11111111111111110000000100011000 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b100011000110000000000000000001 instr_f
b100011000110000000000000000001 instr_fd
b1 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10011100 pc_next
b10011100 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b10 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b1001 rf_data_2_dx
b0 rf_data_2_xm
b11111111111111111111111111111111 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b1 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1325
b0 clk

#1330
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1111 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b11000100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10101100100110000000000000001010 instr_f
b100011000110000000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b1 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011100 pc
b10100000 pc_next
b0 pc_plus_4_dx
b10100000 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b0 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1335
b0 clk

#1340
b1001 ALU_first_x
b0 ALU_op_dx
b1111 ALU_result_mw
b0 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b1 ForwardA
b1 ForwardB
b0 branch_dx
b100 branch_offset_dx
b0 branch_pc_xm
b110000 control_out
b1001 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b100000011000110000000000000001 instr_f
b10101100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b1 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10100000 pc
b10100100 pc_next
b10100000 pc_plus_4_dx
b10100100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11000 rd_x
b0 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b1001 rf_write_data_w
b11000 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1345
b0 clk

#1350
b101 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b1010 ALU_result_xm
b1010 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b10 ForwardB
b0 branch_dx
b101000 branch_offset_dx
b10100100 branch_pc_xm
b10100000 control_out
b0 d_mem_read_mw
b1010 imm_sign_dx
b1010 imm_zero_dx
b10000000000001111111111111001 instr_f
b100000011000110000000000000001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b1 mem_write_dx
b0 mem_write_xm
b10100100 pc
b10101000 pc_next
b10100100 pc_plus_4_dx
b10101000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b11000 rd_x
b11000 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b101 rf_data_1_dx
b1001 rf_data_2_dx
b1001 rf_data_2_xm
b0 rf_write_data_w
b100 rs_dx
b11000 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1355
b0 clk

#1360
b1001 ALU_first_x
b0 ALU_op_dx
b1010 ALU_result_mw
b1111 ALU_result_xm
b1 ALU_second_x
b1 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b100 branch_offset_dx
b11001100 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b1 imm_sign_dx
b1 imm_zero_dx
b10000000000001111111111111111 instr_f
b10000000000001111111111111001 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b1 mem_write_xm
b10101000 pc
b10101100 pc_next
b10101000 pc_plus_4_dx
b10101100 pc_plus_4_fd
b0 rd_dx
b11000 rd_mw
b11 rd_x
b11000 rd_xm
b0 reg_dest_dx
b1 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b1001 rf_data_1_dx
b1001 rf_data_2_dx
b1010 rf_data_2_xm
b1010 rf_write_data_w
b11 rs_dx
b11 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1365
b0 clk

#1370
b0 ALU_first_x
b100 ALU_op_dx
b1111 ALU_result_mw
b1010 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111100100 branch_offset_dx
b10101100 branch_pc_xm
b100000100 control_out
b1001 d_mem_read_mw
b11111111111111111111111111111001 imm_sign_dx
b1111111111111001 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b10101100 pc_plus_4_dx
b10110000 pc_plus_4_fd
b11111 rd_dx
b11000 rd_mw
b0 rd_x
b11 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b1 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1001 rf_data_2_xm
b1111 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1375
b0 clk

#1380
b0 ALU_first_x
b0 ALU_op_dx
b1010 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10010000 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000011000100000000000000110 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10010000 pc_next
b0 pc_plus_4_dx
b10110100 pc_plus_4_fd
b0 rd_dx
b11 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b1 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b1010 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1385
b0 clk

#1390
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b1100000000100000 instr_f
b10000011000100000000000000110 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010000 pc
b10010100 pc_next
b0 pc_plus_4_dx
b10010100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1395
b0 clk

#1400
b1010 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b1010 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11000 branch_offset_dx
b0 branch_pc_xm
b1010000000 control_out
b0 d_mem_read_mw
b110 imm_sign_dx
b110 imm_zero_dx
b10001100100110000000000000001010 instr_f
b1100000000100000 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10010100 pc
b10011000 pc_next
b10010100 pc_plus_4_dx
b10011000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b10 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b1010 rf_data_1_dx
b1010 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b11 rs_dx
b10 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1405
b0 clk

#1410
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b10101000 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b10001100100110000000000000001010 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10011000 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10011100 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b10 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b1010 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1415
b0 clk

#1420
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b10 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1425
b0 clk

#1430
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1435
b0 clk

#1440
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1445
b0 clk

#1450
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1455
b0 clk

#1460
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1465
b0 clk

#1470
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1475
b0 clk

#1480
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1485
b0 clk

#1490
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1495
b0 clk

#1500
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1505
b0 clk

#1510
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1515
b0 clk

#1520
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1525
b0 clk

#1530
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1535
b0 clk

#1540
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1545
b0 clk

#1550
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1555
b0 clk

#1560
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1565
b0 clk

#1570
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1575
b0 clk

#1580
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1585
b0 clk

#1590
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1595
b0 clk

#1600
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1605
b0 clk

#1610
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1615
b0 clk

#1620
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1625
b0 clk

#1630
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1635
b0 clk

#1640
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1645
b0 clk

#1650
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1655
b0 clk

#1660
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1665
b0 clk

#1670
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1675
b0 clk

#1680
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1685
b0 clk

#1690
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1695
b0 clk

#1700
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1705
b0 clk

#1710
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1715
b0 clk

#1720
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1725
b0 clk

#1730
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1735
b0 clk

#1740
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1745
b0 clk

#1750
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1755
b0 clk

#1760
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1765
b0 clk

#1770
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1775
b0 clk

#1780
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1785
b0 clk

#1790
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1795
b0 clk

#1800
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1805
b0 clk

#1810
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1815
b0 clk

#1820
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1825
b0 clk

#1830
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1835
b0 clk

#1840
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1845
b0 clk

#1850
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1855
b0 clk

#1860
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1865
b0 clk

#1870
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1875
b0 clk

#1880
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1885
b0 clk

#1890
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1895
b0 clk

#1900
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1905
b0 clk

#1910
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1915
b0 clk

#1920
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1925
b0 clk

#1930
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1935
b0 clk

#1940
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1945
b0 clk

#1950
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1955
b0 clk

#1960
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1965
b0 clk

#1970
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#1975
b0 clk

#1980
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#1985
b0 clk

#1990
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#1995
b0 clk

#2000
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2005
b0 clk

#2010
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2015
b0 clk

#2020
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2025
b0 clk

#2030
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2035
b0 clk

#2040
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2045
b0 clk

#2050
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2055
b0 clk

#2060
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2065
b0 clk

#2070
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2075
b0 clk

#2080
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2085
b0 clk

#2090
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2095
b0 clk

#2100
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2105
b0 clk

#2110
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2115
b0 clk

#2120
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2125
b0 clk

#2130
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2135
b0 clk

#2140
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2145
b0 clk

#2150
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2155
b0 clk

#2160
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2165
b0 clk

#2170
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2175
b0 clk

#2180
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2185
b0 clk

#2190
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2195
b0 clk

#2200
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2205
b0 clk

#2210
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2215
b0 clk

#2220
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2225
b0 clk

#2230
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2235
b0 clk

#2240
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2245
b0 clk

#2250
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2255
b0 clk

#2260
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2265
b0 clk

#2270
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2275
b0 clk

#2280
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2285
b0 clk

#2290
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2295
b0 clk

#2300
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2305
b0 clk

#2310
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2315
b0 clk

#2320
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2325
b0 clk

#2330
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2335
b0 clk

#2340
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2345
b0 clk

#2350
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2355
b0 clk

#2360
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2365
b0 clk

#2370
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2375
b0 clk

#2380
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2385
b0 clk

#2390
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2395
b0 clk

#2400
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2405
b0 clk

#2410
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2415
b0 clk

#2420
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2425
b0 clk

#2430
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2435
b0 clk

#2440
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2445
b0 clk

#2450
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2455
b0 clk

#2460
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2465
b0 clk

#2470
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2475
b0 clk

#2480
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2485
b0 clk

#2490
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2495
b0 clk

#2500
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2505
b0 clk

#2510
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2515
b0 clk

#2520
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2525
b0 clk

#2530
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2535
b0 clk

#2540
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2545
b0 clk

#2550
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2555
b0 clk

#2560
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2565
b0 clk

#2570
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2575
b0 clk

#2580
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2585
b0 clk

#2590
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2595
b0 clk

#2600
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2605
b0 clk

#2610
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2615
b0 clk

#2620
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2625
b0 clk

#2630
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2635
b0 clk

#2640
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2645
b0 clk

#2650
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2655
b0 clk

#2660
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2665
b0 clk

#2670
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2675
b0 clk

#2680
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2685
b0 clk

#2690
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2695
b0 clk

#2700
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2705
b0 clk

#2710
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2715
b0 clk

#2720
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2725
b0 clk

#2730
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2735
b0 clk

#2740
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2745
b0 clk

#2750
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2755
b0 clk

#2760
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2765
b0 clk

#2770
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2775
b0 clk

#2780
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2785
b0 clk

#2790
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2795
b0 clk

#2800
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2805
b0 clk

#2810
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2815
b0 clk

#2820
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2825
b0 clk

#2830
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2835
b0 clk

#2840
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2845
b0 clk

#2850
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2855
b0 clk

#2860
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2865
b0 clk

#2870
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2875
b0 clk

#2880
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2885
b0 clk

#2890
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2895
b0 clk

#2900
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2905
b0 clk

#2910
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2915
b0 clk

#2920
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2925
b0 clk

#2930
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2935
b0 clk

#2940
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2945
b0 clk

#2950
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2955
b0 clk

#2960
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2965
b0 clk

#2970
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#2975
b0 clk

#2980
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#2985
b0 clk

#2990
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#2995
b0 clk

#3000
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3005
b0 clk

#3010
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3015
b0 clk

#3020
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3025
b0 clk

#3030
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3035
b0 clk

#3040
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3045
b0 clk

#3050
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3055
b0 clk

#3060
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3065
b0 clk

#3070
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3075
b0 clk

#3080
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3085
b0 clk

#3090
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3095
b0 clk

#3100
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3105
b0 clk

#3110
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3115
b0 clk

#3120
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3125
b0 clk

#3130
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3135
b0 clk

#3140
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3145
b0 clk

#3150
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3155
b0 clk

#3160
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3165
b0 clk

#3170
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3175
b0 clk

#3180
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3185
b0 clk

#3190
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3195
b0 clk

#3200
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3205
b0 clk

#3210
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3215
b0 clk

#3220
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3225
b0 clk

#3230
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3235
b0 clk

#3240
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3245
b0 clk

#3250
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3255
b0 clk

#3260
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3265
b0 clk

#3270
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3275
b0 clk

#3280
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3285
b0 clk

#3290
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3295
b0 clk

#3300
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3305
b0 clk

#3310
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3315
b0 clk

#3320
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3325
b0 clk

#3330
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3335
b0 clk

#3340
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3345
b0 clk

#3350
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3355
b0 clk

#3360
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3365
b0 clk

#3370
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3375
b0 clk

#3380
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3385
b0 clk

#3390
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3395
b0 clk

#3400
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3405
b0 clk

#3410
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3415
b0 clk

#3420
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3425
b0 clk

#3430
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3435
b0 clk

#3440
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3445
b0 clk

#3450
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3455
b0 clk

#3460
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3465
b0 clk

#3470
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3475
b0 clk

#3480
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3485
b0 clk

#3490
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3495
b0 clk

#3500
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3505
b0 clk

#3510
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3515
b0 clk

#3520
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3525
b0 clk

#3530
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3535
b0 clk

#3540
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3545
b0 clk

#3550
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3555
b0 clk

#3560
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3565
b0 clk

#3570
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3575
b0 clk

#3580
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3585
b0 clk

#3590
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3595
b0 clk

#3600
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3605
b0 clk

#3610
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3615
b0 clk

#3620
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3625
b0 clk

#3630
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3635
b0 clk

#3640
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3645
b0 clk

#3650
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3655
b0 clk

#3660
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3665
b0 clk

#3670
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3675
b0 clk

#3680
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3685
b0 clk

#3690
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3695
b0 clk

#3700
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3705
b0 clk

#3710
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3715
b0 clk

#3720
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3725
b0 clk

#3730
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3735
b0 clk

#3740
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3745
b0 clk

#3750
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3755
b0 clk

#3760
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3765
b0 clk

#3770
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3775
b0 clk

#3780
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3785
b0 clk

#3790
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3795
b0 clk

#3800
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3805
b0 clk

#3810
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3815
b0 clk

#3820
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3825
b0 clk

#3830
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3835
b0 clk

#3840
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3845
b0 clk

#3850
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3855
b0 clk

#3860
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3865
b0 clk

#3870
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3875
b0 clk

#3880
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3885
b0 clk

#3890
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3895
b0 clk

#3900
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3905
b0 clk

#3910
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3915
b0 clk

#3920
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3925
b0 clk

#3930
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3935
b0 clk

#3940
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3945
b0 clk

#3950
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3955
b0 clk

#3960
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3965
b0 clk

#3970
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#3975
b0 clk

#3980
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#3985
b0 clk

#3990
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#3995
b0 clk

#4000
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4005
b0 clk

#4010
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4015
b0 clk

#4020
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4025
b0 clk

#4030
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4035
b0 clk

#4040
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4045
b0 clk

#4050
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4055
b0 clk

#4060
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4065
b0 clk

#4070
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4075
b0 clk

#4080
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4085
b0 clk

#4090
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4095
b0 clk

#4100
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4105
b0 clk

#4110
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4115
b0 clk

#4120
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4125
b0 clk

#4130
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4135
b0 clk

#4140
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4145
b0 clk

#4150
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4155
b0 clk

#4160
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4165
b0 clk

#4170
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4175
b0 clk

#4180
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4185
b0 clk

#4190
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4195
b0 clk

#4200
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4205
b0 clk

#4210
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4215
b0 clk

#4220
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4225
b0 clk

#4230
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4235
b0 clk

#4240
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4245
b0 clk

#4250
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4255
b0 clk

#4260
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4265
b0 clk

#4270
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4275
b0 clk

#4280
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4285
b0 clk

#4290
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4295
b0 clk

#4300
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4305
b0 clk

#4310
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4315
b0 clk

#4320
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4325
b0 clk

#4330
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4335
b0 clk

#4340
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4345
b0 clk

#4350
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4355
b0 clk

#4360
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4365
b0 clk

#4370
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4375
b0 clk

#4380
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4385
b0 clk

#4390
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4395
b0 clk

#4400
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4405
b0 clk

#4410
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4415
b0 clk

#4420
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4425
b0 clk

#4430
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4435
b0 clk

#4440
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4445
b0 clk

#4450
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4455
b0 clk

#4460
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4465
b0 clk

#4470
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4475
b0 clk

#4480
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4485
b0 clk

#4490
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4495
b0 clk

#4500
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4505
b0 clk

#4510
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4515
b0 clk

#4520
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4525
b0 clk

#4530
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4535
b0 clk

#4540
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4545
b0 clk

#4550
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4555
b0 clk

#4560
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4565
b0 clk

#4570
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4575
b0 clk

#4580
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4585
b0 clk

#4590
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4595
b0 clk

#4600
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4605
b0 clk

#4610
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4615
b0 clk

#4620
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4625
b0 clk

#4630
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4635
b0 clk

#4640
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4645
b0 clk

#4650
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4655
b0 clk

#4660
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4665
b0 clk

#4670
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4675
b0 clk

#4680
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4685
b0 clk

#4690
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4695
b0 clk

#4700
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4705
b0 clk

#4710
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4715
b0 clk

#4720
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4725
b0 clk

#4730
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4735
b0 clk

#4740
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4745
b0 clk

#4750
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4755
b0 clk

#4760
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4765
b0 clk

#4770
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4775
b0 clk

#4780
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4785
b0 clk

#4790
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4795
b0 clk

#4800
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4805
b0 clk

#4810
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4815
b0 clk

#4820
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4825
b0 clk

#4830
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4835
b0 clk

#4840
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4845
b0 clk

#4850
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4855
b0 clk

#4860
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4865
b0 clk

#4870
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4875
b0 clk

#4880
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4885
b0 clk

#4890
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4895
b0 clk

#4900
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4905
b0 clk

#4910
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4915
b0 clk

#4920
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4925
b0 clk

#4930
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4935
b0 clk

#4940
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4945
b0 clk

#4950
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4955
b0 clk

#4960
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4965
b0 clk

#4970
b0 ALU_first_x
b100 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b1 branch_dx
b11111111111111111111111111111100 branch_offset_dx
b0 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b11111111111111111111111111111111 imm_sign_dx
b1111111111111111 imm_zero_dx
b0 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110000 pc
b10110100 pc_next
b10110000 pc_plus_4_dx
b10110100 pc_plus_4_fd
b11111 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b1 to_branch_x
b0 to_branch_xm
b1 clk

#4975
b0 clk

#4980
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b10101100 branch_pc_xm
b0 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b10000000000001111111111111111 instr_f
b0 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10110100 pc
b10101100 pc_next
b0 pc_plus_4_dx
b10111000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b1 to_branch_xm
b1 clk

#4985
b0 clk

#4990
b0 ALU_first_x
b0 ALU_op_dx
b0 ALU_result_mw
b0 ALU_result_xm
b0 ALU_second_x
b0 ALU_src_dx
b0 ForwardA
b0 ForwardB
b0 branch_dx
b0 branch_offset_dx
b0 branch_pc_xm
b100000100 control_out
b0 d_mem_read_mw
b0 imm_sign_dx
b0 imm_zero_dx
b0 instr_f
b10000000000001111111111111111 instr_fd
b0 mem_to_reg_dx
b0 mem_to_reg_mw
b0 mem_to_reg_xm
b0 mem_write_dx
b0 mem_write_xm
b10101100 pc
b10110000 pc_next
b0 pc_plus_4_dx
b10110000 pc_plus_4_fd
b0 rd_dx
b0 rd_mw
b0 rd_x
b0 rd_xm
b0 reg_dest_dx
b0 reg_write_dx
b0 reg_write_mw
b0 reg_write_xm
b0 rf_data_1_dx
b0 rf_data_2_dx
b0 rf_data_2_xm
b0 rf_write_data_w
b0 rs_dx
b0 rt_dx
b0 stall
b0 to_branch_x
b0 to_branch_xm
b1 clk

#4995
b0 clk

#5000
