module extend(
	input [15:0] in,
	output [31:0] out,
)
	if(in < 16'd0)
		saida <= {16'h1111, entrada};
	else 
		saida <= {16'h0000, entrada};

endmodule
