ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB132:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE BEGIN PV */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/main.c **** void SystemClock_Config(void);
  49:Core/Src/main.c **** static void MX_GPIO_Init(void);
  50:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  55:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /**
  60:Core/Src/main.c ****   * @brief  The application entry point.
  61:Core/Src/main.c ****   * @retval int
  62:Core/Src/main.c ****   */
  63:Core/Src/main.c **** int main(void)
  64:Core/Src/main.c **** {
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****   /* USER CODE END 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  72:Core/Src/main.c ****   HAL_Init();
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Configure the system clock */
  79:Core/Src/main.c ****   SystemClock_Config();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Initialize all configured peripherals */
  86:Core/Src/main.c ****   MX_GPIO_Init();
  87:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END 2 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Infinite loop */
  92:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  93:Core/Src/main.c ****   while (1)
  94:Core/Src/main.c ****   {
  95:Core/Src/main.c ****     /* USER CODE END WHILE */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
  98:Core/Src/main.c ****   }
  99:Core/Src/main.c ****   /* USER CODE END 3 */
 100:Core/Src/main.c **** }
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /**
 103:Core/Src/main.c ****   * @brief System Clock Configuration
 104:Core/Src/main.c ****   * @retval None
 105:Core/Src/main.c ****   */
 106:Core/Src/main.c **** void SystemClock_Config(void)
 107:Core/Src/main.c **** {
 108:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 109:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 112:Core/Src/main.c ****   */
 113:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 114:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 117:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 124:Core/Src/main.c ****   {
 125:Core/Src/main.c ****     Error_Handler();
 126:Core/Src/main.c ****   }
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 131:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 132:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 133:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c ****     Error_Handler();
 140:Core/Src/main.c ****   }
 141:Core/Src/main.c **** }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c **** /**
 144:Core/Src/main.c ****   * @brief GPIO Initialization Function
 145:Core/Src/main.c ****   * @param None
ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 4


 146:Core/Src/main.c ****   * @retval None
 147:Core/Src/main.c ****   */
 148:Core/Src/main.c **** static void MX_GPIO_Init(void)
 149:Core/Src/main.c **** {
  28              		.loc 1 149 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 88B0     		sub	sp, sp, #32
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 48
 150:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 150 3 view .LVU1
  43              		.loc 1 150 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0394     		str	r4, [sp, #12]
  46 0008 0494     		str	r4, [sp, #16]
  47 000a 0594     		str	r4, [sp, #20]
  48 000c 0694     		str	r4, [sp, #24]
  49 000e 0794     		str	r4, [sp, #28]
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 153:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  50              		.loc 1 153 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 153 3 view .LVU4
  53 0010 0194     		str	r4, [sp, #4]
  54              		.loc 1 153 3 view .LVU5
  55 0012 174B     		ldr	r3, .L3
  56 0014 1A6B     		ldr	r2, [r3, #48]
  57 0016 42F00102 		orr	r2, r2, #1
  58 001a 1A63     		str	r2, [r3, #48]
  59              		.loc 1 153 3 view .LVU6
  60 001c 1A6B     		ldr	r2, [r3, #48]
  61 001e 02F00102 		and	r2, r2, #1
  62 0022 0192     		str	r2, [sp, #4]
  63              		.loc 1 153 3 view .LVU7
  64 0024 019A     		ldr	r2, [sp, #4]
  65              	.LBE4:
  66              		.loc 1 153 3 view .LVU8
 154:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  67              		.loc 1 154 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 154 3 view .LVU10
  70 0026 0294     		str	r4, [sp, #8]
  71              		.loc 1 154 3 view .LVU11
  72 0028 1A6B     		ldr	r2, [r3, #48]
  73 002a 42F00802 		orr	r2, r2, #8
  74 002e 1A63     		str	r2, [r3, #48]
  75              		.loc 1 154 3 view .LVU12
ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 5


  76 0030 1B6B     		ldr	r3, [r3, #48]
  77 0032 03F00803 		and	r3, r3, #8
  78 0036 0293     		str	r3, [sp, #8]
  79              		.loc 1 154 3 view .LVU13
  80 0038 029B     		ldr	r3, [sp, #8]
  81              	.LBE5:
  82              		.loc 1 154 3 view .LVU14
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 157:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
  83              		.loc 1 157 3 view .LVU15
  84 003a 0E4D     		ldr	r5, .L3+4
  85 003c 2246     		mov	r2, r4
  86 003e 4FF48051 		mov	r1, #4096
  87 0042 2846     		mov	r0, r5
  88 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
  89              	.LVL0:
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /*Configure GPIO pin : PA0 */
 160:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
  90              		.loc 1 160 3 view .LVU16
  91              		.loc 1 160 23 is_stmt 0 view .LVU17
  92 0048 0126     		movs	r6, #1
  93 004a 0396     		str	r6, [sp, #12]
 161:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  94              		.loc 1 161 3 is_stmt 1 view .LVU18
  95              		.loc 1 161 24 is_stmt 0 view .LVU19
  96 004c 0494     		str	r4, [sp, #16]
 162:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  97              		.loc 1 162 3 is_stmt 1 view .LVU20
  98              		.loc 1 162 24 is_stmt 0 view .LVU21
  99 004e 0594     		str	r4, [sp, #20]
 163:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 100              		.loc 1 163 3 is_stmt 1 view .LVU22
 101 0050 03A9     		add	r1, sp, #12
 102 0052 0948     		ldr	r0, .L3+8
 103 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 104              	.LVL1:
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /*Configure GPIO pin : PD12 */
 166:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 105              		.loc 1 166 3 view .LVU23
 106              		.loc 1 166 23 is_stmt 0 view .LVU24
 107 0058 4FF48053 		mov	r3, #4096
 108 005c 0393     		str	r3, [sp, #12]
 167:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 109              		.loc 1 167 3 is_stmt 1 view .LVU25
 110              		.loc 1 167 24 is_stmt 0 view .LVU26
 111 005e 0496     		str	r6, [sp, #16]
 168:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 112              		.loc 1 168 3 is_stmt 1 view .LVU27
 113              		.loc 1 168 24 is_stmt 0 view .LVU28
 114 0060 0594     		str	r4, [sp, #20]
 169:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 115              		.loc 1 169 3 is_stmt 1 view .LVU29
 116              		.loc 1 169 25 is_stmt 0 view .LVU30
 117 0062 0694     		str	r4, [sp, #24]
ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 6


 170:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 118              		.loc 1 170 3 is_stmt 1 view .LVU31
 119 0064 03A9     		add	r1, sp, #12
 120 0066 2846     		mov	r0, r5
 121 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 122              	.LVL2:
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** }
 123              		.loc 1 172 1 is_stmt 0 view .LVU32
 124 006c 08B0     		add	sp, sp, #32
 125              	.LCFI2:
 126              		.cfi_def_cfa_offset 16
 127              		@ sp needed
 128 006e 70BD     		pop	{r4, r5, r6, pc}
 129              	.L4:
 130              		.align	2
 131              	.L3:
 132 0070 00380240 		.word	1073887232
 133 0074 000C0240 		.word	1073875968
 134 0078 00000240 		.word	1073872896
 135              		.cfi_endproc
 136              	.LFE132:
 138              		.section	.text.Error_Handler,"ax",%progbits
 139              		.align	1
 140              		.global	Error_Handler
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 145              	Error_Handler:
 146              	.LFB133:
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /* USER CODE END 4 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** /**
 179:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 180:Core/Src/main.c ****   * @retval None
 181:Core/Src/main.c ****   */
 182:Core/Src/main.c **** void Error_Handler(void)
 183:Core/Src/main.c **** {
 147              		.loc 1 183 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ Volatile: function does not return.
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		@ link register save eliminated.
 184:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 185:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 186:Core/Src/main.c ****   __disable_irq();
 153              		.loc 1 186 3 view .LVU34
 154              	.LBB6:
 155              	.LBI6:
 156              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 7


   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 8


  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 9


 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 157              		.loc 2 140 27 view .LVU35
 158              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 159              		.loc 2 142 3 view .LVU36
 160              		.syntax unified
 161              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 162 0000 72B6     		cpsid i
 163              	@ 0 "" 2
 164              		.thumb
 165              		.syntax unified
 166              	.L6:
 167              	.LBE7:
 168              	.LBE6:
 187:Core/Src/main.c ****   while (1)
 169              		.loc 1 187 3 discriminator 1 view .LVU37
 188:Core/Src/main.c ****   {
 189:Core/Src/main.c ****   }
 170              		.loc 1 189 3 discriminator 1 view .LVU38
 187:Core/Src/main.c ****   while (1)
 171              		.loc 1 187 9 discriminator 1 view .LVU39
 172 0002 FEE7     		b	.L6
 173              		.cfi_endproc
 174              	.LFE133:
 176              		.section	.text.SystemClock_Config,"ax",%progbits
 177              		.align	1
 178              		.global	SystemClock_Config
 179              		.syntax unified
 180              		.thumb
 181              		.thumb_func
 183              	SystemClock_Config:
 184              	.LFB131:
 107:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 185              		.loc 1 107 1 view -0
ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 10


 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 80
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189 0000 00B5     		push	{lr}
 190              	.LCFI3:
 191              		.cfi_def_cfa_offset 4
 192              		.cfi_offset 14, -4
 193 0002 95B0     		sub	sp, sp, #84
 194              	.LCFI4:
 195              		.cfi_def_cfa_offset 88
 108:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 196              		.loc 1 108 3 view .LVU41
 108:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 197              		.loc 1 108 22 is_stmt 0 view .LVU42
 198 0004 3022     		movs	r2, #48
 199 0006 0021     		movs	r1, #0
 200 0008 08A8     		add	r0, sp, #32
 201 000a FFF7FEFF 		bl	memset
 202              	.LVL3:
 109:Core/Src/main.c **** 
 203              		.loc 1 109 3 is_stmt 1 view .LVU43
 109:Core/Src/main.c **** 
 204              		.loc 1 109 22 is_stmt 0 view .LVU44
 205 000e 0023     		movs	r3, #0
 206 0010 0393     		str	r3, [sp, #12]
 207 0012 0493     		str	r3, [sp, #16]
 208 0014 0593     		str	r3, [sp, #20]
 209 0016 0693     		str	r3, [sp, #24]
 210 0018 0793     		str	r3, [sp, #28]
 113:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 211              		.loc 1 113 3 is_stmt 1 view .LVU45
 212              	.LBB8:
 113:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 213              		.loc 1 113 3 view .LVU46
 214 001a 0193     		str	r3, [sp, #4]
 113:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 215              		.loc 1 113 3 view .LVU47
 216 001c 184A     		ldr	r2, .L13
 217 001e 116C     		ldr	r1, [r2, #64]
 218 0020 41F08051 		orr	r1, r1, #268435456
 219 0024 1164     		str	r1, [r2, #64]
 113:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 220              		.loc 1 113 3 view .LVU48
 221 0026 126C     		ldr	r2, [r2, #64]
 222 0028 02F08052 		and	r2, r2, #268435456
 223 002c 0192     		str	r2, [sp, #4]
 113:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 224              		.loc 1 113 3 view .LVU49
 225 002e 019A     		ldr	r2, [sp, #4]
 226              	.LBE8:
 113:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 227              		.loc 1 113 3 view .LVU50
 114:Core/Src/main.c **** 
 228              		.loc 1 114 3 view .LVU51
 229              	.LBB9:
 114:Core/Src/main.c **** 
 230              		.loc 1 114 3 view .LVU52
ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 11


 231 0030 0293     		str	r3, [sp, #8]
 114:Core/Src/main.c **** 
 232              		.loc 1 114 3 view .LVU53
 233 0032 144A     		ldr	r2, .L13+4
 234 0034 1168     		ldr	r1, [r2]
 235 0036 41F44041 		orr	r1, r1, #49152
 236 003a 1160     		str	r1, [r2]
 114:Core/Src/main.c **** 
 237              		.loc 1 114 3 view .LVU54
 238 003c 1268     		ldr	r2, [r2]
 239 003e 02F44042 		and	r2, r2, #49152
 240 0042 0292     		str	r2, [sp, #8]
 114:Core/Src/main.c **** 
 241              		.loc 1 114 3 view .LVU55
 242 0044 029A     		ldr	r2, [sp, #8]
 243              	.LBE9:
 114:Core/Src/main.c **** 
 244              		.loc 1 114 3 view .LVU56
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 245              		.loc 1 119 3 view .LVU57
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 246              		.loc 1 119 36 is_stmt 0 view .LVU58
 247 0046 0222     		movs	r2, #2
 248 0048 0892     		str	r2, [sp, #32]
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 249              		.loc 1 120 3 is_stmt 1 view .LVU59
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 250              		.loc 1 120 30 is_stmt 0 view .LVU60
 251 004a 0122     		movs	r2, #1
 252 004c 0B92     		str	r2, [sp, #44]
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 253              		.loc 1 121 3 is_stmt 1 view .LVU61
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 254              		.loc 1 121 41 is_stmt 0 view .LVU62
 255 004e 1022     		movs	r2, #16
 256 0050 0C92     		str	r2, [sp, #48]
 122:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 257              		.loc 1 122 3 is_stmt 1 view .LVU63
 122:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 258              		.loc 1 122 34 is_stmt 0 view .LVU64
 259 0052 0E93     		str	r3, [sp, #56]
 123:Core/Src/main.c ****   {
 260              		.loc 1 123 3 is_stmt 1 view .LVU65
 123:Core/Src/main.c ****   {
 261              		.loc 1 123 7 is_stmt 0 view .LVU66
 262 0054 08A8     		add	r0, sp, #32
 263 0056 FFF7FEFF 		bl	HAL_RCC_OscConfig
 264              	.LVL4:
 123:Core/Src/main.c ****   {
 265              		.loc 1 123 6 view .LVU67
 266 005a 68B9     		cbnz	r0, .L11
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 267              		.loc 1 130 3 is_stmt 1 view .LVU68
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 268              		.loc 1 130 31 is_stmt 0 view .LVU69
 269 005c 0F23     		movs	r3, #15
 270 005e 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 12


 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 271              		.loc 1 132 3 is_stmt 1 view .LVU70
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 272              		.loc 1 132 34 is_stmt 0 view .LVU71
 273 0060 0021     		movs	r1, #0
 274 0062 0491     		str	r1, [sp, #16]
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 275              		.loc 1 133 3 is_stmt 1 view .LVU72
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 276              		.loc 1 133 35 is_stmt 0 view .LVU73
 277 0064 0591     		str	r1, [sp, #20]
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 278              		.loc 1 134 3 is_stmt 1 view .LVU74
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 279              		.loc 1 134 36 is_stmt 0 view .LVU75
 280 0066 0691     		str	r1, [sp, #24]
 135:Core/Src/main.c **** 
 281              		.loc 1 135 3 is_stmt 1 view .LVU76
 135:Core/Src/main.c **** 
 282              		.loc 1 135 36 is_stmt 0 view .LVU77
 283 0068 0791     		str	r1, [sp, #28]
 137:Core/Src/main.c ****   {
 284              		.loc 1 137 3 is_stmt 1 view .LVU78
 137:Core/Src/main.c ****   {
 285              		.loc 1 137 7 is_stmt 0 view .LVU79
 286 006a 03A8     		add	r0, sp, #12
 287 006c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 288              	.LVL5:
 137:Core/Src/main.c ****   {
 289              		.loc 1 137 6 view .LVU80
 290 0070 20B9     		cbnz	r0, .L12
 141:Core/Src/main.c **** 
 291              		.loc 1 141 1 view .LVU81
 292 0072 15B0     		add	sp, sp, #84
 293              	.LCFI5:
 294              		.cfi_remember_state
 295              		.cfi_def_cfa_offset 4
 296              		@ sp needed
 297 0074 5DF804FB 		ldr	pc, [sp], #4
 298              	.L11:
 299              	.LCFI6:
 300              		.cfi_restore_state
 125:Core/Src/main.c ****   }
 301              		.loc 1 125 5 is_stmt 1 view .LVU82
 302 0078 FFF7FEFF 		bl	Error_Handler
 303              	.LVL6:
 304              	.L12:
 139:Core/Src/main.c ****   }
 305              		.loc 1 139 5 view .LVU83
 306 007c FFF7FEFF 		bl	Error_Handler
 307              	.LVL7:
 308              	.L14:
 309              		.align	2
 310              	.L13:
 311 0080 00380240 		.word	1073887232
 312 0084 00700040 		.word	1073770496
 313              		.cfi_endproc
ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 13


 314              	.LFE131:
 316              		.section	.text.main,"ax",%progbits
 317              		.align	1
 318              		.global	main
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 323              	main:
 324              	.LFB130:
  64:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 325              		.loc 1 64 1 view -0
 326              		.cfi_startproc
 327              		@ Volatile: function does not return.
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330 0000 08B5     		push	{r3, lr}
 331              	.LCFI7:
 332              		.cfi_def_cfa_offset 8
 333              		.cfi_offset 3, -8
 334              		.cfi_offset 14, -4
  72:Core/Src/main.c **** 
 335              		.loc 1 72 3 view .LVU85
 336 0002 FFF7FEFF 		bl	HAL_Init
 337              	.LVL8:
  79:Core/Src/main.c **** 
 338              		.loc 1 79 3 view .LVU86
 339 0006 FFF7FEFF 		bl	SystemClock_Config
 340              	.LVL9:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 341              		.loc 1 86 3 view .LVU87
 342 000a FFF7FEFF 		bl	MX_GPIO_Init
 343              	.LVL10:
 344              	.L16:
  93:Core/Src/main.c ****   {
 345              		.loc 1 93 3 discriminator 1 view .LVU88
  98:Core/Src/main.c ****   /* USER CODE END 3 */
 346              		.loc 1 98 3 discriminator 1 view .LVU89
  93:Core/Src/main.c ****   {
 347              		.loc 1 93 9 discriminator 1 view .LVU90
 348 000e FEE7     		b	.L16
 349              		.cfi_endproc
 350              	.LFE130:
 352              		.text
 353              	.Letext0:
 354              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 355              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 356              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 357              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 358              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 359              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 360              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 361              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 362              		.file 11 "<built-in>"
ARM GAS  C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s:132    .text.MX_GPIO_Init:00000070 $d
C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s:139    .text.Error_Handler:00000000 $t
C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s:145    .text.Error_Handler:00000000 Error_Handler
C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s:177    .text.SystemClock_Config:00000000 $t
C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s:183    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s:311    .text.SystemClock_Config:00000080 $d
C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s:317    .text.main:00000000 $t
C:\Users\daveb\AppData\Local\Temp\cct1PEIi.s:323    .text.main:00000000 main

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
