Synopsys Actel Technology Mapper, Version mapact, Build 729R, Built Jun 20 2012 09:47:40
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)

@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":4185:0:4185:5|Register bit CAHBLTOI0I is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Removing sequential instance CAHBLTIO0I of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTO0OI_1_0_0_0_1_0_0(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":691:0:691:5|Removing sequential instance CAHBLTIO0l[1:0] of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTllO0_1_0_0_4294967280s_0_0(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":335:0:335:9|Removing instance CAHBLTO1I0 of view:COREAHBLITE_LIB.CAHBLTlI1_CAHBLTO1I0(verilog) because there are no references to its outputs 
@N: BN114 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_core2.v":636:7:636:18|Removing instance MSS_CORE2_0.MSSINT_GPO_1 of black_box view:work.MSSINT(verilog) because there are no references to its outputs 
@N: BN114 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_core2.v":628:7:628:18|Removing instance MSS_CORE2_0.MSSINT_GPO_0 of black_box view:work.MSSINT(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[31:0] of view:PrimLib.dffre(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":349:0:349:5|Removing sequential instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0I0l.CAHBLTIOl0.CAHBLTl11l[15:0] of view:PrimLib.dffre(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":16397:0:16397:10|Removing instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0O0l of view:COREAHBLITE_LIB.CAHBLTl0Il_CAHBLTI0O0l(verilog) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 112MB)

@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOO0I[2] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[31] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[30] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[29] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[28] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[27] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[26] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[25] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[24] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[23] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[22] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[21] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[20] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[4] is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavestage.v":202:0:202:5|Removing sequential instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTIO0l[0] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitTrailing[2:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst bitsRead[3:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitQuiet[2:0]
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBtoAPB3IOI[4:0] (netlist:statemachine)
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine CAHBtoAPB3OIl[2:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Found counter in view:work.counter(verilog) inst COUNT[31:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Found counter in view:work.counter(verilog) inst counterInternal[27:0]
Encoding state machine state[3:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":116:0:116:5|Found counter in view:work.cr_int(verilog) inst ac_counter[3:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":91:0:91:5|Found counter in view:work.cr_int(verilog) inst op_counter[3:0]

 Ram Decomposition Statistics for cachedValue[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
Encoding state machine state[12:0] (netlist:statemachine)
original code -> new code
   0000 -> 0000000000000
   0001 -> 0000000000011
   0010 -> 0000000000101
   0011 -> 0000000001001
   0100 -> 0000000010001
   0101 -> 0000000100001
   0110 -> 0000001000001
   0111 -> 0000010000001
   1000 -> 0000100000001
   1001 -> 0001000000001
   1010 -> 0010000000001
   1011 -> 0100000000001
   1100 -> 1000000000001
Encoding state machine substate[17:0] (netlist:statemachine)
original code -> new code
   00000 -> 000000000000000000
   00001 -> 000000000000000011
   00010 -> 000000000000000101
   00011 -> 000000000000001001
   00100 -> 000000000000010001
   00101 -> 000000000000100001
   00110 -> 000000000001000001
   00111 -> 000000000010000001
   01000 -> 000000000100000001
   01001 -> 000000001000000001
   01010 -> 000000010000000001
   01011 -> 000000100000000001
   01100 -> 000001000000000001
   01101 -> 000010000000000001
   01110 -> 000100000000000001
   01111 -> 001000000000000001
   10000 -> 010000000000000001
   10001 -> 100000000000000001
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF238 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":382:51:382:79|Found 8-bit incrementor, 'un2_cachedValue_1[7:0]'
@N: MF239 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":149:30:149:43|Found 30-bit decrementor, 'un3_counterWait[29:0]'
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[16] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1610:0:1610:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIlIl is always 0, optimizing ...
@W: BN132 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v":646:0:646:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.PWRITE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI[2]
@W: BN132 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v":152:0:152:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.PENABLE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.CAHBtoAPB3OIl[1]

Finished factoring (Time elapsed 0h:00m:04s; Memory used current: 121MB peak: 124MB)


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:04s; Memory used current: 118MB peak: 124MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:05s; Memory used current: 116MB peak: 124MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:05s; Memory used current: 117MB peak: 124MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:09s; Memory used current: 144MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:09s; Memory used current: 143MB peak: 144MB)


Finished preparing to map (Time elapsed 0h:00m:09s; Memory used current: 143MB peak: 144MB)

@N: FP130 |Promoting Net MSS_CORE2_0_M2F_RESET_N on CLKINT  I_1066 
@N: FP130 |Promoting Net SCLK_c on CLKINT  clkgenerator_0.SCLK_inferred_clock 
@N: FP130 |Promoting Net CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTllIl114 on CLKINT  I_1067 

Finished technology mapping (Time elapsed 0h:00m:09s; Memory used current: 157MB peak: 159MB)


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:09s; Memory used current: 157MB peak: 159MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Time elapsed 0h:00m:10s; Memory used current: 158MB peak: 159MB)

Writing Analyst data base Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\synthesis\TOPLEVEL.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:10s; Memory used current: 154MB peak: 159MB)

Writing EDIF Netlist and constraint files
F-2012.03M-SP1 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:10s; Memory used current: 157MB peak: 160MB)

@W: MT246 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":96:15:96:22|Blackbox MSS_XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock FAB_CLK with period 25.00ns 
Found clock FCLK with period 25.00ns 
@W: MT420 |Found inferred clock clkgenerator|SCLK_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:SCLK"



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 06:25:30 2013
#


Top view:               TOPLEVEL
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    40.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -20.133

                                     Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                              40.0 MHz      39.9 MHz      25.000        25.047        -0.047      declared     clk_group_0        
FCLK                                 40.0 MHz      NA            25.000        NA            NA          declared     clk_group_0        
clkgenerator|SCLK_inferred_clock     80.0 MHz      30.6 MHz      12.500        32.633        -20.133     inferred     Inferred_clkgroup_0
System                               80.0 MHz      171.5 MHz     12.500        5.831         6.669       system       system_clkgroup    
=========================================================================================================================================





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
System                            System                            |  12.500      6.669    |  No paths    -      |  No paths    -      |  No paths    -    
System                            FAB_CLK                           |  25.000      2.671    |  No paths    -      |  No paths    -      |  No paths    -    
System                            clkgenerator|SCLK_inferred_clock  |  12.500      -2.900   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           System                            |  25.000      15.636   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           FAB_CLK                           |  25.000      -0.047   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           clkgenerator|SCLK_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clkgenerator|SCLK_inferred_clock  FAB_CLK                           |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clkgenerator|SCLK_inferred_clock  clkgenerator|SCLK_inferred_clock  |  12.500      -20.133  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                              Arrival           
Instance                                                 Reference     Type         Pin     Net                Time        Slack 
                                                         Clock                                                                   
---------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I         FAB_CLK       DFN1C0       Q       CAHBLTOI0I         0.737       -0.047
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[18]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[18]     0.737       2.005 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[19]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[19]     0.580       2.390 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I         FAB_CLK       DFN1C0       Q       CAHBLTIO0I         0.737       2.612 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[17]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[17]     0.737       3.326 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[16]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[16]     0.580       3.710 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[15]     FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[15]     0.737       4.006 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[10]     FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[10]     0.737       4.145 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[0]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[0]      0.737       4.677 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[5]      FAB_CLK       DFN1E0C0     Q       CAHBLTI1lII        0.737       4.791 
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                      Required           
Instance                                   Reference     Type         Pin     Net                        Time         Slack 
                                           Clock                                                                            
----------------------------------------------------------------------------------------------------------------------------
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.047
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[1]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.047
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[2]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.047
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[3]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.047
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[4]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.047
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[5]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.047
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[6]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.047
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[7]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.047
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[8]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.047
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[9]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.047
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.392

    - Propagation time:                      24.439
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.047

    Number of logic level(s):                12
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[7]                                                                 Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.111       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     8.626       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         A        In      -         10.264      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         Y        Out     0.466     10.730      -         
N_73                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         B        In      -         11.116      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         Y        Out     0.900     12.016      -         
N_83                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         B        In      -         12.402      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.516     12.918      -         
CAHBLTOO0l[1]                                                                   Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2B        B        In      -         13.724      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2B        Y        Out     0.627     14.352      -         
CAHBLTI1Il6                                                                     Net          -        -       2.082     -           14        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIJ3O1S                                NOR3C        A        In      -         16.434      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIJ3O1S                                NOR3C        Y        Out     0.464     16.898      -         
CAHBtoAPB3l4                                                                    Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI353EV[2]                         NOR2         B        In      -         18.935      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI353EV[2]                         NOR2         Y        Out     0.646     19.581      -         
N_179                                                                           Net          -        -       1.184     -           4         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIMFINV                            NOR2B        A        In      -         20.765      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIMFINV                            NOR2B        Y        Out     0.488     21.253      -         
CAHBtoAPB3Ol                                                                    Net          -        -       0.806     -           3         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        B        In      -         22.060      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        Y        Out     0.386     22.445      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0]                                          DFN1E0C0     E        In      -         24.439      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.047 is 8.005(32.0%) logic and 17.043(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.392

    - Propagation time:                      24.439
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.047

    Number of logic level(s):                12
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[11] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[7]                                                                 Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.111       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     8.626       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         A        In      -         10.264      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         Y        Out     0.466     10.730      -         
N_73                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         B        In      -         11.116      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         Y        Out     0.900     12.016      -         
N_83                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         B        In      -         12.402      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.516     12.918      -         
CAHBLTOO0l[1]                                                                   Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2B        B        In      -         13.724      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2B        Y        Out     0.627     14.352      -         
CAHBLTI1Il6                                                                     Net          -        -       2.082     -           14        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIJ3O1S                                NOR3C        A        In      -         16.434      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIJ3O1S                                NOR3C        Y        Out     0.464     16.898      -         
CAHBtoAPB3l4                                                                    Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI353EV[2]                         NOR2         B        In      -         18.935      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI353EV[2]                         NOR2         Y        Out     0.646     19.581      -         
N_179                                                                           Net          -        -       1.184     -           4         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIMFINV                            NOR2B        A        In      -         20.765      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIMFINV                            NOR2B        Y        Out     0.488     21.253      -         
CAHBtoAPB3Ol                                                                    Net          -        -       0.806     -           3         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        B        In      -         22.060      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        Y        Out     0.386     22.445      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[11]                                         DFN1E0C0     E        In      -         24.439      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.047 is 8.005(32.0%) logic and 17.043(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.392

    - Propagation time:                      24.439
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.047

    Number of logic level(s):                12
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[10] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[7]                                                                 Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.111       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     8.626       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         A        In      -         10.264      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         Y        Out     0.466     10.730      -         
N_73                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         B        In      -         11.116      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         Y        Out     0.900     12.016      -         
N_83                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         B        In      -         12.402      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.516     12.918      -         
CAHBLTOO0l[1]                                                                   Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2B        B        In      -         13.724      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2B        Y        Out     0.627     14.352      -         
CAHBLTI1Il6                                                                     Net          -        -       2.082     -           14        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIJ3O1S                                NOR3C        A        In      -         16.434      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIJ3O1S                                NOR3C        Y        Out     0.464     16.898      -         
CAHBtoAPB3l4                                                                    Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI353EV[2]                         NOR2         B        In      -         18.935      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI353EV[2]                         NOR2         Y        Out     0.646     19.581      -         
N_179                                                                           Net          -        -       1.184     -           4         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIMFINV                            NOR2B        A        In      -         20.765      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIMFINV                            NOR2B        Y        Out     0.488     21.253      -         
CAHBtoAPB3Ol                                                                    Net          -        -       0.806     -           3         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        B        In      -         22.060      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        Y        Out     0.386     22.445      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[10]                                         DFN1E0C0     E        In      -         24.439      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.047 is 8.005(32.0%) logic and 17.043(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.392

    - Propagation time:                      24.439
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.047

    Number of logic level(s):                12
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[9] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[7]                                                                 Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.111       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     8.626       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         A        In      -         10.264      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         Y        Out     0.466     10.730      -         
N_73                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         B        In      -         11.116      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         Y        Out     0.900     12.016      -         
N_83                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         B        In      -         12.402      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.516     12.918      -         
CAHBLTOO0l[1]                                                                   Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2B        B        In      -         13.724      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2B        Y        Out     0.627     14.352      -         
CAHBLTI1Il6                                                                     Net          -        -       2.082     -           14        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIJ3O1S                                NOR3C        A        In      -         16.434      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIJ3O1S                                NOR3C        Y        Out     0.464     16.898      -         
CAHBtoAPB3l4                                                                    Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI353EV[2]                         NOR2         B        In      -         18.935      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI353EV[2]                         NOR2         Y        Out     0.646     19.581      -         
N_179                                                                           Net          -        -       1.184     -           4         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIMFINV                            NOR2B        A        In      -         20.765      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIMFINV                            NOR2B        Y        Out     0.488     21.253      -         
CAHBtoAPB3Ol                                                                    Net          -        -       0.806     -           3         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        B        In      -         22.060      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        Y        Out     0.386     22.445      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[9]                                          DFN1E0C0     E        In      -         24.439      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.047 is 8.005(32.0%) logic and 17.043(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.392

    - Propagation time:                      24.439
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.047

    Number of logic level(s):                12
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[8] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[7]                                                                 Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.111       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     8.626       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         A        In      -         10.264      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         Y        Out     0.466     10.730      -         
N_73                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         B        In      -         11.116      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         Y        Out     0.900     12.016      -         
N_83                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         B        In      -         12.402      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.516     12.918      -         
CAHBLTOO0l[1]                                                                   Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2B        B        In      -         13.724      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2B        Y        Out     0.627     14.352      -         
CAHBLTI1Il6                                                                     Net          -        -       2.082     -           14        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIJ3O1S                                NOR3C        A        In      -         16.434      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIJ3O1S                                NOR3C        Y        Out     0.464     16.898      -         
CAHBtoAPB3l4                                                                    Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI353EV[2]                         NOR2         B        In      -         18.935      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI353EV[2]                         NOR2         Y        Out     0.646     19.581      -         
N_179                                                                           Net          -        -       1.184     -           4         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIMFINV                            NOR2B        A        In      -         20.765      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIMFINV                            NOR2B        Y        Out     0.488     21.253      -         
CAHBtoAPB3Ol                                                                    Net          -        -       0.806     -           3         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        B        In      -         22.060      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        Y        Out     0.386     22.445      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[8]                                          DFN1E0C0     E        In      -         24.439      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.047 is 8.005(32.0%) logic and 17.043(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clkgenerator|SCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                              Arrival            
Instance                                 Reference                            Type       Pin     Net                           Time        Slack  
                                         Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[14]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[14]     0.737       -20.133
stonyman_0.counterPixelsCaptured[13]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[13]     0.737       -20.110
stonyman_0.counterPixelsCaptured[12]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[12]     0.737       -19.836
stonyman_0.counterPixelsCaptured[15]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[15]     0.737       -19.412
stonyman_0.counterPixelsCaptured[11]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[11]     0.737       -18.791
stonyman_0.counterPixelsCaptured[10]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[10]     0.737       -14.917
stonyman_0.counterPixelsCaptured[9]      clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[9]      0.737       -14.452
counter_0.COUNT[1]                       clkgenerator|SCLK_inferred_clock     DFN1E1     Q       counter_0_COUNT[1]            0.580       -12.531
counter_0.COUNT[0]                       clkgenerator|SCLK_inferred_clock     DFN1E1     Q       counter_0_COUNT[0]            0.580       -12.527
counter_0.COUNT[2]                       clkgenerator|SCLK_inferred_clock     DFN1E1     Q       counter_0_COUNT[2]            0.580       -12.195
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                     Required            
Instance                      Reference                            Type       Pin     Net                  Time         Slack  
                              Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------------
stonyman_0.substate[1]        clkgenerator|SCLK_inferred_clock     DFN1       D       substate_RNO[1]      11.961       -20.133
stonyman_0.substate_i[0]      clkgenerator|SCLK_inferred_clock     DFN1       D       substate_ns_i[0]     11.961       -20.098
stonyman_0.state[12]          clkgenerator|SCLK_inferred_clock     DFN1       D       state_RNO[12]        11.961       -19.936
stonyman_0.state[11]          clkgenerator|SCLK_inferred_clock     DFN1       D       state_RNO[11]        11.927       -19.933
counter_0.COUNT[31]           clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n31            11.961       -12.531
counter_0.COUNT[30]           clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n30            11.961       -11.563
counter_0.COUNT[29]           clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n29            11.961       -10.531
counter_0.COUNT[28]           clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n28            11.961       -9.498 
stonyman_0.counterWait[2]     clkgenerator|SCLK_inferred_clock     DFN1E0     D       N_1917               11.961       -9.153 
stonyman_0.counterWait[0]     clkgenerator|SCLK_inferred_clock     DFN1E0     D       N_13                 11.927       -8.797 
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      32.094
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -20.133

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[14] / Q
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                   Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[14]                                                                   DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[14]                                                                              Net       -        -       2.172     -           16        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1          AOI1B     A        In      -         2.909       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1          AOI1B     Y        Out     0.933     3.843       -         
ADD_9x9_fast_I11_Y_0_1                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0          AO1       C        In      -         4.164       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0          AO1       Y        Out     0.655     4.819       -         
N146_2                                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y            XOR3      C        In      -         5.205       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y            XOR3      Y        Out     0.985     6.191       -         
mult1_un68_sum[5]                                                                                      Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_tz       OR2A      B        In      -         7.374       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_tz       OR2A      Y        Out     0.646     8.021       -         
ADD_9x9_fast_I12_Y_0_tz                                                                                Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0          NOR2A     A        In      -         8.342       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0          NOR2A     Y        Out     0.627     8.970       -         
ADD_9x9_fast_I12_Y_0_1                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y            AO1       C        In      -         9.291       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y            AO1       Y        Out     0.633     9.924       -         
N148_0                                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y            XOR2      B        In      -         10.310      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y            XOR2      Y        Out     0.937     11.246      -         
mult1_un82_sum[5]                                                                                      Net       -        -       2.127     -           15        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0     NOR2B     B        In      -         13.374      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0     NOR2B     Y        Out     0.516     13.890      -         
ADD_9x9_fast_I12_un1_Y_a0                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0          AO1A      C        In      -         14.211      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0          AO1A      Y        Out     0.655     14.866      -         
ADD_9x9_fast_I12_Y_0_0                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y            AX1D      A        In      -         15.188      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y            AX1D      Y        Out     1.001     16.189      -         
mult1_un89_sum[7]                                                                                      Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_G0N           NOR2A     A        In      -         17.468      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_G0N           NOR2A     Y        Out     0.627     18.095      -         
N125                                                                                                   Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_un1_Y        OA1A      B        In      -         18.481      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_un1_Y        OA1A      Y        Out     0.652     19.133      -         
I11_un1_Y_0                                                                                            Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y            OR2       B        In      -         19.454      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y            OR2       Y        Out     0.646     20.101      -         
N146                                                                                                   Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I3_P0N          OR2       B        In      -         22.138      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I3_P0N          OR2       Y        Out     0.646     22.784      -         
N132                                                                                                   Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y       NOR3C     C        In      -         23.106      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y       NOR3C     Y        Out     0.641     23.747      -         
I11_un1_Y_1                                                                                            Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y           OR2       B        In      -         24.069      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y           OR2       Y        Out     0.646     24.715      -         
N146_3                                                                                                 Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y           XOR3      C        In      -         25.522      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y           XOR3      Y        Out     0.985     26.507      -         
mult1_un110_sum[7]                                                                                     Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y           XNOR3     C        In      -         27.313      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y           XNOR3     Y        Out     0.985     28.299      -         
N_1810_i_i                                                                                             Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNIVD0R3T[0]                                                          OR2       B        In      -         28.620      -         
stonyman_0.counterPixelsCaptured_RNIVD0R3T[0]                                                          OR2       Y        Out     0.646     29.267      -         
un1_counterPixelsCaptured_15_i_s_4                                                                     Net       -        -       0.806     -           3         
stonyman_0.substate_RNO_2[1]                                                                           NOR2B     B        In      -         30.073      -         
stonyman_0.substate_RNO_2[1]                                                                           NOR2B     Y        Out     0.627     30.701      -         
substate_RNO_2[1]                                                                                      Net       -        -       0.322     -           1         
stonyman_0.substate_RNO[1]                                                                             NOR3      C        In      -         31.022      -         
stonyman_0.substate_RNO[1]                                                                             NOR3      Y        Out     0.751     31.773      -         
substate_RNO[1]                                                                                        Net       -        -       0.322     -           1         
stonyman_0.substate[1]                                                                                 DFN1      D        In      -         32.094      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 32.633 is 16.720(51.2%) logic and 15.913(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      32.072
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -20.110

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[13] / Q
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                   Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[13]                                                                   DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[13]                                                                              Net       -        -       2.172     -           16        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1          AOI1B     B        In      -         2.909       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1          AOI1B     Y        Out     0.911     3.820       -         
ADD_9x9_fast_I11_Y_0_1                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0          AO1       C        In      -         4.142       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0          AO1       Y        Out     0.655     4.797       -         
N146_2                                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y            XOR3      C        In      -         5.183       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y            XOR3      Y        Out     0.985     6.168       -         
mult1_un68_sum[5]                                                                                      Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_tz       OR2A      B        In      -         7.352       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_tz       OR2A      Y        Out     0.646     7.998       -         
ADD_9x9_fast_I12_Y_0_tz                                                                                Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0          NOR2A     A        In      -         8.320       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0          NOR2A     Y        Out     0.627     8.947       -         
ADD_9x9_fast_I12_Y_0_1                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y            AO1       C        In      -         9.268       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y            AO1       Y        Out     0.633     9.901       -         
N148_0                                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y            XOR2      B        In      -         10.287      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y            XOR2      Y        Out     0.937     11.224      -         
mult1_un82_sum[5]                                                                                      Net       -        -       2.127     -           15        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0     NOR2B     B        In      -         13.351      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0     NOR2B     Y        Out     0.516     13.867      -         
ADD_9x9_fast_I12_un1_Y_a0                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0          AO1A      C        In      -         14.188      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0          AO1A      Y        Out     0.655     14.844      -         
ADD_9x9_fast_I12_Y_0_0                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y            AX1D      A        In      -         15.165      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y            AX1D      Y        Out     1.001     16.166      -         
mult1_un89_sum[7]                                                                                      Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_G0N           NOR2A     A        In      -         17.445      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_G0N           NOR2A     Y        Out     0.627     18.073      -         
N125                                                                                                   Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_un1_Y        OA1A      B        In      -         18.459      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_un1_Y        OA1A      Y        Out     0.652     19.110      -         
I11_un1_Y_0                                                                                            Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y            OR2       B        In      -         19.432      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y            OR2       Y        Out     0.646     20.078      -         
N146                                                                                                   Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I3_P0N          OR2       B        In      -         22.115      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I3_P0N          OR2       Y        Out     0.646     22.762      -         
N132                                                                                                   Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y       NOR3C     C        In      -         23.083      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y       NOR3C     Y        Out     0.641     23.724      -         
I11_un1_Y_1                                                                                            Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y           OR2       B        In      -         24.046      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y           OR2       Y        Out     0.646     24.692      -         
N146_3                                                                                                 Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y           XOR3      C        In      -         25.499      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y           XOR3      Y        Out     0.985     26.484      -         
mult1_un110_sum[7]                                                                                     Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y           XNOR3     C        In      -         27.291      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y           XNOR3     Y        Out     0.985     28.276      -         
N_1810_i_i                                                                                             Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNIVD0R3T[0]                                                          OR2       B        In      -         28.598      -         
stonyman_0.counterPixelsCaptured_RNIVD0R3T[0]                                                          OR2       Y        Out     0.646     29.244      -         
un1_counterPixelsCaptured_15_i_s_4                                                                     Net       -        -       0.806     -           3         
stonyman_0.substate_RNO_2[1]                                                                           NOR2B     B        In      -         30.051      -         
stonyman_0.substate_RNO_2[1]                                                                           NOR2B     Y        Out     0.627     30.678      -         
substate_RNO_2[1]                                                                                      Net       -        -       0.322     -           1         
stonyman_0.substate_RNO[1]                                                                             NOR3      C        In      -         30.999      -         
stonyman_0.substate_RNO[1]                                                                             NOR3      Y        Out     0.751     31.750      -         
substate_RNO[1]                                                                                        Net       -        -       0.322     -           1         
stonyman_0.substate[1]                                                                                 DFN1      D        In      -         32.072      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 32.610 is 16.698(51.2%) logic and 15.913(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      32.060
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -20.098

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[14] / Q
    Ending point:                            stonyman_0.substate_i[0] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                   Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[14]                                                                   DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[14]                                                                              Net       -        -       2.172     -           16        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1          AOI1B     A        In      -         2.909       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1          AOI1B     Y        Out     0.933     3.843       -         
ADD_9x9_fast_I11_Y_0_1                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0          AO1       C        In      -         4.164       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0          AO1       Y        Out     0.655     4.819       -         
N146_2                                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y            XOR3      C        In      -         5.205       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y            XOR3      Y        Out     0.985     6.191       -         
mult1_un68_sum[5]                                                                                      Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_tz       OR2A      B        In      -         7.374       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_tz       OR2A      Y        Out     0.646     8.021       -         
ADD_9x9_fast_I12_Y_0_tz                                                                                Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0          NOR2A     A        In      -         8.342       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0          NOR2A     Y        Out     0.627     8.970       -         
ADD_9x9_fast_I12_Y_0_1                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y            AO1       C        In      -         9.291       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y            AO1       Y        Out     0.633     9.924       -         
N148_0                                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y            XOR2      B        In      -         10.310      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y            XOR2      Y        Out     0.937     11.246      -         
mult1_un82_sum[5]                                                                                      Net       -        -       2.127     -           15        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0     NOR2B     B        In      -         13.374      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0     NOR2B     Y        Out     0.516     13.890      -         
ADD_9x9_fast_I12_un1_Y_a0                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0          AO1A      C        In      -         14.211      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0          AO1A      Y        Out     0.655     14.866      -         
ADD_9x9_fast_I12_Y_0_0                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y            AX1D      A        In      -         15.188      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y            AX1D      Y        Out     1.001     16.189      -         
mult1_un89_sum[7]                                                                                      Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_G0N           NOR2A     A        In      -         17.468      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_G0N           NOR2A     Y        Out     0.627     18.095      -         
N125                                                                                                   Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_un1_Y        OA1A      B        In      -         18.481      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_un1_Y        OA1A      Y        Out     0.652     19.133      -         
I11_un1_Y_0                                                                                            Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y            OR2       B        In      -         19.454      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y            OR2       Y        Out     0.646     20.101      -         
N146                                                                                                   Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I3_P0N          OR2       B        In      -         22.138      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I3_P0N          OR2       Y        Out     0.646     22.784      -         
N132                                                                                                   Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y       NOR3C     C        In      -         23.106      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y       NOR3C     Y        Out     0.641     23.747      -         
I11_un1_Y_1                                                                                            Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y           OR2       B        In      -         24.069      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y           OR2       Y        Out     0.646     24.715      -         
N146_3                                                                                                 Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y           XOR3      C        In      -         25.522      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y           XOR3      Y        Out     0.985     26.507      -         
mult1_un110_sum[7]                                                                                     Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y           XNOR3     C        In      -         27.313      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y           XNOR3     Y        Out     0.985     28.299      -         
N_1810_i_i                                                                                             Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNIVD0R3T[0]                                                          OR2       B        In      -         28.620      -         
stonyman_0.counterPixelsCaptured_RNIVD0R3T[0]                                                          OR2       Y        Out     0.646     29.267      -         
un1_counterPixelsCaptured_15_i_s_4                                                                     Net       -        -       0.806     -           3         
stonyman_0.substate_i_RNO_2[0]                                                                         NOR2B     B        In      -         30.073      -         
stonyman_0.substate_i_RNO_2[0]                                                                         NOR2B     Y        Out     0.627     30.701      -         
substate_i_RNO_2[0]                                                                                    Net       -        -       0.322     -           1         
stonyman_0.substate_i_RNO[0]                                                                           NOR3A     C        In      -         31.022      -         
stonyman_0.substate_i_RNO[0]                                                                           NOR3A     Y        Out     0.716     31.738      -         
substate_ns_i[0]                                                                                       Net       -        -       0.322     -           1         
stonyman_0.substate_i[0]                                                                               DFN1      D        In      -         32.060      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 32.598 is 16.686(51.2%) logic and 15.913(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      32.037
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -20.076

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[13] / Q
    Ending point:                            stonyman_0.substate_i[0] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                   Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[13]                                                                   DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[13]                                                                              Net       -        -       2.172     -           16        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1          AOI1B     B        In      -         2.909       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1          AOI1B     Y        Out     0.911     3.820       -         
ADD_9x9_fast_I11_Y_0_1                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0          AO1       C        In      -         4.142       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0          AO1       Y        Out     0.655     4.797       -         
N146_2                                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y            XOR3      C        In      -         5.183       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y            XOR3      Y        Out     0.985     6.168       -         
mult1_un68_sum[5]                                                                                      Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_tz       OR2A      B        In      -         7.352       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_tz       OR2A      Y        Out     0.646     7.998       -         
ADD_9x9_fast_I12_Y_0_tz                                                                                Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0          NOR2A     A        In      -         8.320       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0          NOR2A     Y        Out     0.627     8.947       -         
ADD_9x9_fast_I12_Y_0_1                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y            AO1       C        In      -         9.268       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y            AO1       Y        Out     0.633     9.901       -         
N148_0                                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y            XOR2      B        In      -         10.287      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y            XOR2      Y        Out     0.937     11.224      -         
mult1_un82_sum[5]                                                                                      Net       -        -       2.127     -           15        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0     NOR2B     B        In      -         13.351      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0     NOR2B     Y        Out     0.516     13.867      -         
ADD_9x9_fast_I12_un1_Y_a0                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0          AO1A      C        In      -         14.188      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0          AO1A      Y        Out     0.655     14.844      -         
ADD_9x9_fast_I12_Y_0_0                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y            AX1D      A        In      -         15.165      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y            AX1D      Y        Out     1.001     16.166      -         
mult1_un89_sum[7]                                                                                      Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_G0N           NOR2A     A        In      -         17.445      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_G0N           NOR2A     Y        Out     0.627     18.073      -         
N125                                                                                                   Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_un1_Y        OA1A      B        In      -         18.459      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_un1_Y        OA1A      Y        Out     0.652     19.110      -         
I11_un1_Y_0                                                                                            Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y            OR2       B        In      -         19.432      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y            OR2       Y        Out     0.646     20.078      -         
N146                                                                                                   Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I3_P0N          OR2       B        In      -         22.115      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I3_P0N          OR2       Y        Out     0.646     22.762      -         
N132                                                                                                   Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y       NOR3C     C        In      -         23.083      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y       NOR3C     Y        Out     0.641     23.724      -         
I11_un1_Y_1                                                                                            Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y           OR2       B        In      -         24.046      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y           OR2       Y        Out     0.646     24.692      -         
N146_3                                                                                                 Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y           XOR3      C        In      -         25.499      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y           XOR3      Y        Out     0.985     26.484      -         
mult1_un110_sum[7]                                                                                     Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y           XNOR3     C        In      -         27.291      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y           XNOR3     Y        Out     0.985     28.276      -         
N_1810_i_i                                                                                             Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNIVD0R3T[0]                                                          OR2       B        In      -         28.598      -         
stonyman_0.counterPixelsCaptured_RNIVD0R3T[0]                                                          OR2       Y        Out     0.646     29.244      -         
un1_counterPixelsCaptured_15_i_s_4                                                                     Net       -        -       0.806     -           3         
stonyman_0.substate_i_RNO_2[0]                                                                         NOR2B     B        In      -         30.051      -         
stonyman_0.substate_i_RNO_2[0]                                                                         NOR2B     Y        Out     0.627     30.678      -         
substate_i_RNO_2[0]                                                                                    Net       -        -       0.322     -           1         
stonyman_0.substate_i_RNO[0]                                                                           NOR3A     C        In      -         30.999      -         
stonyman_0.substate_i_RNO[0]                                                                           NOR3A     Y        Out     0.716     31.715      -         
substate_ns_i[0]                                                                                       Net       -        -       0.322     -           1         
stonyman_0.substate_i[0]                                                                               DFN1      D        In      -         32.037      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 32.576 is 16.663(51.2%) logic and 15.913(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      31.898
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -19.937

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[14] / Q
    Ending point:                            stonyman_0.state[12] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                   Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[14]                                                                   DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[14]                                                                              Net       -        -       2.172     -           16        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1          AOI1B     A        In      -         2.909       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1          AOI1B     Y        Out     0.933     3.843       -         
ADD_9x9_fast_I11_Y_0_1                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0          AO1       C        In      -         4.164       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0          AO1       Y        Out     0.655     4.819       -         
N146_2                                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y            XOR3      C        In      -         5.205       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y            XOR3      Y        Out     0.985     6.191       -         
mult1_un68_sum[5]                                                                                      Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_tz       OR2A      B        In      -         7.374       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_tz       OR2A      Y        Out     0.646     8.021       -         
ADD_9x9_fast_I12_Y_0_tz                                                                                Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0          NOR2A     A        In      -         8.342       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0          NOR2A     Y        Out     0.627     8.970       -         
ADD_9x9_fast_I12_Y_0_1                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y            AO1       C        In      -         9.291       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y            AO1       Y        Out     0.633     9.924       -         
N148_0                                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y            XOR2      B        In      -         10.310      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y            XOR2      Y        Out     0.937     11.246      -         
mult1_un82_sum[5]                                                                                      Net       -        -       2.127     -           15        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0     NOR2B     B        In      -         13.374      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0     NOR2B     Y        Out     0.516     13.890      -         
ADD_9x9_fast_I12_un1_Y_a0                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0          AO1A      C        In      -         14.211      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0          AO1A      Y        Out     0.655     14.866      -         
ADD_9x9_fast_I12_Y_0_0                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y            AX1D      A        In      -         15.188      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y            AX1D      Y        Out     1.001     16.189      -         
mult1_un89_sum[7]                                                                                      Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_G0N           NOR2A     A        In      -         17.468      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_G0N           NOR2A     Y        Out     0.627     18.095      -         
N125                                                                                                   Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_un1_Y        OA1A      B        In      -         18.481      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_un1_Y        OA1A      Y        Out     0.652     19.133      -         
I11_un1_Y_0                                                                                            Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y            OR2       B        In      -         19.454      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y            OR2       Y        Out     0.646     20.101      -         
N146                                                                                                   Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I3_P0N          OR2       B        In      -         22.138      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I3_P0N          OR2       Y        Out     0.646     22.784      -         
N132                                                                                                   Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y       NOR3C     C        In      -         23.106      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y       NOR3C     Y        Out     0.641     23.747      -         
I11_un1_Y_1                                                                                            Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y           OR2       B        In      -         24.069      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y           OR2       Y        Out     0.646     24.715      -         
N146_3                                                                                                 Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y           XOR3      C        In      -         25.522      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y           XOR3      Y        Out     0.985     26.507      -         
mult1_un110_sum[7]                                                                                     Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y           XNOR3     C        In      -         27.313      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y           XNOR3     Y        Out     0.985     28.299      -         
N_1810_i_i                                                                                             Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNIVD0R3T[0]                                                          OR2       B        In      -         28.620      -         
stonyman_0.counterPixelsCaptured_RNIVD0R3T[0]                                                          OR2       Y        Out     0.646     29.267      -         
un1_counterPixelsCaptured_15_i_s_4                                                                     Net       -        -       0.806     -           3         
stonyman_0.counterPixelsCaptured_RNI3PUVSG[0]                                                          OR2       A        In      -         30.073      -         
stonyman_0.counterPixelsCaptured_RNI3PUVSG[0]                                                          OR2       Y        Out     0.507     30.581      -         
N_124                                                                                                  Net       -        -       0.386     -           2         
stonyman_0.state_RNO[12]                                                                               MX2B      B        In      -         30.966      -         
stonyman_0.state_RNO[12]                                                                               MX2B      Y        Out     0.610     31.576      -         
state_RNO[12]                                                                                          Net       -        -       0.322     -           1         
stonyman_0.state[12]                                                                                   DFN1      D        In      -         31.898      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 32.437 is 16.460(50.7%) logic and 15.977(49.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                                    Arrival           
Instance                           Reference     Type           Pin              Net                                           Time        Slack 
                                   Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        M2FRESETn        MSS_ADLIB_INST_M2FRESETn                      0.000       -2.900
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[18]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[18]     0.000       2.671 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[19]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[19]     0.000       2.923 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHTRANS[1]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HTRANS[1]     0.000       3.342 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[17]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[17]     0.000       3.992 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[16]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[16]     0.000       4.244 
MSS_CORE2_0.MSS_CCC_0.I_XTLOSC     System        MSS_XTLOSC     CLKOUT           N_CLKA_XTLOSC                                 0.000       6.669 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHLOCK         MSS_CORE2_0_MSS_MASTER_AHB_LITE_HLOCK         0.000       6.958 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        EMCCLK           MSS_ADLIB_INST_EMCCLK                         0.000       12.179
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHSIZE[1]      MSS_CORE2_0_MSS_MASTER_AHB_LITE_HSIZE[1]      0.000       16.153
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                         Required           
Instance                                 Reference     Type     Pin     Net                               Time         Slack 
                                         Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[15]     System        DFN1     D       counterPixelsCaptured_RNO[15]     11.961       -2.900
stonyman_0.counterPixelsCaptured[14]     System        DFN1     D       counterPixelsCaptured_RNO[14]     11.961       -2.064
stonyman_0.counterPixelsCaptured[13]     System        DFN1     D       counterPixelsCaptured_RNO[13]     11.961       -1.999
stonyman_0.counterPixelsCaptured[11]     System        DFN1     D       counterPixelsCaptured_RNO[11]     11.961       -1.579
stonyman_0.counterPixelsCaptured[12]     System        DFN1     D       counterPixelsCaptured_RNO[12]     11.961       -1.164
stonyman_0.counterPixelsCaptured[10]     System        DFN1     D       counterPixelsCaptured_RNO[10]     11.961       -0.743
stonyman_0.counterPixelsCaptured[9]      System        DFN1     D       counterPixelsCaptured_RNO[9]      11.961       -0.679
stonyman_0.counterPixelsCaptured[7]      System        DFN1     D       counterPixelsCaptured_RNO[7]      11.961       0.119 
stonyman_0.counterPixelsCaptured[8]      System        DFN1     D       counterPixelsCaptured_RNO[8]      11.961       0.143 
stonyman_0.substate_i[0]                 System        DFN1     D       substate_ns_i[0]                  11.961       0.769 
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      14.861
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.900

    Number of logic level(s):                11
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[15] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           576       
stonyman_0.state_RNID41P[10]                     OR2A        A             In      -         2.096       -         
stonyman_0.state_RNID41P[10]                     OR2A        Y             Out     0.466     2.562       -         
N_6                                              Net         -             -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       B             In      -         4.338       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       Y             Out     0.386     4.724       -         
DWACT_ADD_CI_0_TMP_0[0]                          Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         5.109       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     5.624       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         6.430       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     6.945       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         8.128       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     8.643       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         9.826       -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     10.341      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         11.147      -         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     11.662      -         
DWACT_ADD_CI_0_g_array_11_2[0]                   Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       A             In      -         12.047      -         
stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       Y             Out     0.514     12.562      -         
DWACT_ADD_CI_0_g_array_12_6[0]                   Net         -             -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        B             In      -         12.883      -         
stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        Y             Out     0.937     13.820      -         
I_66                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[15]         OA1A        C             In      -         14.141      -         
stonyman_0.counterPixelsCaptured_RNO[15]         OA1A        Y             Out     0.398     14.539      -         
counterPixelsCaptured_RNO[15]                    Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[15]             DFN1        D             In      -         14.861      -         
===================================================================================================================
Total path delay (propagation time + setup) of 15.400 is 5.985(38.9%) logic and 9.415(61.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      14.025
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.064

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[14] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           576       
stonyman_0.state_RNID41P[10]                     OR2A        A             In      -         2.096       -         
stonyman_0.state_RNID41P[10]                     OR2A        Y             Out     0.466     2.562       -         
N_6                                              Net         -             -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       B             In      -         4.338       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       Y             Out     0.386     4.724       -         
DWACT_ADD_CI_0_TMP_0[0]                          Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         5.109       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     5.624       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         6.430       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     6.945       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         8.128       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     8.643       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         9.826       -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     10.341      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         11.147      -         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     11.662      -         
DWACT_ADD_CI_0_g_array_11_2[0]                   Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        B             In      -         12.047      -         
stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        Y             Out     0.937     12.984      -         
I_65                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[14]         OA1A        C             In      -         13.306      -         
stonyman_0.counterPixelsCaptured_RNO[14]         OA1A        Y             Out     0.398     13.704      -         
counterPixelsCaptured_RNO[14]                    Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[14]             DFN1        D             In      -         14.025      -         
===================================================================================================================
Total path delay (propagation time + setup) of 14.564 is 5.471(37.6%) logic and 9.093(62.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      13.961
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.999

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[13] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           576       
stonyman_0.state_RNID41P[10]                     OR2A        A             In      -         2.096       -         
stonyman_0.state_RNID41P[10]                     OR2A        Y             Out     0.466     2.562       -         
N_6                                              Net         -             -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       B             In      -         4.338       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       Y             Out     0.386     4.724       -         
DWACT_ADD_CI_0_TMP_0[0]                          Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         5.109       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     5.624       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         6.430       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     6.945       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         8.128       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     8.643       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         9.826       -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     10.341      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       A             In      -         11.147      -         
stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       Y             Out     0.514     11.662      -         
DWACT_ADD_CI_0_g_array_12_5[0]                   Net         -             -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        B             In      -         11.983      -         
stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        Y             Out     0.937     12.920      -         
I_60                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[13]         OA1A        C             In      -         13.241      -         
stonyman_0.counterPixelsCaptured_RNO[13]         OA1A        Y             Out     0.398     13.639      -         
counterPixelsCaptured_RNO[13]                    Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[13]             DFN1        D             In      -         13.961      -         
===================================================================================================================
Total path delay (propagation time + setup) of 14.499 is 5.471(37.7%) logic and 9.029(62.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      13.540
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.579

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[11] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           576       
stonyman_0.state_RNID41P[10]                     OR2A        A             In      -         2.096       -         
stonyman_0.state_RNID41P[10]                     OR2A        Y             Out     0.466     2.562       -         
N_6                                              Net         -             -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       B             In      -         4.338       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       Y             Out     0.386     4.724       -         
DWACT_ADD_CI_0_TMP_0[0]                          Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         5.109       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     5.624       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         6.430       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     6.945       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         8.128       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     8.643       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_70     NOR2B       A             In      -         9.826       -         
stonyman_0.un1_counterPixelsCaptured_16.I_70     NOR2B       Y             Out     0.514     10.341      -         
DWACT_ADD_CI_0_g_array_11_1[0]                   Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_82     NOR2B       A             In      -         10.727      -         
stonyman_0.un1_counterPixelsCaptured_16.I_82     NOR2B       Y             Out     0.514     11.241      -         
DWACT_ADD_CI_0_g_array_12_4[0]                   Net         -             -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_16.I_56     XOR2        B             In      -         11.562      -         
stonyman_0.un1_counterPixelsCaptured_16.I_56     XOR2        Y             Out     0.937     12.499      -         
I_56                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[11]         OA1A        C             In      -         12.821      -         
stonyman_0.counterPixelsCaptured_RNO[11]         OA1A        Y             Out     0.398     13.219      -         
counterPixelsCaptured_RNO[11]                    Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[11]             DFN1        D             In      -         13.540      -         
===================================================================================================================
Total path delay (propagation time + setup) of 14.079 is 5.471(38.9%) logic and 8.608(61.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      13.125
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.164

    Number of logic level(s):                9
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[12] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           576       
stonyman_0.state_RNID41P[10]                     OR2A        A             In      -         2.096       -         
stonyman_0.state_RNID41P[10]                     OR2A        Y             Out     0.466     2.562       -         
N_6                                              Net         -             -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       B             In      -         4.338       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       Y             Out     0.386     4.724       -         
DWACT_ADD_CI_0_TMP_0[0]                          Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         5.109       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     5.624       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         6.430       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     6.945       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         8.128       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     8.643       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         9.826       -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     10.341      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_58     XOR2        B             In      -         11.147      -         
stonyman_0.un1_counterPixelsCaptured_16.I_58     XOR2        Y             Out     0.937     12.084      -         
I_58                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[12]         OA1A        C             In      -         12.405      -         
stonyman_0.counterPixelsCaptured_RNO[12]         OA1A        Y             Out     0.398     12.803      -         
counterPixelsCaptured_RNO[12]                    Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[12]             DFN1        D             In      -         13.125      -         
===================================================================================================================
Total path delay (propagation time + setup) of 13.664 is 4.956(36.3%) logic and 8.707(63.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F500M3G_FBGA484_Std
Report for cell TOPLEVEL.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    91      1.0       91.0
             AND2A     2      1.0        2.0
              AND3    22      1.0       22.0
               AO1   125      1.0      125.0
              AO13     1      1.0        1.0
              AO16     1      1.0        1.0
              AO18     1      1.0        1.0
              AO1A    43      1.0       43.0
              AO1B    18      1.0       18.0
              AO1C     4      1.0        4.0
              AO1D     5      1.0        5.0
              AOI1     7      1.0        7.0
             AOI1B     6      1.0        6.0
               AX1     3      1.0        3.0
              AX1A     3      1.0        3.0
              AX1B     2      1.0        2.0
              AX1D     2      1.0        2.0
              AX1E     1      1.0        1.0
             AXOI4     1      1.0        1.0
             AXOI7     2      1.0        2.0
              BUFF     5      1.0        5.0
            CLKINT     3      0.0        0.0
               GND    32      0.0        0.0
               INV     9      1.0        9.0
           MSS_AHB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   378      1.0      378.0
              MX2A     6      1.0        6.0
              MX2B     4      1.0        4.0
              MX2C     2      1.0        2.0
             NAND2     4      1.0        4.0
             NAND3     2      1.0        2.0
            NAND3A     6      1.0        6.0
            NAND3B     6      1.0        6.0
            NAND3C     2      1.0        2.0
              NOR2    74      1.0       74.0
             NOR2A   162      1.0      162.0
             NOR2B   541      1.0      541.0
              NOR3    27      1.0       27.0
             NOR3A    46      1.0       46.0
             NOR3B    90      1.0       90.0
             NOR3C    87      1.0       87.0
               OA1    56      1.0       56.0
              OA1A    28      1.0       28.0
              OA1B    10      1.0       10.0
              OA1C    18      1.0       18.0
              OAI1     9      1.0        9.0
               OR2   129      1.0      129.0
              OR2A    86      1.0       86.0
              OR2B    28      1.0       28.0
               OR3   134      1.0      134.0
              OR3A    12      1.0       12.0
              OR3B    10      1.0       10.0
              OR3C     2      1.0        2.0
            PLLINT     1      0.0        0.0
               VCC    32      0.0        0.0
               XA1     5      1.0        5.0
              XA1A    29      1.0       29.0
              XA1B     8      1.0        8.0
              XA1C     5      1.0        5.0
             XAI1A     1      1.0        1.0
             XNOR2    82      1.0       82.0
             XNOR3     4      1.0        4.0
               XO1     2      1.0        2.0
              XO1A     1      1.0        1.0
              XOR2   161      1.0      161.0
              XOR3     6      1.0        6.0


              DFN1   337      1.0      337.0
            DFN1C0    69      1.0       69.0
            DFN1E0    38      1.0       38.0
          DFN1E0C0    45      1.0       45.0
            DFN1E1    88      1.0       88.0
          DFN1E1C0   114      1.0      114.0
            DFN1P0     7      1.0        7.0
            RAM4K9     8      0.0        0.0
         RAM512X18     3      0.0        0.0
                   -----          ----------
             TOTAL  3396              3315.0


  IO Cell usage:
              cell count
             BIBUF    16
         BIBUF_MSS     1
             INBUF     3
         INBUF_MSS     6
        MSS_XTLOSC     1
            OUTBUF    52
        OUTBUF_MSS     5
                   -----
             TOTAL    84


Core Cells         : 3315 of 11520 (29%)
IO Cells           : 84

  RAM/ROM Usage Summary
Block Rams : 11 of 24 (45%)

Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:11s; Memory used current: 47MB peak: 160MB)

Process took 0h:00m:11s realtime, 0h:00m:11s cputime
# Wed Mar 06 06:25:30 2013

###########################################################]
