{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518315247027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518315247033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 10 20:14:06 2018 " "Processing started: Sat Feb 10 20:14:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518315247033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518315247033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518315247033 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1518315247432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "H:/TE401 Final Project/FPGA Code/base/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518315255555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518315255555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "H:/TE401 Final Project/FPGA Code/base/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518315255556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518315255556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_receive " "Found entity 1: i2s_receive" {  } { { "i2s_receive.v" "" { Text "H:/TE401 Final Project/FPGA Code/base/i2s_receive.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518315255557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518315255557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO_DIN2 part1.v(2) " "Verilog HDL error at part1.v(2): object \"GPIO_DIN2\" is not declared" {  } { { "part1.v" "" { Text "H:/TE401 Final Project/FPGA Code/base/part1.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1518315255559 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO_DIN3 part1.v(2) " "Verilog HDL error at part1.v(2): object \"GPIO_DIN3\" is not declared" {  } { { "part1.v" "" { Text "H:/TE401 Final Project/FPGA Code/base/part1.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1518315255559 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO_DIN4 part1.v(2) " "Verilog HDL error at part1.v(2): object \"GPIO_DIN4\" is not declared" {  } { { "part1.v" "" { Text "H:/TE401 Final Project/FPGA Code/base/part1.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1518315255559 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO_DIN5 part1.v(2) " "Verilog HDL error at part1.v(2): object \"GPIO_DIN5\" is not declared" {  } { { "part1.v" "" { Text "H:/TE401 Final Project/FPGA Code/base/part1.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1518315255559 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO_DIN6 part1.v(2) " "Verilog HDL error at part1.v(2): object \"GPIO_DIN6\" is not declared" {  } { { "part1.v" "" { Text "H:/TE401 Final Project/FPGA Code/base/part1.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1518315255559 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO_DIN7 part1.v(2) " "Verilog HDL error at part1.v(2): object \"GPIO_DIN7\" is not declared" {  } { { "part1.v" "" { Text "H:/TE401 Final Project/FPGA Code/base/part1.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1518315255559 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO_DIN8 part1.v(2) " "Verilog HDL error at part1.v(2): object \"GPIO_DIN8\" is not declared" {  } { { "part1.v" "" { Text "H:/TE401 Final Project/FPGA Code/base/part1.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1518315255559 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO_DIN9 part1.v(2) " "Verilog HDL error at part1.v(2): object \"GPIO_DIN9\" is not declared" {  } { { "part1.v" "" { Text "H:/TE401 Final Project/FPGA Code/base/part1.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1518315255559 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO_DIN10 part1.v(2) " "Verilog HDL error at part1.v(2): object \"GPIO_DIN10\" is not declared" {  } { { "part1.v" "" { Text "H:/TE401 Final Project/FPGA Code/base/part1.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1518315255559 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518315255660 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 10 20:14:15 2018 " "Processing ended: Sat Feb 10 20:14:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518315255660 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518315255660 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518315255660 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518315255660 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus II Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518315256268 ""}
