m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s12c _opt1
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dC:/intelFPGA/23.1lite
T_opt
!s110 1728668929
VdQfT9QT<?HAdUbCE:1?lZ2
04 19 4 work Single_Cycle_Top_Tb fast 0
=1-d4e98afacda5-670964ff-3d5-1c50
R1
Z3 !s12b OEM100
!s124 OEM10U14 
Z4 o-quiet -auto_acc_if_foreign -work work +acc
Z5 tCvgOpt 0
n@_opt
Z6 OL;O;2023.3;77
T_opt1
!s110 1728535648
V6d0JQl2ReIeE[ZVSTRQ0g1
04 11 4 work Reg_file_Tb fast 0
=1-d4e98afacda5-67075c60-135-b1c
R1
R3
!s124 OEM10U2 
R4
R5
n@_opt1
R6
R2
vALU
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU.v
!s110 1728538444
!i10b 1
!s100 ?32ln<W4=GSL>_HBoIlYG1
ImLz73bBkHiQf_ZN;FTQXV0
Z7 dC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work
w1728372722
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU.v
!i122 464
L0 10 31
Z8 VDg1SIo80bB@j0V0VzS_@n1
Z9 OL;L;2023.3;77
r1
!s85 0
31
!s108 1728538444.000000
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU.v|
!i113 0
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
n@a@l@u
vALU_2
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_2.v
Z11 !s110 1728668853
!i10b 1
!s100 f^2R02]0X<bLK21T_M9e>2
IC]0ZTJNOSLRz<W0WTDFkN1
R7
w1728611511
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_2.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_2.v
!i122 922
L0 8 36
R8
R9
r1
!s85 0
31
!s108 1728668852.000000
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_2.v|
!i113 0
R10
R5
n@a@l@u_2
vALU_Decoder
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_Decoder.v
R11
!i10b 1
!s100 ?nPA1AmN`6IBnan5^51N>2
ILTjDlB`]b2WHafdZD3;PB0
R7
w1728612137
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_Decoder.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_Decoder.v
!i122 923
L0 1 16
R8
R9
r1
!s85 0
31
Z12 !s108 1728668853.000000
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_Decoder.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_Decoder.v|
!i113 0
R10
R5
n@a@l@u_@decoder
vControl_Unit
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Control_Unit.v
R11
!i10b 1
!s100 d<=eZoaQkGB_8UN9NEYEc3
I8:l6L47^NX@08WoBhSgLI3
R7
w1728612667
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Control_Unit.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Control_Unit.v
!i122 924
Z13 L0 1 27
R8
R9
r1
!s85 0
31
R12
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Control_Unit.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Control_Unit.v|
!i113 0
R10
R5
n@control_@unit
vData_Memory
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Data_Memory.v
R11
!i10b 1
!s100 V48j[^GIem6lh1jHFM[8N0
Ika_8falL;VRNPkYclI;6N1
R7
w1728555011
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Data_Memory.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Data_Memory.v
!i122 925
Z14 L0 1 24
R8
R9
r1
!s85 0
31
R12
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Data_Memory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Data_Memory.v|
!i113 0
R10
R5
n@data_@memory
vInstr_Mem
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Instr_Mem.v
R11
!i10b 1
!s100 hzoLaJn:GYMX^nc?=f^k42
IeM<TL<Z:T>lkbeAc:4J=[1
R7
w1728662084
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Instr_Mem.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Instr_Mem.v
!i122 926
R13
R8
R9
r1
!s85 0
31
R12
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Instr_Mem.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Instr_Mem.v|
!i113 0
R10
R5
n@instr_@mem
vmain_decoder
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/main_decoder.v
R11
!i10b 1
!s100 OYdGaG=6lN[N@mAFVB44^0
I^`FD8g<e8gaX7mj9]RGMO3
R7
w1728612678
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/main_decoder.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/main_decoder.v
!i122 927
L0 1 32
R8
R9
r1
!s85 0
31
R12
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/main_decoder.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/main_decoder.v|
!i113 0
R10
R5
vmux
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/mux.v
R11
!i10b 1
!s100 jljLeKk?]IDb9B@0ZWnhe1
Ia68B<5UYn9J3=L;Z?N>_20
R7
w1728661965
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/mux.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/mux.v
!i122 928
Z15 L0 1 10
R8
R9
r1
!s85 0
31
R12
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/mux.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/mux.v|
!i113 0
R10
R5
vPC_Adder
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/PC_Adder.v
R11
!i10b 1
!s100 `UcZCo5eYCdOFD_e2;4dN0
IX8iY]am3[EKIAB1fVSR6I2
R7
w1728471703
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/PC_Adder.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/PC_Adder.v
!i122 929
R15
R8
R9
r1
!s85 0
31
R12
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/PC_Adder.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/PC_Adder.v|
!i113 0
R10
R5
n@p@c_@adder
vProgram_Counter
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Program_Counter.v
Z16 !s110 1728668854
!i10b 1
!s100 QNG_QQ8HlJAUebal7CWD]3
IY8O8EC7VNkVUSC@gCR0;?1
R7
w1728532912
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Program_Counter.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Program_Counter.v
!i122 930
L0 1 17
R8
R9
r1
!s85 0
31
Z17 !s108 1728668854.000000
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Program_Counter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Program_Counter.v|
!i113 0
R10
R5
n@program_@counter
vReg_file
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Reg_file.v
Z18 !s110 1728668895
!i10b 1
!s100 h^JYD0mPY3;fWon8RZiGG2
IoX[hnUj5K7>;368SQckGS2
R7
w1728668879
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Reg_file.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Reg_file.v
!i122 934
R14
R8
R9
r1
!s85 0
31
!s108 1728668894.000000
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Reg_file.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Reg_file.v|
!i113 0
R10
R5
n@reg_file
vReg_file_Tb
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Reg_file_Tb.v
!s110 1728553362
!i10b 1
!s100 fNmcMizJlm2iQY]TJn:?D2
IA0hSG]o_D77Dd^M]j<VYS2
R7
w1728536122
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Reg_file_Tb.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Reg_file_Tb.v
!i122 667
L0 3 96
R8
R9
r1
!s85 0
31
!s108 1728553362.000000
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Reg_file_Tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Reg_file_Tb.v|
!i113 0
R10
R5
n@reg_file_@tb
vSign_Extend
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Sign_Extend.v
R18
!i10b 1
!s100 @j:j?^neX98JF_;KQbA@12
Il?`cX3<GA][EBniW:BmX62
R7
w1728668890
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Sign_Extend.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Sign_Extend.v
!i122 935
R15
R8
R9
r1
!s85 0
31
!s108 1728668895.000000
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Sign_Extend.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Sign_Extend.v|
!i113 0
R10
R5
n@sign_@extend
vSingle_Cycle_Top
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Top.v
!s110 1728668870
!i10b 1
!s100 eTIL5AG__VdK<1b2Ec9=P0
I;f5:MJg`1[Xe^3C?h8Y?_2
R7
w1728668865
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Top.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Top.v
!i122 933
L0 1 89
R8
R9
r1
!s85 0
31
!s108 1728668870.000000
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Top.v|
!i113 0
R10
R5
n@single_@cycle_@top
vSingle_Cycle_Top_Tb
2C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Processor_tb.v
R16
!i10b 1
!s100 NLNAAX50TZedkM0UT2ckQ3
IoDA7UmA02Skh86fhQchYQ1
R7
w1728535190
8C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Processor_tb.v
FC:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Processor_tb.v
!i122 932
L0 2 38
R8
R9
r1
!s85 0
31
R17
!s107 C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Processor_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Processor_tb.v|
!i113 0
R10
R5
n@single_@cycle_@top_@tb
