[2021-09-09 09:45:47,522]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-09 09:45:47,522]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:46:01,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; ".

Peak memory: 18132992 bytes

[2021-09-09 09:46:01,882]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:46:02,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.15 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35454976 bytes

[2021-09-09 09:46:02,246]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-09 09:46:02,246]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:46:03,043]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :3502
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :3502
score:100
	Report mapping result:
		klut_size()     :3528
		klut.num_gates():3502
		max delay       :55
		max area        :3502
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :3488
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 26914816 bytes

[2021-09-09 09:46:03,044]mapper_test.py:220:[INFO]: area: 3502 level: 55
[2021-09-09 11:37:59,968]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-09 11:37:59,968]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:38:15,440]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; ".

Peak memory: 17645568 bytes

[2021-09-09 11:38:15,441]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:38:15,739]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.14 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35729408 bytes

[2021-09-09 11:38:15,754]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-09 11:38:15,754]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:38:22,998]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :3502
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:46
area :6746
score:100
	Report mapping result:
		klut_size()     :3528
		klut.num_gates():3502
		max delay       :55
		max area        :3502
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :3488
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 71696384 bytes

[2021-09-09 11:38:22,998]mapper_test.py:220:[INFO]: area: 3502 level: 55
[2021-09-09 13:08:48,322]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-09 13:08:48,322]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:09:03,804]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; ".

Peak memory: 17653760 bytes

[2021-09-09 13:09:03,804]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:09:04,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.16 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35332096 bytes

[2021-09-09 13:09:04,168]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-09 13:09:04,168]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:09:11,224]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:59
area :3434
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :6239
score:100
	Report mapping result:
		klut_size()     :6260
		klut.num_gates():6234
		max delay       :47
		max area        :6239
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :56
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :6116
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 71770112 bytes

[2021-09-09 13:09:11,225]mapper_test.py:220:[INFO]: area: 6234 level: 47
[2021-09-09 14:58:22,161]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-09 14:58:22,161]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:58:22,161]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:58:22,488]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.03 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.03 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.15 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35295232 bytes

[2021-09-09 14:58:22,505]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-09 14:58:22,505]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:58:30,388]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:46
area :4975
score:100
	Report mapping result:
		klut_size()     :2849
		klut.num_gates():2823
		max delay       :55
		max area        :2823
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :691
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1258
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 71700480 bytes

[2021-09-09 14:58:30,389]mapper_test.py:220:[INFO]: area: 2823 level: 55
[2021-09-09 15:27:25,138]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-09 15:27:25,138]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:27:25,138]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:27:25,467]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.03 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.03 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.15 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35164160 bytes

[2021-09-09 15:27:25,483]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-09 15:27:25,483]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:27:33,374]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:46
area :4975
score:100
	Report mapping result:
		klut_size()     :2849
		klut.num_gates():2823
		max delay       :55
		max area        :2823
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :691
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1258
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 71757824 bytes

[2021-09-09 15:27:33,374]mapper_test.py:220:[INFO]: area: 2823 level: 55
[2021-09-09 16:05:27,417]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-09 16:05:27,417]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:05:27,417]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:05:27,746]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.03 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.03 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.15 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35356672 bytes

[2021-09-09 16:05:27,762]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-09 16:05:27,762]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:05:35,687]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2858
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:46
area :4979
score:100
	Report mapping result:
		klut_size()     :2884
		klut.num_gates():2858
		max delay       :55
		max area        :2858
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :724
		LUT fanins:3	 numbers :875
		LUT fanins:4	 numbers :1259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 71688192 bytes

[2021-09-09 16:05:35,688]mapper_test.py:220:[INFO]: area: 2858 level: 55
[2021-09-09 16:40:08,664]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-09 16:40:08,664]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:40:08,664]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:40:08,992]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.03 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.03 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.15 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35246080 bytes

[2021-09-09 16:40:09,009]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-09 16:40:09,009]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:40:16,976]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:46
area :4979
score:100
	Report mapping result:
		klut_size()     :2891
		klut.num_gates():2865
		max delay       :55
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :875
		LUT fanins:4	 numbers :1259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 71729152 bytes

[2021-09-09 16:40:16,976]mapper_test.py:220:[INFO]: area: 2865 level: 55
[2021-09-09 17:16:42,455]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-09 17:16:42,456]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:16:42,456]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:16:42,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.03 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.15 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35737600 bytes

[2021-09-09 17:16:42,806]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-09 17:16:42,806]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:16:50,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:46
area :5125
score:100
	Report mapping result:
		klut_size()     :2849
		klut.num_gates():2823
		max delay       :55
		max area        :2823
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :692
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 71766016 bytes

[2021-09-09 17:16:50,921]mapper_test.py:220:[INFO]: area: 2823 level: 55
[2021-09-13 23:23:22,992]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-13 23:23:22,993]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:23:22,993]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:23:23,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.03 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.17 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35250176 bytes

[2021-09-13 23:23:23,369]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-13 23:23:23,369]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:23:29,887]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:105
	current map manager:
		current min nodes:5040
		current min depth:105
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:45
area :6647
score:100
	Report mapping result:
		klut_size()     :2849
		klut.num_gates():2823
		max delay       :55
		max area        :2823
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :692
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 77213696 bytes

[2021-09-13 23:23:29,888]mapper_test.py:220:[INFO]: area: 2823 level: 55
[2021-09-13 23:40:53,707]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-13 23:40:53,707]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:53,708]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:53,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35205120 bytes

[2021-09-13 23:40:54,014]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-13 23:40:54,014]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:54,646]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
	Report mapping result:
		klut_size()     :2849
		klut.num_gates():2823
		max delay       :55
		max area        :2823
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :692
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 25800704 bytes

[2021-09-13 23:40:54,647]mapper_test.py:220:[INFO]: area: 2823 level: 55
[2021-09-14 08:52:29,186]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-14 08:52:29,187]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:52:29,187]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:52:29,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.15 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35213312 bytes

[2021-09-14 08:52:29,542]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-14 08:52:29,542]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:52:36,456]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:46
area :5125
score:100
	Report mapping result:
		klut_size()     :2849
		klut.num_gates():2823
		max delay       :55
		max area        :2823
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :692
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 71692288 bytes

[2021-09-14 08:52:36,457]mapper_test.py:220:[INFO]: area: 2823 level: 55
[2021-09-14 09:19:50,519]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-14 09:19:50,519]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:50,519]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:50,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35196928 bytes

[2021-09-14 09:19:50,821]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-14 09:19:50,822]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:51,509]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
	Report mapping result:
		klut_size()     :2849
		klut.num_gates():2823
		max delay       :55
		max area        :2823
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :692
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 26513408 bytes

[2021-09-14 09:19:51,510]mapper_test.py:220:[INFO]: area: 2823 level: 55
[2021-09-15 15:27:10,598]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-15 15:27:10,598]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:27:10,598]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:27:10,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.12 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35131392 bytes

[2021-09-15 15:27:10,881]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-15 15:27:10,881]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:27:16,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:122
	current map manager:
		current min nodes:5040
		current min depth:122
	current map manager:
		current min nodes:5040
		current min depth:111
	current map manager:
		current min nodes:5040
		current min depth:111
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :4980
score:100
	Report mapping result:
		klut_size()     :2849
		klut.num_gates():2823
		max delay       :55
		max area        :2823
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :692
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 60776448 bytes

[2021-09-15 15:27:16,154]mapper_test.py:220:[INFO]: area: 2823 level: 55
[2021-09-15 15:53:23,321]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-15 15:53:23,322]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:23,322]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:23,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.12 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35217408 bytes

[2021-09-15 15:53:23,607]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-15 15:53:23,607]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:24,171]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
	Report mapping result:
		klut_size()     :2849
		klut.num_gates():2823
		max delay       :55
		max area        :2823
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :692
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 12890112 bytes

[2021-09-15 15:53:24,171]mapper_test.py:220:[INFO]: area: 2823 level: 55
[2021-09-18 13:57:52,156]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-18 13:57:52,157]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:57:52,157]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:57:52,428]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.12 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35479552 bytes

[2021-09-18 13:57:52,445]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-18 13:57:52,445]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:57:57,908]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:119
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:46
area :5317
score:100
	Report mapping result:
		klut_size()     :2849
		klut.num_gates():2823
		max delay       :55
		max area        :2823
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :692
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 86413312 bytes

[2021-09-18 13:57:57,909]mapper_test.py:220:[INFO]: area: 2823 level: 55
[2021-09-18 16:22:34,712]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-18 16:22:34,712]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:22:34,712]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:22:34,989]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.12 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35143680 bytes

[2021-09-18 16:22:35,006]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-18 16:22:35,006]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:22:40,207]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:120
	current map manager:
		current min nodes:5040
		current min depth:120
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2823
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :5145
score:100
	Report mapping result:
		klut_size()     :2849
		klut.num_gates():2823
		max delay       :55
		max area        :2823
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :692
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 53207040 bytes

[2021-09-18 16:22:40,208]mapper_test.py:220:[INFO]: area: 2823 level: 55
[2021-09-22 08:55:22,139]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-22 08:55:22,139]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:22,139]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:22,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.12 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 34889728 bytes

[2021-09-22 08:55:22,425]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-22 08:55:22,425]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:25,139]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:121
	Report mapping result:
		klut_size()     :3399
		klut.num_gates():3373
		max delay       :48
		max area        :3373
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :1181
		LUT fanins:4	 numbers :1461
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 31166464 bytes

[2021-09-22 08:55:25,140]mapper_test.py:220:[INFO]: area: 3373 level: 48
[2021-09-22 11:21:14,883]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-22 11:21:14,883]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:14,883]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:15,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.14 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35344384 bytes

[2021-09-22 11:21:15,221]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-22 11:21:15,221]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:20,380]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :4888
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 51019776 bytes

[2021-09-22 11:21:20,381]mapper_test.py:220:[INFO]: area: 2849 level: 55
[2021-09-23 16:39:44,210]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-23 16:39:44,210]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:39:44,210]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:39:44,477]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.12 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35065856 bytes

[2021-09-23 16:39:44,491]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-23 16:39:44,492]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:39:50,043]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
balancing!
	current map manager:
		current min nodes:5040
		current min depth:121
rewriting!
	current map manager:
		current min nodes:5040
		current min depth:121
balancing!
	current map manager:
		current min nodes:5040
		current min depth:110
rewriting!
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :4888
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 41123840 bytes

[2021-09-23 16:39:50,044]mapper_test.py:220:[INFO]: area: 2849 level: 55
[2021-09-23 17:03:16,885]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-23 17:03:16,885]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:16,886]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:03:17,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.14 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 34938880 bytes

[2021-09-23 17:03:17,225]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-23 17:03:17,225]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:22,329]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
balancing!
	current map manager:
		current min nodes:5040
		current min depth:121
rewriting!
	current map manager:
		current min nodes:5040
		current min depth:121
balancing!
	current map manager:
		current min nodes:5040
		current min depth:110
rewriting!
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :4888
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 51097600 bytes

[2021-09-23 17:03:22,330]mapper_test.py:220:[INFO]: area: 2849 level: 55
[2021-09-23 18:04:23,004]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-23 18:04:23,004]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:04:23,004]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:04:23,270]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.12 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35078144 bytes

[2021-09-23 18:04:23,286]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-23 18:04:23,286]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:04:28,818]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
balancing!
	current map manager:
		current min nodes:5040
		current min depth:121
rewriting!
	current map manager:
		current min nodes:5040
		current min depth:121
balancing!
	current map manager:
		current min nodes:5040
		current min depth:110
rewriting!
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :4888
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 41082880 bytes

[2021-09-23 18:04:28,819]mapper_test.py:220:[INFO]: area: 2849 level: 55
[2021-09-27 16:31:39,093]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-27 16:31:39,094]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:31:39,094]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:31:39,359]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.12 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35049472 bytes

[2021-09-27 16:31:39,377]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-27 16:31:39,377]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:31:44,667]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
balancing!
	current map manager:
		current min nodes:5040
		current min depth:121
rewriting!
	current map manager:
		current min nodes:5040
		current min depth:121
balancing!
	current map manager:
		current min nodes:5040
		current min depth:110
rewriting!
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :4888
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 39591936 bytes

[2021-09-27 16:31:44,668]mapper_test.py:220:[INFO]: area: 2849 level: 55
[2021-09-27 17:38:26,560]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-27 17:38:26,561]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:38:26,561]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:38:26,827]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.12 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35139584 bytes

[2021-09-27 17:38:26,845]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-27 17:38:26,845]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:38:32,189]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
balancing!
	current map manager:
		current min nodes:5040
		current min depth:121
rewriting!
	current map manager:
		current min nodes:5040
		current min depth:121
balancing!
	current map manager:
		current min nodes:5040
		current min depth:110
rewriting!
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :5025
score:100
	Report mapping result:
		klut_size()     :2874
		klut.num_gates():2848
		max delay       :55
		max area        :2848
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :730
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 39936000 bytes

[2021-09-27 17:38:32,189]mapper_test.py:220:[INFO]: area: 2848 level: 55
[2021-09-28 02:04:41,345]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-28 02:04:41,345]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:04:41,345]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:04:41,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.12 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35135488 bytes

[2021-09-28 02:04:41,633]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-28 02:04:41,633]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:04:47,071]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :4888
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 39567360 bytes

[2021-09-28 02:04:47,072]mapper_test.py:220:[INFO]: area: 2849 level: 55
[2021-09-28 16:44:24,188]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-28 16:44:24,189]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:24,189]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:24,463]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.12 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35131392 bytes

[2021-09-28 16:44:24,479]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-28 16:44:24,479]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:29,554]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :4888
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 51097600 bytes

[2021-09-28 16:44:29,555]mapper_test.py:220:[INFO]: area: 2849 level: 55
[2021-09-28 17:23:23,682]mapper_test.py:79:[INFO]: run case "sin"
[2021-09-28 17:23:23,682]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:23:23,682]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:23:24,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.15 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 34963456 bytes

[2021-09-28 17:23:24,030]mapper_test.py:156:[INFO]: area: 1974 level: 55
[2021-09-28 17:23:24,030]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:23:29,196]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:110
	current map manager:
		current min nodes:5040
		current min depth:110
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :4888
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 80658432 bytes

[2021-09-28 17:23:29,197]mapper_test.py:220:[INFO]: area: 2849 level: 55
[2021-10-09 10:39:35,359]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-09 10:39:35,360]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:35,360]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:35,631]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.12 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35172352 bytes

[2021-10-09 10:39:35,649]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-09 10:39:35,649]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:37,899]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :6190
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 21528576 bytes

[2021-10-09 10:39:37,900]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-09 11:22:13,196]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-09 11:22:13,196]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:13,197]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:13,478]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35315712 bytes

[2021-10-09 11:22:13,494]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-09 11:22:13,495]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:15,674]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :6188
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 24256512 bytes

[2021-10-09 11:22:15,674]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-09 16:30:09,466]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-09 16:30:09,467]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:09,467]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:09,794]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.14 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35106816 bytes

[2021-10-09 16:30:09,810]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-09 16:30:09,810]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:11,645]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:160
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 19963904 bytes

[2021-10-09 16:30:11,646]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-09 16:47:19,893]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-09 16:47:19,894]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:19,894]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:20,169]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.12 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 34979840 bytes

[2021-10-09 16:47:20,186]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-09 16:47:20,186]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:21,962]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:160
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 20127744 bytes

[2021-10-09 16:47:21,963]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-12 10:54:22,763]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-12 10:54:22,763]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:54:22,764]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:54:23,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35446784 bytes

[2021-10-12 10:54:23,067]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-12 10:54:23,067]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:54:28,472]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:111
	current map manager:
		current min nodes:5040
		current min depth:111
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :5058
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 30838784 bytes

[2021-10-12 10:54:28,472]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-12 11:16:15,919]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-12 11:16:15,919]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:15,919]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:16,198]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35086336 bytes

[2021-10-12 11:16:16,214]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-12 11:16:16,214]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:18,531]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :6190
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 21184512 bytes

[2021-10-12 11:16:18,532]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-12 13:29:49,237]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-12 13:29:49,237]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:29:49,238]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:29:49,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35143680 bytes

[2021-10-12 13:29:49,536]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-12 13:29:49,536]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:29:55,015]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:111
	current map manager:
		current min nodes:5040
		current min depth:111
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :5058
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 30838784 bytes

[2021-10-12 13:29:55,015]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-12 15:00:25,711]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-12 15:00:25,711]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:00:25,711]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:00:25,996]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35319808 bytes

[2021-10-12 15:00:26,013]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-12 15:00:26,013]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:00:31,403]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:111
	current map manager:
		current min nodes:5040
		current min depth:111
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:47
area :5058
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 30973952 bytes

[2021-10-12 15:00:31,403]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-12 18:45:15,400]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-12 18:45:15,400]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:45:15,400]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:45:15,685]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35180544 bytes

[2021-10-12 18:45:15,697]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-12 18:45:15,697]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:45:21,369]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:111
	current map manager:
		current min nodes:5040
		current min depth:111
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:46
area :5177
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 25374720 bytes

[2021-10-12 18:45:21,370]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-18 11:38:43,157]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-18 11:38:43,158]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:38:43,158]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:38:43,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35016704 bytes

[2021-10-18 11:38:43,462]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-18 11:38:43,462]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:38:49,104]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:111
	current map manager:
		current min nodes:5040
		current min depth:111
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:46
area :5177
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 25624576 bytes

[2021-10-18 11:38:49,105]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-18 12:03:10,115]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-18 12:03:10,116]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:10,116]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:10,406]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35225600 bytes

[2021-10-18 12:03:10,423]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-18 12:03:10,424]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:10,766]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 11681792 bytes

[2021-10-18 12:03:10,766]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-19 14:11:07,473]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-19 14:11:07,473]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:07,474]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:07,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.14 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35106816 bytes

[2021-10-19 14:11:07,816]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-19 14:11:07,816]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:08,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 11735040 bytes

[2021-10-19 14:11:08,155]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-22 13:30:19,721]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-22 13:30:19,722]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:19,722]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:20,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35332096 bytes

[2021-10-22 13:30:20,020]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-22 13:30:20,020]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:21,344]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 14409728 bytes

[2021-10-22 13:30:21,344]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-22 13:51:12,837]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-22 13:51:12,837]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:12,837]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:13,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35213312 bytes

[2021-10-22 13:51:13,132]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-22 13:51:13,132]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:14,462]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 14409728 bytes

[2021-10-22 13:51:14,463]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-22 14:01:28,523]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-22 14:01:28,523]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:28,524]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:28,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35270656 bytes

[2021-10-22 14:01:28,828]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-22 14:01:28,828]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:29,170]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 11452416 bytes

[2021-10-22 14:01:29,171]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-22 14:04:49,299]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-22 14:04:49,299]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:49,299]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:49,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 34889728 bytes

[2021-10-22 14:04:49,592]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-22 14:04:49,593]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:49,933]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 11649024 bytes

[2021-10-22 14:04:49,933]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-23 13:28:35,790]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-23 13:28:35,790]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:28:35,791]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:28:36,072]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35233792 bytes

[2021-10-23 13:28:36,086]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-23 13:28:36,086]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:28:41,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:111
	current map manager:
		current min nodes:5040
		current min depth:111
process set_nodes_refs()
process derive_final_mapping()
delay:52
area :4632
score:100
	Report mapping result:
		klut_size()     :4642
		klut.num_gates():4616
		max delay       :52
		max area        :4632
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1101
		LUT fanins:3	 numbers :1501
		LUT fanins:4	 numbers :2014
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 25403392 bytes

[2021-10-23 13:28:41,431]mapper_test.py:224:[INFO]: area: 4616 level: 52
[2021-10-24 17:40:01,029]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-24 17:40:01,029]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:40:01,030]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:40:01,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35033088 bytes

[2021-10-24 17:40:01,329]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-24 17:40:01,329]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:40:06,844]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:111
	current map manager:
		current min nodes:5040
		current min depth:111
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:52
area :4632
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 25518080 bytes

[2021-10-24 17:40:06,844]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-24 18:00:27,808]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-24 18:00:27,808]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:00:27,809]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:00:28,137]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.14 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35512320 bytes

[2021-10-24 18:00:28,152]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-24 18:00:28,152]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:00:33,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:121
	current map manager:
		current min nodes:5040
		current min depth:111
	current map manager:
		current min nodes:5040
		current min depth:111
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :2849
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:46
area :5177
score:100
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 25448448 bytes

[2021-10-24 18:00:33,713]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-26 10:24:49,454]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-26 10:24:49,455]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:49,455]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:49,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35065856 bytes

[2021-10-26 10:24:49,751]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-26 10:24:49,751]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:50,225]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	current map manager:
		current min nodes:5040
		current min depth:160
	Report mapping result:
		klut_size()     :2890
		klut.num_gates():2864
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :1423
		LUT fanins:4	 numbers :1428
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 11546624 bytes

[2021-10-26 10:24:50,226]mapper_test.py:224:[INFO]: area: 2864 level: 55
[2021-10-26 10:58:07,839]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-26 10:58:07,839]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:58:07,840]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:58:08,124]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 34930688 bytes

[2021-10-26 10:58:08,140]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-26 10:58:08,140]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:58:14,189]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	Report mapping result:
		klut_size()     :2890
		klut.num_gates():2864
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :1423
		LUT fanins:4	 numbers :1428
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 25145344 bytes

[2021-10-26 10:58:14,190]mapper_test.py:224:[INFO]: area: 2864 level: 55
[2021-10-26 11:19:22,107]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-26 11:19:22,107]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:19:22,107]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:19:22,390]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 34947072 bytes

[2021-10-26 11:19:22,407]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-26 11:19:22,407]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:19:28,017]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	Report mapping result:
		klut_size()     :5056
		klut.num_gates():5030
		max delay       :52
		max area        :4632
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :2258
		LUT fanins:4	 numbers :2722
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 25124864 bytes

[2021-10-26 11:19:28,018]mapper_test.py:224:[INFO]: area: 5030 level: 52
[2021-10-26 12:17:30,300]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-26 12:17:30,301]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:17:30,301]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:17:30,580]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35180544 bytes

[2021-10-26 12:17:30,596]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-26 12:17:30,597]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:17:36,100]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	Report mapping result:
		klut_size()     :2875
		klut.num_gates():2849
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :731
		LUT fanins:3	 numbers :849
		LUT fanins:4	 numbers :1269
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 24989696 bytes

[2021-10-26 12:17:36,101]mapper_test.py:224:[INFO]: area: 2849 level: 55
[2021-10-26 14:12:23,932]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-26 14:12:23,933]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:23,933]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:24,214]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35233792 bytes

[2021-10-26 14:12:24,231]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-26 14:12:24,231]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:24,624]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	Report mapping result:
		klut_size()     :2890
		klut.num_gates():2864
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :1423
		LUT fanins:4	 numbers :1428
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 11599872 bytes

[2021-10-26 14:12:24,625]mapper_test.py:224:[INFO]: area: 2864 level: 55
[2021-10-29 16:09:28,626]mapper_test.py:79:[INFO]: run case "sin"
[2021-10-29 16:09:28,627]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:28,627]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:28,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35229696 bytes

[2021-10-29 16:09:28,924]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-10-29 16:09:28,924]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:29,325]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	Report mapping result:
		klut_size()     :3975
		klut.num_gates():3949
		max delay       :55
		max area        :3949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :2007
		LUT fanins:4	 numbers :1927
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
Peak memory: 11489280 bytes

[2021-10-29 16:09:29,326]mapper_test.py:224:[INFO]: area: 3949 level: 55
[2021-11-03 09:50:50,577]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-03 09:50:50,578]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:50,578]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:50,862]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35069952 bytes

[2021-11-03 09:50:50,877]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-03 09:50:50,877]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:51,649]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	Report mapping result:
		klut_size()     :3975
		klut.num_gates():3949
		max delay       :55
		max area        :2849
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :2007
		LUT fanins:4	 numbers :1927
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig_output.v
	Peak memory: 13148160 bytes

[2021-11-03 09:50:51,650]mapper_test.py:226:[INFO]: area: 3949 level: 55
[2021-11-03 10:02:56,876]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-03 10:02:56,876]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:56,877]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:57,159]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35106816 bytes

[2021-11-03 10:02:57,176]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-03 10:02:57,176]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:58,045]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	Report mapping result:
		klut_size()     :4046
		klut.num_gates():4020
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :721
		LUT fanins:4	 numbers :3283
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig_output.v
	Peak memory: 13164544 bytes

[2021-11-03 10:02:58,046]mapper_test.py:226:[INFO]: area: 4020 level: 55
[2021-11-03 13:42:56,178]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-03 13:42:56,178]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:56,178]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:56,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35004416 bytes

[2021-11-03 13:42:56,479]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-03 13:42:56,479]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:57,354]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	Report mapping result:
		klut_size()     :4046
		klut.num_gates():4020
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :721
		LUT fanins:4	 numbers :3283
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig_output.v
	Peak memory: 13111296 bytes

[2021-11-03 13:42:57,354]mapper_test.py:226:[INFO]: area: 4020 level: 55
[2021-11-03 13:49:12,022]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-03 13:49:12,022]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:12,023]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:12,307]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 34979840 bytes

[2021-11-03 13:49:12,324]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-03 13:49:12,324]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:13,201]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	Report mapping result:
		klut_size()     :4046
		klut.num_gates():4020
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :721
		LUT fanins:4	 numbers :3283
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig_output.v
	Peak memory: 13168640 bytes

[2021-11-03 13:49:13,202]mapper_test.py:226:[INFO]: area: 4020 level: 55
[2021-11-04 15:56:03,893]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-04 15:56:03,894]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:03,894]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:04,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35311616 bytes

[2021-11-04 15:56:04,208]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-04 15:56:04,209]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:05,145]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	Report mapping result:
		klut_size()     :3083
		klut.num_gates():3057
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :538
		LUT fanins:4	 numbers :2507
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig_output.v
	Peak memory: 13307904 bytes

[2021-11-04 15:56:05,145]mapper_test.py:226:[INFO]: area: 3057 level: 55
[2021-11-16 12:27:30,600]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-16 12:27:30,601]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:30,601]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:30,884]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 34938880 bytes

[2021-11-16 12:27:30,900]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-16 12:27:30,900]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:31,355]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
Mapping time: 0.130285 secs
	Report mapping result:
		klut_size()     :3083
		klut.num_gates():3057
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :538
		LUT fanins:4	 numbers :2507
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 11423744 bytes

[2021-11-16 12:27:31,355]mapper_test.py:228:[INFO]: area: 3057 level: 55
[2021-11-16 14:16:26,071]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-16 14:16:26,071]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:26,071]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:26,361]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35119104 bytes

[2021-11-16 14:16:26,376]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-16 14:16:26,376]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:26,836]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
Mapping time: 0.132585 secs
	Report mapping result:
		klut_size()     :3083
		klut.num_gates():3057
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :538
		LUT fanins:4	 numbers :2507
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 11538432 bytes

[2021-11-16 14:16:26,837]mapper_test.py:228:[INFO]: area: 3057 level: 55
[2021-11-16 14:22:46,398]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-16 14:22:46,398]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:46,398]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:46,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 34930688 bytes

[2021-11-16 14:22:46,727]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-16 14:22:46,727]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:47,188]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
Mapping time: 0.133126 secs
	Report mapping result:
		klut_size()     :3083
		klut.num_gates():3057
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :538
		LUT fanins:4	 numbers :2507
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 11407360 bytes

[2021-11-16 14:22:47,189]mapper_test.py:228:[INFO]: area: 3057 level: 55
[2021-11-17 16:35:25,784]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-17 16:35:25,784]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:25,785]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:26,069]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35061760 bytes

[2021-11-17 16:35:26,087]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-17 16:35:26,087]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:26,599]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
Mapping time: 0.137223 secs
	Report mapping result:
		klut_size()     :2886
		klut.num_gates():2860
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :729
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 11829248 bytes

[2021-11-17 16:35:26,600]mapper_test.py:228:[INFO]: area: 2860 level: 55
[2021-11-18 10:17:54,875]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-18 10:17:54,875]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:54,875]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:55,218]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.15 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35041280 bytes

[2021-11-18 10:17:55,235]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-18 10:17:55,235]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:55,781]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
Mapping time: 0.215463 secs
	Report mapping result:
		klut_size()     :2886
		klut.num_gates():2860
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :729
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 13516800 bytes

[2021-11-18 10:17:55,781]mapper_test.py:228:[INFO]: area: 2860 level: 55
[2021-11-23 16:10:45,682]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-23 16:10:45,683]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:45,683]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:45,973]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35217408 bytes

[2021-11-23 16:10:45,988]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-23 16:10:45,989]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:46,572]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
Mapping time: 0.215332 secs
	Report mapping result:
		klut_size()     :2886
		klut.num_gates():2860
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :729
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 13377536 bytes

[2021-11-23 16:10:46,573]mapper_test.py:228:[INFO]: area: 2860 level: 55
[2021-11-23 16:41:43,708]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-23 16:41:43,708]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:43,708]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:44,000]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35102720 bytes

[2021-11-23 16:41:44,016]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-23 16:41:44,016]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:44,558]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
Mapping time: 0.21642 secs
	Report mapping result:
		klut_size()     :2886
		klut.num_gates():2860
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :729
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 13373440 bytes

[2021-11-23 16:41:44,559]mapper_test.py:228:[INFO]: area: 2860 level: 55
[2021-11-24 11:38:18,457]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-24 11:38:18,457]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:18,457]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:18,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35196928 bytes

[2021-11-24 11:38:18,755]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-24 11:38:18,755]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:19,080]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
Mapping time: 0.00545 secs
	Report mapping result:
		klut_size()     :2886
		klut.num_gates():2860
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :729
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 11476992 bytes

[2021-11-24 11:38:19,081]mapper_test.py:228:[INFO]: area: 2860 level: 55
[2021-11-24 12:01:32,907]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-24 12:01:32,908]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:32,908]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:33,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.03 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.15 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35442688 bytes

[2021-11-24 12:01:33,253]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-24 12:01:33,253]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:33,580]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
Mapping time: 0.005374 secs
	Report mapping result:
		klut_size()     :2886
		klut.num_gates():2860
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :729
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 11431936 bytes

[2021-11-24 12:01:33,581]mapper_test.py:228:[INFO]: area: 2860 level: 55
[2021-11-24 12:05:07,877]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-24 12:05:07,877]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:07,877]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:08,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35131392 bytes

[2021-11-24 12:05:08,175]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-24 12:05:08,175]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:08,623]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
Mapping time: 0.128943 secs
	Report mapping result:
		klut_size()     :2886
		klut.num_gates():2860
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :729
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 11718656 bytes

[2021-11-24 12:05:08,624]mapper_test.py:228:[INFO]: area: 2860 level: 55
[2021-11-24 12:10:53,317]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-24 12:10:53,317]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:53,317]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:53,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35033088 bytes

[2021-11-24 12:10:53,612]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-24 12:10:53,612]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:53,954]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
[i] total time =  0.04 secs
Mapping time: 0.03998 secs
	Report mapping result:
		klut_size()     :1964
		klut.num_gates():1938
		max delay       :82
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :531
		LUT fanins:3	 numbers :651
		LUT fanins:4	 numbers :756
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 22175744 bytes

[2021-11-24 12:10:53,955]mapper_test.py:228:[INFO]: area: 1938 level: 82
[2021-11-24 12:57:06,373]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-24 12:57:06,373]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:06,373]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:06,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35151872 bytes

[2021-11-24 12:57:06,668]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-24 12:57:06,668]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:07,113]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
Mapping time: 0.128255 secs
	Report mapping result:
		klut_size()     :2886
		klut.num_gates():2860
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :729
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 11685888 bytes

[2021-11-24 12:57:07,114]mapper_test.py:228:[INFO]: area: 2860 level: 55
[2021-11-24 13:05:27,048]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-24 13:05:27,048]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:05:27,048]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:05:27,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35405824 bytes

[2021-11-24 13:05:27,351]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-24 13:05:27,352]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:05:33,251]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
Mapping time: 0.131136 secs
Mapping time: 0.247017 secs
	Report mapping result:
		klut_size()     :2886
		klut.num_gates():2860
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :729
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 25370624 bytes

[2021-11-24 13:05:33,251]mapper_test.py:228:[INFO]: area: 2860 level: 55
[2021-11-24 13:28:46,595]mapper_test.py:79:[INFO]: run case "sin"
[2021-11-24 13:28:46,596]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:28:46,596]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:28:46,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5015.  Ch =     0.  Total mem =    0.70 MB. Peak cut mem =    0.22 MB.
P:  Del =   55.00.  Ar =    2655.0.  Edge =     8418.  Cut =    54665.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2278.0.  Edge =     7883.  Cut =    49368.  T =     0.02 sec
P:  Del =   55.00.  Ar =    2455.0.  Edge =     7583.  Cut =    54088.  T =     0.02 sec
E:  Del =   55.00.  Ar =    2247.0.  Edge =     7204.  Cut =    54088.  T =     0.00 sec
F:  Del =   55.00.  Ar =    2089.0.  Edge =     6842.  Cut =    37613.  T =     0.01 sec
E:  Del =   55.00.  Ar =    2069.0.  Edge =     6799.  Cut =    37613.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1986.0.  Edge =     6484.  Cut =    38589.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1984.0.  Edge =     6482.  Cut =    38589.  T =     0.00 sec
A:  Del =   55.00.  Ar =    1975.0.  Edge =     6469.  Cut =    39089.  T =     0.02 sec
E:  Del =   55.00.  Ar =    1974.0.  Edge =     6468.  Cut =    39089.  T =     0.00 sec
Total time =     0.13 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %
Peak memory: 35291136 bytes

[2021-11-24 13:28:46,900]mapper_test.py:160:[INFO]: area: 1974 level: 55
[2021-11-24 13:28:46,900]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:28:52,398]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
Mapping time: 0.005253 secs
Mapping time: 0.009539 secs
	Report mapping result:
		klut_size()     :2886
		klut.num_gates():2860
		max delay       :55
		max area        :2860
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :729
		LUT fanins:3	 numbers :874
		LUT fanins:4	 numbers :1257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v
	Peak memory: 25423872 bytes

[2021-11-24 13:28:52,399]mapper_test.py:228:[INFO]: area: 2860 level: 55
