<profile>

<section name = "Vitis HLS Report for 'kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3'" level="0">
<item name = "Date">Sat Nov  1 16:29:59 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">kernel_cholesky_0</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.00 ns, 5.022 ns, 0.60 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12, 12, 72.000 ns, 72.000 ns, 11, 11, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_734_3">10, 10, 5, 3, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 65, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 131, -</column>
<column name="Register">-, -, 54, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln734_fu_145_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln737_1_fu_194_p2">+, 0, 0, 13, 4, 2</column>
<column name="add_ln737_fu_183_p2">+, 0, 0, 11, 3, 1</column>
<column name="sub_ln737_fu_163_p2">-, 0, 0, 13, 4, 4</column>
<column name="ap_block_pp0_stage0_01001_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0_grp1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln734_fu_139_p2">icmp, 0, 0, 10, 2, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="L_im_address0_local">14, 3, 4, 12</column>
<column name="L_re_address0_local">14, 3, 4, 12</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_r_1">9, 2, 2, 4</column>
<column name="matrixLStrm_blk_n">9, 2, 1, 2</column>
<column name="matrixLStrm_din">20, 4, 32, 128</column>
<column name="r_fu_46">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln737_1_reg_263">4, 0, 4, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage2_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln734_reg_238">1, 0, 1, 0</column>
<column name="r_fu_46">2, 0, 2, 0</column>
<column name="reg_123">16, 0, 16, 0</column>
<column name="reg_127">16, 0, 16, 0</column>
<column name="sub_ln737_reg_242">4, 0, 4, 0</column>
<column name="trunc_ln737_reg_248">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3, return value</column>
<column name="matrixLStrm_din">out, 32, ap_fifo, matrixLStrm, pointer</column>
<column name="matrixLStrm_full_n">in, 1, ap_fifo, matrixLStrm, pointer</column>
<column name="matrixLStrm_write">out, 1, ap_fifo, matrixLStrm, pointer</column>
<column name="L_re_address0">out, 4, ap_memory, L_re, array</column>
<column name="L_re_ce0">out, 1, ap_memory, L_re, array</column>
<column name="L_re_q0">in, 16, ap_memory, L_re, array</column>
<column name="L_re_address1">out, 4, ap_memory, L_re, array</column>
<column name="L_re_ce1">out, 1, ap_memory, L_re, array</column>
<column name="L_re_q1">in, 16, ap_memory, L_re, array</column>
<column name="L_im_address0">out, 4, ap_memory, L_im, array</column>
<column name="L_im_ce0">out, 1, ap_memory, L_im, array</column>
<column name="L_im_q0">in, 16, ap_memory, L_im, array</column>
<column name="L_im_address1">out, 4, ap_memory, L_im, array</column>
<column name="L_im_ce1">out, 1, ap_memory, L_im, array</column>
<column name="L_im_q1">in, 16, ap_memory, L_im, array</column>
</table>
</item>
</section>
</profile>
