C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/sdram_pll.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/sdram_pll.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sdram_pll

Top level modules:
	sdram_pll

} {} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/fifo.sv {1 {vlog -work work -sv -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/fifo.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FIFO

Top level modules:
	FIFO

} {} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/abs.sv {0 {vlog -work work -sv -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/abs.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module abs
** Error: C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/abs.sv(10): (vlog-2110) Illegal reference to net "ab_out".
** Error: C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/abs.sv(13): (vlog-2110) Illegal reference to net "ab_out".
** Error: C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/abs.sv(15): (vlog-2110) Illegal reference to net "ab_out".

} {4.0 7.0} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/I2C_Controller.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/I2C_Controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module I2C_Controller

Top level modules:
	I2C_Controller

} {} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/GreyScale.sv {0 {vlog -work work -sv -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/GreyScale.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module greyscale
** Error: (vlog-13069) C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/GreyScale.sv(9): near "output": syntax error, unexpected output, expecting ')'.

} {4.0 5.0} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/Line_Buffer1.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/Line_Buffer1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Line_Buffer1

Top level modules:
	Line_Buffer1

} {} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/I2C_CCD_Config.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/I2C_CCD_Config.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module I2C_CCD_Config

Top level modules:
	I2C_CCD_Config

} {} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/CCD_Capture.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/CCD_Capture.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CCD_Capture

Top level modules:
	CCD_Capture

} {} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/filter_grid.sv {1 {vlog -work work -sv -stats=none {C:\Users\tyler_hyposvu\UW\ECE554\MiniLabs\Minilab2\v\filter_grid.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module filter_grid

Top level modules:
	filter_grid

} {} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/SEG7_LUT_6.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/SEG7_LUT_6.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SEG7_LUT_6

Top level modules:
	SEG7_LUT_6

} {} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/RAW2RGB.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/RAW2RGB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RAW2RGB

Top level modules:
	RAW2RGB

} {} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/VGA_Controller.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/VGA_Controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module VGA_Controller

Top level modules:
	VGA_Controller

} {} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/Reset_Delay.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/Reset_Delay.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Reset_Delay

Top level modules:
	Reset_Delay

} {} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/SEG7_LUT.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/SEG7_LUT.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SEG7_LUT

Top level modules:
	SEG7_LUT

} {} {}} C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/convolution.sv {1 {vlog -work work -sv -stats=none C:/Users/tyler_hyposvu/UW/ECE554/MiniLabs/Minilab2/v/convolution.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module convolution

Top level modules:
	convolution

} {} {}}
