****************************************
Report : qor
	-summary
Design : caravel
Version: U-2022.12-SP5
Date   : Tue Nov  7 13:33:31 2023
****************************************

  Summary of timing violations
  -----------------------------------------------------------------------------
  Setup WNS:   -7.6697  TNS:    -39.4017  Number of Violating Paths:     41
  Hold  WNS:   -0.2000  TNS:     -0.2000  Number of Violating Paths:      1
  -----------------------------------------------------------------------------

  Area
  ---------------------------------------------
  Net Interconnect area:                 0.0000
  Total cell area:                 8384048.0000
  Design Area:                     8384048.0000
  ---------------------------------------------


  Cell & Pin Count
  ---------------------------------------------
  Pin Count:                             118066
  Hierarchical Cell Count:                   52
  Hierarchical Port Count:                 2544
  Leaf Cell Count:                        36612
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           118066
  min_capacitance Count:                      6
  max_transition Count:                      50
  min_capacitance Cost:                  0.0060
  max_transition Cost:                 183.9041
  Total DRC Cost:                      183.9101
  ---------------------------------------------

1
