
---------- Begin Simulation Statistics ----------
final_tick                                 3157083000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79728                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726132                       # Number of bytes of host memory used
host_op_rate                                   154474                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    60.27                       # Real time elapsed on the host
host_tick_rate                               52385110                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4804944                       # Number of instructions simulated
sim_ops                                       9309670                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003157                       # Number of seconds simulated
sim_ticks                                  3157083000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   6519373                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4727253                       # number of cc regfile writes
system.cpu.committedInsts                     4804944                       # Number of Instructions Simulated
system.cpu.committedOps                       9309670                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.314098                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.314098                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    179600                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   113553                       # number of floating regfile writes
system.cpu.idleCycles                          226945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                88325                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1234190                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.849236                       # Inst execution rate
system.cpu.iew.exec_refs                      1702290                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     454412                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  910253                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1431288                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                249                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7038                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               598181                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13410649                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1247878                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            174553                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11676382                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5589                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                189927                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  85084                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                210542                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            260                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        50017                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          38308                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  19108426                       # num instructions consuming a value
system.cpu.iew.wb_count                      11590927                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.477063                       # average fanout of values written-back
system.cpu.iew.wb_producers                   9115930                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.835702                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11629532                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20599681                       # number of integer regfile reads
system.cpu.int_regfile_writes                12435525                       # number of integer regfile writes
system.cpu.ipc                               0.760978                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.760978                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            313643      2.65%      2.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8392934     70.82%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                44525      0.38%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1311840     11.07%     84.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 489      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6574      0.06%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26832      0.23%     85.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     85.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 9955      0.08%     85.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3382      0.03%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              32      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             191      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              21      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             32      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1217256     10.27%     95.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              435859      3.68%     99.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           55094      0.46%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          31022      0.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11850935                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  164116                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              319363                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       143469                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             248480                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       69413                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005857                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   54980     79.21%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    175      0.25%     79.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     55      0.08%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   152      0.22%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2216      3.19%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1463      2.11%     85.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              6914      9.96%     95.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3458      4.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11442589                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29544037                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11447458                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          17263380                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13408331                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11850935                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2318                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4100973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4895                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2087                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6416807                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6087222                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.946854                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.068173                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2283086     37.51%     37.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              831244     13.66%     51.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              880835     14.47%     65.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              673549     11.06%     76.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              553833      9.10%     85.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              393567      6.47%     92.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              280532      4.61%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              153593      2.52%     99.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               36983      0.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6087222                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.876880                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            242118                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           176599                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1431288                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              598181                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3827052                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     64                       # number of misc regfile writes
system.cpu.numCycles                          6314167                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    83                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14785                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        49820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2543                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       100152                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2544                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5003                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2610                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3734                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5003                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        23226                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23226                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23226                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       707264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       707264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  707264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8441                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8441    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8441                       # Request fanout histogram
system.membus.reqLayer2.occupancy            27384500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44866750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             34742                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        37510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7113                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13823                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15590                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15590                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7372                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27371                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        21855                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       128629                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                150484                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       926912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4983104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5910016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            8629                       # Total snoops (count)
system.tol2bus.snoopTraffic                    167104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            58962                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043791                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.204714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  56381     95.62%     95.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2580      4.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              58962                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           92089000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          64442998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11059494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4917                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                36972                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41889                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4917                       # number of overall hits
system.l2.overall_hits::.cpu.data               36972                       # number of overall hits
system.l2.overall_hits::total                   41889                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2454                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5989                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8443                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2454                       # number of overall misses
system.l2.overall_misses::.cpu.data              5989                       # number of overall misses
system.l2.overall_misses::total                  8443                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    201763000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    473335500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        675098500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    201763000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    473335500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       675098500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            42961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                50332                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           42961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               50332                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.332926                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.139406                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.167746                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.332926                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.139406                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.167746                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82218.011410                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79034.145934                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79959.552292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82218.011410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79034.145934                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79959.552292                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2610                       # number of writebacks
system.l2.writebacks::total                      2610                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8442                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8442                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    177233000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    413395000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    590628000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    177233000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    413395000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    590628000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.332926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.139382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.167726                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.332926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.139382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.167726                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72222.086390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69037.241149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69963.041933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72222.086390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69037.241149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69963.041933                       # average overall mshr miss latency
system.l2.replacements                           8628                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        34900                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34900                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        34900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7113                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7113                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7113                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7113                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          260                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           260                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             12152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12152                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3438                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    264724000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     264724000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.220526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.220526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76999.418266                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76999.418266                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    230344000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    230344000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.220526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.220526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66999.418266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66999.418266                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2454                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2454                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    201763000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    201763000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.332926                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.332926                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82218.011410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82218.011410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2454                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2454                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    177233000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    177233000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.332926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.332926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72222.086390                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72222.086390                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24820                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24820                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2551                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2551                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    208611500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    208611500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        27371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.093201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.093201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81776.362211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81776.362211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2550                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2550                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    183051000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    183051000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.093164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.093164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71784.705882                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71784.705882                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1936.128007                       # Cycle average of tags in use
system.l2.tags.total_refs                       99885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10676                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.356032                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     221.074535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       277.106746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1437.946725                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.107947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.135306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.702122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945375                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1802                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    210970                       # Number of tag accesses
system.l2.tags.data_accesses                   210970                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002901740250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          148                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          148                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19404                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2351                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8441                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2610                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8441                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2610                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    231                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    82                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8441                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2610                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.222973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.350428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.794225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            139     93.92%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            6      4.05%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.68%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           148                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.885135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.846297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.169474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               90     60.81%     60.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.68%     61.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               45     30.41%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      5.41%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      2.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           148                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   14784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  540224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               167040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    171.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3156966500                       # Total gap between requests
system.mem_ctrls.avgGap                     285672.47                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       156992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       368448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       159936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 49726915.636997818947                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 116705199.071421295404                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50659422.004426233470                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2453                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5988                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2610                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     76183500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    169641750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  82428232250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31057.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28330.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  31581698.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       156992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       383232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        540224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       156992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       156992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       167040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       167040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2453                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5988                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2610                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2610                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     49726916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    121388003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        171114918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     49726916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     49726916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     52909600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        52909600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     52909600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     49726916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    121388003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       224024519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8210                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2499                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          741                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          354                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          143                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                91887750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              41050000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          245825250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11192.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29942.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6041                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1982                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.58                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2675                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   255.832523                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   165.405707                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   263.881609                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          980     36.64%     36.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          733     27.40%     64.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          345     12.90%     76.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          195      7.29%     84.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          124      4.64%     88.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           68      2.54%     91.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           58      2.17%     93.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           27      1.01%     94.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          145      5.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2675                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                525440                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             159936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              166.432115                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.659422                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         8360940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4417380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       25896780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5167800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 248929200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    678246990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    641164800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1612183890                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.656163                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1660088750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    105300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1391694250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        10817100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5734245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       32722620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       7876980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 248929200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    731905080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    595979040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1633964265                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.555055                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1542425000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    105300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1509358000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  85084                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1235570                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1286282                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4159                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1761985                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1714142                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               14018343                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1193                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1102377                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  62705                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 420280                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           29971                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            20772747                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    39039285                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 25375146                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    211940                       # Number of floating rename lookups
system.cpu.rename.committedMaps              14323631                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6449110                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      57                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  56                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3018552                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1007512                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1007512                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1007512                       # number of overall hits
system.cpu.icache.overall_hits::total         1007512                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8550                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8550                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8550                       # number of overall misses
system.cpu.icache.overall_misses::total          8550                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    334380999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    334380999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    334380999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    334380999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1016062                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1016062                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1016062                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1016062                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008415                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008415                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008415                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008415                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39108.888772                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39108.888772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39108.888772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39108.888772                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1881                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.782609                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7113                       # number of writebacks
system.cpu.icache.writebacks::total              7113                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1178                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1178                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1178                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1178                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7372                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7372                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7372                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7372                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    265350999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    265350999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    265350999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    265350999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007255                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007255                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007255                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007255                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35994.438280                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35994.438280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35994.438280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35994.438280                       # average overall mshr miss latency
system.cpu.icache.replacements                   7113                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1007512                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1007512                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8550                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8550                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    334380999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    334380999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1016062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1016062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008415                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008415                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39108.888772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39108.888772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    265350999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    265350999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35994.438280                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35994.438280                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.082504                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1014883                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7371                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            137.685931                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.082504                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8135867                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8135867                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       79801                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  483426                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  986                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 260                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 229770                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  195                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    363                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1248253                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      455096                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           223                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           274                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1016651                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           750                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   991621                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2973904                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1385030                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                651583                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  85084                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               924778                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2263                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               14346622                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9425                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         18432230                       # The number of ROB reads
system.cpu.rob.writes                        27281486                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1470311                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1470311                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1472618                       # number of overall hits
system.cpu.dcache.overall_hits::total         1472618                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        63716                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          63716                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        64377                       # number of overall misses
system.cpu.dcache.overall_misses::total         64377                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1327368997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1327368997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1327368997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1327368997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1534027                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1534027                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1536995                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1536995                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041535                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041535                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041885                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041885                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20832.585175                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20832.585175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20618.683645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20618.683645                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11063                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          438                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               423                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.153664                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          219                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34900                       # number of writebacks
system.cpu.dcache.writebacks::total             34900                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21182                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21182                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21182                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21182                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        42534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        42534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        42962                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        42962                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    918146498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    918146498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    928879498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    928879498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027727                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027727                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027952                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027952                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21586.178069                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21586.178069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21620.955682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21620.955682                       # average overall mshr miss latency
system.cpu.dcache.replacements                  42705                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1116817                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1116817                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        48122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         48122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    894641000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    894641000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1164939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1164939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18591.101783                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18591.101783                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21179                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21179                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        26943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        26943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    501119500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    501119500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18599.246558                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18599.246558                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       353494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         353494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    432727997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    432727997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       369088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       369088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 27749.647108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27749.647108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15591                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15591                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    417026998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    417026998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26747.931371                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26747.931371                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2307                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2307                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          661                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          661                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2968                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2968                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.222709                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.222709                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          428                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          428                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10733000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10733000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.144205                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.144205                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25077.102804                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25077.102804                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.542563                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1515580                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             42961                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.278043                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.542563                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994307                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994307                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12338921                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12338921                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3157083000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3157083000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1724275                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1475613                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             85125                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               985142                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  981643                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.644823                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   51349                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            9307                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               6405                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2902                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          421                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4051266                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             83450                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5529731                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.683567                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.337913                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2312786     41.82%     41.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1394608     25.22%     67.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          514514      9.30%     76.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          460884      8.33%     84.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          222257      4.02%     88.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           55781      1.01%     89.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           86757      1.57%     91.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           42245      0.76%     92.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          439899      7.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5529731                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              4804944                       # Number of instructions committed
system.cpu.commit.opsCommitted                9309670                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1316273                       # Number of memory references committed
system.cpu.commit.loads                        947862                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1052020                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     114124                       # Number of committed floating point instructions.
system.cpu.commit.integer                     8953225                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 40336                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       282341      3.03%      3.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      6370750     68.43%     71.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        44299      0.48%     71.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv      1247613     13.40%     85.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          360      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult           16      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         6570      0.07%     85.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26702      0.29%     85.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     85.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         9912      0.11%     85.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         3338      0.04%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           32      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          185      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           19      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           32      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       920386      9.89%     95.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       348610      3.74%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27476      0.30%     99.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19801      0.21%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      9309670                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        439899                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   4804944                       # Number of Instructions committed
system.cpu.thread0.numOps                     9309670                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1230539                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        8327401                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1724275                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1039397                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4764522                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  174566                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          8                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  554                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3611                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          703                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1016062                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 28466                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            6087222                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.496079                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.343212                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3600045     59.14%     59.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   147190      2.42%     61.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    91522      1.50%     63.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   207910      3.42%     66.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   191636      3.15%     69.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   270659      4.45%     74.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   161426      2.65%     76.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   182845      3.00%     79.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1233989     20.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              6087222                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.273080                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.318844                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
