# ALU + FSM | RTL to GDSII | ASIC Implementation using Cadence

## üìò Project Overview
This repository showcases the **complete ASIC implementation** of an integrated **Arithmetic Logic Unit (ALU)** and **Finite State Machine (FSM)** system using **Cadence EDA tools**. The design follows a full **RTL to GDSII flow**, demonstrating both datapath and control logic integration ‚Äî a critical skill for roles in **Digital ASIC Design** and **Physical Design**.

Ideal for learners exploring **real-world ASIC projects**, and for recruiters seeking candidates with end-to-end VLSI implementation experience.

---

## üõ†Ô∏è Tools Used
- **RTL & Testbench:** Verilog HDL + Cadence Incisive  
- **Synthesis:** Cadence Genus  
- **Physical Design:** Cadence Innovus  
- **Static Timing Analysis:** Cadence Tempus  
- **GDSII Generation:** Cadence Innovus  

---

## üîÅ Design Workflow
1. **ALU + FSM RTL Design**  
   - Verilog modules for basic arithmetic operations controlled by a FSM.
2. **Testbench & Simulation**  
   - Functional verification of the integrated design.
3. **Synthesis**  
   - Netlist generation using Genus with proper timing/area constraints.
4. **Floorplanning & Power Planning**  
   - Core/die setup, IO pin placement, and power grid generation.
5. **Placement & Clock Tree Synthesis (CTS)**  
   - Physical placement of cells and balanced clock tree distribution.
6. **Routing**  
   - Signal routing with DRC/LVS clean layout.
7. **Timing Closure (STA)**  
   - Timing checks with Tempus to ensure setup/hold compliance.
8. **GDSII Export**  
   - Final layout export for tapeout-ready handoff.
---

## üéØ Highlights
- Combines **control logic (FSM)** and **datapath (ALU)** ‚Äî real-world ASIC use case.
- Reinforces **RTL design discipline** and **EDA tool expertise**.
- Demonstrates capability to handle **multi-module integration** through physical design.
- Builds a strong foundation for roles in **ASIC Design**, **PD**, and **STA**.

---

## üë©‚Äçüíª Author  
**Pentapati Sai Sri Pooja**  
- VLSI Intern at NIELIT  
- Passionate about RTL-GDSII Flow, Low-Power Design, STA & DFT  
- GitHub: [@saisripooja](https://github.com/saisripooja)  
- LinkedIn: [@saisripooja](https://www.linkedin.com/in/sai-sri-pooja-pentapati/)
