// Seed: 3774111087
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wor id_3,
    input wand id_4,
    output supply1 id_5
    , id_11,
    output uwire id_6,
    output wor id_7,
    input tri id_8,
    output supply1 id_9
);
  assign id_0 = 1 == -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output tri0 id_2,
    output tri0 id_3
    , id_13,
    input tri0 id_4,
    input wand id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri id_8,
    output supply1 id_9,
    output tri0 id_10,
    input wor id_11
);
  logic id_14;
  ;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_7,
      id_5,
      id_9,
      id_10,
      id_9,
      id_4,
      id_2
  );
endmodule
