@book{baumgartner:2002,
	title = {E-Learning Praxishandbuch : Auswahl von Lernplattformen; Marktübersicht, Funktionen, Fachbegriffe},
	author = {Baumgartner, Peter and Häfele, Hartmut and Maier-Häfele, Kornelia},
	address = {Innsbruck},
	publisher = {StudienVerl.},
	year = {2002},
	isbn = {3-7065-1771-X}
}

@TechReport{dreyfus:1980,
	author = {Stuard E. Dreyfus and Hubert L. Dreyfus},
	title = {A Five-Stage Model Of The Mental Activities Involved In Directed Skill Acquisition},
	institution = {University of California, Berkley},
	year = {1980},
	url = {http://www.dtic.mil/cgi-bin/GetTRDoc?AD=ADA084551&Location=U2&doc=GetTRDoc.pdf}
}

@Online{xilinx:2017,
	author = {Xilinx},
	title = {Understanding FPGA Architecture},
	url = {https://www.xilinx.com/html_docs/xilinx2017_2/sdaccel_doc/topics/devices/con-fpga-architecture.html},
	year = {2017}
}

@Unpublished{mustermann:2012,
	author = {Max Mustermann},
	title = {tolles Musterthema},
	year = {2012},
	address = {Musterstadt},
	note = {Studienarbeit}
}

@online{RV:software,
	title = {RISC-V Exchange: Available Software},
	date = {17.07.2021},
	url = {https://riscv.org/exchange/software/},
}


@online{riscv:unprivileged,
	author = {A. Waterman, K. Asanovic, SiFive Inc.},
	title = {The RISC-V Instruction Set Manual},
	subtitle = {Volume I: Unprivileged ISA},
	date = {2019},
	url = {https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf},
	note = {Accessed: 17.07.2021}
}

@online{riscv:privileged,
	author = {A. Waterman, K. Asanovic, SiFive Inc.},
	title = {The RISC-V Instruction Set Manual},
	subtitle = {Volume II: Privileged Achitecture},
	date = {2019},
	url = {https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMFDQC-and-Priv-v1.11/riscv-privileged-20190608.pdf},
	note = {Accessed: 17.07.2021}
}



@online{riscv:debug,
	author = {T. Newsome, M. Wachs},
	title = {RISC-V External Debug Support},
	subtitle = {Version 0.13.2},
	date = {2019},
	url = {https://github.com/riscv/riscv-debug-spec/blob/release/riscv-debug-release.pdf},
	note = {Accessed: 17.07.2021}
}

@online{AMBA:AXI,
	author = {ARM},
	title = {AMBA AXI and ACE Protocoll Specification},
	subtitle = {AXI3, AXi4, and AXI4-Lite, ACE and ACE-Lite},
	date = {2013},
	url = {https://www.arm.com},
	note = {Accessed: 18.07.2021}
}

@book{patterson:2017,
	author = {D. A. Patterson, J. L. Hennessy},
	title = {Computer Organization and Design RISC-V Edition: The Hardware Software Interface},
	date = {2017},
	publisher = {Elsevier Science & Technology Books},
	location = {o. O.}
}

@book{ORegan:2021,
	author = {G. O'Regan},
	title = {A Brief History of Computing},
	date = {2021},
	edition = {3},,
	publisher = {Springer International Publishing},
	location = {Cham},
}

@book{patterson:2020,
	author = {D. A. Patterson, J. L. Hennessy},
	title = {Computer Organization and Design MIPS Edition: The Hardware Software Interface},
	date = {2020},
	edition {6}
	publisher = {Elsevier Science & Technology Books},
	location = {o. O.}
}


@online{picture:memoryhierarchy,
	date = {2019},
	url = {https://diveintosystems.org/antora/diveintosystems/1.0/MemHierarchy/mem_hierarchy.html},
	note = {Accessed: 18.07.2021}
}