

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               3acf4816f28a61137a29f806736c3982  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting PTX file and ptxas options    1: sad.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: sad.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: sad.3.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting specific PTX file named sad.1.sm_70.ptx 
Extracting specific PTX file named sad.2.sm_70.ptx 
Extracting specific PTX file named sad.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmdPtS_ii : hostFun 0x0x403136, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sad.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x2000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x2000180 to 0x2400180 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmoPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmuPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmqPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmwPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm1PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm2PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmjPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmlPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmgPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm3PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm4PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmiPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm6PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm5PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmbPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmdPtS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.1.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.2.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmoPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmuPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmbPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.2.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.3.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sad.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmdPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmbPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm5PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm6PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmiPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm4PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm3PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmgPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmlPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmjPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm2PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm1PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmwPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmqPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmuPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmoPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Loading PTXInfo from sad.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmbPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmuPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmoPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from sad.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmbPtS_ii : hostFun 0x0x402fc3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x402e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm5PtS_ii : hostFun 0x0x402cdd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm6PtS_ii : hostFun 0x0x402b6a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmiPtS_ii : hostFun 0x0x4029f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm4PtS_ii : hostFun 0x0x402884, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm3PtS_ii : hostFun 0x0x402711, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmgPtS_ii : hostFun 0x0x40259e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmlPtS_ii : hostFun 0x0x40242b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmjPtS_ii : hostFun 0x0x4022b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm2PtS_ii : hostFun 0x0x402145, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm1PtS_ii : hostFun 0x0x401fd2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmwPtS_ii : hostFun 0x0x401e5f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmqPtS_ii : hostFun 0x0x401cec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmuPtS_ii : hostFun 0x0x401b79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmoPtS_ii : hostFun 0x0x401a06, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6132a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 33554432 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x26132a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x403ff1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmbPtii : hostFun 0x0x403e9a, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmuPtii : hostFun 0x0x403d43, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmoPtii : hostFun 0x0x403bec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x403a95, fat_cubin_handle = 2
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40676c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x406672, fat_cubin_handle = 3
GPGPU-Sim PTX: cudaMallocArray: devPtr32 = -1073691136
GPGPU-Sim PTX: in cudaBindTextureToArray: 0x613220 0x11a0a5c0
GPGPU-Sim PTX:   devPtr32 = c000c600
GPGPU-Sim PTX:   Name corresponding to textureReference: ref
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 2
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 16; Ty = 4, Tx_numbits = 4, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 2 bytes; texel_size_numbits = 1
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc000c600
GPGPU-Sim PTX:   Texel size = 2 bytes
event update
width * height = 99
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc45d94168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc45d94160..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc45d9415c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc45d94158..

GPGPU-Sim PTX: cudaLaunch for 0x0x40259e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z16mb_sad_calc_nvmgPtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16mb_sad_calc_nvmgPtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16mb_sad_calc_nvmgPtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16mb_sad_calc_nvmgPtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16mb_sad_calc_nvmgPtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16mb_sad_calc_nvmgPtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16mb_sad_calc_nvmgPtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3428 (sad.1.sm_70.ptx:2009) @%p3 bra BB8_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cd8 (sad.1.sm_70.ptx:2333) mov.u32 %r245, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34b8 (sad.1.sm_70.ptx:2028) @%p4 bra BB8_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3730 (sad.1.sm_70.ptx:2137) membar.gl;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3510 (sad.1.sm_70.ptx:2040) @%p6 bra BB8_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3650 (sad.1.sm_70.ptx:2095) setp.lt.u32%p9, %r15, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3528 (sad.1.sm_70.ptx:2044) @%p7 bra BB8_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35f8 (sad.1.sm_70.ptx:2080) cvt.s64.s32%rd42, %r258;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3540 (sad.1.sm_70.ptx:2048) @%p8 bra BB8_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a0 (sad.1.sm_70.ptx:2065) cvt.s64.s32%rd34, %r257;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3658 (sad.1.sm_70.ptx:2096) @%p9 bra BB8_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3730 (sad.1.sm_70.ptx:2137) membar.gl;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3728 (sad.1.sm_70.ptx:2133) @%p10 bra BB8_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3730 (sad.1.sm_70.ptx:2137) membar.gl;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3788 (sad.1.sm_70.ptx:2149) @%p11 bra BB8_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f0 (sad.1.sm_70.ptx:2169) @%p4 bra BB8_16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x37f0 (sad.1.sm_70.ptx:2169) @%p4 bra BB8_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cd8 (sad.1.sm_70.ptx:2333) mov.u32 %r245, %ntid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3cd0 (sad.1.sm_70.ptx:2330) @%p13 bra BB8_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cd8 (sad.1.sm_70.ptx:2333) mov.u32 %r245, %ntid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3d30 (sad.1.sm_70.ptx:2346) @%p14 bra BB8_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d98 (sad.1.sm_70.ptx:2366) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16mb_sad_calc_nvmgPtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16mb_sad_calc_nvmgPtS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z16mb_sad_calc_nvmgPtS_ii' to stream 0, gridDim= (44,36,1) blockDim = (61,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: CTA/core = 18, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z16mb_sad_calc_nvmgPtS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16mb_sad_calc_nvmgPtS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 403976
gpu_sim_insn = 232513776
gpu_ipc =     575.5634
gpu_tot_sim_cycle = 403976
gpu_tot_sim_insn = 232513776
gpu_tot_ipc =     575.5634
gpu_tot_issued_cta = 1584
gpu_occupancy = 52.2050% 
gpu_tot_occupancy = 52.2050% 
max_total_param_size = 0
gpu_stall_dramfull = 94210
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.3825
partiton_level_parallism_total  =      10.3825
partiton_level_parallism_util =      10.7240
partiton_level_parallism_util_total  =      10.7240
L2_BW  =     380.1669 GB/Sec
L2_BW_total  =     380.1669 GB/Sec
gpu_total_sim_rate=68770
############## bottleneck_stats #############
cycles: core 403976, icnt 403976, l2 403976, dram 303339
gpu_ipc	575.563
gpu_tot_issued_cta = 1584, average cycles = 255
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 108505 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 1724976 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.060	80
L1D data util	0.575	80	0.702	42
L1D tag util	0.611	80	0.641	56
L2 data util	0.110	64	0.111	48
L2 tag util	0.164	64	0.600	16
n_l2_access	 4239792
icnt s2m util	0.000	0	0.000	16	flits per packet: -nan
icnt m2s util	0.000	0	0.000	16	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.189	32	0.189	0

latency_l1_hit:	69172418, num_l1_reqs:	1867399
L1 hit latency:	37
latency_l2_hit:	-747475319, num_l2_reqs:	2403034
L2 hit latency:	1476
latency_dram:	-506171192, num_dram_reqs:	1836650
DRAM latency:	4401

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.984
smem size	0.000
thread slot	0.562
TB slot    	0.562
L1I tag util	0.121	80	0.147	10

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.063	80	0.076	10
sp pipe util	0.000	0	0.000	10
sfu pipe util	0.000	0	0.000	10
ldst mem cycle	0.000	0	0.000	10

smem port	0.000	0

n_reg_bank	16
reg port	0.088	16	0.090	11
L1D tag util	0.611	80	0.641	56
L1D fill util	0.022	80	0.029	42
n_l1d_mshr	4096
L1D mshr util	0.016	80
n_l1d_missq	16
L1D missq util	0.495	80
L1D hit rate	0.095
L1D miss rate	0.214
L1D rsfail rate	0.692
L2 tag util	0.164	64	0.600	16
L2 fill util	0.004	64	0.004	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.009	64	0.009	33
L2 missq util	0.002	64	0.002	1
L2 hit rate	0.567
L2 miss rate	0.433
L2 rsfail rate	0.000

dram activity	0.359	32	0.364	9

load trans eff	0.062
load trans sz	32.000
load_useful_bytes 5274720, load_transaction_bytes 84395520, icnt_m2s_bytes 0
n_gmem_load_insns 969408, n_gmem_load_accesses 2637360
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.164

run 0.014, fetch 0.000, sync 0.087, control 0.000, data 0.860, struct 0.039
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 69210, Miss = 48365, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 178092
	L1D_cache_core[1]: Access = 69210, Miss = 47783, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 181507
	L1D_cache_core[2]: Access = 69210, Miss = 48297, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 175792
	L1D_cache_core[3]: Access = 76900, Miss = 52724, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 174657
	L1D_cache_core[4]: Access = 69210, Miss = 48328, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 182682
	L1D_cache_core[5]: Access = 69210, Miss = 47718, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 175395
	L1D_cache_core[6]: Access = 69210, Miss = 47778, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 179378
	L1D_cache_core[7]: Access = 84590, Miss = 58777, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 162683
	L1D_cache_core[8]: Access = 69210, Miss = 48287, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 172116
	L1D_cache_core[9]: Access = 69210, Miss = 48105, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 173631
	L1D_cache_core[10]: Access = 92280, Miss = 63849, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 155175
	L1D_cache_core[11]: Access = 69210, Miss = 46812, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 175719
	L1D_cache_core[12]: Access = 69210, Miss = 47747, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 176929
	L1D_cache_core[13]: Access = 92280, Miss = 63996, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 159689
	L1D_cache_core[14]: Access = 92280, Miss = 63748, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 158900
	L1D_cache_core[15]: Access = 84590, Miss = 58582, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 160071
	L1D_cache_core[16]: Access = 92280, Miss = 64118, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 165540
	L1D_cache_core[17]: Access = 84590, Miss = 59048, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 161146
	L1D_cache_core[18]: Access = 84590, Miss = 58469, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 155922
	L1D_cache_core[19]: Access = 69210, Miss = 48215, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 184986
	L1D_cache_core[20]: Access = 88435, Miss = 61561, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 160312
	L1D_cache_core[21]: Access = 76900, Miss = 52538, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 172765
	L1D_cache_core[22]: Access = 69210, Miss = 47890, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 188822
	L1D_cache_core[23]: Access = 69210, Miss = 47714, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 170032
	L1D_cache_core[24]: Access = 84590, Miss = 58942, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 169924
	L1D_cache_core[25]: Access = 69210, Miss = 47375, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 173295
	L1D_cache_core[26]: Access = 69210, Miss = 48133, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 177486
	L1D_cache_core[27]: Access = 69210, Miss = 48110, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 179981
	L1D_cache_core[28]: Access = 69210, Miss = 48416, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 186725
	L1D_cache_core[29]: Access = 69210, Miss = 47797, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 176321
	L1D_cache_core[30]: Access = 69210, Miss = 48318, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 181573
	L1D_cache_core[31]: Access = 69210, Miss = 47750, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 176248
	L1D_cache_core[32]: Access = 69210, Miss = 48027, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 182814
	L1D_cache_core[33]: Access = 69210, Miss = 48317, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 179672
	L1D_cache_core[34]: Access = 69210, Miss = 48472, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 171987
	L1D_cache_core[35]: Access = 69210, Miss = 47036, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 169193
	L1D_cache_core[36]: Access = 69210, Miss = 47693, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 179110
	L1D_cache_core[37]: Access = 76900, Miss = 53653, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 166086
	L1D_cache_core[38]: Access = 92280, Miss = 64570, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 143252
	L1D_cache_core[39]: Access = 84590, Miss = 59175, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 166342
	L1D_cache_core[40]: Access = 69210, Miss = 48194, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 171578
	L1D_cache_core[41]: Access = 76900, Miss = 53221, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 173761
	L1D_cache_core[42]: Access = 92280, Miss = 64873, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 155217
	L1D_cache_core[43]: Access = 69210, Miss = 47714, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 169801
	L1D_cache_core[44]: Access = 84590, Miss = 59289, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 165505
	L1D_cache_core[45]: Access = 84590, Miss = 58801, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 167707
	L1D_cache_core[46]: Access = 84590, Miss = 58348, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 160351
	L1D_cache_core[47]: Access = 69210, Miss = 48030, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 181824
	L1D_cache_core[48]: Access = 84590, Miss = 59952, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 165817
	L1D_cache_core[49]: Access = 84590, Miss = 58498, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 170174
	L1D_cache_core[50]: Access = 69210, Miss = 48730, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 189442
	L1D_cache_core[51]: Access = 69210, Miss = 48021, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 174523
	L1D_cache_core[52]: Access = 76900, Miss = 52832, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 163076
	L1D_cache_core[53]: Access = 69210, Miss = 48194, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 175194
	L1D_cache_core[54]: Access = 84590, Miss = 58860, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 162847
	L1D_cache_core[55]: Access = 69210, Miss = 48646, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 178584
	L1D_cache_core[56]: Access = 69210, Miss = 48792, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 189923
	L1D_cache_core[57]: Access = 69210, Miss = 47393, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 173786
	L1D_cache_core[58]: Access = 69210, Miss = 48320, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 178128
	L1D_cache_core[59]: Access = 92280, Miss = 63436, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 154363
	L1D_cache_core[60]: Access = 69210, Miss = 47126, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 169250
	L1D_cache_core[61]: Access = 69210, Miss = 48536, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 174598
	L1D_cache_core[62]: Access = 76900, Miss = 53953, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 158783
	L1D_cache_core[63]: Access = 92280, Miss = 64061, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 158979
	L1D_cache_core[64]: Access = 69210, Miss = 48027, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 171570
	L1D_cache_core[65]: Access = 69210, Miss = 47368, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 165199
	L1D_cache_core[66]: Access = 80745, Miss = 56091, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 160224
	L1D_cache_core[67]: Access = 76900, Miss = 52609, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 169190
	L1D_cache_core[68]: Access = 69210, Miss = 48015, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 169570
	L1D_cache_core[69]: Access = 84590, Miss = 58854, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 168695
	L1D_cache_core[70]: Access = 69210, Miss = 47334, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 169020
	L1D_cache_core[71]: Access = 84590, Miss = 57749, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 163139
	L1D_cache_core[72]: Access = 84590, Miss = 58282, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 166842
	L1D_cache_core[73]: Access = 76900, Miss = 53374, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 170329
	L1D_cache_core[74]: Access = 84590, Miss = 58156, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 164374
	L1D_cache_core[75]: Access = 69210, Miss = 48530, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 172803
	L1D_cache_core[76]: Access = 84590, Miss = 58644, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 173165
	L1D_cache_core[77]: Access = 84590, Miss = 57882, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 166524
	L1D_cache_core[78]: Access = 69210, Miss = 47859, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 176119
	L1D_cache_core[79]: Access = 69210, Miss = 48254, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 176786
	L1D_total_cache_accesses = 6090480
	L1D_total_cache_misses = 4223081
	L1D_total_cache_miss_rate = 0.6934
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 13668710
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15141
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8160132
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1867399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 644025
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3078542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 125936
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8160132
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15141
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3453120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10590168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2637360
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3453120

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3078542
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10590168
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 2457, 2433, 
gpgpu_n_tot_thrd_icount = 247864320
gpgpu_n_tot_w_icount = 7745760
gpgpu_n_stall_shd_mem = 25857175
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 726000
gpgpu_n_mem_write_global = 3453120
gpgpu_n_mem_texture = 15141
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 29324592
gpgpu_n_store_insn = 3453120
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 386496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18588210
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85938021	W0_Idle:426986	W0_Scoreboard:24729353	W1:38016	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1835856	W29:2018016	W30:0	W31:0	W32:3853872
single_issue_nums: WS0:1945944	WS1:1926936	WS2:1945944	WS3:1926936	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5808000 {8:726000,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 138124800 {40:3453120,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 121128 {8:15141,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 29040000 {40:726000,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27624960 {8:3453120,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2422560 {40:60564,}
maxmflatency = 10218 
max_icnt2mem_latency = 10027 
maxmrqlatency = 415 
max_icnt2sh_latency = 412 
averagemflatency = 2743 
avg_icnt2mem_latency = 2293 
avg_mrq_latency = 19 
avg_icnt2sh_latency = 5 
mrq_lat_table:330244 	307206 	204778 	149863 	374045 	375886 	85732 	5647 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	148525 	51410 	1642964 	282348 	855892 	1214069 	44476 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1702 	232 	100 	1394301 	328594 	62225 	55015 	53231 	84299 	143429 	900097 	1133605 	37431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3294975 	447992 	210992 	145888 	85230 	43166 	9490 	1951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	308 	47 	170 	257 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        77        58        55        61        54        57        58        56        58        57        58        65        84        58 
dram[1]:        54        66        78        56        55        58        54        58        57        57        56        58        55        62        87        58 
dram[2]:        56        58        79        60        56        56        57        58        56        56        80        57        54        56        97        57 
dram[3]:        91        58        78        58        58        57        58        56        56        56        83        57        56        62        99        58 
dram[4]:        91        57        57        56        58        57        57        58        56        58        78        58        56        63        92        58 
dram[5]:        74        58        56        54        57        60        56        58        58        57        57        57        58        63        63        57 
dram[6]:        57        63        56        56        58        57        57        56        58        57        91        58        56        69        63        58 
dram[7]:        58        56        57        56        58        57        56        54        56        58        91        58        58        90        63        58 
dram[8]:        57        56        56        58        56        57        57        55        58        57        89        56        58        92        66        58 
dram[9]:        58        56        58        57        54        56        58        57        58        56        86        56        56        96        57        58 
dram[10]:        58        79        57        57        56        56        56        58        57        57        58        58        54        56        58        57 
dram[11]:        56        77        56        58        58        57        58        58        58        56        58        56        55        63        57        58 
dram[12]:        58        58       116        57        58        56        64        57        57        57        56        58        56        63        56        58 
dram[13]:        58        57       101        56        57        58        58        58        57        58        56        58        58        63        57        56 
dram[14]:        56        58        86        55        84        59        57        57        58        56        57        57        58        64        56        58 
dram[15]:        58        56        77        56        58        56        57        58        57        58        56        58        57        68        57        58 
dram[16]:        58        56        77        56        63        57        57        58        57        58        58        57        58        74        58        57 
dram[17]:        57        57        78        58        63        56        73        57        58        56        57        57        57        74        56        58 
dram[18]:        58        56        77        56        65        56        65        58        56        57        57        58        54        69        58        58 
dram[19]:        57        57        79        58        63        58        64        64        58        57        58        58        54        56        58        57 
dram[20]:        57        58        81        58        62        56        63        56        58        57        57        57        56        58        58        58 
dram[21]:        58        56        57        56        63        58        70        58        56        58        56        58        56        57        57        57 
dram[22]:        57        58        56        55        70        58        77        57        58        57        58        58        58        57        57        58 
dram[23]:        57        58        58        56        69        56        77        56        58        58        56        58        56        58        57        58 
dram[24]:        58        56        57        57        57        55        78        53        56        58        58        58        58        58        58        57 
dram[25]:        56        57        63        58        57        56        58        55        58        74        58        56        57        57        57        58 
dram[26]:        58        57        58        57        57        56        58        56        56        57        56        58        57        58        62        58 
dram[27]:        58        57        57        93        58        65        57        58        57        58        58        58        58        56        58        59 
dram[28]:        56        58        56        97        58        62        58        57        58        56        58        56        58        58        57        58 
dram[29]:        58        57        55        94        58        60        58        57        57        58        56        58        57        58        57        57 
dram[30]:        58        58        56       101        56        58        57        57        57        58        58        56        58        56        58        82 
dram[31]:        56        58        58        92        58        57        58        56        58        57        57        57        57        58        56        84 
maximum service time to same row:
dram[0]:     89061     89801     81544     82502    125608     66227     68972     59686    105885     81704    120490     91747     96558     98960    106795    114647 
dram[1]:     69472     97499     64442     82576     71010     90754     65351     63949     80899    113875    120493    100807     96560    106230     81525     98632 
dram[2]:     55725    109114     62073     82577     95200    114668     65349     72207     93912    120273     93560    100939    108134     99592     80219     98546 
dram[3]:     89011    106232     62144     97017     75304     96824     50105     72207     93952    120277     81422     99385     96580     80233     92074     98547 
dram[4]:     78079    106166     62264     65590     74226    104850     56355     98825     94458    117590     76221     99389     96711     99585     92205    102657 
dram[5]:     78136     82776     61115     62150     74102     95854     87151     63439     77353    118417     76782    116816     94345     90743     93280    102657 
dram[6]:    106505     67960     71453     59577     88896     54437     87122     63439     94428    111501     69819    112847     99634     98387     93190     99486 
dram[7]:     82742     69570     70168     93572     88835     74833    115934     59252     80219    111501    121625     94727    106431     80011     82905     80515 
dram[8]:    107374     69549     81367     76338    117896     48400    104083     59252     87717    109692     99044    112839    106444     80003     70628     99481 
dram[9]:     89764    109684    102101     73777     89789     63500    115303     76145     87733    109693     90178    122829     86561     79998     84545     99194 
dram[10]:    107139     85623    110606     95191     85505    122079     60764     59059     98114    109695    124496    114090     76920    101791     84745     99138 
dram[11]:     89677     69601     90905     95191     88016    166347    131395     68983     98111    109696     99407    114091     86543     73945    111650     99141 
dram[12]:     85057     85619     90797     83650    109764    160430     65957     68984     80407     81642    109301    123420     87349     96250    111650    104574 
dram[13]:     85060     87273     90800     83651     61777    109263    108677     68987     98103    107508    109461    126201     86127     96312    108856    100261 
dram[14]:     85060     87276     79275     80445     92816    112447    108764     67318     74524    107508    108174    108398     77842     96304    108856    104567 
dram[15]:     96493     74361     90715     64856     77256    119544    108764     75617     97291    107508    108174    113810     98881     74021     94700    105898 
dram[16]:     96003     74366     90717     89799     67939    118773    108764     65683    108687    107511    108559    112408     69839     73817     88432    105898 
dram[17]:    108849     74378    106868     74846     69088     64887    117025     65691    108687     94771    121439    121985     92894     80031     94684    101587 
dram[18]:    108853     98908     93754     73891     95716    102759    128277     65556    108688    101399    121439    121977     88159     98844    121672     96283 
dram[19]:    107400     89164     82771     88140     69083    114614    131042     80696    136458    101400    121809    118919     88162     98845     96599     97220 
dram[20]:     99518     83681     83174     88144     73876    120995    131043     79207    136458    103563    121432    113098     88407     76510     96602    111180 
dram[21]:    107392    123323     71086     84647     81627    180460    131046     67836     88535    118889    109563    109878    112187     56447     96602    111188 
dram[22]:    112462    113208     70403     86079     75679    180452    122187     79200    120248    113185    109566     86008    112188     58077     66791     86827 
dram[23]:     88850     60666     64841     61358     60111    180452    117102     79202    102987    113185    106378     92824    112189     58045     66791     91194 
dram[24]:     88850     83078    107110     88478    102446    183275    113416     62024    103048    113185    106378     89616     90827     60377     85790     79125 
dram[25]:     83060     87287     64841     63051    128235    120810    119308     62029     80709     96134     99395     86120     90736     72720    104833     64090 
dram[26]:     78344     83079     80965     59489    106701    120818    119308     73095    107731     83154     99672     87938     76261     72728     85790     77029 
dram[27]:     76599     83710     80966     61669    100999    120824    111644     62035     95991     96235    114817     87939     90731     72733    104793     77021 
dram[28]:     76601     72721     79069     70168     90734    119885    127305     49907     95992     96228    126872     84544     90487     88684     92546     77014 
dram[29]:     89884     94056     51566     74410     66229    121396    127310     52698     88434    110604    100575     84544    100269    105693     75574     76639 
dram[30]:    107596     94051     79062     72899    109158    120578     60787    103223     95851    110606    100578    121194     98953    110411    116366     80090 
dram[31]:     89797     89059     79929     72879     57458    120579     60636     68971     95854    116788    100578     92234     98957     93403    116361     67779 
average row accesses per activate:
dram[0]: 12.818182 11.314685 11.540925 13.000000 10.542857 10.839793 10.783042 10.615196 11.903226 11.228572 11.378947 11.459364 12.264151 10.956081 12.398467 12.100746 
dram[1]: 11.221454 11.363636 12.126865 11.354386 10.911290 10.924479 10.641277 11.048470 11.511364 10.583784 11.724638 12.310606 12.645914 11.532143 11.940959 12.404580 
dram[2]: 11.540925 12.264151 12.548263  9.857142 11.401686 10.756411 10.810000 11.183938 12.742138 11.000000 12.237736 11.582143 11.394366 11.992620 12.873518 10.919192 
dram[3]: 11.665467 13.319673 10.956081 10.833333 10.932432 10.426434 10.676543 10.729528 10.970270 11.062147 12.795276 10.529221 10.461290 12.772549 13.052209 10.176101 
dram[4]: 13.485477 10.932432 11.409894 12.473077 10.766579 10.409430 10.287411 10.411057 10.719577 12.414557 13.000000 10.262658 11.206897 12.377863 11.853479 11.092150 
dram[5]: 13.626050 11.394366 11.648746 10.956081  9.851942 10.392059 10.676543 10.436145 10.766579 10.777472 11.144330 11.565836 12.011111 12.074627 12.542636 12.037037 
dram[6]: 12.521235 12.290566 13.239838 10.810000  9.980295 10.264706 11.076726 10.512136 10.748011 11.000000 11.573477 11.879121 11.500000 11.500000 12.596899 11.985186 
dram[7]: 10.810000 12.452107 11.966789 10.667763 11.224377 10.593434 11.469496 11.223958 10.892473 10.847646 12.290566 10.919192 10.427652 12.172285 12.548263 12.191730 
dram[8]: 11.818182 10.969492 12.165414 12.948207 10.515544 10.748072 10.984733 10.512136 10.852942 10.977654 12.645914 10.472492 10.198113 11.948529 11.922794 12.896826 
dram[9]: 12.146068 10.895623 11.966789 12.011111  9.647619 11.097883 11.457672 10.693828 10.738095 11.240687 11.082191 11.690647 11.154110 11.260417 12.165414 13.626050 
dram[10]: 11.459364 12.037037 13.485477 11.182758 10.302031 11.068602 11.105128 10.546342 11.710982 10.323684 11.835767 12.081784 11.197232 11.871324 12.869047 12.818182 
dram[11]: 11.475178 12.500000 13.265306 11.260417 11.389356 10.728900 10.079254 11.667567 12.059524 10.877778 12.618677 10.644737  9.318966 13.028000 13.186234 12.191730 
dram[12]: 12.172285 11.299651 12.055762 13.211382 10.682540 11.601108 10.864322 10.641277 11.369748 10.451872 13.598327 10.846154  9.454810 13.104838 12.330798 11.623656 
dram[13]: 12.845850 11.354386 10.835570 12.869047 11.275000 11.864022 10.702971 10.102804 11.059945 11.558824 13.345679 10.979730 10.979730 11.394366 12.055762 13.293878 
dram[14]: 11.853479 12.191730 12.152985 10.882550 11.090164 10.766067 10.032482 10.166667 11.090164 10.163213 12.972000 11.524822 11.623656 11.835767 11.767273 12.841269 
dram[15]: 10.529221 12.152985 12.172285 10.540716 11.000000 10.867876 11.191215 10.854636 11.697330  9.765586 13.208163 12.351145 10.495146 12.237736 12.357414 11.540925 
dram[16]: 11.363636 11.540925 10.932432 12.596899 11.193370 11.097883 11.173126 10.360577 11.220631 10.847646 14.099567 11.339161  9.379710 12.948207 12.264151 11.221454 
dram[17]: 12.500000 11.182758 11.068259 12.896826 10.981030 12.189505 11.360526 10.336515 10.216146 10.947075 12.237736 11.378947 11.092150 10.598040 11.299651 12.404580 
dram[18]: 12.304182 12.257576 12.667969 11.006803 10.381074 12.159420 11.020356 10.166667 10.728767  9.839196 11.378947 12.575290 11.468309 10.846154 11.640287 12.667969 
dram[19]: 11.182758 13.104838 13.052209 11.339161 10.681579 11.039474 10.881909 11.030612 12.108025 10.602703 11.500000 12.667969 10.908784 11.724638 13.541667 11.707582 
dram[20]: 11.106164 13.211382 12.767716 12.645914 10.859375 10.549118 11.105128 11.439154 11.220631 11.093485 12.237736 11.853479 11.106164 12.822835 13.888889 10.472492 
dram[21]: 12.337121 11.144330 10.993220 13.485477 11.392370 11.337838 11.667567 11.289817 10.332454 11.975535 11.904762 10.427652 11.607142 11.068259 12.257576 11.732852 
dram[22]: 12.818182 11.940959 11.516014 13.048388 11.337838 11.777465 11.349081 10.512136 10.545699 10.897223 10.774086 11.092150 12.264151 11.378947 12.330798 12.244361 
dram[23]: 11.354386 13.598327 12.575290 11.835767 11.318919 10.575758 11.642473 10.827500 10.916667  9.982188 10.273016 12.357414 12.377863 11.419014 13.076612 11.741818 
dram[24]: 10.919192 12.896826 13.024096 11.540925 12.054598 11.186666 11.488064 10.919192 10.197917 10.296588 12.264151 12.398467 11.475178 13.626050 13.888889 11.665467 
dram[25]: 11.775362 11.197232 11.665467 12.673152 11.368564 11.985714 11.859890 11.481383 10.224543 10.787879 12.948207 11.475178 10.882550 13.598327 13.024096 12.548263 
dram[26]: 12.404580 11.540925 12.330798 13.076612 11.300000 13.065625 11.750000 10.486683 10.058974 10.988795 11.475178 12.404580 12.337121 11.582143 12.521235 12.845850 
dram[27]: 11.985186 12.521235 13.345679 11.354386 11.368564 11.951567 10.992386 10.369305  9.939086 11.081921 11.182758 12.244361 12.695312 10.438709 12.618677 12.869047 
dram[28]: 10.932432 13.319673 12.357414 10.774086 10.593434 12.194767 10.810000 10.572127 10.650407 11.538236 12.081784 11.197232 11.173011 12.081784 13.598327 11.557143 
dram[29]: 11.992620 11.582143 10.993220 11.861314 10.821706 12.266082 10.992386 10.563415 10.251308 11.633928 13.512500 10.786667 10.810000 12.357414 13.024096 11.339161 
dram[30]: 12.152985 11.500000 10.305733 12.548263 10.683674 13.006211 12.092437 10.352518 10.305264 12.654839 12.055762 11.168385 11.484099 11.354386 11.339161 13.239838 
dram[31]: 11.158621 12.191730 12.695312 11.853479 10.683674 11.392370 10.891687 10.336515 10.433511 11.538236 11.623656 12.357414 11.861314 11.459364 11.378947 13.052209 
average row locality = 1833481/160240 = 11.442093
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[1]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[2]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[3]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[4]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[5]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[6]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[7]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[8]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[9]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[10]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[11]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[12]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[13]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[14]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[15]:       192       192       192       192       240       248       256       256       234       232       192       192       192       192       192       192 
dram[16]:       192       192       192       192       240       248       256       256       232       232       192       192       192       192       192       192 
dram[17]:       192       192       192       192       240       248       256       256       232       232       192       192       192       192       192       192 
dram[18]:       192       192       192       192       240       248       256       256       232       232       192       192       192       192       192       192 
dram[19]:       192       192       192       192       240       248       256       256       232       232       192       192       192       192       192       192 
dram[20]:       192       192       192       192       247       248       256       256       232       232       192       192       192       192       192       192 
dram[21]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[22]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[23]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[24]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[25]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[26]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[27]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[28]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[29]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[30]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[31]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
total dram reads = 108505
bank skew: 256/192 = 1.33
chip skew: 3392/3384 = 1.00
number of total write accesses:
dram[0]:      3051      3044      3051      3058      3819      3947      4068      4075      3819      3698      3051      3051      3058      3051      3044      3051 
dram[1]:      3051      3058      3058      3044      3819      3947      4075      4075      3812      3684      3044      3058      3058      3037      3044      3058 
dram[2]:      3051      3058      3058      3051      3819      3947      4068      4061      3812      3684      3051      3051      3044      3058      3065      3051 
dram[3]:      3051      3058      3051      3058      3805      3933      4068      4068      3819      3684      3058      3051      3051      3065      3058      3044 
dram[4]:      3058      3044      3037      3051      3819      3947      4075      4075      3812      3691      3058      3051      3058      3051      3044      3058 
dram[5]:      3051      3044      3058      3051      3819      3940      4068      4075      3819      3691      3051      3058      3051      3044      3044      3058 
dram[6]:      3051      3065      3065      3051      3812      3940      4075      4075      3812      3684      3037      3051      3051      3051      3058      3044 
dram[7]:      3051      3058      3051      3051      3812      3947      4068      4054      3812      3684      3065      3051      3051      3058      3058      3051 
dram[8]:      3058      3044      3044      3058      3819      3933      4061      4075      3819      3698      3058      3044      3051      3058      3051      3058 
dram[9]:      3051      3044      3051      3051      3812      3947      4075      4075      3819      3691      3044      3058      3065      3051      3044      3051 
dram[10]:      3051      3058      3058      3051      3819      3947      4075      4068      3812      3691      3051      3058      3044      3037      3051      3051 
dram[11]:      3044      3058      3058      3051      3826      3947      4068      4061      3812      3684      3051      3044      3051      3065      3065      3051 
dram[12]:      3058      3051      3051      3058      3798      3940      4068      4075      3819      3677      3058      3051      3051      3058      3051      3051 
dram[13]:      3058      3044      3037      3051      3819      3940      4068      4068      3819      3698      3051      3058      3058      3044      3051      3065 
dram[14]:      3044      3051      3065      3051      3819      3940      4068      4075      3819      3691      3051      3058      3051      3051      3044      3044 
dram[15]:      3051      3065      3058      3044      3819      3947      4075      4075      3708      3684      3044      3044      3051      3051      3058      3051 
dram[16]:      3058      3051      3044      3058      3812      3947      4068      4054      3684      3684      3065      3051      3044      3058      3058      3051 
dram[17]:      3058      3051      3051      3058      3812      3933      4061      4075      3691      3698      3051      3051      3058      3051      3051      3058 
dram[18]:      3044      3044      3051      3044      3819      3947      4075      4075      3684      3684      3051      3065      3065      3051      3044      3051 
dram[19]:      3051      3058      3058      3051      3819      3947      4075      4068      3691      3691      3051      3051      3037      3044      3058      3051 
dram[20]:      3051      3058      3051      3058      3923      3940      4075      4068      3684      3684      3051      3044      3051      3065      3058      3044 
dram[21]:      3065      3051      3051      3058      3933      3947      4061      4068      3684      3684      3058      3051      3058      3051      3044      3058 
dram[22]:      3051      3044      3044      3044      3947      3933      4068      4075      3691      3691      3051      3058      3058      3051      3051      3065 
dram[23]:      3044      3058      3065      3051      3940      3940      4075      4075      3698      3691      3044      3058      3051      3051      3051      3037 
dram[24]:      3051      3058      3051      3051      3947      3947      4075      4068      3684      3691      3058      3044      3044      3051      3058      3051 
dram[25]:      3058      3044      3051      3065      3947      3947      4061      4061      3684      3684      3058      3044      3051      3058      3051      3058 
dram[26]:      3058      3051      3051      3051      3933      3933      4068      4075      3691      3691      3044      3058      3065      3051      3051      3058 
dram[27]:      3044      3051      3051      3044      3947      3947      4075      4068      3684      3691      3051      3065      3058      3044      3051      3051 
dram[28]:      3044      3058      3058      3051      3947      3947      4068      4068      3698      3691      3058      3044      3037      3058      3058      3044 
dram[29]:      3058      3051      3051      3058      3940      3947      4075      4075      3684      3677      3051      3044      3051      3058      3051      3051 
dram[30]:      3065      3051      3044      3058      3940      3940      4061      4061      3684      3691      3051      3058      3058      3044      3051      3065 
dram[31]:      3044      3051      3058      3044      3940      3933      4068      4075      3691      3691      3051      3058      3058      3051      3051      3058 
total dram writes = 1724976
bank skew: 4075/3037 = 1.34
chip skew: 53936/53787 = 1.00
average mf latency per bank:
dram[0]:       2635      2456      2313      2120      1858      1846      1958      1740      1750      1849      2096      2082      2206      2087      2273      2065
dram[1]:     154409      2622      2288      2157      1898      1830      1969      1771      1780      1858      2080      2117      2174      2149      2334      2075
dram[2]:     302652      2568      2261      2221      1918      1805      1978      1844      1803      1843      2097      2153      2209      2207      2331      2070
dram[3]:     300435      2515      2332      2297      1902      1758      1950      1827      1845      1799      2146      2105      2188      2196      2317      2117
dram[4]:     296685      2450      2390      2292      1893      1725      1939      1849      1875      1776      2149      2132      2268      2201      2329      2110
dram[5]:     294466      2413      2476      2266      1908      1699      1877      1795      1899      1758      2170      2106      2339      2147      2341      2101
dram[6]:     277020      2497      2469      2190      1885      1703      1829      1740      1861      1755      2152      2080      2295      2087      2363      2102
dram[7]:     274793      2627      2436      2140      1931      1750      1811      1765      1824      1780      2145      2074      2322      2137      2378      2086
dram[8]:     271494      2587      2431      2155      1933      1732      1793      1749      1841      1845      2125      1993      2310      2136      2378      2129
dram[9]:     269104      2498      2376      2146      1882      1723      1765      1745      1801      1871      2077      1953      2292      2125      2374      2157
dram[10]:       4777      2403      2362      2161      1844      1703      1741      1760      1815      1844      2070      1962      2246      2153      2319      2159
dram[11]:       2694      2394      2356      2146      1866      1686      1750      1795      1805      1851      2089      1993      2249      2158      2285      2224
dram[12]:       2643      2529      2346      2131      1854      1670      1772      1808      1819      1828      2075      2011      2283      2151      2238      2249
dram[13]:       2707      2427      2343      2145      1869      1689      1759      1847      1842      1846      2079      2015      2279      2199      2138      2207
dram[14]:       2582      2430      2285      2155      1882      1698      1751      1849      1855      1865      2068      2027      2249      2222      2143      2209
dram[15]:       2510      2418      2272      2158      1887      1724      1745      1828      1872      1863      2028      2017      2246      2202      2170      2199
dram[16]:       2570      2389      2191      2174      1946      1710      1725      1834      1829      1854      2003      2013      2243      2208      2174      2185
dram[17]:       2640      2483      2139      2176      1946      1677      1728      1826      1815      1834      2031      2067      2197      2181      2202      2170
dram[18]:       2618      2562      2199      2196      1934      1661      1728      1821      1854      1821      2028      2115      2185      2143      2215      2169
dram[19]:       2615      2486      2222      2226      1914      1634      1740      1919      1862      1841      2059      2108      2170      2233      2203      2205
dram[20]:       2543      2437      2237      2233      1899      1619      1704      1959      1889      1886      2109      2164      2190      2179      2181      2215
dram[21]:       2538      2317      2272      2303      1905      1623      1715      1973      1911      1873      2098      2186      2242      2195      2140      2150
dram[22]:       2717      2279      2232      2317      1911      1615      1709      1981      1944      1841      2073      2124      2281      2186      2078      2184
dram[23]:       2719      2458      2205      2333      1849      1620      1700      1925      1971      1826      2064      2112      2294      2135      2062      2251
dram[24]:       2773      2402      2211      2341      1829      1636      1731      1906      1932      1814      2087      2094      2286      2138      2068      2299
dram[25]:       2601      2412      2155      2332      1794      1686      1781      1910      1866      1806      2063      2091      2320      2144      2071      2322
dram[26]:       2521      2364      2119      2315      1753      1723      1790      1940      1848      1797      2060      2038      2265      2120      2099      2280
dram[27]:       2531      2281      2143      2309      1767      1754      1762      1887      1833      1790      2090      2075      2248      2119      2111      2226
dram[28]:       2581      2321      2165      2273      1745      1743      1736      1877      1816      1742      2110      2062      2205      2117      2127      2186
dram[29]:       2602      2386      2141      2318      1783      1736      1729      1882      1777      1750      2092      2079      2115      2125      2127      2200
dram[30]:       2581      2361      2149      2300      1802      1776      1746      1889      1799      1762      2100      2100      2118      2157      2066      2227
dram[31]:       2543      2479      2125      2281      1837      1768      1753      1936      1815      1768      2069      2114      2112      2178      2034      2254
maximum mf latency per bank:
dram[0]:       9244      9135      9448      9176      9600      8929      9310      9338      9758      9247      9155      9374      9323      9669      9286      8933
dram[1]:      10136      9174      9453      8967      9606      9125      9461      9331      9664      9496      9329      9109      9438      9631      9380      8942
dram[2]:      10194      9226      9462      9205      9617      9146     10010      8644      9540      9594      9371      9103      9418      9427      9600      8978
dram[3]:      10051      9235      9562      9594      9612      8780      9608      9267      9499      9496      9486      9139      9294      9446      9615      9378
dram[4]:       9922      9503      9561      9121      9397      9246      9635      9276      9423      9594      9827      9371      9482      9634      9662      9417
dram[5]:       9879      9571      9576      9538      9403      9203      9666      9007      9504      8785      9224      9601      9293      9099      9270      9252
dram[6]:       9169      9616      9591      9547      9125      9255      9108      8693      9104      9320      9474      9374      8811      9142      9333      9258
dram[7]:       9304      9690      9702      9552      9359      9495      9121      8781      9122      9261      9554      9570      8816      9429      9144      9263
dram[8]:       9451      9489      9708      9526      9331      9268      9169      8790      9505      9177      9580      9423      8980      9429     10097      9135
dram[9]:       9505      9871      9428      9171      9340      8781      9249      9408      9432      8942      9791      9610      9071      9457     10149      9272
dram[10]:       9006      9223      9717      9560      9098      9076      8894      9465      9124      9424      9332      9584      9104      9515      9040      9313
dram[11]:       9401      9243      8933      9562      9371      8496      9350      9616      9256      9368      9149      9590      9110      9460     10218      9818
dram[12]:       9384      9499      9378      9753      9062      9460      8982      9896      9285      9119      8753      9717      9180      9409      9055      9373
dram[13]:       9251      9735      8954      9756      8782      9466      9200      9313      9352      9149      8762      9359      9277      9414      9302      9860
dram[14]:       9109      9263      8962      9495      9037      9472      8995      9602      9221      8753      9152      9123      9283      9350      9308      9913
dram[15]:       9260      9454      8975      9414      9139      8149      9297      9326      9258      9555      9137      9129      9321      9367      9190      9203
dram[16]:       9334      9102      9014      9418      9145      8976      9343      9006      9283      9284      9140      9237      9378      9374      9311      9112
dram[17]:       8987      9179      8984      9425      9151      9135      9086      9031      9425      9350      9149      9232      9512      9380      9320      9209
dram[18]:       9340      9416      9105      9240      9302      8784      9431      9133      9262      9414      9189      9274      9207      9361      9078      9183
dram[19]:       9346      9221      9110      9424      9321      8793      9692      9344      9271      8981      9048      9278      9249      9686      9092      9502
dram[20]:       9355      9227      9119      9949      9327      8981      9418      9485      9275      9997      9103      9327      9336      9291      9127      9635
dram[21]:       9449      9668      9539      9439      9336      9887      9427      9942      9059      9295      9097      9533      9106      9294      8936      9644
dram[22]:       9088      9647      9548      9420      8708      9432      9436      9228      9826      9344      9179      9557      9339      9404      9996      9649
dram[23]:       9100      9634      9557      9566      9578      9456      8966      9483      9151      9407      8956      8753      9348      9725     10005      9524
dram[24]:       9341      8940      9248      9655      9246      9338      9486      9518      9198      9379      9531      9820      9363      9174     10043      9376
dram[25]:       9285      9675      9337      9687      9255      9484      9440      9616      9245      9161      8998      9825      9570      8968      8767      9278
dram[26]:       9231      8949      9380      9750      9150      8716      8947      9199      9325      9166      8702      9834      9166      9178      8942      9146
dram[27]:       9270      9163      9098      9108      9513      8761      8956      9383      9376      9172      8975      9379      8971      9507      9097      9256
dram[28]:       9039      9243      9104      9074      9522      8823      9100      9287      9388      9424      9532      9483      8047      9547      9086      9164
dram[29]:       9454      9294      9142      9400      9531      9094      9358      9285      9533      9469      9220      9397      9051      9361      9120      9579
dram[30]:       9250      9342      9162      9112      9534      9231      9107      9292      9375      9481      9270      9430      9250      9521      9040      9316
dram[31]:       9537      9235      9171      9405      9471      9237      9090      9401      9208      9411      9777      9164      9377      9527      9216      9327
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240561 n_act=5000 n_pre=4984 n_ref_event=0 n_req=57328 n_rd=3392 n_rd_L2_A=0 n_write=53936 n_wr_bk=0 bw_util=0.189
n_activity=123223 dram_eff=0.4652
bk0: 192a 293384i bk1: 192a 292536i bk2: 192a 293142i bk3: 192a 293821i bk4: 240a 289159i bk5: 248a 289440i bk6: 256a 288726i bk7: 256a 288088i bk8: 240a 290537i bk9: 232a 289889i bk10: 192a 293023i bk11: 192a 292653i bk12: 192a 293067i bk13: 192a 292467i bk14: 192a 293475i bk15: 192a 293378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912783
Row_Buffer_Locality_read = 0.925118
Row_Buffer_Locality_write = 0.912007
Bank_Level_Parallism = 2.246846
Bank_Level_Parallism_Col = 1.790917
Bank_Level_Parallism_Ready = 1.336293
write_to_read_ratio_blp_rw_average = 0.934069
GrpLevelPara = 1.545569 

BW Util details:
bwutil = 0.188990 
total_CMD = 303339 
util_bw = 57328 
Wasted_Col = 37199 
Wasted_Row = 14055 
Idle = 194757 

BW Util Bottlenecks: 
RCDc_limit = 2070 
RCDWRc_limit = 23853 
WTRc_limit = 889 
RTWc_limit = 1253 
CCDLc_limit = 25535 
rwq = 0 
CCDLc_limit_alone = 25422 
WTRc_limit_alone = 809 
RTWc_limit_alone = 1220 

Commands details: 
total_CMD = 303339 
n_nop = 240561 
Read = 3392 
Write = 53936 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5000 
n_pre = 4984 
n_ref = 0 
n_req = 57328 
total_req = 57328 

Dual Bus Interface Util: 
issued_total_row = 9984 
issued_total_col = 57328 
Row_Bus_Util =  0.032914 
CoL_Bus_Util = 0.188990 
Either_Row_CoL_Bus_Util = 0.206957 
Issued_on_Two_Bus_Simul_Util = 0.014947 
issued_two_Eff = 0.072223 
queue_avg = 2.628910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=2.62891
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240514 n_act=5015 n_pre=4999 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=122967 dram_eff=0.4661
bk0: 192a 292582i bk1: 192a 292736i bk2: 192a 293564i bk3: 192a 292851i bk4: 240a 289461i bk5: 248a 289358i bk6: 256a 288584i bk7: 256a 288227i bk8: 240a 290185i bk9: 232a 289302i bk10: 192a 292862i bk11: 192a 292948i bk12: 192a 293172i bk13: 192a 292879i bk14: 192a 293208i bk15: 192a 293405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912500
Row_Buffer_Locality_read = 0.919517
Row_Buffer_Locality_write = 0.912058
Bank_Level_Parallism = 2.266036
Bank_Level_Parallism_Col = 1.804454
Bank_Level_Parallism_Ready = 1.341121
write_to_read_ratio_blp_rw_average = 0.933320
GrpLevelPara = 1.550170 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 36930 
Wasted_Row = 14057 
Idle = 195038 

BW Util Bottlenecks: 
RCDc_limit = 2276 
RCDWRc_limit = 23719 
WTRc_limit = 857 
RTWc_limit = 1523 
CCDLc_limit = 25745 
rwq = 0 
CCDLc_limit_alone = 25579 
WTRc_limit_alone = 758 
RTWc_limit_alone = 1456 

Commands details: 
total_CMD = 303339 
n_nop = 240514 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5015 
n_pre = 4999 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 10014 
issued_total_col = 57314 
Row_Bus_Util =  0.033013 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.207112 
Issued_on_Two_Bus_Simul_Util = 0.014845 
issued_two_Eff = 0.071675 
queue_avg = 2.628360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=2.62836
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240603 n_act=4990 n_pre=4974 n_ref_event=0 n_req=57321 n_rd=3392 n_rd_L2_A=0 n_write=53929 n_wr_bk=0 bw_util=0.189
n_activity=123248 dram_eff=0.4651
bk0: 192a 292805i bk1: 192a 293217i bk2: 192a 293543i bk3: 192a 291879i bk4: 240a 290018i bk5: 248a 288953i bk6: 256a 288753i bk7: 256a 288776i bk8: 240a 290381i bk9: 232a 289836i bk10: 192a 293010i bk11: 192a 292933i bk12: 192a 292359i bk13: 192a 293005i bk14: 192a 293650i bk15: 192a 292734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912946
Row_Buffer_Locality_read = 0.921580
Row_Buffer_Locality_write = 0.912403
Bank_Level_Parallism = 2.264341
Bank_Level_Parallism_Col = 1.803692
Bank_Level_Parallism_Ready = 1.348302
write_to_read_ratio_blp_rw_average = 0.933025
GrpLevelPara = 1.545579 

BW Util details:
bwutil = 0.188967 
total_CMD = 303339 
util_bw = 57321 
Wasted_Col = 36938 
Wasted_Row = 13893 
Idle = 195187 

BW Util Bottlenecks: 
RCDc_limit = 2147 
RCDWRc_limit = 23837 
WTRc_limit = 975 
RTWc_limit = 1290 
CCDLc_limit = 25722 
rwq = 0 
CCDLc_limit_alone = 25543 
WTRc_limit_alone = 855 
RTWc_limit_alone = 1231 

Commands details: 
total_CMD = 303339 
n_nop = 240603 
Read = 3392 
Write = 53929 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4990 
n_pre = 4974 
n_ref = 0 
n_req = 57321 
total_req = 57321 

Dual Bus Interface Util: 
issued_total_row = 9964 
issued_total_col = 57321 
Row_Bus_Util =  0.032848 
CoL_Bus_Util = 0.188967 
Either_Row_CoL_Bus_Util = 0.206818 
Issued_on_Two_Bus_Simul_Util = 0.014996 
issued_two_Eff = 0.072510 
queue_avg = 2.600335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=2.60033
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240415 n_act=5115 n_pre=5099 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=123390 dram_eff=0.4645
bk0: 192a 292991i bk1: 192a 293889i bk2: 192a 292540i bk3: 192a 292372i bk4: 240a 289436i bk5: 248a 289113i bk6: 256a 288165i bk7: 256a 288234i bk8: 240a 289159i bk9: 232a 289965i bk10: 192a 293459i bk11: 192a 291872i bk12: 192a 291925i bk13: 192a 293443i bk14: 192a 293626i bk15: 192a 292127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910755
Row_Buffer_Locality_read = 0.917748
Row_Buffer_Locality_write = 0.910315
Bank_Level_Parallism = 2.285896
Bank_Level_Parallism_Col = 1.819638
Bank_Level_Parallism_Ready = 1.347908
write_to_read_ratio_blp_rw_average = 0.930743
GrpLevelPara = 1.554168 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 36788 
Wasted_Row = 14574 
Idle = 194663 

BW Util Bottlenecks: 
RCDc_limit = 2308 
RCDWRc_limit = 24066 
WTRc_limit = 1183 
RTWc_limit = 1597 
CCDLc_limit = 25145 
rwq = 0 
CCDLc_limit_alone = 24963 
WTRc_limit_alone = 1055 
RTWc_limit_alone = 1543 

Commands details: 
total_CMD = 303339 
n_nop = 240415 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5115 
n_pre = 5099 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 10214 
issued_total_col = 57314 
Row_Bus_Util =  0.033672 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.207438 
Issued_on_Two_Bus_Simul_Util = 0.015178 
issued_two_Eff = 0.073168 
queue_avg = 2.615226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=2.61523
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240454 n_act=5075 n_pre=5059 n_ref_event=0 n_req=57321 n_rd=3392 n_rd_L2_A=0 n_write=53929 n_wr_bk=0 bw_util=0.189
n_activity=124305 dram_eff=0.4611
bk0: 192a 293894i bk1: 192a 292484i bk2: 192a 293091i bk3: 192a 293575i bk4: 240a 289556i bk5: 248a 288848i bk6: 256a 287680i bk7: 256a 288167i bk8: 240a 289383i bk9: 232a 290754i bk10: 192a 293300i bk11: 192a 291805i bk12: 192a 292495i bk13: 192a 293239i bk14: 192a 292847i bk15: 192a 292736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911463
Row_Buffer_Locality_read = 0.911557
Row_Buffer_Locality_write = 0.911458
Bank_Level_Parallism = 2.271223
Bank_Level_Parallism_Col = 1.807873
Bank_Level_Parallism_Ready = 1.338358
write_to_read_ratio_blp_rw_average = 0.929984
GrpLevelPara = 1.550481 

BW Util details:
bwutil = 0.188967 
total_CMD = 303339 
util_bw = 57321 
Wasted_Col = 37038 
Wasted_Row = 14345 
Idle = 194635 

BW Util Bottlenecks: 
RCDc_limit = 2564 
RCDWRc_limit = 23778 
WTRc_limit = 993 
RTWc_limit = 2006 
CCDLc_limit = 25470 
rwq = 0 
CCDLc_limit_alone = 25265 
WTRc_limit_alone = 843 
RTWc_limit_alone = 1951 

Commands details: 
total_CMD = 303339 
n_nop = 240454 
Read = 3392 
Write = 53929 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5075 
n_pre = 5059 
n_ref = 0 
n_req = 57321 
total_req = 57321 

Dual Bus Interface Util: 
issued_total_row = 10134 
issued_total_col = 57321 
Row_Bus_Util =  0.033408 
CoL_Bus_Util = 0.188967 
Either_Row_CoL_Bus_Util = 0.207309 
Issued_on_Two_Bus_Simul_Util = 0.015066 
issued_two_Eff = 0.072672 
queue_avg = 2.605893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=2.60589
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240389 n_act=5111 n_pre=5095 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=124448 dram_eff=0.4605
bk0: 192a 293897i bk1: 192a 293030i bk2: 192a 292597i bk3: 192a 292590i bk4: 240a 288624i bk5: 248a 288218i bk6: 256a 288269i bk7: 256a 288165i bk8: 240a 289187i bk9: 232a 289475i bk10: 192a 292369i bk11: 192a 292940i bk12: 192a 293067i bk13: 192a 293134i bk14: 192a 293467i bk15: 192a 293182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910825
Row_Buffer_Locality_read = 0.916274
Row_Buffer_Locality_write = 0.910482
Bank_Level_Parallism = 2.282703
Bank_Level_Parallism_Col = 1.821100
Bank_Level_Parallism_Ready = 1.346669
write_to_read_ratio_blp_rw_average = 0.928524
GrpLevelPara = 1.559229 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 36873 
Wasted_Row = 14687 
Idle = 194465 

BW Util Bottlenecks: 
RCDc_limit = 2335 
RCDWRc_limit = 24128 
WTRc_limit = 1269 
RTWc_limit = 1762 
CCDLc_limit = 25223 
rwq = 0 
CCDLc_limit_alone = 25011 
WTRc_limit_alone = 1105 
RTWc_limit_alone = 1714 

Commands details: 
total_CMD = 303339 
n_nop = 240389 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5111 
n_pre = 5095 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 10206 
issued_total_col = 57314 
Row_Bus_Util =  0.033646 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.207524 
Issued_on_Two_Bus_Simul_Util = 0.015066 
issued_two_Eff = 0.072597 
queue_avg = 2.587211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=2.58721
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240455 n_act=5064 n_pre=5048 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=125079 dram_eff=0.4582
bk0: 192a 293084i bk1: 192a 293357i bk2: 192a 293279i bk3: 192a 292568i bk4: 240a 288755i bk5: 248a 288066i bk6: 256a 288484i bk7: 256a 288174i bk8: 240a 289109i bk9: 232a 290082i bk10: 192a 292742i bk11: 192a 292533i bk12: 192a 292531i bk13: 192a 292839i bk14: 192a 293629i bk15: 192a 293117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911645
Row_Buffer_Locality_read = 0.914210
Row_Buffer_Locality_write = 0.911483
Bank_Level_Parallism = 2.281184
Bank_Level_Parallism_Col = 1.828872
Bank_Level_Parallism_Ready = 1.368165
write_to_read_ratio_blp_rw_average = 0.932209
GrpLevelPara = 1.562638 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 36913 
Wasted_Row = 14659 
Idle = 194453 

BW Util Bottlenecks: 
RCDc_limit = 2422 
RCDWRc_limit = 23673 
WTRc_limit = 943 
RTWc_limit = 1821 
CCDLc_limit = 25235 
rwq = 0 
CCDLc_limit_alone = 25046 
WTRc_limit_alone = 836 
RTWc_limit_alone = 1739 

Commands details: 
total_CMD = 303339 
n_nop = 240455 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5064 
n_pre = 5048 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 10112 
issued_total_col = 57314 
Row_Bus_Util =  0.033336 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.207306 
Issued_on_Two_Bus_Simul_Util = 0.014973 
issued_two_Eff = 0.072228 
queue_avg = 2.593577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=2.59358
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240440 n_act=5052 n_pre=5036 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=125136 dram_eff=0.458
bk0: 192a 292408i bk1: 192a 293660i bk2: 192a 293283i bk3: 192a 292453i bk4: 240a 289627i bk5: 248a 288714i bk6: 256a 289032i bk7: 256a 288715i bk8: 240a 289391i bk9: 232a 289858i bk10: 192a 293323i bk11: 192a 292425i bk12: 192a 291853i bk13: 192a 293247i bk14: 192a 293394i bk15: 192a 293498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911854
Row_Buffer_Locality_read = 0.913325
Row_Buffer_Locality_write = 0.911761
Bank_Level_Parallism = 2.244081
Bank_Level_Parallism_Col = 1.798677
Bank_Level_Parallism_Ready = 1.342621
write_to_read_ratio_blp_rw_average = 0.930886
GrpLevelPara = 1.543454 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 37397 
Wasted_Row = 14847 
Idle = 193781 

BW Util Bottlenecks: 
RCDc_limit = 2395 
RCDWRc_limit = 24017 
WTRc_limit = 1102 
RTWc_limit = 1584 
CCDLc_limit = 25303 
rwq = 0 
CCDLc_limit_alone = 25071 
WTRc_limit_alone = 933 
RTWc_limit_alone = 1521 

Commands details: 
total_CMD = 303339 
n_nop = 240440 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5052 
n_pre = 5036 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 10088 
issued_total_col = 57314 
Row_Bus_Util =  0.033257 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.207355 
Issued_on_Two_Bus_Simul_Util = 0.014845 
issued_two_Eff = 0.071591 
queue_avg = 2.593884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=2.59388
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240324 n_act=5079 n_pre=5063 n_ref_event=0 n_req=57321 n_rd=3392 n_rd_L2_A=0 n_write=53929 n_wr_bk=0 bw_util=0.189
n_activity=124932 dram_eff=0.4588
bk0: 192a 292825i bk1: 192a 292545i bk2: 192a 293314i bk3: 192a 293702i bk4: 240a 289124i bk5: 248a 289028i bk6: 256a 288446i bk7: 256a 287978i bk8: 240a 289239i bk9: 232a 290145i bk10: 192a 293145i bk11: 192a 292002i bk12: 192a 291917i bk13: 192a 292948i bk14: 192a 293284i bk15: 192a 293765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911394
Row_Buffer_Locality_read = 0.915684
Row_Buffer_Locality_write = 0.911124
Bank_Level_Parallism = 2.262804
Bank_Level_Parallism_Col = 1.809657
Bank_Level_Parallism_Ready = 1.350011
write_to_read_ratio_blp_rw_average = 0.932694
GrpLevelPara = 1.551204 

BW Util details:
bwutil = 0.188967 
total_CMD = 303339 
util_bw = 57321 
Wasted_Col = 37159 
Wasted_Row = 14826 
Idle = 194033 

BW Util Bottlenecks: 
RCDc_limit = 2322 
RCDWRc_limit = 24244 
WTRc_limit = 1042 
RTWc_limit = 1652 
CCDLc_limit = 25567 
rwq = 0 
CCDLc_limit_alone = 25373 
WTRc_limit_alone = 906 
RTWc_limit_alone = 1594 

Commands details: 
total_CMD = 303339 
n_nop = 240324 
Read = 3392 
Write = 53929 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5079 
n_pre = 5063 
n_ref = 0 
n_req = 57321 
total_req = 57321 

Dual Bus Interface Util: 
issued_total_row = 10142 
issued_total_col = 57321 
Row_Bus_Util =  0.033435 
CoL_Bus_Util = 0.188967 
Either_Row_CoL_Bus_Util = 0.207738 
Issued_on_Two_Bus_Simul_Util = 0.014663 
issued_two_Eff = 0.070586 
queue_avg = 2.569768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=2.56977
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240338 n_act=5067 n_pre=5051 n_ref_event=0 n_req=57321 n_rd=3392 n_rd_L2_A=0 n_write=53929 n_wr_bk=0 bw_util=0.189
n_activity=125673 dram_eff=0.4561
bk0: 192a 293065i bk1: 192a 292717i bk2: 192a 293003i bk3: 192a 293376i bk4: 240a 288162i bk5: 248a 289023i bk6: 256a 288804i bk7: 256a 288241i bk8: 240a 289310i bk9: 232a 290485i bk10: 192a 292490i bk11: 192a 292847i bk12: 192a 292426i bk13: 192a 292704i bk14: 192a 293546i bk15: 192a 294097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911603
Row_Buffer_Locality_read = 0.915389
Row_Buffer_Locality_write = 0.911365
Bank_Level_Parallism = 2.232672
Bank_Level_Parallism_Col = 1.785004
Bank_Level_Parallism_Ready = 1.337799
write_to_read_ratio_blp_rw_average = 0.932159
GrpLevelPara = 1.532476 

BW Util details:
bwutil = 0.188967 
total_CMD = 303339 
util_bw = 57321 
Wasted_Col = 37977 
Wasted_Row = 15085 
Idle = 192956 

BW Util Bottlenecks: 
RCDc_limit = 2481 
RCDWRc_limit = 24527 
WTRc_limit = 936 
RTWc_limit = 1492 
CCDLc_limit = 25937 
rwq = 0 
CCDLc_limit_alone = 25710 
WTRc_limit_alone = 791 
RTWc_limit_alone = 1410 

Commands details: 
total_CMD = 303339 
n_nop = 240338 
Read = 3392 
Write = 53929 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5067 
n_pre = 5051 
n_ref = 0 
n_req = 57321 
total_req = 57321 

Dual Bus Interface Util: 
issued_total_row = 10118 
issued_total_col = 57321 
Row_Bus_Util =  0.033355 
CoL_Bus_Util = 0.188967 
Either_Row_CoL_Bus_Util = 0.207692 
Issued_on_Two_Bus_Simul_Util = 0.014630 
issued_two_Eff = 0.070443 
queue_avg = 2.592499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.5925
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240485 n_act=4992 n_pre=4976 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=124577 dram_eff=0.4601
bk0: 192a 292565i bk1: 192a 293250i bk2: 192a 293605i bk3: 192a 292737i bk4: 240a 288891i bk5: 248a 289043i bk6: 256a 288371i bk7: 256a 288316i bk8: 240a 289873i bk9: 232a 289444i bk10: 192a 292761i bk11: 192a 292900i bk12: 192a 292210i bk13: 192a 293201i bk14: 192a 293796i bk15: 192a 293802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912901
Row_Buffer_Locality_read = 0.918927
Row_Buffer_Locality_write = 0.912522
Bank_Level_Parallism = 2.251016
Bank_Level_Parallism_Col = 1.799499
Bank_Level_Parallism_Ready = 1.347821
write_to_read_ratio_blp_rw_average = 0.933099
GrpLevelPara = 1.537275 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 37558 
Wasted_Row = 14400 
Idle = 194067 

BW Util Bottlenecks: 
RCDc_limit = 2323 
RCDWRc_limit = 23843 
WTRc_limit = 955 
RTWc_limit = 1460 
CCDLc_limit = 26098 
rwq = 0 
CCDLc_limit_alone = 25863 
WTRc_limit_alone = 802 
RTWc_limit_alone = 1378 

Commands details: 
total_CMD = 303339 
n_nop = 240485 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4992 
n_pre = 4976 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 9968 
issued_total_col = 57314 
Row_Bus_Util =  0.032861 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.207207 
Issued_on_Two_Bus_Simul_Util = 0.014598 
issued_two_Eff = 0.070449 
queue_avg = 2.668325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=2.66832
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240467 n_act=4990 n_pre=4974 n_ref_event=0 n_req=57328 n_rd=3392 n_rd_L2_A=0 n_write=53936 n_wr_bk=0 bw_util=0.189
n_activity=124313 dram_eff=0.4612
bk0: 192a 293054i bk1: 192a 293281i bk2: 192a 293385i bk3: 192a 292845i bk4: 240a 289807i bk5: 248a 288513i bk6: 256a 287614i bk7: 256a 289372i bk8: 240a 290140i bk9: 232a 289945i bk10: 192a 293264i bk11: 192a 291962i bk12: 192a 290693i bk13: 192a 293416i bk14: 192a 293692i bk15: 192a 293246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912957
Row_Buffer_Locality_read = 0.918042
Row_Buffer_Locality_write = 0.912637
Bank_Level_Parallism = 2.254399
Bank_Level_Parallism_Col = 1.814403
Bank_Level_Parallism_Ready = 1.351347
write_to_read_ratio_blp_rw_average = 0.933019
GrpLevelPara = 1.546070 

BW Util details:
bwutil = 0.188990 
total_CMD = 303339 
util_bw = 57328 
Wasted_Col = 37413 
Wasted_Row = 14611 
Idle = 193987 

BW Util Bottlenecks: 
RCDc_limit = 2316 
RCDWRc_limit = 23593 
WTRc_limit = 968 
RTWc_limit = 1592 
CCDLc_limit = 26357 
rwq = 0 
CCDLc_limit_alone = 26198 
WTRc_limit_alone = 875 
RTWc_limit_alone = 1526 

Commands details: 
total_CMD = 303339 
n_nop = 240467 
Read = 3392 
Write = 53936 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4990 
n_pre = 4974 
n_ref = 0 
n_req = 57328 
total_req = 57328 

Dual Bus Interface Util: 
issued_total_row = 9964 
issued_total_col = 57328 
Row_Bus_Util =  0.032848 
CoL_Bus_Util = 0.188990 
Either_Row_CoL_Bus_Util = 0.207266 
Issued_on_Two_Bus_Simul_Util = 0.014571 
issued_two_Eff = 0.070302 
queue_avg = 2.629553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.62955
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240504 n_act=5015 n_pre=4999 n_ref_event=0 n_req=57307 n_rd=3392 n_rd_L2_A=0 n_write=53915 n_wr_bk=0 bw_util=0.1889
n_activity=124510 dram_eff=0.4603
bk0: 192a 293381i bk1: 192a 292649i bk2: 192a 293009i bk3: 192a 293970i bk4: 240a 289377i bk5: 248a 289438i bk6: 256a 288469i bk7: 256a 288154i bk8: 240a 289398i bk9: 232a 289357i bk10: 192a 293474i bk11: 192a 292333i bk12: 192a 290904i bk13: 192a 293476i bk14: 192a 293166i bk15: 192a 293053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912489
Row_Buffer_Locality_read = 0.919811
Row_Buffer_Locality_write = 0.912028
Bank_Level_Parallism = 2.255080
Bank_Level_Parallism_Col = 1.808536
Bank_Level_Parallism_Ready = 1.354128
write_to_read_ratio_blp_rw_average = 0.934935
GrpLevelPara = 1.541688 

BW Util details:
bwutil = 0.188921 
total_CMD = 303339 
util_bw = 57307 
Wasted_Col = 37828 
Wasted_Row = 14450 
Idle = 193754 

BW Util Bottlenecks: 
RCDc_limit = 2228 
RCDWRc_limit = 24131 
WTRc_limit = 940 
RTWc_limit = 1788 
CCDLc_limit = 26440 
rwq = 0 
CCDLc_limit_alone = 26287 
WTRc_limit_alone = 855 
RTWc_limit_alone = 1720 

Commands details: 
total_CMD = 303339 
n_nop = 240504 
Read = 3392 
Write = 53915 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5015 
n_pre = 4999 
n_ref = 0 
n_req = 57307 
total_req = 57307 

Dual Bus Interface Util: 
issued_total_row = 10014 
issued_total_col = 57307 
Row_Bus_Util =  0.033013 
CoL_Bus_Util = 0.188921 
Either_Row_CoL_Bus_Util = 0.207144 
Issued_on_Two_Bus_Simul_Util = 0.014789 
issued_two_Eff = 0.071393 
queue_avg = 2.651621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=2.65162
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240543 n_act=4973 n_pre=4957 n_ref_event=0 n_req=57321 n_rd=3392 n_rd_L2_A=0 n_write=53929 n_wr_bk=0 bw_util=0.189
n_activity=124414 dram_eff=0.4607
bk0: 192a 293246i bk1: 192a 292836i bk2: 192a 292670i bk3: 192a 293427i bk4: 240a 289813i bk5: 248a 289397i bk6: 256a 288365i bk7: 256a 287436i bk8: 240a 289418i bk9: 232a 290429i bk10: 192a 293337i bk11: 192a 292395i bk12: 192a 292242i bk13: 192a 292705i bk14: 192a 293281i bk15: 192a 293832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913243
Row_Buffer_Locality_read = 0.921580
Row_Buffer_Locality_write = 0.912719
Bank_Level_Parallism = 2.254001
Bank_Level_Parallism_Col = 1.811040
Bank_Level_Parallism_Ready = 1.355332
write_to_read_ratio_blp_rw_average = 0.934896
GrpLevelPara = 1.542242 

BW Util details:
bwutil = 0.188967 
total_CMD = 303339 
util_bw = 57321 
Wasted_Col = 37462 
Wasted_Row = 14319 
Idle = 194237 

BW Util Bottlenecks: 
RCDc_limit = 2152 
RCDWRc_limit = 23634 
WTRc_limit = 986 
RTWc_limit = 1578 
CCDLc_limit = 26690 
rwq = 0 
CCDLc_limit_alone = 26511 
WTRc_limit_alone = 857 
RTWc_limit_alone = 1528 

Commands details: 
total_CMD = 303339 
n_nop = 240543 
Read = 3392 
Write = 53929 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4973 
n_pre = 4957 
n_ref = 0 
n_req = 57321 
total_req = 57321 

Dual Bus Interface Util: 
issued_total_row = 9930 
issued_total_col = 57321 
Row_Bus_Util =  0.032736 
CoL_Bus_Util = 0.188967 
Either_Row_CoL_Bus_Util = 0.207016 
Issued_on_Two_Bus_Simul_Util = 0.014687 
issued_two_Eff = 0.070944 
queue_avg = 2.667168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=2.66717
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240476 n_act=5081 n_pre=5065 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=124273 dram_eff=0.4612
bk0: 192a 292867i bk1: 192a 293032i bk2: 192a 293294i bk3: 192a 292283i bk4: 240a 290128i bk5: 248a 288420i bk6: 256a 287546i bk7: 256a 287767i bk8: 240a 289198i bk9: 232a 289386i bk10: 192a 293252i bk11: 192a 292542i bk12: 192a 292750i bk13: 192a 292914i bk14: 192a 293063i bk15: 192a 293304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911348
Row_Buffer_Locality_read = 0.920991
Row_Buffer_Locality_write = 0.910741
Bank_Level_Parallism = 2.280752
Bank_Level_Parallism_Col = 1.829555
Bank_Level_Parallism_Ready = 1.358185
write_to_read_ratio_blp_rw_average = 0.934986
GrpLevelPara = 1.553241 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 37397 
Wasted_Row = 14460 
Idle = 194168 

BW Util Bottlenecks: 
RCDc_limit = 2139 
RCDWRc_limit = 24061 
WTRc_limit = 985 
RTWc_limit = 1612 
CCDLc_limit = 26716 
rwq = 0 
CCDLc_limit_alone = 26501 
WTRc_limit_alone = 850 
RTWc_limit_alone = 1532 

Commands details: 
total_CMD = 303339 
n_nop = 240476 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5081 
n_pre = 5065 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 10146 
issued_total_col = 57314 
Row_Bus_Util =  0.033448 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.207237 
Issued_on_Two_Bus_Simul_Util = 0.015155 
issued_two_Eff = 0.073127 
queue_avg = 2.711336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=2.71134
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240659 n_act=5054 n_pre=5038 n_ref_event=0 n_req=57211 n_rd=3386 n_rd_L2_A=0 n_write=53825 n_wr_bk=0 bw_util=0.1886
n_activity=124063 dram_eff=0.4611
bk0: 192a 292245i bk1: 192a 292905i bk2: 192a 293491i bk3: 192a 292281i bk4: 240a 289530i bk5: 248a 288675i bk6: 256a 288815i bk7: 256a 288505i bk8: 234a 290409i bk9: 232a 289091i bk10: 192a 293376i bk11: 192a 292944i bk12: 192a 291897i bk13: 192a 293286i bk14: 192a 293319i bk15: 192a 292640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911660
Row_Buffer_Locality_read = 0.922032
Row_Buffer_Locality_write = 0.911008
Bank_Level_Parallism = 2.263270
Bank_Level_Parallism_Col = 1.813902
Bank_Level_Parallism_Ready = 1.352729
write_to_read_ratio_blp_rw_average = 0.936941
GrpLevelPara = 1.543600 

BW Util details:
bwutil = 0.188604 
total_CMD = 303339 
util_bw = 57211 
Wasted_Col = 37714 
Wasted_Row = 14309 
Idle = 194105 

BW Util Bottlenecks: 
RCDc_limit = 2110 
RCDWRc_limit = 24157 
WTRc_limit = 818 
RTWc_limit = 1582 
CCDLc_limit = 26668 
rwq = 0 
CCDLc_limit_alone = 26483 
WTRc_limit_alone = 730 
RTWc_limit_alone = 1485 

Commands details: 
total_CMD = 303339 
n_nop = 240659 
Read = 3386 
Write = 53825 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5054 
n_pre = 5038 
n_ref = 0 
n_req = 57211 
total_req = 57211 

Dual Bus Interface Util: 
issued_total_row = 10092 
issued_total_col = 57211 
Row_Bus_Util =  0.033270 
CoL_Bus_Util = 0.188604 
Either_Row_CoL_Bus_Util = 0.206634 
Issued_on_Two_Bus_Simul_Util = 0.015240 
issued_two_Eff = 0.073756 
queue_avg = 2.705580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=2.70558
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240662 n_act=5041 n_pre=5025 n_ref_event=0 n_req=57171 n_rd=3384 n_rd_L2_A=0 n_write=53787 n_wr_bk=0 bw_util=0.1885
n_activity=123292 dram_eff=0.4637
bk0: 192a 292710i bk1: 192a 292837i bk2: 192a 292325i bk3: 192a 293606i bk4: 240a 289903i bk5: 248a 288965i bk6: 256a 288820i bk7: 256a 288222i bk8: 232a 289743i bk9: 232a 289829i bk10: 192a 293785i bk11: 192a 292509i bk12: 192a 290793i bk13: 192a 293467i bk14: 192a 293245i bk15: 192a 292717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911826
Row_Buffer_Locality_read = 0.924645
Row_Buffer_Locality_write = 0.911019
Bank_Level_Parallism = 2.282644
Bank_Level_Parallism_Col = 1.828870
Bank_Level_Parallism_Ready = 1.352014
write_to_read_ratio_blp_rw_average = 0.935422
GrpLevelPara = 1.549908 

BW Util details:
bwutil = 0.188472 
total_CMD = 303339 
util_bw = 57171 
Wasted_Col = 37011 
Wasted_Row = 14078 
Idle = 195079 

BW Util Bottlenecks: 
RCDc_limit = 2089 
RCDWRc_limit = 23801 
WTRc_limit = 938 
RTWc_limit = 1714 
CCDLc_limit = 26356 
rwq = 0 
CCDLc_limit_alone = 26201 
WTRc_limit_alone = 854 
RTWc_limit_alone = 1643 

Commands details: 
total_CMD = 303339 
n_nop = 240662 
Read = 3384 
Write = 53787 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5041 
n_pre = 5025 
n_ref = 0 
n_req = 57171 
total_req = 57171 

Dual Bus Interface Util: 
issued_total_row = 10066 
issued_total_col = 57171 
Row_Bus_Util =  0.033184 
CoL_Bus_Util = 0.188472 
Either_Row_CoL_Bus_Util = 0.206624 
Issued_on_Two_Bus_Simul_Util = 0.015033 
issued_two_Eff = 0.072754 
queue_avg = 2.716980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=2.71698
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240621 n_act=5047 n_pre=5031 n_ref_event=0 n_req=57192 n_rd=3384 n_rd_L2_A=0 n_write=53808 n_wr_bk=0 bw_util=0.1885
n_activity=123662 dram_eff=0.4625
bk0: 192a 293485i bk1: 192a 292935i bk2: 192a 292567i bk3: 192a 293686i bk4: 240a 289756i bk5: 248a 289977i bk6: 256a 289084i bk7: 256a 288116i bk8: 232a 289315i bk9: 232a 289901i bk10: 192a 293049i bk11: 192a 292476i bk12: 192a 292308i bk13: 192a 292224i bk14: 192a 292842i bk15: 192a 293572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911753
Row_Buffer_Locality_read = 0.923168
Row_Buffer_Locality_write = 0.911036
Bank_Level_Parallism = 2.252157
Bank_Level_Parallism_Col = 1.805722
Bank_Level_Parallism_Ready = 1.337600
write_to_read_ratio_blp_rw_average = 0.933183
GrpLevelPara = 1.551353 

BW Util details:
bwutil = 0.188542 
total_CMD = 303339 
util_bw = 57192 
Wasted_Col = 37267 
Wasted_Row = 14469 
Idle = 194411 

BW Util Bottlenecks: 
RCDc_limit = 2175 
RCDWRc_limit = 24173 
WTRc_limit = 999 
RTWc_limit = 1442 
CCDLc_limit = 25785 
rwq = 0 
CCDLc_limit_alone = 25606 
WTRc_limit_alone = 908 
RTWc_limit_alone = 1354 

Commands details: 
total_CMD = 303339 
n_nop = 240621 
Read = 3384 
Write = 53808 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5047 
n_pre = 5031 
n_ref = 0 
n_req = 57192 
total_req = 57192 

Dual Bus Interface Util: 
issued_total_row = 10078 
issued_total_col = 57192 
Row_Bus_Util =  0.033224 
CoL_Bus_Util = 0.188542 
Either_Row_CoL_Bus_Util = 0.206759 
Issued_on_Two_Bus_Simul_Util = 0.015006 
issued_two_Eff = 0.072579 
queue_avg = 2.695288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.69529
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240533 n_act=5056 n_pre=5040 n_ref_event=0 n_req=57178 n_rd=3384 n_rd_L2_A=0 n_write=53794 n_wr_bk=0 bw_util=0.1885
n_activity=122869 dram_eff=0.4654
bk0: 192a 293208i bk1: 192a 293316i bk2: 192a 293280i bk3: 192a 292579i bk4: 240a 289048i bk5: 248a 289549i bk6: 256a 288590i bk7: 256a 287777i bk8: 232a 289591i bk9: 232a 288815i bk10: 192a 292290i bk11: 192a 292833i bk12: 192a 292387i bk13: 192a 292408i bk14: 192a 292939i bk15: 192a 293401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911574
Row_Buffer_Locality_read = 0.920804
Row_Buffer_Locality_write = 0.910994
Bank_Level_Parallism = 2.295202
Bank_Level_Parallism_Col = 1.827587
Bank_Level_Parallism_Ready = 1.362395
write_to_read_ratio_blp_rw_average = 0.934031
GrpLevelPara = 1.558529 

BW Util details:
bwutil = 0.188495 
total_CMD = 303339 
util_bw = 57178 
Wasted_Col = 37266 
Wasted_Row = 13865 
Idle = 195030 

BW Util Bottlenecks: 
RCDc_limit = 2246 
RCDWRc_limit = 24215 
WTRc_limit = 950 
RTWc_limit = 1915 
CCDLc_limit = 25906 
rwq = 0 
CCDLc_limit_alone = 25753 
WTRc_limit_alone = 825 
RTWc_limit_alone = 1887 

Commands details: 
total_CMD = 303339 
n_nop = 240533 
Read = 3384 
Write = 53794 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5056 
n_pre = 5040 
n_ref = 0 
n_req = 57178 
total_req = 57178 

Dual Bus Interface Util: 
issued_total_row = 10096 
issued_total_col = 57178 
Row_Bus_Util =  0.033283 
CoL_Bus_Util = 0.188495 
Either_Row_CoL_Bus_Util = 0.207049 
Issued_on_Two_Bus_Simul_Util = 0.014729 
issued_two_Eff = 0.071140 
queue_avg = 2.729992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=2.72999
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240817 n_act=4944 n_pre=4928 n_ref_event=0 n_req=57185 n_rd=3384 n_rd_L2_A=0 n_write=53801 n_wr_bk=0 bw_util=0.1885
n_activity=122419 dram_eff=0.4671
bk0: 192a 292142i bk1: 192a 293965i bk2: 192a 293644i bk3: 192a 292868i bk4: 240a 289118i bk5: 248a 289310i bk6: 256a 288363i bk7: 256a 288909i bk8: 232a 290595i bk9: 232a 289825i bk10: 192a 292296i bk11: 192a 293296i bk12: 192a 292297i bk13: 192a 293019i bk14: 192a 293758i bk15: 192a 293056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913544
Row_Buffer_Locality_read = 0.922281
Row_Buffer_Locality_write = 0.912994
Bank_Level_Parallism = 2.264446
Bank_Level_Parallism_Col = 1.804513
Bank_Level_Parallism_Ready = 1.337029
write_to_read_ratio_blp_rw_average = 0.934298
GrpLevelPara = 1.546116 

BW Util details:
bwutil = 0.188518 
total_CMD = 303339 
util_bw = 57185 
Wasted_Col = 36757 
Wasted_Row = 13876 
Idle = 195521 

BW Util Bottlenecks: 
RCDc_limit = 2178 
RCDWRc_limit = 23452 
WTRc_limit = 997 
RTWc_limit = 1733 
CCDLc_limit = 25795 
rwq = 0 
CCDLc_limit_alone = 25604 
WTRc_limit_alone = 844 
RTWc_limit_alone = 1695 

Commands details: 
total_CMD = 303339 
n_nop = 240817 
Read = 3384 
Write = 53801 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4944 
n_pre = 4928 
n_ref = 0 
n_req = 57185 
total_req = 57185 

Dual Bus Interface Util: 
issued_total_row = 9872 
issued_total_col = 57185 
Row_Bus_Util =  0.032544 
CoL_Bus_Util = 0.188518 
Either_Row_CoL_Bus_Util = 0.206113 
Issued_on_Two_Bus_Simul_Util = 0.014950 
issued_two_Eff = 0.072534 
queue_avg = 2.644760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=2.64476
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240572 n_act=4927 n_pre=4911 n_ref_event=0 n_req=57296 n_rd=3391 n_rd_L2_A=0 n_write=53905 n_wr_bk=0 bw_util=0.1889
n_activity=122554 dram_eff=0.4675
bk0: 192a 292389i bk1: 192a 294017i bk2: 192a 293689i bk3: 192a 293555i bk4: 247a 288575i bk5: 248a 288624i bk6: 256a 288464i bk7: 256a 289350i bk8: 232a 290002i bk9: 232a 290230i bk10: 192a 293149i bk11: 192a 292862i bk12: 192a 292273i bk13: 192a 293291i bk14: 192a 294041i bk15: 192a 292101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914008
Row_Buffer_Locality_read = 0.920083
Row_Buffer_Locality_write = 0.913626
Bank_Level_Parallism = 2.257396
Bank_Level_Parallism_Col = 1.807857
Bank_Level_Parallism_Ready = 1.346726
write_to_read_ratio_blp_rw_average = 0.931420
GrpLevelPara = 1.543052 

BW Util details:
bwutil = 0.188884 
total_CMD = 303339 
util_bw = 57296 
Wasted_Col = 37218 
Wasted_Row = 13623 
Idle = 195202 

BW Util Bottlenecks: 
RCDc_limit = 2215 
RCDWRc_limit = 23530 
WTRc_limit = 1155 
RTWc_limit = 1495 
CCDLc_limit = 26275 
rwq = 0 
CCDLc_limit_alone = 26121 
WTRc_limit_alone = 1065 
RTWc_limit_alone = 1431 

Commands details: 
total_CMD = 303339 
n_nop = 240572 
Read = 3391 
Write = 53905 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4927 
n_pre = 4911 
n_ref = 0 
n_req = 57296 
total_req = 57296 

Dual Bus Interface Util: 
issued_total_row = 9838 
issued_total_col = 57296 
Row_Bus_Util =  0.032432 
CoL_Bus_Util = 0.188884 
Either_Row_CoL_Bus_Util = 0.206920 
Issued_on_Two_Bus_Simul_Util = 0.014396 
issued_two_Eff = 0.069575 
queue_avg = 2.647569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=2.64757
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240638 n_act=4985 n_pre=4969 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=122798 dram_eff=0.4667
bk0: 192a 293167i bk1: 192a 292649i bk2: 192a 292722i bk3: 192a 293943i bk4: 248a 289043i bk5: 248a 289130i bk6: 256a 289058i bk7: 256a 289054i bk8: 232a 289158i bk9: 232a 290791i bk10: 192a 292816i bk11: 192a 292236i bk12: 192a 292504i bk13: 192a 292774i bk14: 192a 293387i bk15: 192a 292986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913023
Row_Buffer_Locality_read = 0.918337
Row_Buffer_Locality_write = 0.912689
Bank_Level_Parallism = 2.264750
Bank_Level_Parallism_Col = 1.802627
Bank_Level_Parallism_Ready = 1.347891
write_to_read_ratio_blp_rw_average = 0.932334
GrpLevelPara = 1.548561 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 37383 
Wasted_Row = 13624 
Idle = 195018 

BW Util Bottlenecks: 
RCDc_limit = 2328 
RCDWRc_limit = 23736 
WTRc_limit = 1031 
RTWc_limit = 1567 
CCDLc_limit = 25918 
rwq = 0 
CCDLc_limit_alone = 25781 
WTRc_limit_alone = 950 
RTWc_limit_alone = 1511 

Commands details: 
total_CMD = 303339 
n_nop = 240638 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4985 
n_pre = 4969 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 9954 
issued_total_col = 57314 
Row_Bus_Util =  0.032815 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.206703 
Issued_on_Two_Bus_Simul_Util = 0.015056 
issued_two_Eff = 0.072838 
queue_avg = 2.626965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=2.62697
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240534 n_act=4976 n_pre=4960 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=123269 dram_eff=0.465
bk0: 192a 293347i bk1: 192a 293241i bk2: 192a 292932i bk3: 192a 293669i bk4: 248a 289225i bk5: 248a 289822i bk6: 256a 288696i bk7: 256a 288374i bk8: 232a 289156i bk9: 232a 289959i bk10: 192a 292048i bk11: 192a 292669i bk12: 192a 293049i bk13: 192a 292871i bk14: 192a 293332i bk15: 192a 293181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913180
Row_Buffer_Locality_read = 0.920106
Row_Buffer_Locality_write = 0.912744
Bank_Level_Parallism = 2.258480
Bank_Level_Parallism_Col = 1.803143
Bank_Level_Parallism_Ready = 1.346233
write_to_read_ratio_blp_rw_average = 0.932056
GrpLevelPara = 1.543959 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 37299 
Wasted_Row = 13941 
Idle = 194785 

BW Util Bottlenecks: 
RCDc_limit = 2271 
RCDWRc_limit = 23721 
WTRc_limit = 1025 
RTWc_limit = 1579 
CCDLc_limit = 25973 
rwq = 0 
CCDLc_limit_alone = 25820 
WTRc_limit_alone = 935 
RTWc_limit_alone = 1516 

Commands details: 
total_CMD = 303339 
n_nop = 240534 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4976 
n_pre = 4960 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 9936 
issued_total_col = 57314 
Row_Bus_Util =  0.032755 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.207046 
Issued_on_Two_Bus_Simul_Util = 0.014654 
issued_two_Eff = 0.070775 
queue_avg = 2.626520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.62652
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240512 n_act=4995 n_pre=4979 n_ref_event=0 n_req=57321 n_rd=3392 n_rd_L2_A=0 n_write=53929 n_wr_bk=0 bw_util=0.189
n_activity=124275 dram_eff=0.4612
bk0: 192a 292436i bk1: 192a 293972i bk2: 192a 293355i bk3: 192a 292988i bk4: 248a 289309i bk5: 248a 288758i bk6: 256a 289158i bk7: 256a 288724i bk8: 232a 289470i bk9: 232a 289488i bk10: 192a 291779i bk11: 192a 293265i bk12: 192a 293008i bk13: 192a 292808i bk14: 192a 293656i bk15: 192a 292987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912859
Row_Buffer_Locality_read = 0.916274
Row_Buffer_Locality_write = 0.912644
Bank_Level_Parallism = 2.251329
Bank_Level_Parallism_Col = 1.796917
Bank_Level_Parallism_Ready = 1.338899
write_to_read_ratio_blp_rw_average = 0.931686
GrpLevelPara = 1.533836 

BW Util details:
bwutil = 0.188967 
total_CMD = 303339 
util_bw = 57321 
Wasted_Col = 37855 
Wasted_Row = 13908 
Idle = 194255 

BW Util Bottlenecks: 
RCDc_limit = 2383 
RCDWRc_limit = 23665 
WTRc_limit = 1013 
RTWc_limit = 1452 
CCDLc_limit = 26773 
rwq = 0 
CCDLc_limit_alone = 26627 
WTRc_limit_alone = 932 
RTWc_limit_alone = 1387 

Commands details: 
total_CMD = 303339 
n_nop = 240512 
Read = 3392 
Write = 53929 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4995 
n_pre = 4979 
n_ref = 0 
n_req = 57321 
total_req = 57321 

Dual Bus Interface Util: 
issued_total_row = 9974 
issued_total_col = 57321 
Row_Bus_Util =  0.032881 
CoL_Bus_Util = 0.188967 
Either_Row_CoL_Bus_Util = 0.207118 
Issued_on_Two_Bus_Simul_Util = 0.014729 
issued_two_Eff = 0.071116 
queue_avg = 2.682207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.68221
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240609 n_act=4898 n_pre=4882 n_ref_event=0 n_req=57321 n_rd=3392 n_rd_L2_A=0 n_write=53929 n_wr_bk=0 bw_util=0.189
n_activity=124043 dram_eff=0.4621
bk0: 192a 292560i bk1: 192a 293621i bk2: 192a 293547i bk3: 192a 292725i bk4: 248a 290084i bk5: 248a 289473i bk6: 256a 288946i bk7: 256a 288502i bk8: 232a 289159i bk9: 232a 289375i bk10: 192a 292947i bk11: 192a 293036i bk12: 192a 292781i bk13: 192a 294157i bk14: 192a 293884i bk15: 192a 292826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914551
Row_Buffer_Locality_read = 0.920401
Row_Buffer_Locality_write = 0.914183
Bank_Level_Parallism = 2.231153
Bank_Level_Parallism_Col = 1.792443
Bank_Level_Parallism_Ready = 1.342108
write_to_read_ratio_blp_rw_average = 0.934218
GrpLevelPara = 1.537322 

BW Util details:
bwutil = 0.188967 
total_CMD = 303339 
util_bw = 57321 
Wasted_Col = 37420 
Wasted_Row = 14226 
Idle = 194372 

BW Util Bottlenecks: 
RCDc_limit = 2240 
RCDWRc_limit = 23218 
WTRc_limit = 875 
RTWc_limit = 1484 
CCDLc_limit = 26713 
rwq = 0 
CCDLc_limit_alone = 26577 
WTRc_limit_alone = 793 
RTWc_limit_alone = 1430 

Commands details: 
total_CMD = 303339 
n_nop = 240609 
Read = 3392 
Write = 53929 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4898 
n_pre = 4882 
n_ref = 0 
n_req = 57321 
total_req = 57321 

Dual Bus Interface Util: 
issued_total_row = 9780 
issued_total_col = 57321 
Row_Bus_Util =  0.032241 
CoL_Bus_Util = 0.188967 
Either_Row_CoL_Bus_Util = 0.206798 
Issued_on_Two_Bus_Simul_Util = 0.014410 
issued_two_Eff = 0.069680 
queue_avg = 2.661659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=2.66166
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240678 n_act=4883 n_pre=4867 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=123829 dram_eff=0.4628
bk0: 192a 293134i bk1: 192a 292950i bk2: 192a 293224i bk3: 192a 293222i bk4: 248a 289652i bk5: 248a 290230i bk6: 256a 289505i bk7: 256a 288740i bk8: 232a 289449i bk9: 232a 290109i bk10: 192a 293558i bk11: 192a 292542i bk12: 192a 292364i bk13: 192a 294044i bk14: 192a 293679i bk15: 192a 293205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914803
Row_Buffer_Locality_read = 0.922170
Row_Buffer_Locality_write = 0.914339
Bank_Level_Parallism = 2.217623
Bank_Level_Parallism_Col = 1.776207
Bank_Level_Parallism_Ready = 1.333967
write_to_read_ratio_blp_rw_average = 0.934473
GrpLevelPara = 1.526816 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 37591 
Wasted_Row = 13829 
Idle = 194605 

BW Util Bottlenecks: 
RCDc_limit = 2231 
RCDWRc_limit = 23303 
WTRc_limit = 914 
RTWc_limit = 1473 
CCDLc_limit = 26387 
rwq = 0 
CCDLc_limit_alone = 26246 
WTRc_limit_alone = 837 
RTWc_limit_alone = 1409 

Commands details: 
total_CMD = 303339 
n_nop = 240678 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4883 
n_pre = 4867 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 9750 
issued_total_col = 57314 
Row_Bus_Util =  0.032142 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.206571 
Issued_on_Two_Bus_Simul_Util = 0.014515 
issued_two_Eff = 0.070267 
queue_avg = 2.566808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.56681
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240651 n_act=4872 n_pre=4856 n_ref_event=0 n_req=57321 n_rd=3392 n_rd_L2_A=0 n_write=53929 n_wr_bk=0 bw_util=0.189
n_activity=124132 dram_eff=0.4618
bk0: 192a 293373i bk1: 192a 292943i bk2: 192a 293273i bk3: 192a 293568i bk4: 248a 289547i bk5: 248a 290595i bk6: 256a 289107i bk7: 256a 288124i bk8: 232a 289150i bk9: 232a 289989i bk10: 192a 292652i bk11: 192a 293218i bk12: 192a 293019i bk13: 192a 292626i bk14: 192a 293432i bk15: 192a 293535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915005
Row_Buffer_Locality_read = 0.918337
Row_Buffer_Locality_write = 0.914795
Bank_Level_Parallism = 2.230134
Bank_Level_Parallism_Col = 1.804213
Bank_Level_Parallism_Ready = 1.348843
write_to_read_ratio_blp_rw_average = 0.931374
GrpLevelPara = 1.553625 

BW Util details:
bwutil = 0.188967 
total_CMD = 303339 
util_bw = 57321 
Wasted_Col = 37163 
Wasted_Row = 14296 
Idle = 194559 

BW Util Bottlenecks: 
RCDc_limit = 2291 
RCDWRc_limit = 23100 
WTRc_limit = 1016 
RTWc_limit = 1481 
CCDLc_limit = 25553 
rwq = 0 
CCDLc_limit_alone = 25410 
WTRc_limit_alone = 920 
RTWc_limit_alone = 1434 

Commands details: 
total_CMD = 303339 
n_nop = 240651 
Read = 3392 
Write = 53929 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4872 
n_pre = 4856 
n_ref = 0 
n_req = 57321 
total_req = 57321 

Dual Bus Interface Util: 
issued_total_row = 9728 
issued_total_col = 57321 
Row_Bus_Util =  0.032070 
CoL_Bus_Util = 0.188967 
Either_Row_CoL_Bus_Util = 0.206660 
Issued_on_Two_Bus_Simul_Util = 0.014377 
issued_two_Eff = 0.069567 
queue_avg = 2.656183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=2.65618
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240526 n_act=4967 n_pre=4951 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=123799 dram_eff=0.463
bk0: 192a 293113i bk1: 192a 293499i bk2: 192a 294021i bk3: 192a 293072i bk4: 248a 289483i bk5: 248a 290002i bk6: 256a 288662i bk7: 256a 288118i bk8: 232a 288924i bk9: 232a 290071i bk10: 192a 292617i bk11: 192a 292932i bk12: 192a 293341i bk13: 192a 292069i bk14: 192a 293741i bk15: 192a 293805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913337
Row_Buffer_Locality_read = 0.918632
Row_Buffer_Locality_write = 0.913004
Bank_Level_Parallism = 2.235816
Bank_Level_Parallism_Col = 1.799991
Bank_Level_Parallism_Ready = 1.332170
write_to_read_ratio_blp_rw_average = 0.931731
GrpLevelPara = 1.546936 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 37077 
Wasted_Row = 14414 
Idle = 194534 

BW Util Bottlenecks: 
RCDc_limit = 2267 
RCDWRc_limit = 23442 
WTRc_limit = 1064 
RTWc_limit = 1452 
CCDLc_limit = 25925 
rwq = 0 
CCDLc_limit_alone = 25739 
WTRc_limit_alone = 936 
RTWc_limit_alone = 1394 

Commands details: 
total_CMD = 303339 
n_nop = 240526 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4967 
n_pre = 4951 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 9918 
issued_total_col = 57314 
Row_Bus_Util =  0.032696 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.207072 
Issued_on_Two_Bus_Simul_Util = 0.014568 
issued_two_Eff = 0.070352 
queue_avg = 2.630466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.63047
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240488 n_act=4997 n_pre=4981 n_ref_event=0 n_req=57321 n_rd=3392 n_rd_L2_A=0 n_write=53929 n_wr_bk=0 bw_util=0.189
n_activity=124711 dram_eff=0.4596
bk0: 192a 292549i bk1: 192a 293917i bk2: 192a 293604i bk3: 192a 292463i bk4: 248a 288613i bk5: 248a 290118i bk6: 256a 288519i bk7: 256a 288203i bk8: 232a 289476i bk9: 232a 290836i bk10: 192a 292945i bk11: 192a 292433i bk12: 192a 292378i bk13: 192a 292984i bk14: 192a 294071i bk15: 192a 292934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912824
Row_Buffer_Locality_read = 0.914505
Row_Buffer_Locality_write = 0.912719
Bank_Level_Parallism = 2.238094
Bank_Level_Parallism_Col = 1.801660
Bank_Level_Parallism_Ready = 1.346069
write_to_read_ratio_blp_rw_average = 0.932074
GrpLevelPara = 1.549510 

BW Util details:
bwutil = 0.188967 
total_CMD = 303339 
util_bw = 57321 
Wasted_Col = 37536 
Wasted_Row = 14478 
Idle = 194004 

BW Util Bottlenecks: 
RCDc_limit = 2502 
RCDWRc_limit = 23788 
WTRc_limit = 1015 
RTWc_limit = 1565 
CCDLc_limit = 25971 
rwq = 0 
CCDLc_limit_alone = 25828 
WTRc_limit_alone = 912 
RTWc_limit_alone = 1525 

Commands details: 
total_CMD = 303339 
n_nop = 240488 
Read = 3392 
Write = 53929 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4997 
n_pre = 4981 
n_ref = 0 
n_req = 57321 
total_req = 57321 

Dual Bus Interface Util: 
issued_total_row = 9978 
issued_total_col = 57321 
Row_Bus_Util =  0.032894 
CoL_Bus_Util = 0.188967 
Either_Row_CoL_Bus_Util = 0.207197 
Issued_on_Two_Bus_Simul_Util = 0.014663 
issued_two_Eff = 0.070771 
queue_avg = 2.643172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=2.64317
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240474 n_act=5009 n_pre=4993 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=125377 dram_eff=0.4571
bk0: 192a 293117i bk1: 192a 292957i bk2: 192a 292667i bk3: 192a 293058i bk4: 248a 288632i bk5: 248a 290342i bk6: 256a 288797i bk7: 256a 288602i bk8: 232a 289216i bk9: 232a 290693i bk10: 192a 293539i bk11: 192a 292518i bk12: 192a 292176i bk13: 192a 293123i bk14: 192a 293598i bk15: 192a 293238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912604
Row_Buffer_Locality_read = 0.915094
Row_Buffer_Locality_write = 0.912448
Bank_Level_Parallism = 2.223137
Bank_Level_Parallism_Col = 1.783143
Bank_Level_Parallism_Ready = 1.334997
write_to_read_ratio_blp_rw_average = 0.929872
GrpLevelPara = 1.540824 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 38113 
Wasted_Row = 14537 
Idle = 193375 

BW Util Bottlenecks: 
RCDc_limit = 2501 
RCDWRc_limit = 23955 
WTRc_limit = 1077 
RTWc_limit = 1479 
CCDLc_limit = 26254 
rwq = 0 
CCDLc_limit_alone = 26102 
WTRc_limit_alone = 983 
RTWc_limit_alone = 1421 

Commands details: 
total_CMD = 303339 
n_nop = 240474 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5009 
n_pre = 4993 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 10002 
issued_total_col = 57314 
Row_Bus_Util =  0.032973 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.207243 
Issued_on_Two_Bus_Simul_Util = 0.014673 
issued_two_Eff = 0.070803 
queue_avg = 2.631923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=2.63192
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240489 n_act=4961 n_pre=4945 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=124045 dram_eff=0.462
bk0: 192a 293340i bk1: 192a 292721i bk2: 192a 292156i bk3: 192a 293417i bk4: 248a 289091i bk5: 248a 290735i bk6: 256a 289287i bk7: 256a 288376i bk8: 232a 289551i bk9: 232a 291308i bk10: 192a 292724i bk11: 192a 292457i bk12: 192a 292771i bk13: 192a 292409i bk14: 192a 292591i bk15: 192a 293803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913442
Row_Buffer_Locality_read = 0.918632
Row_Buffer_Locality_write = 0.913115
Bank_Level_Parallism = 2.234073
Bank_Level_Parallism_Col = 1.794010
Bank_Level_Parallism_Ready = 1.350455
write_to_read_ratio_blp_rw_average = 0.933509
GrpLevelPara = 1.543242 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 37548 
Wasted_Row = 14356 
Idle = 194121 

BW Util Bottlenecks: 
RCDc_limit = 2287 
RCDWRc_limit = 23791 
WTRc_limit = 945 
RTWc_limit = 1568 
CCDLc_limit = 26046 
rwq = 0 
CCDLc_limit_alone = 25935 
WTRc_limit_alone = 902 
RTWc_limit_alone = 1500 

Commands details: 
total_CMD = 303339 
n_nop = 240489 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4961 
n_pre = 4945 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 9906 
issued_total_col = 57314 
Row_Bus_Util =  0.032657 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.207194 
Issued_on_Two_Bus_Simul_Util = 0.014406 
issued_two_Eff = 0.069531 
queue_avg = 2.605415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.60542
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303339 n_nop=240541 n_act=5009 n_pre=4993 n_ref_event=0 n_req=57314 n_rd=3392 n_rd_L2_A=0 n_write=53922 n_wr_bk=0 bw_util=0.1889
n_activity=123679 dram_eff=0.4634
bk0: 192a 292795i bk1: 192a 293295i bk2: 192a 293460i bk3: 192a 293185i bk4: 248a 289170i bk5: 248a 289580i bk6: 256a 288326i bk7: 256a 288007i bk8: 232a 289606i bk9: 232a 290743i bk10: 192a 292656i bk11: 192a 293147i bk12: 192a 293193i bk13: 192a 292884i bk14: 192a 292802i bk15: 192a 293494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912604
Row_Buffer_Locality_read = 0.917453
Row_Buffer_Locality_write = 0.912299
Bank_Level_Parallism = 2.246443
Bank_Level_Parallism_Col = 1.793870
Bank_Level_Parallism_Ready = 1.338155
write_to_read_ratio_blp_rw_average = 0.932082
GrpLevelPara = 1.545953 

BW Util details:
bwutil = 0.188944 
total_CMD = 303339 
util_bw = 57314 
Wasted_Col = 37340 
Wasted_Row = 14138 
Idle = 194547 

BW Util Bottlenecks: 
RCDc_limit = 2274 
RCDWRc_limit = 23858 
WTRc_limit = 1064 
RTWc_limit = 1260 
CCDLc_limit = 26206 
rwq = 0 
CCDLc_limit_alone = 26040 
WTRc_limit_alone = 921 
RTWc_limit_alone = 1237 

Commands details: 
total_CMD = 303339 
n_nop = 240541 
Read = 3392 
Write = 53922 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5009 
n_pre = 4993 
n_ref = 0 
n_req = 57314 
total_req = 57314 

Dual Bus Interface Util: 
issued_total_row = 10002 
issued_total_col = 57314 
Row_Bus_Util =  0.032973 
CoL_Bus_Util = 0.188944 
Either_Row_CoL_Bus_Util = 0.207023 
Issued_on_Two_Bus_Simul_Util = 0.014894 
issued_two_Eff = 0.071945 
queue_avg = 2.621803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=2.6218

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39039, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 39370, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 140466, Miss = 103136, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 39475, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 241845, Miss = 204576, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 39636, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 241958, Miss = 204576, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 39656, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 37
L2_cache_bank[8]: Access = 242116, Miss = 204576, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 39590, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 32
L2_cache_bank[10]: Access = 242274, Miss = 204576, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 39284, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 39
L2_cache_bank[12]: Access = 242320, Miss = 204576, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 39087, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 242307, Miss = 204576, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 39266, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 242334, Miss = 204576, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 39241, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 242243, Miss = 204576, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 39012, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 41121, Miss = 3408, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 38808, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 39557, Miss = 1824, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 38838, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 39519, Miss = 1824, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 39025, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 39623, Miss = 1824, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 39189, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 39664, Miss = 1824, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 39281, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 39512, Miss = 1818, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 39114, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 39364, Miss = 1816, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 38994, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 39347, Miss = 1816, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 38805, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 39384, Miss = 1816, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 38870, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 39447, Miss = 1816, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 39027, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 39613, Miss = 1823, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 39132, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 39712, Miss = 1824, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 38866, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 39783, Miss = 1824, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[45]: Access = 38817, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 39954, Miss = 1824, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 38836, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 40013, Miss = 1824, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 38848, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 39968, Miss = 1824, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 39038, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 39684, Miss = 1728, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 38956, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 39492, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 38831, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 39451, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 38784, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 39382, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 38851, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 39400, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 38851, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 39450, Miss = 1696, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 38964, Miss = 1696, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4239684
L2_total_cache_misses = 1836649
L2_total_cache_miss_rate = 0.4332
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 108
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 617494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81378
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 60564
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1724976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 68
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1728076
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 726000
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 60564
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3453120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 108
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=4239684
icnt_total_pkts_simt_to_mem=4194261
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4194261
Req_Network_cycles = 403976
Req_Network_injected_packets_per_cycle =      10.3825 
Req_Network_conflicts_per_cycle =      41.6437
Req_Network_conflicts_per_cycle_util =      43.0135
Req_Bank_Level_Parallism =      10.7240
Req_Network_in_buffer_full_per_cycle =      36.1455
Req_Network_in_buffer_avg_util =     282.0199
Req_Network_out_buffer_full_per_cycle =       0.0012
Req_Network_out_buffer_avg_util =       1.0004

Reply_Network_injected_packets_num = 4239684
Reply_Network_cycles = 403976
Reply_Network_injected_packets_per_cycle =       10.4949
Reply_Network_conflicts_per_cycle =        5.2014
Reply_Network_conflicts_per_cycle_util =       5.3696
Reply_Bank_Level_Parallism =      10.8342
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6187
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1312
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 21 sec (3381 sec)
gpgpu_simulation_rate = 68770 (inst/sec)
gpgpu_simulation_rate = 119 (cycle/sec)
gpgpu_silicon_slowdown = 9512605x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
