

================================================================
== Vitis HLS Report for 'node9'
================================================================
* Date:           Wed Oct  2 14:55:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.041 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1048|     1048|  3.490 us|  3.490 us|  1048|  1048|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop48_loop49_loop50  |     1046|     1046|        24|          1|          1|  1024|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      455|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    64|    10176|     6336|    -|
|Memory               |        0|     -|      256|      264|    0|
|Multiplexer          |        -|     -|        -|      468|    -|
|Register             |        -|     -|     3602|      576|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    64|    14034|     8099|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     2|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1440  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1441  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1442  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1443  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1444  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1445  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1446  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1447  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1448  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1449  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1450  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1451  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1452  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1453  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1454  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1455  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1456  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1457  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1458  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1459  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1460  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1461  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1462  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1463  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1464  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1465  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1466  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1467  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1468  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1469  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1470  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1471  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  64|10176| 6336|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |v110_U    |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v110_1_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v110_2_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v110_3_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v110_4_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v110_5_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v110_6_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v110_7_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    +----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                           |        0| 256| 264|    0|   512|  256|     8|        16384|
    +----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln339_1_fu_740_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln339_fu_959_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln340_1_fu_929_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln341_fu_923_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln351_fu_1019_p2                |         +|   0|  0|  13|           6|           6|
    |v112_2_fu_983_p2                    |         +|   0|  0|  12|           5|           1|
    |and_ln339_fu_903_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1582                   |       and|   0|  0|   2|           1|           1|
    |cmp25_fu_1004_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp53_3_fu_1010_p2                  |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln339_fu_734_p2                |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln340_fu_885_p2                |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln341_fu_897_p2                |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state24_pp0_stage0_iter23  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |or_ln340_fu_909_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln339_1_fu_972_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln339_fu_965_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln340_1_fu_989_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln340_2_fu_935_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln340_fu_915_p3              |    select|   0|  0|   5|           1|           1|
    |v118_1_fu_1054_p3                   |    select|   0|  0|  32|           1|           1|
    |v118_2_fu_1047_p3                   |    select|   0|  0|  32|           1|           1|
    |v118_3_fu_1068_p3                   |    select|   0|  0|  32|           1|           1|
    |v118_4_fu_1089_p3                   |    select|   0|  0|  32|           1|           1|
    |v118_5_fu_1082_p3                   |    select|   0|  0|  32|           1|           1|
    |v118_6_fu_1075_p3                   |    select|   0|  0|  32|           1|           1|
    |v118_7_fu_1096_p3                   |    select|   0|  0|  32|           1|           1|
    |v118_fu_1061_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln339_fu_891_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 455|          97|          72|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v111_load              |   9|          2|    3|          6|
    |ap_sig_allocacmp_v112_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v113_load              |   9|          2|    5|         10|
    |indvar_flatten12_fu_158                 |   9|          2|   11|         22|
    |indvar_flatten_fu_150                   |   9|          2|   10|         20|
    |v111_fu_154                             |   9|          2|    3|          6|
    |v112_fu_146                             |   9|          2|    5|         10|
    |v113_fu_142                             |   9|          2|    5|         10|
    |v345_0_0_blk_n                          |   9|          2|    1|          2|
    |v345_0_1_blk_n                          |   9|          2|    1|          2|
    |v345_0_2_blk_n                          |   9|          2|    1|          2|
    |v345_0_3_blk_n                          |   9|          2|    1|          2|
    |v345_1_0_blk_n                          |   9|          2|    1|          2|
    |v345_1_1_blk_n                          |   9|          2|    1|          2|
    |v345_1_2_blk_n                          |   9|          2|    1|          2|
    |v345_1_3_blk_n                          |   9|          2|    1|          2|
    |v347_0_0_0_blk_n                        |   9|          2|    1|          2|
    |v347_0_0_1_blk_n                        |   9|          2|    1|          2|
    |v347_0_0_2_blk_n                        |   9|          2|    1|          2|
    |v347_0_0_3_blk_n                        |   9|          2|    1|          2|
    |v347_0_1_0_blk_n                        |   9|          2|    1|          2|
    |v347_0_1_1_blk_n                        |   9|          2|    1|          2|
    |v347_0_1_2_blk_n                        |   9|          2|    1|          2|
    |v347_0_1_3_blk_n                        |   9|          2|    1|          2|
    |v347_0_2_0_blk_n                        |   9|          2|    1|          2|
    |v347_0_2_1_blk_n                        |   9|          2|    1|          2|
    |v347_0_2_2_blk_n                        |   9|          2|    1|          2|
    |v347_0_2_3_blk_n                        |   9|          2|    1|          2|
    |v347_0_3_0_blk_n                        |   9|          2|    1|          2|
    |v347_0_3_1_blk_n                        |   9|          2|    1|          2|
    |v347_0_3_2_blk_n                        |   9|          2|    1|          2|
    |v347_0_3_3_blk_n                        |   9|          2|    1|          2|
    |v347_1_0_0_blk_n                        |   9|          2|    1|          2|
    |v347_1_0_1_blk_n                        |   9|          2|    1|          2|
    |v347_1_0_2_blk_n                        |   9|          2|    1|          2|
    |v347_1_0_3_blk_n                        |   9|          2|    1|          2|
    |v347_1_1_0_blk_n                        |   9|          2|    1|          2|
    |v347_1_1_1_blk_n                        |   9|          2|    1|          2|
    |v347_1_1_2_blk_n                        |   9|          2|    1|          2|
    |v347_1_1_3_blk_n                        |   9|          2|    1|          2|
    |v347_1_2_0_blk_n                        |   9|          2|    1|          2|
    |v347_1_2_1_blk_n                        |   9|          2|    1|          2|
    |v347_1_2_2_blk_n                        |   9|          2|    1|          2|
    |v347_1_2_3_blk_n                        |   9|          2|    1|          2|
    |v347_1_3_0_blk_n                        |   9|          2|    1|          2|
    |v347_1_3_1_blk_n                        |   9|          2|    1|          2|
    |v347_1_3_2_blk_n                        |   9|          2|    1|          2|
    |v347_1_3_3_blk_n                        |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 468|        104|  110|        220|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln339_reg_1500                 |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter7_reg         |   1|   0|    1|          0|
    |cmp25_reg_1510                     |   1|   0|    1|          0|
    |cmp53_3_reg_1522                   |   1|   0|    1|          0|
    |icmp_ln339_reg_1170                |   1|   0|    1|          0|
    |icmp_ln340_reg_1494                |   1|   0|    1|          0|
    |indvar_flatten12_fu_158            |  11|   0|   11|          0|
    |indvar_flatten_fu_150              |  10|   0|   10|          0|
    |select_ln340_reg_1505              |   5|   0|    5|          0|
    |tmp10_reg_1629                     |  32|   0|   32|          0|
    |tmp11_reg_1709                     |  32|   0|   32|          0|
    |tmp12_reg_1654                     |  32|   0|   32|          0|
    |tmp13_reg_1659                     |  32|   0|   32|          0|
    |tmp14_reg_1714                     |  32|   0|   32|          0|
    |tmp15_reg_1664                     |  32|   0|   32|          0|
    |tmp16_reg_1669                     |  32|   0|   32|          0|
    |tmp17_reg_1719                     |  32|   0|   32|          0|
    |tmp18_reg_1674                     |  32|   0|   32|          0|
    |tmp19_reg_1679                     |  32|   0|   32|          0|
    |tmp1_reg_1604                      |  32|   0|   32|          0|
    |tmp20_reg_1724                     |  32|   0|   32|          0|
    |tmp21_reg_1684                     |  32|   0|   32|          0|
    |tmp22_reg_1689                     |  32|   0|   32|          0|
    |tmp23_reg_1729                     |  32|   0|   32|          0|
    |tmp2_reg_1609                      |  32|   0|   32|          0|
    |tmp3_reg_1699                      |  32|   0|   32|          0|
    |tmp4_reg_1614                      |  32|   0|   32|          0|
    |tmp5_reg_1619                      |  32|   0|   32|          0|
    |tmp6_reg_1704                      |  32|   0|   32|          0|
    |tmp7_reg_1624                      |  32|   0|   32|          0|
    |tmp8_reg_1594                      |  32|   0|   32|          0|
    |tmp9_reg_1694                      |  32|   0|   32|          0|
    |tmp_reg_1599                       |  32|   0|   32|          0|
    |v110_1_addr_reg_1532               |   6|   0|    6|          0|
    |v110_2_addr_reg_1538               |   6|   0|    6|          0|
    |v110_3_addr_reg_1544               |   6|   0|    6|          0|
    |v110_4_addr_reg_1550               |   6|   0|    6|          0|
    |v110_5_addr_reg_1556               |   6|   0|    6|          0|
    |v110_6_addr_reg_1562               |   6|   0|    6|          0|
    |v110_7_addr_reg_1568               |   6|   0|    6|          0|
    |v110_addr_reg_1526                 |   6|   0|    6|          0|
    |v111_fu_154                        |   3|   0|    3|          0|
    |v112_fu_146                        |   5|   0|    5|          0|
    |v113_fu_142                        |   5|   0|    5|          0|
    |v118_1_reg_1579                    |  32|   0|   32|          0|
    |v118_2_reg_1574                    |  32|   0|   32|          0|
    |v118_3_reg_1589                    |  32|   0|   32|          0|
    |v118_4_reg_1644                    |  32|   0|   32|          0|
    |v118_5_reg_1639                    |  32|   0|   32|          0|
    |v118_6_reg_1634                    |  32|   0|   32|          0|
    |v118_7_reg_1649                    |  32|   0|   32|          0|
    |v118_reg_1584                      |  32|   0|   32|          0|
    |v119_1_reg_1759                    |  32|   0|   32|          0|
    |v119_2_reg_1764                    |  32|   0|   32|          0|
    |v119_3_reg_1769                    |  32|   0|   32|          0|
    |v119_4_reg_1739                    |  32|   0|   32|          0|
    |v119_5_reg_1744                    |  32|   0|   32|          0|
    |v119_6_reg_1749                    |  32|   0|   32|          0|
    |v119_reg_1734                      |  32|   0|   32|          0|
    |v120_4_reg_1754                    |  32|   0|   32|          0|
    |v347_0_0_0_read_reg_1174           |  32|   0|   32|          0|
    |v347_0_0_1_read_reg_1194           |  32|   0|   32|          0|
    |v347_0_0_2_read_reg_1214           |  32|   0|   32|          0|
    |v347_0_0_3_read_reg_1234           |  32|   0|   32|          0|
    |v347_0_1_0_read_reg_1179           |  32|   0|   32|          0|
    |v347_0_1_1_read_reg_1199           |  32|   0|   32|          0|
    |v347_0_1_2_read_reg_1219           |  32|   0|   32|          0|
    |v347_0_1_3_read_reg_1239           |  32|   0|   32|          0|
    |v347_0_2_0_read_reg_1184           |  32|   0|   32|          0|
    |v347_0_2_1_read_reg_1204           |  32|   0|   32|          0|
    |v347_0_2_2_read_reg_1224           |  32|   0|   32|          0|
    |v347_0_2_3_read_reg_1244           |  32|   0|   32|          0|
    |v347_0_3_0_read_reg_1189           |  32|   0|   32|          0|
    |v347_0_3_1_read_reg_1209           |  32|   0|   32|          0|
    |v347_0_3_2_read_reg_1229           |  32|   0|   32|          0|
    |v347_0_3_3_read_reg_1249           |  32|   0|   32|          0|
    |v347_1_0_0_read_reg_1254           |  32|   0|   32|          0|
    |v347_1_0_1_read_reg_1274           |  32|   0|   32|          0|
    |v347_1_0_2_read_reg_1294           |  32|   0|   32|          0|
    |v347_1_0_3_read_reg_1314           |  32|   0|   32|          0|
    |v347_1_1_0_read_reg_1259           |  32|   0|   32|          0|
    |v347_1_1_1_read_reg_1279           |  32|   0|   32|          0|
    |v347_1_1_2_read_reg_1299           |  32|   0|   32|          0|
    |v347_1_1_3_read_reg_1319           |  32|   0|   32|          0|
    |v347_1_2_0_read_reg_1264           |  32|   0|   32|          0|
    |v347_1_2_1_read_reg_1284           |  32|   0|   32|          0|
    |v347_1_2_2_read_reg_1304           |  32|   0|   32|          0|
    |v347_1_2_3_read_reg_1324           |  32|   0|   32|          0|
    |v347_1_3_0_read_reg_1269           |  32|   0|   32|          0|
    |v347_1_3_1_read_reg_1289           |  32|   0|   32|          0|
    |v347_1_3_2_read_reg_1309           |  32|   0|   32|          0|
    |v347_1_3_3_read_reg_1329           |  32|   0|   32|          0|
    |cmp53_3_reg_1522                   |  64|  32|    1|          0|
    |icmp_ln339_reg_1170                |  64|  32|    1|          0|
    |tmp12_reg_1654                     |  64|  32|   32|          0|
    |tmp15_reg_1664                     |  64|  32|   32|          0|
    |tmp18_reg_1674                     |  64|  32|   32|          0|
    |tmp1_reg_1604                      |  64|  32|   32|          0|
    |tmp21_reg_1684                     |  64|  32|   32|          0|
    |tmp4_reg_1614                      |  64|  32|   32|          0|
    |tmp7_reg_1624                      |  64|  32|   32|          0|
    |tmp8_reg_1594                      |  64|  32|   32|          0|
    |v110_1_addr_reg_1532               |  64|  32|    6|          0|
    |v110_2_addr_reg_1538               |  64|  32|    6|          0|
    |v110_3_addr_reg_1544               |  64|  32|    6|          0|
    |v110_4_addr_reg_1550               |  64|  32|    6|          0|
    |v110_5_addr_reg_1556               |  64|  32|    6|          0|
    |v110_6_addr_reg_1562               |  64|  32|    6|          0|
    |v110_7_addr_reg_1568               |  64|  32|    6|          0|
    |v110_addr_reg_1526                 |  64|  32|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |3602| 576| 2756|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|         node9|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|         node9|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|         node9|  return value|
|v347_0_0_0_dout            |   in|   32|     ap_fifo|    v347_0_0_0|       pointer|
|v347_0_0_0_num_data_valid  |   in|   11|     ap_fifo|    v347_0_0_0|       pointer|
|v347_0_0_0_fifo_cap        |   in|   11|     ap_fifo|    v347_0_0_0|       pointer|
|v347_0_0_0_empty_n         |   in|    1|     ap_fifo|    v347_0_0_0|       pointer|
|v347_0_0_0_read            |  out|    1|     ap_fifo|    v347_0_0_0|       pointer|
|v347_0_1_0_dout            |   in|   32|     ap_fifo|    v347_0_1_0|       pointer|
|v347_0_1_0_num_data_valid  |   in|   11|     ap_fifo|    v347_0_1_0|       pointer|
|v347_0_1_0_fifo_cap        |   in|   11|     ap_fifo|    v347_0_1_0|       pointer|
|v347_0_1_0_empty_n         |   in|    1|     ap_fifo|    v347_0_1_0|       pointer|
|v347_0_1_0_read            |  out|    1|     ap_fifo|    v347_0_1_0|       pointer|
|v347_0_2_0_dout            |   in|   32|     ap_fifo|    v347_0_2_0|       pointer|
|v347_0_2_0_num_data_valid  |   in|   11|     ap_fifo|    v347_0_2_0|       pointer|
|v347_0_2_0_fifo_cap        |   in|   11|     ap_fifo|    v347_0_2_0|       pointer|
|v347_0_2_0_empty_n         |   in|    1|     ap_fifo|    v347_0_2_0|       pointer|
|v347_0_2_0_read            |  out|    1|     ap_fifo|    v347_0_2_0|       pointer|
|v347_0_3_0_dout            |   in|   32|     ap_fifo|    v347_0_3_0|       pointer|
|v347_0_3_0_num_data_valid  |   in|   11|     ap_fifo|    v347_0_3_0|       pointer|
|v347_0_3_0_fifo_cap        |   in|   11|     ap_fifo|    v347_0_3_0|       pointer|
|v347_0_3_0_empty_n         |   in|    1|     ap_fifo|    v347_0_3_0|       pointer|
|v347_0_3_0_read            |  out|    1|     ap_fifo|    v347_0_3_0|       pointer|
|v347_0_0_1_dout            |   in|   32|     ap_fifo|    v347_0_0_1|       pointer|
|v347_0_0_1_num_data_valid  |   in|   11|     ap_fifo|    v347_0_0_1|       pointer|
|v347_0_0_1_fifo_cap        |   in|   11|     ap_fifo|    v347_0_0_1|       pointer|
|v347_0_0_1_empty_n         |   in|    1|     ap_fifo|    v347_0_0_1|       pointer|
|v347_0_0_1_read            |  out|    1|     ap_fifo|    v347_0_0_1|       pointer|
|v347_0_1_1_dout            |   in|   32|     ap_fifo|    v347_0_1_1|       pointer|
|v347_0_1_1_num_data_valid  |   in|   11|     ap_fifo|    v347_0_1_1|       pointer|
|v347_0_1_1_fifo_cap        |   in|   11|     ap_fifo|    v347_0_1_1|       pointer|
|v347_0_1_1_empty_n         |   in|    1|     ap_fifo|    v347_0_1_1|       pointer|
|v347_0_1_1_read            |  out|    1|     ap_fifo|    v347_0_1_1|       pointer|
|v347_0_2_1_dout            |   in|   32|     ap_fifo|    v347_0_2_1|       pointer|
|v347_0_2_1_num_data_valid  |   in|   11|     ap_fifo|    v347_0_2_1|       pointer|
|v347_0_2_1_fifo_cap        |   in|   11|     ap_fifo|    v347_0_2_1|       pointer|
|v347_0_2_1_empty_n         |   in|    1|     ap_fifo|    v347_0_2_1|       pointer|
|v347_0_2_1_read            |  out|    1|     ap_fifo|    v347_0_2_1|       pointer|
|v347_0_3_1_dout            |   in|   32|     ap_fifo|    v347_0_3_1|       pointer|
|v347_0_3_1_num_data_valid  |   in|   11|     ap_fifo|    v347_0_3_1|       pointer|
|v347_0_3_1_fifo_cap        |   in|   11|     ap_fifo|    v347_0_3_1|       pointer|
|v347_0_3_1_empty_n         |   in|    1|     ap_fifo|    v347_0_3_1|       pointer|
|v347_0_3_1_read            |  out|    1|     ap_fifo|    v347_0_3_1|       pointer|
|v347_0_0_2_dout            |   in|   32|     ap_fifo|    v347_0_0_2|       pointer|
|v347_0_0_2_num_data_valid  |   in|   11|     ap_fifo|    v347_0_0_2|       pointer|
|v347_0_0_2_fifo_cap        |   in|   11|     ap_fifo|    v347_0_0_2|       pointer|
|v347_0_0_2_empty_n         |   in|    1|     ap_fifo|    v347_0_0_2|       pointer|
|v347_0_0_2_read            |  out|    1|     ap_fifo|    v347_0_0_2|       pointer|
|v347_0_1_2_dout            |   in|   32|     ap_fifo|    v347_0_1_2|       pointer|
|v347_0_1_2_num_data_valid  |   in|   11|     ap_fifo|    v347_0_1_2|       pointer|
|v347_0_1_2_fifo_cap        |   in|   11|     ap_fifo|    v347_0_1_2|       pointer|
|v347_0_1_2_empty_n         |   in|    1|     ap_fifo|    v347_0_1_2|       pointer|
|v347_0_1_2_read            |  out|    1|     ap_fifo|    v347_0_1_2|       pointer|
|v347_0_2_2_dout            |   in|   32|     ap_fifo|    v347_0_2_2|       pointer|
|v347_0_2_2_num_data_valid  |   in|   11|     ap_fifo|    v347_0_2_2|       pointer|
|v347_0_2_2_fifo_cap        |   in|   11|     ap_fifo|    v347_0_2_2|       pointer|
|v347_0_2_2_empty_n         |   in|    1|     ap_fifo|    v347_0_2_2|       pointer|
|v347_0_2_2_read            |  out|    1|     ap_fifo|    v347_0_2_2|       pointer|
|v347_0_3_2_dout            |   in|   32|     ap_fifo|    v347_0_3_2|       pointer|
|v347_0_3_2_num_data_valid  |   in|   11|     ap_fifo|    v347_0_3_2|       pointer|
|v347_0_3_2_fifo_cap        |   in|   11|     ap_fifo|    v347_0_3_2|       pointer|
|v347_0_3_2_empty_n         |   in|    1|     ap_fifo|    v347_0_3_2|       pointer|
|v347_0_3_2_read            |  out|    1|     ap_fifo|    v347_0_3_2|       pointer|
|v347_0_0_3_dout            |   in|   32|     ap_fifo|    v347_0_0_3|       pointer|
|v347_0_0_3_num_data_valid  |   in|   11|     ap_fifo|    v347_0_0_3|       pointer|
|v347_0_0_3_fifo_cap        |   in|   11|     ap_fifo|    v347_0_0_3|       pointer|
|v347_0_0_3_empty_n         |   in|    1|     ap_fifo|    v347_0_0_3|       pointer|
|v347_0_0_3_read            |  out|    1|     ap_fifo|    v347_0_0_3|       pointer|
|v347_0_1_3_dout            |   in|   32|     ap_fifo|    v347_0_1_3|       pointer|
|v347_0_1_3_num_data_valid  |   in|   11|     ap_fifo|    v347_0_1_3|       pointer|
|v347_0_1_3_fifo_cap        |   in|   11|     ap_fifo|    v347_0_1_3|       pointer|
|v347_0_1_3_empty_n         |   in|    1|     ap_fifo|    v347_0_1_3|       pointer|
|v347_0_1_3_read            |  out|    1|     ap_fifo|    v347_0_1_3|       pointer|
|v347_0_2_3_dout            |   in|   32|     ap_fifo|    v347_0_2_3|       pointer|
|v347_0_2_3_num_data_valid  |   in|   11|     ap_fifo|    v347_0_2_3|       pointer|
|v347_0_2_3_fifo_cap        |   in|   11|     ap_fifo|    v347_0_2_3|       pointer|
|v347_0_2_3_empty_n         |   in|    1|     ap_fifo|    v347_0_2_3|       pointer|
|v347_0_2_3_read            |  out|    1|     ap_fifo|    v347_0_2_3|       pointer|
|v347_0_3_3_dout            |   in|   32|     ap_fifo|    v347_0_3_3|       pointer|
|v347_0_3_3_num_data_valid  |   in|   11|     ap_fifo|    v347_0_3_3|       pointer|
|v347_0_3_3_fifo_cap        |   in|   11|     ap_fifo|    v347_0_3_3|       pointer|
|v347_0_3_3_empty_n         |   in|    1|     ap_fifo|    v347_0_3_3|       pointer|
|v347_0_3_3_read            |  out|    1|     ap_fifo|    v347_0_3_3|       pointer|
|v347_1_0_0_dout            |   in|   32|     ap_fifo|    v347_1_0_0|       pointer|
|v347_1_0_0_num_data_valid  |   in|   11|     ap_fifo|    v347_1_0_0|       pointer|
|v347_1_0_0_fifo_cap        |   in|   11|     ap_fifo|    v347_1_0_0|       pointer|
|v347_1_0_0_empty_n         |   in|    1|     ap_fifo|    v347_1_0_0|       pointer|
|v347_1_0_0_read            |  out|    1|     ap_fifo|    v347_1_0_0|       pointer|
|v347_1_1_0_dout            |   in|   32|     ap_fifo|    v347_1_1_0|       pointer|
|v347_1_1_0_num_data_valid  |   in|   11|     ap_fifo|    v347_1_1_0|       pointer|
|v347_1_1_0_fifo_cap        |   in|   11|     ap_fifo|    v347_1_1_0|       pointer|
|v347_1_1_0_empty_n         |   in|    1|     ap_fifo|    v347_1_1_0|       pointer|
|v347_1_1_0_read            |  out|    1|     ap_fifo|    v347_1_1_0|       pointer|
|v347_1_2_0_dout            |   in|   32|     ap_fifo|    v347_1_2_0|       pointer|
|v347_1_2_0_num_data_valid  |   in|   11|     ap_fifo|    v347_1_2_0|       pointer|
|v347_1_2_0_fifo_cap        |   in|   11|     ap_fifo|    v347_1_2_0|       pointer|
|v347_1_2_0_empty_n         |   in|    1|     ap_fifo|    v347_1_2_0|       pointer|
|v347_1_2_0_read            |  out|    1|     ap_fifo|    v347_1_2_0|       pointer|
|v347_1_3_0_dout            |   in|   32|     ap_fifo|    v347_1_3_0|       pointer|
|v347_1_3_0_num_data_valid  |   in|   11|     ap_fifo|    v347_1_3_0|       pointer|
|v347_1_3_0_fifo_cap        |   in|   11|     ap_fifo|    v347_1_3_0|       pointer|
|v347_1_3_0_empty_n         |   in|    1|     ap_fifo|    v347_1_3_0|       pointer|
|v347_1_3_0_read            |  out|    1|     ap_fifo|    v347_1_3_0|       pointer|
|v347_1_0_1_dout            |   in|   32|     ap_fifo|    v347_1_0_1|       pointer|
|v347_1_0_1_num_data_valid  |   in|   11|     ap_fifo|    v347_1_0_1|       pointer|
|v347_1_0_1_fifo_cap        |   in|   11|     ap_fifo|    v347_1_0_1|       pointer|
|v347_1_0_1_empty_n         |   in|    1|     ap_fifo|    v347_1_0_1|       pointer|
|v347_1_0_1_read            |  out|    1|     ap_fifo|    v347_1_0_1|       pointer|
|v347_1_1_1_dout            |   in|   32|     ap_fifo|    v347_1_1_1|       pointer|
|v347_1_1_1_num_data_valid  |   in|   11|     ap_fifo|    v347_1_1_1|       pointer|
|v347_1_1_1_fifo_cap        |   in|   11|     ap_fifo|    v347_1_1_1|       pointer|
|v347_1_1_1_empty_n         |   in|    1|     ap_fifo|    v347_1_1_1|       pointer|
|v347_1_1_1_read            |  out|    1|     ap_fifo|    v347_1_1_1|       pointer|
|v347_1_2_1_dout            |   in|   32|     ap_fifo|    v347_1_2_1|       pointer|
|v347_1_2_1_num_data_valid  |   in|   11|     ap_fifo|    v347_1_2_1|       pointer|
|v347_1_2_1_fifo_cap        |   in|   11|     ap_fifo|    v347_1_2_1|       pointer|
|v347_1_2_1_empty_n         |   in|    1|     ap_fifo|    v347_1_2_1|       pointer|
|v347_1_2_1_read            |  out|    1|     ap_fifo|    v347_1_2_1|       pointer|
|v347_1_3_1_dout            |   in|   32|     ap_fifo|    v347_1_3_1|       pointer|
|v347_1_3_1_num_data_valid  |   in|   11|     ap_fifo|    v347_1_3_1|       pointer|
|v347_1_3_1_fifo_cap        |   in|   11|     ap_fifo|    v347_1_3_1|       pointer|
|v347_1_3_1_empty_n         |   in|    1|     ap_fifo|    v347_1_3_1|       pointer|
|v347_1_3_1_read            |  out|    1|     ap_fifo|    v347_1_3_1|       pointer|
|v347_1_0_2_dout            |   in|   32|     ap_fifo|    v347_1_0_2|       pointer|
|v347_1_0_2_num_data_valid  |   in|   11|     ap_fifo|    v347_1_0_2|       pointer|
|v347_1_0_2_fifo_cap        |   in|   11|     ap_fifo|    v347_1_0_2|       pointer|
|v347_1_0_2_empty_n         |   in|    1|     ap_fifo|    v347_1_0_2|       pointer|
|v347_1_0_2_read            |  out|    1|     ap_fifo|    v347_1_0_2|       pointer|
|v347_1_1_2_dout            |   in|   32|     ap_fifo|    v347_1_1_2|       pointer|
|v347_1_1_2_num_data_valid  |   in|   11|     ap_fifo|    v347_1_1_2|       pointer|
|v347_1_1_2_fifo_cap        |   in|   11|     ap_fifo|    v347_1_1_2|       pointer|
|v347_1_1_2_empty_n         |   in|    1|     ap_fifo|    v347_1_1_2|       pointer|
|v347_1_1_2_read            |  out|    1|     ap_fifo|    v347_1_1_2|       pointer|
|v347_1_2_2_dout            |   in|   32|     ap_fifo|    v347_1_2_2|       pointer|
|v347_1_2_2_num_data_valid  |   in|   11|     ap_fifo|    v347_1_2_2|       pointer|
|v347_1_2_2_fifo_cap        |   in|   11|     ap_fifo|    v347_1_2_2|       pointer|
|v347_1_2_2_empty_n         |   in|    1|     ap_fifo|    v347_1_2_2|       pointer|
|v347_1_2_2_read            |  out|    1|     ap_fifo|    v347_1_2_2|       pointer|
|v347_1_3_2_dout            |   in|   32|     ap_fifo|    v347_1_3_2|       pointer|
|v347_1_3_2_num_data_valid  |   in|   11|     ap_fifo|    v347_1_3_2|       pointer|
|v347_1_3_2_fifo_cap        |   in|   11|     ap_fifo|    v347_1_3_2|       pointer|
|v347_1_3_2_empty_n         |   in|    1|     ap_fifo|    v347_1_3_2|       pointer|
|v347_1_3_2_read            |  out|    1|     ap_fifo|    v347_1_3_2|       pointer|
|v347_1_0_3_dout            |   in|   32|     ap_fifo|    v347_1_0_3|       pointer|
|v347_1_0_3_num_data_valid  |   in|   11|     ap_fifo|    v347_1_0_3|       pointer|
|v347_1_0_3_fifo_cap        |   in|   11|     ap_fifo|    v347_1_0_3|       pointer|
|v347_1_0_3_empty_n         |   in|    1|     ap_fifo|    v347_1_0_3|       pointer|
|v347_1_0_3_read            |  out|    1|     ap_fifo|    v347_1_0_3|       pointer|
|v347_1_1_3_dout            |   in|   32|     ap_fifo|    v347_1_1_3|       pointer|
|v347_1_1_3_num_data_valid  |   in|   11|     ap_fifo|    v347_1_1_3|       pointer|
|v347_1_1_3_fifo_cap        |   in|   11|     ap_fifo|    v347_1_1_3|       pointer|
|v347_1_1_3_empty_n         |   in|    1|     ap_fifo|    v347_1_1_3|       pointer|
|v347_1_1_3_read            |  out|    1|     ap_fifo|    v347_1_1_3|       pointer|
|v347_1_2_3_dout            |   in|   32|     ap_fifo|    v347_1_2_3|       pointer|
|v347_1_2_3_num_data_valid  |   in|   11|     ap_fifo|    v347_1_2_3|       pointer|
|v347_1_2_3_fifo_cap        |   in|   11|     ap_fifo|    v347_1_2_3|       pointer|
|v347_1_2_3_empty_n         |   in|    1|     ap_fifo|    v347_1_2_3|       pointer|
|v347_1_2_3_read            |  out|    1|     ap_fifo|    v347_1_2_3|       pointer|
|v347_1_3_3_dout            |   in|   32|     ap_fifo|    v347_1_3_3|       pointer|
|v347_1_3_3_num_data_valid  |   in|   11|     ap_fifo|    v347_1_3_3|       pointer|
|v347_1_3_3_fifo_cap        |   in|   11|     ap_fifo|    v347_1_3_3|       pointer|
|v347_1_3_3_empty_n         |   in|    1|     ap_fifo|    v347_1_3_3|       pointer|
|v347_1_3_3_read            |  out|    1|     ap_fifo|    v347_1_3_3|       pointer|
|v345_0_0_din               |  out|   32|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_num_data_valid    |   in|    7|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_fifo_cap          |   in|    7|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_full_n            |   in|    1|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_write             |  out|    1|     ap_fifo|      v345_0_0|       pointer|
|v345_0_1_din               |  out|   32|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_num_data_valid    |   in|    7|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_fifo_cap          |   in|    7|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_full_n            |   in|    1|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_write             |  out|    1|     ap_fifo|      v345_0_1|       pointer|
|v345_0_2_din               |  out|   32|     ap_fifo|      v345_0_2|       pointer|
|v345_0_2_num_data_valid    |   in|    7|     ap_fifo|      v345_0_2|       pointer|
|v345_0_2_fifo_cap          |   in|    7|     ap_fifo|      v345_0_2|       pointer|
|v345_0_2_full_n            |   in|    1|     ap_fifo|      v345_0_2|       pointer|
|v345_0_2_write             |  out|    1|     ap_fifo|      v345_0_2|       pointer|
|v345_0_3_din               |  out|   32|     ap_fifo|      v345_0_3|       pointer|
|v345_0_3_num_data_valid    |   in|    7|     ap_fifo|      v345_0_3|       pointer|
|v345_0_3_fifo_cap          |   in|    7|     ap_fifo|      v345_0_3|       pointer|
|v345_0_3_full_n            |   in|    1|     ap_fifo|      v345_0_3|       pointer|
|v345_0_3_write             |  out|    1|     ap_fifo|      v345_0_3|       pointer|
|v345_1_0_din               |  out|   32|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_num_data_valid    |   in|    7|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_fifo_cap          |   in|    7|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_full_n            |   in|    1|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_write             |  out|    1|     ap_fifo|      v345_1_0|       pointer|
|v345_1_1_din               |  out|   32|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_num_data_valid    |   in|    7|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_fifo_cap          |   in|    7|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_full_n            |   in|    1|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_write             |  out|    1|     ap_fifo|      v345_1_1|       pointer|
|v345_1_2_din               |  out|   32|     ap_fifo|      v345_1_2|       pointer|
|v345_1_2_num_data_valid    |   in|    7|     ap_fifo|      v345_1_2|       pointer|
|v345_1_2_fifo_cap          |   in|    7|     ap_fifo|      v345_1_2|       pointer|
|v345_1_2_full_n            |   in|    1|     ap_fifo|      v345_1_2|       pointer|
|v345_1_2_write             |  out|    1|     ap_fifo|      v345_1_2|       pointer|
|v345_1_3_din               |  out|   32|     ap_fifo|      v345_1_3|       pointer|
|v345_1_3_num_data_valid    |   in|    7|     ap_fifo|      v345_1_3|       pointer|
|v345_1_3_fifo_cap          |   in|    7|     ap_fifo|      v345_1_3|       pointer|
|v345_1_3_full_n            |   in|    1|     ap_fifo|      v345_1_3|       pointer|
|v345_1_3_write             |  out|    1|     ap_fifo|      v345_1_3|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

