Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Mar  4 20:47:40 2020
| Host         : fra running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file pynqz2_wrapper_timing_summary_routed.rpt -pb pynqz2_wrapper_timing_summary_routed.pb -rpx pynqz2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pynqz2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.657        0.000                      0               116188        0.008        0.000                      0               116188       15.288        0.000                       0                 50112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 16.538}     33.076          30.233          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.366        0.000                      0                99685        0.008        0.000                      0                99685       15.288        0.000                       0                 50112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.657        0.000                      0                16503        0.985        0.000                      0                16503  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.366ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.928ns  (logic 4.178ns (22.073%)  route 14.750ns (77.927%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 35.727 - 33.076 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.833     3.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X1Y14          FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     3.583 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/Q
                         net (fo=25, routed)          5.191     8.774    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_0
    SLICE_X52Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.898 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.898    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.670 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.802    10.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[0]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.299    10.771 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.771    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.303 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.303    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.460 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=7, routed)           3.699    15.159    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X10Y29         LUT3 (Prop_lut3_I1_O)        0.355    15.514 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/skid_flop_axi_cmd_pd[34]_i_1/O
                         net (fo=52, routed)          4.232    19.746    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_cmd_valid_reg
    SLICE_X50Y82         LUT5 (Prop_lut5_I0_O)        0.328    20.074 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/os_cnt_cur1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.074    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2_n_15
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.607 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.607    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.922 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry__0/O[3]
                         net (fo=1, routed)           0.826    21.748    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/os_cnt_cur1[7]
    SLICE_X36Y83         LUT6 (Prop_lut6_I5_O)        0.307    22.055 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/os_cnt_cur[7]_i_1/O
                         net (fo=1, routed)           0.000    22.055    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2_n_3
    SLICE_X36Y83         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.472    35.727    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X36Y83         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[7]/C
                         clock pessimism              0.115    35.842    
                         clock uncertainty           -0.497    35.344    
    SLICE_X36Y83         FDCE (Setup_fdce_C_D)        0.077    35.421    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[7]
  -------------------------------------------------------------------
                         required time                         35.421    
                         arrival time                         -22.055    
  -------------------------------------------------------------------
                         slack                                 13.366    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.768ns  (logic 4.185ns (22.298%)  route 14.583ns (77.702%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 35.786 - 33.076 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.833     3.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X1Y14          FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     3.583 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/Q
                         net (fo=25, routed)          5.191     8.774    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_0
    SLICE_X52Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.898 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.898    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.670 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.802    10.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[0]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.299    10.771 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.771    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.303 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.303    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.460 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=7, routed)           3.699    15.159    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X10Y29         LUT3 (Prop_lut3_I1_O)        0.355    15.514 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/skid_flop_axi_cmd_pd[34]_i_1/O
                         net (fo=52, routed)          4.232    19.746    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_cmd_valid_reg
    SLICE_X50Y82         LUT5 (Prop_lut5_I0_O)        0.328    20.074 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/os_cnt_cur1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.074    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2_n_15
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.607 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.607    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.930 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry__0/O[1]
                         net (fo=1, routed)           0.659    21.589    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/os_cnt_cur1[5]
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.306    21.895 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/os_cnt_cur[5]_i_1/O
                         net (fo=1, routed)           0.000    21.895    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2_n_5
    SLICE_X55Y85         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.531    35.786    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X55Y85         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[5]/C
                         clock pessimism              0.115    35.901    
                         clock uncertainty           -0.497    35.403    
    SLICE_X55Y85         FDCE (Setup_fdce_C_D)        0.029    35.432    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         35.432    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                 13.537    

Slack (MET) :             13.538ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[239]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.849ns  (logic 3.165ns (16.791%)  route 15.684ns (83.209%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 35.751 - 33.076 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.833     3.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X1Y14          FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     3.583 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/Q
                         net (fo=25, routed)          5.191     8.774    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_0
    SLICE_X52Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.898 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.898    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.670 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.802    10.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[0]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.299    10.771 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.771    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.303 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.303    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.460 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=7, routed)           4.528    15.988    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/CO[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.329    16.317 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___239_i_5/O
                         net (fo=1, routed)           0.930    17.247    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg_1
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124    17.371 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___239_i_1/O
                         net (fo=20, routed)          1.134    18.505    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[8]_0
    SLICE_X17Y5          LUT5 (Prop_lut5_I1_O)        0.124    18.629 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[254]_i_9/O
                         net (fo=4, routed)           0.823    19.452    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask1
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.124    19.576 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[253]_i_3/O
                         net (fo=63, routed)          2.277    21.852    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask_reg[253]_1
    SLICE_X39Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.976 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[239]_i_1/O
                         net (fo=1, routed)           0.000    21.976    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_51
    SLICE_X39Y2          FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.496    35.751    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/clk
    SLICE_X39Y2          FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[239]/C
                         clock pessimism              0.230    35.981    
                         clock uncertainty           -0.497    35.484    
    SLICE_X39Y2          FDPE (Setup_fdpe_C_D)        0.031    35.515    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[239]
  -------------------------------------------------------------------
                         required time                         35.515    
                         arrival time                         -21.976    
  -------------------------------------------------------------------
                         slack                                 13.538    

Slack (MET) :             13.581ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[171]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.807ns  (logic 3.165ns (16.829%)  route 15.642ns (83.171%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 35.751 - 33.076 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.833     3.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X1Y14          FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     3.583 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/Q
                         net (fo=25, routed)          5.191     8.774    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_0
    SLICE_X52Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.898 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.898    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.670 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.802    10.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[0]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.299    10.771 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.771    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.303 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.303    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.460 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=7, routed)           4.528    15.988    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/CO[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.329    16.317 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___239_i_5/O
                         net (fo=1, routed)           0.930    17.247    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg_1
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124    17.371 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___239_i_1/O
                         net (fo=20, routed)          1.134    18.505    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[8]_0
    SLICE_X17Y5          LUT5 (Prop_lut5_I1_O)        0.124    18.629 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[254]_i_9/O
                         net (fo=4, routed)           0.823    19.452    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask1
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.124    19.576 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[253]_i_3/O
                         net (fo=63, routed)          2.234    21.810    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask_reg[253]_1
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.124    21.934 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[171]_i_1/O
                         net (fo=1, routed)           0.000    21.934    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_119
    SLICE_X39Y0          FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.496    35.751    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/clk
    SLICE_X39Y0          FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[171]/C
                         clock pessimism              0.230    35.981    
                         clock uncertainty           -0.497    35.484    
    SLICE_X39Y0          FDPE (Setup_fdpe_C_D)        0.031    35.515    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[171]
  -------------------------------------------------------------------
                         required time                         35.515    
                         arrival time                         -21.934    
  -------------------------------------------------------------------
                         slack                                 13.581    

Slack (MET) :             13.601ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[207]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.836ns  (logic 3.165ns (16.803%)  route 15.671ns (83.197%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 35.750 - 33.076 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.833     3.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X1Y14          FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     3.583 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/Q
                         net (fo=25, routed)          5.191     8.774    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_0
    SLICE_X52Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.898 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.898    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.670 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.802    10.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[0]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.299    10.771 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.771    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.303 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.303    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.460 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=7, routed)           4.528    15.988    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/CO[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.329    16.317 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___239_i_5/O
                         net (fo=1, routed)           0.930    17.247    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg_1
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124    17.371 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___239_i_1/O
                         net (fo=20, routed)          1.134    18.505    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[8]_0
    SLICE_X17Y5          LUT5 (Prop_lut5_I1_O)        0.124    18.629 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[254]_i_9/O
                         net (fo=4, routed)           0.823    19.452    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask1
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.124    19.576 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[253]_i_3/O
                         net (fo=63, routed)          2.263    21.839    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask_reg[253]_1
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.124    21.963 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[207]_i_1/O
                         net (fo=1, routed)           0.000    21.963    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_83
    SLICE_X38Y5          FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.495    35.750    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/clk
    SLICE_X38Y5          FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[207]/C
                         clock pessimism              0.230    35.980    
                         clock uncertainty           -0.497    35.483    
    SLICE_X38Y5          FDPE (Setup_fdpe_C_D)        0.081    35.564    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[207]
  -------------------------------------------------------------------
                         required time                         35.564    
                         arrival time                         -21.963    
  -------------------------------------------------------------------
                         slack                                 13.601    

Slack (MET) :             13.628ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[201]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.757ns  (logic 3.165ns (16.874%)  route 15.592ns (83.126%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 35.750 - 33.076 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.833     3.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X1Y14          FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     3.583 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/Q
                         net (fo=25, routed)          5.191     8.774    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_0
    SLICE_X52Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.898 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.898    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.670 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.802    10.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[0]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.299    10.771 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.771    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.303 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.303    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.460 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=7, routed)           4.528    15.988    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/CO[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.329    16.317 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___239_i_5/O
                         net (fo=1, routed)           0.930    17.247    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg_1
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124    17.371 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___239_i_1/O
                         net (fo=20, routed)          1.134    18.505    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[8]_0
    SLICE_X17Y5          LUT5 (Prop_lut5_I1_O)        0.124    18.629 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[254]_i_9/O
                         net (fo=4, routed)           0.823    19.452    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask1
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.124    19.576 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[253]_i_3/O
                         net (fo=63, routed)          2.184    21.760    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask_reg[253]_1
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124    21.884 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[201]_i_1/O
                         net (fo=1, routed)           0.000    21.884    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_89
    SLICE_X37Y4          FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.495    35.750    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/clk
    SLICE_X37Y4          FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[201]/C
                         clock pessimism              0.230    35.980    
                         clock uncertainty           -0.497    35.483    
    SLICE_X37Y4          FDPE (Setup_fdpe_C_D)        0.029    35.512    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[201]
  -------------------------------------------------------------------
                         required time                         35.512    
                         arrival time                         -21.884    
  -------------------------------------------------------------------
                         slack                                 13.628    

Slack (MET) :             13.632ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[233]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.755ns  (logic 3.165ns (16.875%)  route 15.590ns (83.125%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 35.750 - 33.076 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.833     3.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X1Y14          FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     3.583 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/Q
                         net (fo=25, routed)          5.191     8.774    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_0
    SLICE_X52Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.898 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.898    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.670 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.802    10.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[0]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.299    10.771 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.771    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.303 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.303    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.460 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=7, routed)           4.528    15.988    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/CO[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.329    16.317 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___239_i_5/O
                         net (fo=1, routed)           0.930    17.247    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg_1
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124    17.371 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___239_i_1/O
                         net (fo=20, routed)          1.134    18.505    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[8]_0
    SLICE_X17Y5          LUT5 (Prop_lut5_I1_O)        0.124    18.629 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[254]_i_9/O
                         net (fo=4, routed)           0.823    19.452    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask1
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.124    19.576 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[253]_i_3/O
                         net (fo=63, routed)          2.182    21.758    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask_reg[253]_1
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124    21.882 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[233]_i_1/O
                         net (fo=1, routed)           0.000    21.882    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_57
    SLICE_X37Y4          FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.495    35.750    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/clk
    SLICE_X37Y4          FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[233]/C
                         clock pessimism              0.230    35.980    
                         clock uncertainty           -0.497    35.483    
    SLICE_X37Y4          FDPE (Setup_fdpe_C_D)        0.031    35.514    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[233]
  -------------------------------------------------------------------
                         required time                         35.514    
                         arrival time                         -21.882    
  -------------------------------------------------------------------
                         slack                                 13.632    

Slack (MET) :             13.644ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_45/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.601ns  (logic 5.209ns (28.003%)  route 13.392ns (71.997%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT4=3 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 35.867 - 33.076 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.974     3.268    pynqz2_i/nv_nvdla_wrapper_0/clk
    SLICE_X97Y109        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_45/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDCE (Prop_fdce_C_Q)         0.456     3.724 r  pynqz2_i/nv_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_45/Q
                         net (fo=53, routed)          1.555     5.279    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_14_0
    SLICE_X100Y113       LUT4 (Prop_lut4_I1_O)        0.124     5.403 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/O
                         net (fo=2, routed)           0.985     6.388    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27_n_0
    SLICE_X96Y109        LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_18/O
                         net (fo=2, routed)           0.443     6.955    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_18_n_0
    SLICE_X95Y109        LUT5 (Prop_lut5_I0_O)        0.124     7.079 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=1, routed)           0.000     7.079    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.477 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.477    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_14_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.699 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_28/O[0]
                         net (fo=3, routed)           1.871     9.571    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_28_n_7
    SLICE_X88Y81         LUT3 (Prop_lut3_I0_O)        0.299     9.870 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12/O
                         net (fo=2, routed)           1.127    10.997    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12_n_0
    SLICE_X90Y85         LUT6 (Prop_lut6_I2_O)        0.124    11.121 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_9/O
                         net (fo=1, routed)           0.000    11.121    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_9_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.654 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.654    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.873 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_5/O[0]
                         net (fo=10, routed)          1.426    13.299    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_5_n_7
    SLICE_X91Y67         LUT4 (Prop_lut4_I2_O)        0.295    13.594 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_12/O
                         net (fo=1, routed)           0.000    13.594    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_12_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.992 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=24, routed)          2.364    16.356    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X91Y23         LUT5 (Prop_lut5_I3_O)        0.150    16.506 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[9]_i_2/O
                         net (fo=3, routed)           0.391    16.897    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[9]_i_2_n_0
    SLICE_X90Y23         LUT5 (Prop_lut5_I2_O)        0.326    17.223 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_12/O
                         net (fo=1, routed)           0.445    17.668    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_12_n_0
    SLICE_X93Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.792 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000    17.792    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X93Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.193 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.193    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X93Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.464 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=2, routed)           0.663    19.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X93Y29         LUT3 (Prop_lut3_I1_O)        0.373    19.500 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_1/O
                         net (fo=2, routed)           0.628    20.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/p_73_in
    SLICE_X96Y31         LUT5 (Prop_lut5_I3_O)        0.124    20.251 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=30, routed)          1.494    21.745    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X91Y19         LUT5 (Prop_lut5_I4_O)        0.124    21.869 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    21.869    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_w[0]
    SLICE_X91Y19         FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.611    35.867    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/clk
    SLICE_X91Y19         FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[0]/C
                         clock pessimism              0.115    35.981    
                         clock uncertainty           -0.497    35.484    
    SLICE_X91Y19         FDPE (Setup_fdpe_C_D)        0.029    35.513    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         35.513    
                         arrival time                         -21.869    
  -------------------------------------------------------------------
                         slack                                 13.644    

Slack (MET) :             13.664ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_45/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.627ns  (logic 5.235ns (28.104%)  route 13.392ns (71.896%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT4=4 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 35.867 - 33.076 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.974     3.268    pynqz2_i/nv_nvdla_wrapper_0/clk
    SLICE_X97Y109        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_45/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDCE (Prop_fdce_C_Q)         0.456     3.724 r  pynqz2_i/nv_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_45/Q
                         net (fo=53, routed)          1.555     5.279    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_14_0
    SLICE_X100Y113       LUT4 (Prop_lut4_I1_O)        0.124     5.403 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/O
                         net (fo=2, routed)           0.985     6.388    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27_n_0
    SLICE_X96Y109        LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_18/O
                         net (fo=2, routed)           0.443     6.955    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_18_n_0
    SLICE_X95Y109        LUT5 (Prop_lut5_I0_O)        0.124     7.079 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=1, routed)           0.000     7.079    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.477 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.477    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_14_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.699 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_28/O[0]
                         net (fo=3, routed)           1.871     9.571    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_28_n_7
    SLICE_X88Y81         LUT3 (Prop_lut3_I0_O)        0.299     9.870 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12/O
                         net (fo=2, routed)           1.127    10.997    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12_n_0
    SLICE_X90Y85         LUT6 (Prop_lut6_I2_O)        0.124    11.121 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_9/O
                         net (fo=1, routed)           0.000    11.121    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_9_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.654 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.654    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.873 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_5/O[0]
                         net (fo=10, routed)          1.426    13.299    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_5_n_7
    SLICE_X91Y67         LUT4 (Prop_lut4_I2_O)        0.295    13.594 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_12/O
                         net (fo=1, routed)           0.000    13.594    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_12_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.992 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=24, routed)          2.364    16.356    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X91Y23         LUT5 (Prop_lut5_I3_O)        0.150    16.506 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[9]_i_2/O
                         net (fo=3, routed)           0.391    16.897    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[9]_i_2_n_0
    SLICE_X90Y23         LUT5 (Prop_lut5_I2_O)        0.326    17.223 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_12/O
                         net (fo=1, routed)           0.445    17.668    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_12_n_0
    SLICE_X93Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.792 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000    17.792    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X93Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.193 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.193    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X93Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.464 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=2, routed)           0.663    19.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X93Y29         LUT3 (Prop_lut3_I1_O)        0.373    19.500 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_1/O
                         net (fo=2, routed)           0.628    20.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/p_73_in
    SLICE_X96Y31         LUT5 (Prop_lut5_I3_O)        0.124    20.251 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=30, routed)          1.494    21.745    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X91Y19         LUT4 (Prop_lut4_I0_O)        0.150    21.895 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    21.895    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[0]
    SLICE_X91Y19         FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.611    35.867    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/clk
    SLICE_X91Y19         FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[0]/C
                         clock pessimism              0.115    35.981    
                         clock uncertainty           -0.497    35.484    
    SLICE_X91Y19         FDPE (Setup_fdpe_C_D)        0.075    35.559    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         35.559    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                 13.664    

Slack (MET) :             13.668ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.640ns  (logic 4.187ns (22.463%)  route 14.453ns (77.537%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 35.786 - 33.076 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.833     3.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X1Y14          FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     3.583 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/Q
                         net (fo=25, routed)          5.191     8.774    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_0
    SLICE_X52Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.898 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.898    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.448    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.670 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.802    10.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[0]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.299    10.771 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.771    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_8_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.303 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.303    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.460 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=7, routed)           3.699    15.159    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X10Y29         LUT3 (Prop_lut3_I1_O)        0.355    15.514 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/skid_flop_axi_cmd_pd[34]_i_1/O
                         net (fo=52, routed)          4.232    19.746    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_cmd_valid_reg
    SLICE_X50Y82         LUT5 (Prop_lut5_I0_O)        0.328    20.074 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/os_cnt_cur1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.074    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2_n_15
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.607 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.607    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.724 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.724    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry__0_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.943 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry__1/O[0]
                         net (fo=1, routed)           0.529    21.472    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/os_cnt_cur1[8]
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.295    21.767 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/os_cnt_cur[8]_i_2/O
                         net (fo=1, routed)           0.000    21.767    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2_n_2
    SLICE_X55Y85         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.531    35.786    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X55Y85         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[8]/C
                         clock pessimism              0.115    35.901    
                         clock uncertainty           -0.497    35.403    
    SLICE_X55Y85         FDCE (Setup_fdce_C_D)        0.031    35.434    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[8]
  -------------------------------------------------------------------
                         required time                         35.434    
                         arrival time                         -21.767    
  -------------------------------------------------------------------
                         slack                                 13.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.781%)  route 0.203ns (52.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.553     0.889    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/clk
    SLICE_X48Y61         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[40]/Q
                         net (fo=1, routed)           0.203     1.233    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg_n_0_[40]
    SLICE_X50Y61         LUT3 (Prop_lut3_I2_O)        0.045     1.278 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd[40]_i_1__1/O
                         net (fo=1, routed)           0.000     1.278    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd[40]_i_1__1_n_0
    SLICE_X50Y61         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.818     1.184    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/clk
    SLICE_X50Y61         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[40]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.121     1.270    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.962%)  route 0.179ns (49.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.542     0.878    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/clk
    SLICE_X51Y78         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[22]/Q
                         net (fo=1, routed)           0.179     1.198    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd[22]
    SLICE_X49Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.243 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd[22]_i_1__4/O
                         net (fo=1, routed)           0.000     1.243    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_rod_wr_pd[22]
    SLICE_X49Y77         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.811     1.177    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/clk
    SLICE_X49Y77         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[22]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X49Y77         FDRE (Hold_fdre_C_D)         0.091     1.233    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.062%)  route 0.193ns (50.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.553     0.889    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/clk
    SLICE_X52Y99         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[81]/Q
                         net (fo=1, routed)           0.193     1.223    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd[81]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.268 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd[81]_i_1/O
                         net (fo=1, routed)           0.000     1.268    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_out_pd[81]
    SLICE_X49Y99         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.825     1.191    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/clk
    SLICE_X49Y99         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[81]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.661%)  route 0.221ns (54.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.551     0.887    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/clk
    SLICE_X51Y91         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[0]/Q
                         net (fo=1, routed)           0.221     1.249    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/Q[0]
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.294 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_out_pd[0]_i_1/O
                         net (fo=1, routed)           0.000     1.294    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/D[0]
    SLICE_X42Y92         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.823     1.189    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/clk
    SLICE_X42Y92         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.120     1.274    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.515%)  route 0.148ns (39.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.563     0.899    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/clk
    SLICE_X43Y49         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd_reg[35]/Q
                         net (fo=1, routed)           0.148     1.175    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd[35]
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.099     1.274 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd[35]_i_1__3/O
                         net (fo=1, routed)           0.000     1.274    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_dma_rd_rsp_pd[35]
    SLICE_X43Y50         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.825     1.191    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/clk
    SLICE_X43Y50         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[35]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l1group3_data_rd0_data_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l2group0_data_rd0_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.661%)  route 0.221ns (54.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.552     0.888    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X51Y32         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l1group3_data_rd0_data_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l1group3_data_rd0_data_reg[40]/Q
                         net (fo=1, routed)           0.221     1.250    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l1group3_data_rd0_data[40]
    SLICE_X42Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.295 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l2group0_data_rd0_data[40]_i_1/O
                         net (fo=1, routed)           0.000     1.295    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l2group0_data_rd0_data_w[40]
    SLICE_X42Y31         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l2group0_data_rd0_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.820     1.186    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X42Y31         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l2group0_data_rd0_data_reg[40]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.120     1.271    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l2group0_data_rd0_data_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.550     0.886    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/clk
    SLICE_X49Y83         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[71]/Q
                         net (fo=1, routed)           0.215     1.242    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/Q[71]
    SLICE_X53Y81         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.811     1.177    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/clk
    SLICE_X53Y81         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[71]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.075     1.217    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.550     0.886    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/clk
    SLICE_X49Y83         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[79]/Q
                         net (fo=1, routed)           0.215     1.242    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/Q[79]
    SLICE_X53Y81         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.811     1.177    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/clk
    SLICE_X53Y81         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[79]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.071     1.213    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.246ns (57.933%)  route 0.179ns (42.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.557     0.893    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/clk
    SLICE_X46Y50         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[37]/Q
                         net (fo=1, routed)           0.179     1.219    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0[37]
    SLICE_X46Y49         LUT6 (Prop_lut6_I1_O)        0.098     1.317 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/pipe_dma_pd[37]_i_1/O
                         net (fo=1, routed)           0.000     1.317    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/D[37]
    SLICE_X46Y49         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.830     1.196    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/clk
    SLICE_X46Y49         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd_reg[37]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.121     1.287    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.219%)  route 0.289ns (63.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.635     0.971    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/clk
    SLICE_X108Y95        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[11]/Q
                         net (fo=1, routed)           0.289     1.423    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1[11]
    SLICE_X110Y103       FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.994     1.360    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/clk
    SLICE_X110Y103       FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[11]/C
                         clock pessimism             -0.035     1.325    
    SLICE_X110Y103       FDRE (Hold_fdre_C_D)         0.066     1.391    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 16.538 }
Period(ns):         33.076
Sources:            { pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X3Y20    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X4Y16    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X4Y21    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X4Y20    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X4Y18    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X4Y22    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X3Y17    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.076      29.192     DSP48_X3Y16    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.076      30.132     RAMB36_X1Y8    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.076      30.132     RAMB36_X1Y8    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X16Y45   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X16Y45   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X16Y45   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X16Y45   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X16Y45   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X16Y45   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.538      15.288     SLICE_X16Y45   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.538      15.288     SLICE_X16Y45   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X16Y46   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X16Y46   pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X58Y118  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X58Y118  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X58Y118  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X58Y118  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X58Y118  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X58Y118  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.538      15.288     SLICE_X58Y118  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.538      15.288     SLICE_X58Y118  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X62Y123  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/M_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.538      15.288     SLICE_X62Y123  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/M_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.985ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.657ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/mc_dma_wr_rsp_complete_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.199ns  (logic 0.580ns (2.500%)  route 22.619ns (97.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 35.826 - 33.076 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.888     3.182    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.427     5.065    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.124     5.189 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)       21.192    26.381    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/mc_pending_reg_0
    SLICE_X28Y42         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/mc_dma_wr_rsp_complete_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.570    35.826    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/clk
    SLICE_X28Y42         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/mc_dma_wr_rsp_complete_reg/C
                         clock pessimism              0.115    35.940    
                         clock uncertainty           -0.497    35.443    
    SLICE_X28Y42         FDCE (Recov_fdce_C_CLR)     -0.405    35.038    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/mc_dma_wr_rsp_complete_reg
  -------------------------------------------------------------------
                         required time                         35.038    
                         arrival time                         -26.381    
  -------------------------------------------------------------------
                         slack                                  8.657    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_rdy_f_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.199ns  (logic 0.580ns (2.500%)  route 22.619ns (97.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 35.826 - 33.076 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.888     3.182    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.427     5.065    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.124     5.189 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)       21.192    26.381    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/mc_pending_reg_0
    SLICE_X28Y42         FDPE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_rdy_f_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.570    35.826    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/clk
    SLICE_X28Y42         FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_rdy_f_reg/C
                         clock pessimism              0.115    35.940    
                         clock uncertainty           -0.497    35.443    
    SLICE_X28Y42         FDPE (Recov_fdpe_C_PRE)     -0.359    35.084    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_rdy_f_reg
  -------------------------------------------------------------------
                         required time                         35.084    
                         arrival time                         -26.381    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.705ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_ready_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.120ns  (logic 0.580ns (2.509%)  route 22.540ns (97.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.734 - 33.076 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.888     3.182    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.427     5.065    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.124     5.189 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)       21.113    26.302    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg_1
    SLICE_X39Y55         FDPE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_ready_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.479    35.734    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/clk
    SLICE_X39Y55         FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_ready_reg/C
                         clock pessimism              0.129    35.863    
                         clock uncertainty           -0.497    35.365    
    SLICE_X39Y55         FDPE (Recov_fdpe_C_PRE)     -0.359    35.006    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_ready_reg
  -------------------------------------------------------------------
                         required time                         35.006    
                         arrival time                         -26.302    
  -------------------------------------------------------------------
                         slack                                  8.705    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.832ns  (logic 0.580ns (2.540%)  route 22.252ns (97.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.734 - 33.076 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.888     3.182    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.427     5.065    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.124     5.189 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)       20.825    26.014    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg_1
    SLICE_X37Y53         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.479    35.734    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/clk
    SLICE_X37Y53         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg/C
                         clock pessimism              0.129    35.863    
                         clock uncertainty           -0.497    35.365    
    SLICE_X37Y53         FDCE (Recov_fdce_C_CLR)     -0.405    34.960    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg
  -------------------------------------------------------------------
                         required time                         34.960    
                         arrival time                         -26.014    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.832ns  (logic 0.580ns (2.540%)  route 22.252ns (97.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.734 - 33.076 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.888     3.182    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.427     5.065    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.124     5.189 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)       20.825    26.014    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg_1
    SLICE_X37Y53         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.479    35.734    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/clk
    SLICE_X37Y53         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_valid_reg/C
                         clock pessimism              0.129    35.863    
                         clock uncertainty           -0.497    35.365    
    SLICE_X37Y53         FDCE (Recov_fdce_C_CLR)     -0.405    34.960    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_valid_reg
  -------------------------------------------------------------------
                         required time                         34.960    
                         arrival time                         -26.014    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.832ns  (logic 0.580ns (2.540%)  route 22.252ns (97.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.734 - 33.076 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.888     3.182    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.427     5.065    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.124     5.189 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)       20.825    26.014    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[0]_0
    SLICE_X37Y53         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.479    35.734    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/clk
    SLICE_X37Y53         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[1]/C
                         clock pessimism              0.129    35.863    
                         clock uncertainty           -0.497    35.365    
    SLICE_X37Y53         FDCE (Recov_fdce_C_CLR)     -0.405    34.960    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[1]
  -------------------------------------------------------------------
                         required time                         34.960    
                         arrival time                         -26.014    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.832ns  (logic 0.580ns (2.540%)  route 22.252ns (97.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.734 - 33.076 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.888     3.182    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.427     5.065    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.124     5.189 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)       20.825    26.014    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[0]_0
    SLICE_X37Y53         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.479    35.734    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/clk
    SLICE_X37Y53         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[2]/C
                         clock pessimism              0.129    35.863    
                         clock uncertainty           -0.497    35.365    
    SLICE_X37Y53         FDCE (Recov_fdce_C_CLR)     -0.405    34.960    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[2]
  -------------------------------------------------------------------
                         required time                         34.960    
                         arrival time                         -26.014    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             8.990ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_vld_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.832ns  (logic 0.580ns (2.540%)  route 22.252ns (97.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.734 - 33.076 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.888     3.182    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.427     5.065    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.124     5.189 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)       20.825    26.014    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg_1
    SLICE_X36Y53         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_vld_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.479    35.734    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/clk
    SLICE_X36Y53         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_vld_reg/C
                         clock pessimism              0.129    35.863    
                         clock uncertainty           -0.497    35.365    
    SLICE_X36Y53         FDCE (Recov_fdce_C_CLR)     -0.361    35.004    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_vld_reg
  -------------------------------------------------------------------
                         required time                         35.004    
                         arrival time                         -26.014    
  -------------------------------------------------------------------
                         slack                                  8.990    

Slack (MET) :             8.990ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pvld_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.832ns  (logic 0.580ns (2.540%)  route 22.252ns (97.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.734 - 33.076 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.888     3.182    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.427     5.065    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.124     5.189 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)       20.825    26.014    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pvld_reg_0
    SLICE_X36Y53         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pvld_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.479    35.734    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/clk
    SLICE_X36Y53         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pvld_reg/C
                         clock pessimism              0.129    35.863    
                         clock uncertainty           -0.497    35.365    
    SLICE_X36Y53         FDCE (Recov_fdce_C_CLR)     -0.361    35.004    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pvld_reg
  -------------------------------------------------------------------
                         required time                         35.004    
                         arrival time                         -26.014    
  -------------------------------------------------------------------
                         slack                                  8.990    

Slack (MET) :             8.992ns  (required time - arrival time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_rdy_f_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.076ns  (clk_fpga_0 rise@33.076ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.832ns  (logic 0.580ns (2.540%)  route 22.252ns (97.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.734 - 33.076 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.992ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.888     3.182    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.427     5.065    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.124     5.189 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)       20.825    26.014    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg_1
    SLICE_X37Y53         FDPE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_rdy_f_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.076    33.076 r  
    PS7_X0Y0             PS7                          0.000    33.076 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.164    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.255 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       1.479    35.734    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/clk
    SLICE_X37Y53         FDPE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_rdy_f_reg/C
                         clock pessimism              0.129    35.863    
                         clock uncertainty           -0.497    35.365    
    SLICE_X37Y53         FDPE (Recov_fdpe_C_PRE)     -0.359    35.006    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_rdy_f_reg
  -------------------------------------------------------------------
                         required time                         35.006    
                         arrival time                         -26.014    
  -------------------------------------------------------------------
                         slack                                  8.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.214%)  route 0.734ns (79.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.656     0.992    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.541     1.674    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)        0.193     1.912    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[0]_0
    SLICE_X29Y131        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.921     1.287    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/clk
    SLICE_X29Y131        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[2]/C
                         clock pessimism             -0.268     1.019    
    SLICE_X29Y131        FDCE (Remov_fdce_C_CLR)     -0.092     0.927    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.214%)  route 0.734ns (79.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.656     0.992    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.541     1.674    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)        0.193     1.912    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[0]_0
    SLICE_X29Y131        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.921     1.287    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/clk
    SLICE_X29Y131        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[3]/C
                         clock pessimism             -0.268     1.019    
    SLICE_X29Y131        FDCE (Remov_fdce_C_CLR)     -0.092     0.927    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.214%)  route 0.734ns (79.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.656     0.992    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.541     1.674    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)        0.193     1.912    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[0]_0
    SLICE_X29Y131        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.921     1.287    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/clk
    SLICE_X29Y131        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[4]/C
                         clock pessimism             -0.268     1.019    
    SLICE_X29Y131        FDCE (Remov_fdce_C_CLR)     -0.092     0.927    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.214%)  route 0.734ns (79.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.656     0.992    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.541     1.674    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)        0.193     1.912    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[0]_0
    SLICE_X29Y131        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.921     1.287    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/clk
    SLICE_X29Y131        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[6]/C
                         clock pessimism             -0.268     1.019    
    SLICE_X29Y131        FDCE (Remov_fdce_C_CLR)     -0.092     0.927    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.214%)  route 0.734ns (79.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.656     0.992    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.541     1.674    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)        0.193     1.912    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[0]_0
    SLICE_X29Y131        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.921     1.287    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/clk
    SLICE_X29Y131        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[7]/C
                         clock pessimism             -0.268     1.019    
    SLICE_X29Y131        FDCE (Remov_fdce_C_CLR)     -0.092     0.927    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.119%)  route 0.739ns (79.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.656     0.992    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.541     1.674    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)        0.198     1.917    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[0]_0
    SLICE_X28Y131        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.921     1.287    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/clk
    SLICE_X28Y131        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[10]/C
                         clock pessimism             -0.268     1.019    
    SLICE_X28Y131        FDCE (Remov_fdce_C_CLR)     -0.092     0.927    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.119%)  route 0.739ns (79.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.656     0.992    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.541     1.674    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)        0.198     1.917    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[0]_0
    SLICE_X28Y131        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.921     1.287    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/clk
    SLICE_X28Y131        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[14]/C
                         clock pessimism             -0.268     1.019    
    SLICE_X28Y131        FDCE (Remov_fdce_C_CLR)     -0.092     0.927    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.119%)  route 0.739ns (79.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.656     0.992    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.541     1.674    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)        0.198     1.917    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[0]_0
    SLICE_X28Y131        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.921     1.287    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/clk
    SLICE_X28Y131        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[15]/C
                         clock pessimism             -0.268     1.019    
    SLICE_X28Y131        FDCE (Remov_fdce_C_CLR)     -0.092     0.927    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.119%)  route 0.739ns (79.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.656     0.992    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.541     1.674    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)        0.198     1.917    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[0]_0
    SLICE_X28Y131        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.921     1.287    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/clk
    SLICE_X28Y131        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[3]/C
                         clock pessimism             -0.268     1.019    
    SLICE_X28Y131        FDCE (Remov_fdce_C_CLR)     -0.092     0.927    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.538ns period=33.076ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.119%)  route 0.739ns (79.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.656     0.992    pynqz2_i/rst_ps7_30M/U0/slowest_sync_clk
    SLICE_X27Y148        FDRE                                         r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pynqz2_i/rst_ps7_30M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.541     1.674    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X28Y131        LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_vld_i_2/O
                         net (fo=4252, routed)        0.198     1.917    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[0]_0
    SLICE_X28Y131        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50116, routed)       0.921     1.287    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/clk
    SLICE_X28Y131        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[6]/C
                         clock pessimism             -0.268     1.019    
    SLICE_X28Y131        FDCE (Remov_fdce_C_CLR)     -0.092     0.927    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.990    





