
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Thu Jul 10 04:25:42 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.1 seconds. CPU system time: 0.95 seconds. Elapsed time: 17.51 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 414,582 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 172,613 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72,702 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57,672 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2048, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2048, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 68, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 68, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 196, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 68, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 196, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 452, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 196, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 452, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2048, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2500, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 452, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2500, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2500, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 50, 50, 1, 10>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_372_1' (firmware/hls_dummy.cpp:372:23) in function 'hls_dummy' completely with a factor of 10 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 50, 50, 1, 10>' completely with a factor of 2500 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (firmware/hls_dummy.cpp:111:34)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:366:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:367:17)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'x_in'. The port size might be shrunk or fail cosim as the bit-width after reshape (25000) is larger than 4096
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 299.66 seconds. CPU system time: 1.85 seconds. Elapsed time: 309.19 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 46.12 seconds. CPU system time: 0.4 seconds. Elapsed time: 46.61 seconds; current allocated memory: 1.946 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 20.92 seconds. CPU system time: 0.2 seconds. Elapsed time: 21.2 seconds; current allocated memory: 2.299 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:366:1), detected/extracted 2 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 50, 50, 1, 10>4'
	 'Block_entry24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 289.82 seconds. CPU system time: 1.01 seconds. Elapsed time: 290.83 seconds; current allocated memory: 4.075 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 274.93 seconds. CPU system time: 0.79 seconds. Elapsed time: 275.73 seconds; current allocated memory: 5.006 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 50, 50, 1, 10>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.62 seconds. CPU system time: 0.14 seconds. Elapsed time: 25.74 seconds; current allocated memory: 5.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 5.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1738.84 seconds. CPU system time: 1.68 seconds. Elapsed time: 1741.19 seconds; current allocated memory: 6.798 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 32.11 seconds. CPU system time: 0.17 seconds. Elapsed time: 32.48 seconds; current allocated memory: 6.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0.1 seconds. Elapsed time: 10.53 seconds; current allocated memory: 6.798 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 6.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 6.798 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 6.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 6.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4' is 30888, found 3 HDL expressions with this fanout: (1'b1 == ap_condition_69900), (1'b1 == ap_condition_69896), (ap_enable_reg_pp0_iter0 == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 21.47 seconds; current allocated memory: 6.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry24_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18.68 seconds. CPU system time: 1.32 seconds. Elapsed time: 21.06 seconds; current allocated memory: 6.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.23 seconds; current allocated memory: 6.798 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.4 seconds; current allocated memory: 6.798 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.07 seconds; current allocated memory: 6.798 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 324.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2794.43 seconds. CPU system time: 8.84 seconds. Elapsed time: 2834.84 seconds; current allocated memory: 5.349 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h47m14s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.211 ; gain = 114.992 ; free physical = 444230 ; free virtual = 844982
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4291
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2846.629 ; gain = 414.508 ; free physical = 443434 ; free virtual = 844196
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4228.199 ; gain = 1796.078 ; free physical = 441946 ; free virtual = 842765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 4228.199 ; gain = 1796.078 ; free physical = 441861 ; free virtual = 842679
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:01 . Memory (MB): peak = 4563.000 ; gain = 2130.879 ; free physical = 431041 ; free virtual = 832006
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 20    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               12 Bit    Registers := 592   
	               10 Bit    Registers := 3132  
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4679  
	   2 Input   10 Bit        Muxes := 4135  
	   2 Input    9 Bit        Muxes := 3074  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 500   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i_i_i_reg_135248_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i_i_i_reg_135218_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i_i_i_reg_135208_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_reg_138998_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i72_i_i_i_reg_139008_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i_i_i_i_i_reg_133808_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i1585_i_i_i_reg_138368_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i_i_i_i_i_reg_133798_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[2]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[3]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[4]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[5]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_1_reg_136243_reg[11]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_reg_136238_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_reg_136238_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_135963_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49270_reg[9]' (FDE) to 'reg_48886_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i_i_i4723_i_i_reg_135968_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_reg_135958_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i_i_i4647_i_i_reg_135998_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i_i_i4683_i_i_reg_135988_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i_i_i4681_i_i_reg_135978_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i1415_i_i_i_reg_135198_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i_i_i_reg_135148_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_135138_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_reg_135128_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i1413_i_i_i_reg_135188_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i_i_i_reg_135268_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i_i_i_reg_135258_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134728_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_134358_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i_reg_138748_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i981_i_i_i_i_reg_134288_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_reg_138738_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i_reg_138728_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i_i_i_reg_138768_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_reg_138758_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i929_i_i_i_i_reg_134308_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49114_reg[9]' (FDE) to 'reg_48886_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i_i_i_i_reg_134298_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i1261_i1261_i1261_i_i_reg_138598_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i_i_i_i_reg_134088_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_48886_reg[9]' (FDE) to 'reg_49282_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i_i_i_reg_134078_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_i_i_i_reg_134048_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_i_i_i_reg_134048_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_133818_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_i_i_i_reg_133948_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_133818_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_i_i_i_reg_133938_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_133818_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i_i_i4455_i_i_reg_138468_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i_i_i_i_reg_133928_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_133818_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138378_reg[9]' (FDE) to 'agg_tmp_i311_i_i_i_i4773_i_i_reg_138448_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_133818_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i_i_i4773_i_i_reg_138448_reg[9]' (FDE) to 'agg_tmp_i_i_i_i2533_i_i_i_reg_138328_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i5089_i_i_reg_138438_reg[9]' (FDE) to 'agg_tmp_i_i_i_i2533_i_i_i_reg_138328_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_133898_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i2533_i_i_i_reg_138328_reg[9]' (FDE) to 'agg_tmp3_i313_i313_i313_i_i_i_i_reg_138318_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49282_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i313_i_i_i_i_reg_138318_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i_i_i_i_reg_133738_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_48850_reg[9]' (FDE) to 'reg_48802_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_133728_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49368_reg[9]' (FDE) to 'reg_49358_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_133698_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49358_reg[9]' (FDE) to 'reg_49338_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i_i_i_i_reg_133688_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i_i_i_reg_133668_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49338_reg[9]' (FDE) to 'reg_49318_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49318_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133638_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48802_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49006_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i_i_i_reg_138718_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i1207_i1207_i_i_i_reg_135278_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49246_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i_i1901_i_i_i_reg_138358_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49328_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49294_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_133608_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_reg_135828_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i614_i_i_reg_138858_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_1_reg_137013_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49378_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i_i3813_i_i_reg_138488_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48838_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_reg_134858_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49102_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i1809_i_i_i_reg_135028_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i1807_i_i_i_reg_135018_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i_i_i_reg_135008_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i1773_i_i_i_reg_135038_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i313_i313_i_i_i_reg_138428_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_reg_138948_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i_i_i_i_reg_133878_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i311_i311_i_i_i_reg_138418_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_reg_138948_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i1135_i_i_i_i_reg_134218_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i_i_i_reg_134018_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i1135_i_i_i_i_reg_134218_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i311_i_i2865_i_i_reg_138528_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_reg_138948_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49078_reg[9]' (FDE) to 'reg_49090_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i_i_i_i_reg_134218_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i_i_reg_138688_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_reg_138948_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i1053_i_i_i_i_reg_134248_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i_i_reg_138708_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_reg_138948_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i302_i_i_reg_138918_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i_i5069_i_i_reg_135808_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49234_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[2]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_1_reg_135293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[3]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_1_reg_135293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[3]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_1_reg_135293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_1_reg_135293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_1_reg_135293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[6]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135053_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_1_reg_135063_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_reg_135478_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_reg_137858_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i26_i_reg_138648_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_137928_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49186_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i379_i379_i_i_i_reg_135638_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i_i386_i_i_reg_138898_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i_i_i3893_i_i_reg_136358_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i141_i141_i_i_i_i_reg_134648_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i_i388_i_i_reg_138908_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_reg_137918_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i_i2361_i_i_i_reg_134778_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_reg_136298_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_reg_135768_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_135408_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i1241_i_i3795_i_i_reg_136398_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_reg_136058_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_reg_136498_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i_i2327_i_i_i_reg_134798_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i_i_i4567_i_i_reg_136018_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49030_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 4579.012 ; gain = 2146.891 ; free physical = 427089 ; free virtual = 828212
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:39 . Memory (MB): peak = 4579.012 ; gain = 2146.891 ; free physical = 426879 ; free virtual = 828169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i_i_i139_i139_i139_i_i1413_i_i_i_1_reg_135193_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_1_reg_134863_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_1_reg_134533_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i_i145_i_i_i460_i_i_1_reg_138893_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i_i_i141_i_i455_i455_i455_i_i_i_1_reg_135613_reg[4] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:41 ; elapsed = 00:02:49 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 426239 ; free virtual = 827579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:01 ; elapsed = 00:03:09 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 426149 ; free virtual = 827550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:02 ; elapsed = 00:03:10 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 426155 ; free virtual = 827556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:05 ; elapsed = 00:03:13 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 426066 ; free virtual = 827567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:05 ; elapsed = 00:03:13 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 426051 ; free virtual = 827566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:26 ; elapsed = 00:03:34 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 425984 ; free virtual = 827595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:26 ; elapsed = 00:03:35 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 425985 ; free virtual = 827596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    11|
|3     |LUT2  |  4344|
|4     |LUT3  |  3287|
|5     |LUT4  | 13837|
|6     |LUT5  |  5458|
|7     |LUT6  | 45590|
|8     |MUXF7 |   334|
|9     |FDRE  | 34509|
|10    |FDSE  |    31|
|11    |IBUF  | 25004|
|12    |OBUF  |   113|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 132519|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |     90|
|3     |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S                                                   |     45|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_17                                       |     37|
|5     |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_0                                                 |     46|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_16                                       |     37|
|7     |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_1                                                 |     47|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_15                                       |     37|
|9     |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_2                                                 |     56|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_14                                       |     37|
|11    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_3                                                 |     47|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_13                                       |     37|
|13    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_4                                                 |     45|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_12                                       |     37|
|15    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_5                                                 |     45|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_11                                       |     37|
|17    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_6                                                 |     49|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_10                                       |     37|
|19    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_7                                                 |     45|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_9                                        |     37|
|21    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_8                                                 |     47|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |     37|
|23    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4 | 106829|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:27 ; elapsed = 00:03:35 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 425986 ; free virtual = 827597
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:29 ; elapsed = 00:03:36 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 440238 ; free virtual = 841849
Synthesis Optimization Complete : Time (s): cpu = 00:03:29 ; elapsed = 00:03:36 . Memory (MB): peak = 4587.016 ; gain = 2154.895 ; free physical = 440253 ; free virtual = 841846
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4587.016 ; gain = 0.000 ; free physical = 440256 ; free virtual = 841848
INFO: [Netlist 29-17] Analyzing 25339 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_10_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4631.117 ; gain = 0.000 ; free physical = 440268 ; free virtual = 841860
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 25004 instances

Synth Design complete | Checksum: ed892ea0
INFO: [Common 17-83] Releasing license: Synthesis
183 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:59 ; elapsed = 00:04:05 . Memory (MB): peak = 4631.117 ; gain = 2222.906 ; free physical = 440275 ; free virtual = 841867
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18160.510; main = 3932.148; forked = 14459.778
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23190.246; main = 4631.121; forked = 18607.148
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4695.148 ; gain = 64.031 ; free physical = 440279 ; free virtual = 841871

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13f0247b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4752.570 ; gain = 57.422 ; free physical = 440262 ; free virtual = 841855

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 977 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 138cfa5c4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440141 ; free virtual = 841734
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 15 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ea6e162f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440121 ; free virtual = 841713
INFO: [Opt 31-389] Phase Constant propagation created 58 cells and removed 114 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fc53e040

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440149 ; free virtual = 841741
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1861ed4aa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440122 ; free virtual = 841715
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 179ee5717

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440121 ; free virtual = 841713
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              15  |                                              0  |
|  Constant propagation         |              58  |             114  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13d719801

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440120 ; free virtual = 841713

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13d719801

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440113 ; free virtual = 841705

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13d719801

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440113 ; free virtual = 841705

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440112 ; free virtual = 841704
Ending Netlist Obfuscation Task | Checksum: 13d719801

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4893.523 ; gain = 0.000 ; free physical = 440112 ; free virtual = 841704
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 4893.523 ; gain = 262.406 ; free physical = 440112 ; free virtual = 841704
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 05:18:05 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h4m58s *****
INFO: [HLS 200-112] Total CPU user time: 3097.9 seconds. Total CPU system time: 33.24 seconds. Total elapsed time: 3170.61 seconds; peak allocated memory: 6.798 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Jul 10 05:18:17 2025...
