T. Ando. 2007. Exotic electronic and transport properties of grapheme. Physica E Low-Dimensional Syst. Nanostruct. 40, 2, 213--227.
S. K. Banerjee, L. F. Register, E. Tutuc, D. Reddy, and A. H. Macdonald. 2009. Bilayer pseudospin field-effect transistor (BisFET): A proposed new logic device. IEEE Electron Dev. Lett. 30, 2, 158--160.
C. Bencher, H. Dai, and Y. Chen. 2009. Gridded design rule scaling: Taking the CPU toward the 16nm node. Proc. SPIE 7274.
K. C. Chun, P. Jain, J. H. Lee, and C. H. Kim. 2011. A 3T gain cell embedded DRAM utilizing preferential boosting for high density and low power on-die caches. IEEE J. Solid-State Circ. 46, 6, 1495--1505.
W. A. De Heer, C. Berger, E. Conrad, P. First, R. Murali, and J. Meindl. 2007. Pionics: The emerging science and technology of graphene-based nanoelectronics. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'07). 199--202.
P. Elakkumanan, A. Narasimhan, and R. Sridhar. 2003. NC-SRAM - A low-leakage memory circuit for ultra deep submicron designs. In Proceedings of the IEEE International Systems-on-Chip Conference (SoC'03). 3--6.
G. Fiori and G. Iannaccone. 2009a. On the possibility of tunable-gap bilayer graphene FET. IEEE Electron Dev. Lett. 30, 3, 261--264.
G. Fiori and G. Iannaccone. 2009b. Ultralow-voltage bilayer graphene tunnel FET. IEEE Electron Dev. Lett. 30, 10, 1096--1098.
E. Goto, K. Mutara, K. Nakazawa, T. Moto-Oka, Y. Matsuoka, Y. Ishibashi, T. Soma, and E. Wada. 1960. Esaki diode high-speed logical circuits. IRE Trans. Electron. Comput. 9, 25--29.
R. T. Greenway, K. Jeong, A. B. Kahng, C.-H. Park, and J. S. Petersen. 2008. 32nm 1-D regular pitch SRAM bitcell design for interference-assisted lithography. Proc. SPIE 7122.
X. Guan, Q. Ran, M. Zhang, Z. Yu, and H.-S. P. Wong. 2008. Modeling of Schottky and Ohmic contacts between metal and graphene nanoribbons using extended Hückel theory (EHT)-based NEGF method. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'08). 1--4.
K. M. M. Habib and R. K. Lake. 2011. Numerical study of electronic transport through bilayer graphene nanoribbons. In Proceedings of the 69<sup>th</sup> Annual Device Research Conference (DRC'11). 109--110.
K. M. M. Habib and R. K. Lake. 2012. Current modulation by voltage control of the quantum phase in crossed graphene nanoribbons. Phys. Rev. B 86, 4.
K. M. M. Habib, F. Zahid, and R. K. Lake. 2013. Multi-state current switching by voltage controlled coupling of crossed graphene nanoribbons. J. Appl. Phys. 114, 15.
Kiyoo Itoh, Embedded Memories: Progress and a Look into the Future, IEEE Design & Test, v.28 n.1, p.10-13, January 2011[doi>10.1109/MDT.2011.14]
Kiyoo Itoh , Masashi Horiguchi , Hitoshi Tanaka, Ultra-Low Voltage Nanoscale Memories (Series on Integrated Circuits and Systems), Springer-Verlag New York, Inc., Secaucus, NJ, 2007
Itrs. 2015. The international technology roadmap for semiconductors. http://www.itrs.net/.
N. K. Jha and D. Chen, Eds. 2011. Nanoelectronic Circuit Design. Springer.
Y. C. Kao, A. C. Seabaugh, and H.-T. Yuan. 1992. Vertical integration of structured resonant tunneling diodes on InP for multi-valued memory applications. In Proceedings of the 4<sup>th</sup> International Conference on Indium Phosphide and Related Materials (ICIPRP'92). 489--492.
Santosh Khasanvis , K. M.  Masum Habib , Mostafizur Rahman , Pritish Narayanan , Roger K. Lake , Csaba Andras Moritz, Hybrid Graphene Nanoribbon-CMOS tunneling volatile memory fabric, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.189-195, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941503]
Santosh Khasanvis , K. M. Masum Habib , Mostafizur Rahman , Pritish Narayanan , Roger K. Lake , Csaba Andras Moritz, Ternary volatile random access memory based on heterogeneous graphene-CMOS fabric, Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, July 04-06, 2012, Amsterdam, The Netherlands[doi>10.1145/2765491.2765505]
K.-T. Lam, and G. Liang. 2009. A computational evaluation of the designs of a novel nanoelectromechanical switch based on bilayer graphene nanoribbon. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'09). 1--4.
K.-T. Lam, C. Lee, and G. Liang. 2009. Bilayer graphene nanoribbon nanoelectromechanical system device: A computational study. Appl. Phys. Lett. 95, 14.
H. C. Lin. 1994. Resonant tunneling diodes for multi-valued digital applications. In Proceedings of the 24<sup>th</sup> International Symposium on Multiple-Valued Logic (ISMLV'94). 188--195.
L.-F. Mao, X. J. Li, C. Y. Zhu, Z. O. Wang, Z. H. Lu, J. F. Yang, H. W. Zhu, Y. S. Liu, and J. Y. Wang. 2010. Finite-size effects on thermionic emission in metal--graphene-nanoribbon contacts. IEEE Electron Dev. Lett. 31, 5, 491--493.
P. Mazumder, S. Kulkarni, M. Bhattacharya, J. P. Sun, and G. I. Haddad. 1998. Digital circuit applications of resonant tunneling devices. Proc. IEEE 86, 4, 664--686.
T. H. Morshed, D. D. Lu, W. Yang, M. V. Dunga, X. Xi, J. He, W. Liu, K. M. Cao, X. Jin, J. J. Ou, M. Chan, A. M. Niknejad, and C. Hu. 2011. BSIM4v4.7 MOSFET model -- User's manual. http://www-device.eecs.berkeley.edu/bsim/Files/BSIM4/BSIM470/BSIM470_Manual.pdf.
K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, M. I. Katsnelson, I. V. Grigorieva, S. V. Dubonos, and A. A. Firsov. 2005. Two-dimensional gas of massless dirac fermions in grapheme. Nature 438, 7065, 197--200.
Predictive Technology Model. 2015. http://ptm.asu.edu/.
Masood Qazi , Mahmut Sinangil , Anantha Chandrakasan, Challenges and Directions for Low-Voltage SRAM, IEEE Design & Test, v.28 n.1, p.32-43, January 2011[doi>10.1109/MDT.2010.115]
M. Rahman, P. Narayanan, and C. A. Moritz. 2011. N3asic-based nanowire volatile RAM. In Proceedings of the 11<sup>th</sup> IEEE Conference on Nanotechnology (IEEE-NANO'11). 1097--1101.
SF. Chwierz. 2010. Graphene transistors. Nature Nanotechnol. 5, 7, 487--96.
K. C. Smith, A. Wang, and L. C. Fujino. 2012. Through the looking glass: Trend tracking for ISSCC 2012. IEEE Solid-State Circ. Mag. 4, 1, 4--20.
Dincer Unluer , Frank Tseng , Avik W. Ghosh , Mircea R. Stan, Monolithically Patterned Wide–Narrow–Wide All-Graphene Devices, IEEE Transactions on Nanotechnology, v.10 n.5, p.931-939, September 2011[doi>10.1109/TNANO.2010.2060348]
J. P. A. Van Der Wagt. 1999. Tunneling-based SRAM. Proc. IEEE 87, 4, 571--595.
S.-J. Wei, and H. C. Lin. 1991. A multi-state memory using resonant tunneling diode pair. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'91). 2924--2927.
