Assembler report for top
Tue Feb 26 20:58:46 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: top.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Tue Feb 26 20:58:46 2019 ;
; Revision Name         ; top                                   ;
; Top-level Entity Name ; top                                   ;
; Family                ; Stratix V                             ;
; Device                ; 5SGXEA7N2F45C2                        ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                            ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Option                                                                      ; Setting        ; Default Value  ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Use smart compilation                                                       ; Off            ; Off            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On             ; On             ;
; Enable compact report table                                                 ; Off            ; Off            ;
; Generate compressed bitstreams                                              ; On             ; On             ;
; Compression mode                                                            ; Off            ; Off            ;
; Clock source for configuration device                                       ; Internal       ; Internal       ;
; Clock frequency of the configuration device                                 ; 10 MHZ         ; 10 MHz         ;
; Divide clock frequency by                                                   ; 1              ; 1              ;
; Auto user code                                                              ; On             ; On             ;
; Configuration device                                                        ; Auto           ; Auto           ;
; Voltage output format                                                       ; Auto discovery ; Auto discovery ;
; Configuration device auto user code                                         ; Off            ; Off            ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off            ; Off            ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off            ; Off            ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off            ; Off            ;
; Hexadecimal Output File start address                                       ; 0              ; 0              ;
; Hexadecimal Output File count direction                                     ; Up             ; Up             ;
; Release clears before tri-states                                            ; Off            ; Off            ;
; Auto-restart configuration after error                                      ; On             ; On             ;
; Enable OCT_DONE                                                             ; Off            ; Off            ;
; Use Checkered Pattern as Uninitialized RAM Content                          ; Off            ; Off            ;
; Enable autonomous PCIe HIP mode                                             ; Off            ; Off            ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off            ; Off            ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On             ; On             ;
+-----------------------------------------------------------------------------+----------------+----------------+


+---------------------------------------------+
; Assembler Encrypted IP Cores Summary        ;
+--------+---------------------+--------------+
; Vendor ; IP Core Name        ; License Type ;
+--------+---------------------+--------------+
; Altera ; Unknown (6AF7 FFFF) ; Licensed     ;
+--------+---------------------+--------------+


+---------------------------+
; Assembler Generated Files ;
+---------------------------+
; File Name                 ;
+---------------------------+
; top.sof                   ;
+---------------------------+


+-----------------------------------+
; Assembler Device Options: top.sof ;
+----------------+------------------+
; Option         ; Setting          ;
+----------------+------------------+
; Device         ; 5SGXEA7N2F45C2   ;
; JTAG usercode  ; 0x0874F29B       ;
; Checksum       ; 0x0874F29B       ;
+----------------+------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Tue Feb 26 20:56:39 2019
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off top -c top
Info: Using INI file /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/quartus.ini
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v Line: 6
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v Line: 6
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v Line: 6
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v Line: 6
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v Line: 6
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v Line: 6
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v Line: 6
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v Line: 6
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v Line: 6
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 2264 megabytes
    Info: Processing ended: Tue Feb 26 20:58:49 2019
    Info: Elapsed time: 00:02:10
    Info: Total CPU time (on all processors): 00:02:10


