read -sv run_verilog_mid/adder_32b_8_84_3478ddb72ae6ead8d565fbffad838f6e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_84_3478ddb72ae6ead8d565fbffad838f6e_yosys.v
