INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/input_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_mux
