-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--YC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

YC1_W_alu_result[4] = DFFEAS(YC1L315, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

YC1_W_alu_result[10] = DFFEAS(YC1L321, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

YC1_W_alu_result[12] = DFFEAS(YC1L323, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

YC1_W_alu_result[9] = DFFEAS(YC1L320, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

YC1_W_alu_result[8] = DFFEAS(YC1L319, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

YC1_W_alu_result[7] = DFFEAS(YC1L318, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

YC1_W_alu_result[5] = DFFEAS(YC1L316, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

YC1_W_alu_result[6] = DFFEAS(YC1L317, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

YC1_W_alu_result[11] = DFFEAS(YC1L322, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

YC1_W_alu_result[13] = DFFEAS(YC1L324, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

YC1_W_alu_result[14] = DFFEAS(YC1L325, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

YC1_W_alu_result[15] = DFFEAS(YC1L326, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

YC1_W_alu_result[16] = DFFEAS(YC1L327, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

YC1_W_alu_result[2] = DFFEAS(YC1L313, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

YC1_W_alu_result[3] = DFFEAS(YC1L314, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

YC1_d_writedata[8] = DFFEAS(ED2_q_b[0], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[8],  ,  , YC1L238);


--YC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

YC1_d_writedata[9] = DFFEAS(ED2_q_b[1], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[9],  ,  , YC1L238);


--CB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

CB1_td_shift[0] = AMPP_FUNCTION(A1L10, CB1L69, !A1L2, !A1L8, CB1L57);


--VD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

VD1_sr[1] = DFFEAS(VD1L57, A1L36,  ,  , VD1L21,  ,  , VD1L20,  );


--ED2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[0]_PORT_A_data_in = YC1L781;
ED2_q_b[0]_PORT_A_data_in_reg = DFFE(ED2_q_b[0]_PORT_A_data_in, ED2_q_b[0]_clock_0, , , );
ED2_q_b[0]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[0]_PORT_A_address_reg = DFFE(ED2_q_b[0]_PORT_A_address, ED2_q_b[0]_clock_0, , , );
ED2_q_b[0]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[0]_PORT_B_address_reg = DFFE(ED2_q_b[0]_PORT_B_address, ED2_q_b[0]_clock_1, , , );
ED2_q_b[0]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[0]_PORT_A_write_enable_reg = DFFE(ED2_q_b[0]_PORT_A_write_enable, ED2_q_b[0]_clock_0, , , );
ED2_q_b[0]_PORT_B_read_enable = VCC;
ED2_q_b[0]_PORT_B_read_enable_reg = DFFE(ED2_q_b[0]_PORT_B_read_enable, ED2_q_b[0]_clock_1, , , );
ED2_q_b[0]_clock_0 = CLOCK_50;
ED2_q_b[0]_clock_1 = CLOCK_50;
ED2_q_b[0]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[0]_PORT_B_data_out = MEMORY(ED2_q_b[0]_PORT_A_data_in_reg, , ED2_q_b[0]_PORT_A_address_reg, ED2_q_b[0]_PORT_B_address_reg, ED2_q_b[0]_PORT_A_write_enable_reg, , , ED2_q_b[0]_PORT_B_read_enable_reg, , , ED2_q_b[0]_clock_0, ED2_q_b[0]_clock_1, ED2_q_b[0]_clock_enable_0, , , , , );
ED2_q_b[0] = ED2_q_b[0]_PORT_B_data_out[0];


--YC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

YC1_R_ctrl_st = DFFEAS(YC1L254, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , !YC1_D_iw[2],  );


--TB2_byteen_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|byteen_reg[0]
--register power-up is low

TB2_byteen_reg[0] = DFFEAS(YC1_d_byteenable[2], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--TB2_byteen_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|byteen_reg[1]
--register power-up is low

TB2_byteen_reg[1] = DFFEAS(YC1_d_byteenable[3], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--T1_time_out_counter[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[2]
--register power-up is low

T1_time_out_counter[2] = DFFEAS(T1L2, CLOCK_50,  ,  ,  ,  ,  , T1L80,  );


--T1_time_out_counter[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[3]
--register power-up is low

T1_time_out_counter[3] = DFFEAS(T1L6, CLOCK_50,  ,  ,  ,  ,  , T1L80,  );


--T1_time_out_counter[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[7]
--register power-up is low

T1_time_out_counter[7] = DFFEAS(T1L10, CLOCK_50,  ,  ,  ,  ,  , T1L80,  );


--T1_time_out_counter[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[6]
--register power-up is low

T1_time_out_counter[6] = DFFEAS(T1L14, CLOCK_50,  ,  ,  ,  ,  , T1L80,  );


--T1_time_out_counter[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[5]
--register power-up is low

T1_time_out_counter[5] = DFFEAS(T1L18, CLOCK_50,  ,  ,  ,  ,  , T1L80,  );


--T1_time_out_counter[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[4]
--register power-up is low

T1_time_out_counter[4] = DFFEAS(T1L22, CLOCK_50,  ,  ,  ,  ,  , T1L80,  );


--T1_time_out_counter[0] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[0]
--register power-up is low

T1_time_out_counter[0] = DFFEAS(T1L26, CLOCK_50,  ,  ,  ,  ,  , T1L80,  );


--T1_time_out_counter[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[1]
--register power-up is low

T1_time_out_counter[1] = DFFEAS(T1L30, CLOCK_50,  ,  ,  ,  ,  , T1L80,  );


--MC2_burst_uncompress_address_base[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]
--register power-up is low

MC2_burst_uncompress_address_base[1] = DFFEAS(A1L57, CLOCK_50, !AB1_r_sync_rst,  , QB2L1, RB2_mem[0][19],  ,  , !RB2_mem[0][42]);


--MC2_burst_uncompress_address_offset[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]
--register power-up is low

MC2_burst_uncompress_address_offset[1] = DFFEAS(MC2L2, CLOCK_50, !AB1_r_sync_rst,  , QB2L1, A1L57,  ,  , !RB2_mem[0][42]);


--YC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

YC1_E_shift_rot_result[4] = DFFEAS(YC1L436, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[4],  ,  , YC1_E_new_inst);


--YC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
YC1L62_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[4]) ) + ( YC1_E_src1[4] ) + ( YC1L119 );
YC1L62 = SUM(YC1L62_adder_eqn);

--YC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
YC1L63_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[4]) ) + ( YC1_E_src1[4] ) + ( YC1L119 );
YC1L63 = CARRY(YC1L63_adder_eqn);


--YC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

YC1_E_shift_rot_result[10] = DFFEAS(YC1L442, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[10],  ,  , YC1_E_new_inst);


--YC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

YC1_E_src2[10] = DFFEAS(YC1_D_iw[16], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[10],  , YC1L515, !YC1_R_src2_use_imm);


--YC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
YC1L66_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[10]) ) + ( YC1_E_src1[10] ) + ( YC1L75 );
YC1L66 = SUM(YC1L66_adder_eqn);

--YC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
YC1L67_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[10]) ) + ( YC1_E_src1[10] ) + ( YC1L75 );
YC1L67 = CARRY(YC1L67_adder_eqn);


--YC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

YC1_E_shift_rot_result[12] = DFFEAS(YC1L444, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[12],  ,  , YC1_E_new_inst);


--YC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

YC1_E_src2[12] = DFFEAS(YC1_D_iw[18], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[12],  , YC1L515, !YC1_R_src2_use_imm);


--YC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
YC1L70_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[12]) ) + ( YC1_E_src1[12] ) + ( YC1L95 );
YC1L70 = SUM(YC1L70_adder_eqn);

--YC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
YC1L71_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[12]) ) + ( YC1_E_src1[12] ) + ( YC1L95 );
YC1L71 = CARRY(YC1L71_adder_eqn);


--YC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

YC1_E_shift_rot_result[9] = DFFEAS(YC1L441, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[9],  ,  , YC1_E_new_inst);


--YC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

YC1_E_src2[9] = DFFEAS(YC1_D_iw[15], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[9],  , YC1L515, !YC1_R_src2_use_imm);


--YC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
YC1L74_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[9]) ) + ( YC1_E_src1[9] ) + ( YC1L79 );
YC1L74 = SUM(YC1L74_adder_eqn);

--YC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
YC1L75_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[9]) ) + ( YC1_E_src1[9] ) + ( YC1L79 );
YC1L75 = CARRY(YC1L75_adder_eqn);


--YC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

YC1_E_shift_rot_result[8] = DFFEAS(YC1L440, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[8],  ,  , YC1_E_new_inst);


--YC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

YC1_E_src2[8] = DFFEAS(YC1_D_iw[14], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[8],  , YC1L515, !YC1_R_src2_use_imm);


--YC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
YC1L78_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[8]) ) + ( YC1_E_src1[8] ) + ( YC1L83 );
YC1L78 = SUM(YC1L78_adder_eqn);

--YC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
YC1L79_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[8]) ) + ( YC1_E_src1[8] ) + ( YC1L83 );
YC1L79 = CARRY(YC1L79_adder_eqn);


--YC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

YC1_E_shift_rot_result[7] = DFFEAS(YC1L439, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[7],  ,  , YC1_E_new_inst);


--YC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

YC1_E_src2[7] = DFFEAS(YC1_D_iw[13], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[7],  , YC1L515, !YC1_R_src2_use_imm);


--YC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
YC1L82_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[7]) ) + ( YC1_E_src1[7] ) + ( YC1L91 );
YC1L82 = SUM(YC1L82_adder_eqn);

--YC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
YC1L83_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[7]) ) + ( YC1_E_src1[7] ) + ( YC1L91 );
YC1L83 = CARRY(YC1L83_adder_eqn);


--YC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

YC1_E_shift_rot_result[5] = DFFEAS(YC1L437, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[5],  ,  , YC1_E_new_inst);


--YC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

YC1_E_src2[5] = DFFEAS(YC1_D_iw[11], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[5],  , YC1L515, !YC1_R_src2_use_imm);


--YC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
YC1L86_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[5]) ) + ( YC1_E_src1[5] ) + ( YC1L63 );
YC1L86 = SUM(YC1L86_adder_eqn);

--YC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
YC1L87_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[5]) ) + ( YC1_E_src1[5] ) + ( YC1L63 );
YC1L87 = CARRY(YC1L87_adder_eqn);


--YC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

YC1_E_shift_rot_result[6] = DFFEAS(YC1L438, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[6],  ,  , YC1_E_new_inst);


--YC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

YC1_E_src2[6] = DFFEAS(YC1_D_iw[12], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[6],  , YC1L515, !YC1_R_src2_use_imm);


--YC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
YC1L90_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[6]) ) + ( YC1_E_src1[6] ) + ( YC1L87 );
YC1L90 = SUM(YC1L90_adder_eqn);

--YC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
YC1L91_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[6]) ) + ( YC1_E_src1[6] ) + ( YC1L87 );
YC1L91 = CARRY(YC1L91_adder_eqn);


--YC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

YC1_E_shift_rot_result[11] = DFFEAS(YC1L443, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[11],  ,  , YC1_E_new_inst);


--YC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

YC1_E_src2[11] = DFFEAS(YC1_D_iw[17], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[11],  , YC1L515, !YC1_R_src2_use_imm);


--YC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
YC1L94_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[11]) ) + ( YC1_E_src1[11] ) + ( YC1L67 );
YC1L94 = SUM(YC1L94_adder_eqn);

--YC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
YC1L95_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[11]) ) + ( YC1_E_src1[11] ) + ( YC1L67 );
YC1L95 = CARRY(YC1L95_adder_eqn);


--YC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

YC1_E_shift_rot_result[13] = DFFEAS(YC1L445, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[13],  ,  , YC1_E_new_inst);


--YC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

YC1_E_src2[13] = DFFEAS(YC1_D_iw[19], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[13],  , YC1L515, !YC1_R_src2_use_imm);


--YC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
YC1L98_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[13]) ) + ( YC1_E_src1[13] ) + ( YC1L71 );
YC1L98 = SUM(YC1L98_adder_eqn);

--YC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
YC1L99_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[13]) ) + ( YC1_E_src1[13] ) + ( YC1L71 );
YC1L99 = CARRY(YC1L99_adder_eqn);


--YC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

YC1_E_shift_rot_result[14] = DFFEAS(YC1L446, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[14],  ,  , YC1_E_new_inst);


--YC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

YC1_E_src2[14] = DFFEAS(YC1_D_iw[20], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[14],  , YC1L515, !YC1_R_src2_use_imm);


--YC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
YC1L102_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[14]) ) + ( YC1_E_src1[14] ) + ( YC1L99 );
YC1L102 = SUM(YC1L102_adder_eqn);

--YC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
YC1L103_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[14]) ) + ( YC1_E_src1[14] ) + ( YC1L99 );
YC1L103 = CARRY(YC1L103_adder_eqn);


--YC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

YC1_E_shift_rot_result[15] = DFFEAS(YC1L447, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[15],  ,  , YC1_E_new_inst);


--YC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

YC1_E_src2[15] = DFFEAS(YC1_D_iw[21], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[15],  , YC1L515, !YC1_R_src2_use_imm);


--YC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
YC1L106_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[15]) ) + ( YC1_E_src1[15] ) + ( YC1L103 );
YC1L106 = SUM(YC1L106_adder_eqn);

--YC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
YC1L107_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[15]) ) + ( YC1_E_src1[15] ) + ( YC1L103 );
YC1L107 = CARRY(YC1L107_adder_eqn);


--YC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

YC1_E_shift_rot_result[16] = DFFEAS(YC1L448, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[16],  ,  , YC1_E_new_inst);


--YC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

YC1_E_src2[16] = DFFEAS(YC1L698, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
YC1L110_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[16]) ) + ( YC1_E_src1[16] ) + ( YC1L107 );
YC1L110 = SUM(YC1L110_adder_eqn);

--YC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
YC1L111_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[16]) ) + ( YC1_E_src1[16] ) + ( YC1L107 );
YC1L111 = CARRY(YC1L111_adder_eqn);


--YC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

YC1_E_shift_rot_result[2] = DFFEAS(YC1L434, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[2],  ,  , YC1_E_new_inst);


--YC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
YC1L114_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[2]) ) + ( YC1_E_src1[2] ) + ( YC1L123 );
YC1L114 = SUM(YC1L114_adder_eqn);

--YC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
YC1L115_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[2]) ) + ( YC1_E_src1[2] ) + ( YC1L123 );
YC1L115 = CARRY(YC1L115_adder_eqn);


--YC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

YC1_E_shift_rot_result[3] = DFFEAS(YC1L435, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[3],  ,  , YC1_E_new_inst);


--YC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
YC1L118_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[3]) ) + ( YC1_E_src1[3] ) + ( YC1L115 );
YC1L118 = SUM(YC1L118_adder_eqn);

--YC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
YC1L119_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[3]) ) + ( YC1_E_src1[3] ) + ( YC1L115 );
YC1L119 = CARRY(YC1L119_adder_eqn);


--ED2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[1]_PORT_A_data_in = YC1L785;
ED2_q_b[1]_PORT_A_data_in_reg = DFFE(ED2_q_b[1]_PORT_A_data_in, ED2_q_b[1]_clock_0, , , );
ED2_q_b[1]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[1]_PORT_A_address_reg = DFFE(ED2_q_b[1]_PORT_A_address, ED2_q_b[1]_clock_0, , , );
ED2_q_b[1]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[1]_PORT_B_address_reg = DFFE(ED2_q_b[1]_PORT_B_address, ED2_q_b[1]_clock_1, , , );
ED2_q_b[1]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[1]_PORT_A_write_enable_reg = DFFE(ED2_q_b[1]_PORT_A_write_enable, ED2_q_b[1]_clock_0, , , );
ED2_q_b[1]_PORT_B_read_enable = VCC;
ED2_q_b[1]_PORT_B_read_enable_reg = DFFE(ED2_q_b[1]_PORT_B_read_enable, ED2_q_b[1]_clock_1, , , );
ED2_q_b[1]_clock_0 = CLOCK_50;
ED2_q_b[1]_clock_1 = CLOCK_50;
ED2_q_b[1]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[1]_PORT_B_data_out = MEMORY(ED2_q_b[1]_PORT_A_data_in_reg, , ED2_q_b[1]_PORT_A_address_reg, ED2_q_b[1]_PORT_B_address_reg, ED2_q_b[1]_PORT_A_write_enable_reg, , , ED2_q_b[1]_PORT_B_read_enable_reg, , , ED2_q_b[1]_clock_0, ED2_q_b[1]_clock_1, ED2_q_b[1]_clock_enable_0, , , , , );
ED2_q_b[1] = ED2_q_b[1]_PORT_B_data_out[0];


--ED2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[2]_PORT_A_data_in = YC1L786;
ED2_q_b[2]_PORT_A_data_in_reg = DFFE(ED2_q_b[2]_PORT_A_data_in, ED2_q_b[2]_clock_0, , , );
ED2_q_b[2]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[2]_PORT_A_address_reg = DFFE(ED2_q_b[2]_PORT_A_address, ED2_q_b[2]_clock_0, , , );
ED2_q_b[2]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[2]_PORT_B_address_reg = DFFE(ED2_q_b[2]_PORT_B_address, ED2_q_b[2]_clock_1, , , );
ED2_q_b[2]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[2]_PORT_A_write_enable_reg = DFFE(ED2_q_b[2]_PORT_A_write_enable, ED2_q_b[2]_clock_0, , , );
ED2_q_b[2]_PORT_B_read_enable = VCC;
ED2_q_b[2]_PORT_B_read_enable_reg = DFFE(ED2_q_b[2]_PORT_B_read_enable, ED2_q_b[2]_clock_1, , , );
ED2_q_b[2]_clock_0 = CLOCK_50;
ED2_q_b[2]_clock_1 = CLOCK_50;
ED2_q_b[2]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[2]_PORT_B_data_out = MEMORY(ED2_q_b[2]_PORT_A_data_in_reg, , ED2_q_b[2]_PORT_A_address_reg, ED2_q_b[2]_PORT_B_address_reg, ED2_q_b[2]_PORT_A_write_enable_reg, , , ED2_q_b[2]_PORT_B_read_enable_reg, , , ED2_q_b[2]_clock_0, ED2_q_b[2]_clock_1, ED2_q_b[2]_clock_enable_0, , , , , );
ED2_q_b[2] = ED2_q_b[2]_PORT_B_data_out[0];


--ED2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[3]_PORT_A_data_in = YC1L787;
ED2_q_b[3]_PORT_A_data_in_reg = DFFE(ED2_q_b[3]_PORT_A_data_in, ED2_q_b[3]_clock_0, , , );
ED2_q_b[3]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[3]_PORT_A_address_reg = DFFE(ED2_q_b[3]_PORT_A_address, ED2_q_b[3]_clock_0, , , );
ED2_q_b[3]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[3]_PORT_B_address_reg = DFFE(ED2_q_b[3]_PORT_B_address, ED2_q_b[3]_clock_1, , , );
ED2_q_b[3]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[3]_PORT_A_write_enable_reg = DFFE(ED2_q_b[3]_PORT_A_write_enable, ED2_q_b[3]_clock_0, , , );
ED2_q_b[3]_PORT_B_read_enable = VCC;
ED2_q_b[3]_PORT_B_read_enable_reg = DFFE(ED2_q_b[3]_PORT_B_read_enable, ED2_q_b[3]_clock_1, , , );
ED2_q_b[3]_clock_0 = CLOCK_50;
ED2_q_b[3]_clock_1 = CLOCK_50;
ED2_q_b[3]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[3]_PORT_B_data_out = MEMORY(ED2_q_b[3]_PORT_A_data_in_reg, , ED2_q_b[3]_PORT_A_address_reg, ED2_q_b[3]_PORT_B_address_reg, ED2_q_b[3]_PORT_A_write_enable_reg, , , ED2_q_b[3]_PORT_B_read_enable_reg, , , ED2_q_b[3]_clock_0, ED2_q_b[3]_clock_1, ED2_q_b[3]_clock_enable_0, , , , , );
ED2_q_b[3] = ED2_q_b[3]_PORT_B_data_out[0];


--ED2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[4]_PORT_A_data_in = YC1L788;
ED2_q_b[4]_PORT_A_data_in_reg = DFFE(ED2_q_b[4]_PORT_A_data_in, ED2_q_b[4]_clock_0, , , );
ED2_q_b[4]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[4]_PORT_A_address_reg = DFFE(ED2_q_b[4]_PORT_A_address, ED2_q_b[4]_clock_0, , , );
ED2_q_b[4]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[4]_PORT_B_address_reg = DFFE(ED2_q_b[4]_PORT_B_address, ED2_q_b[4]_clock_1, , , );
ED2_q_b[4]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[4]_PORT_A_write_enable_reg = DFFE(ED2_q_b[4]_PORT_A_write_enable, ED2_q_b[4]_clock_0, , , );
ED2_q_b[4]_PORT_B_read_enable = VCC;
ED2_q_b[4]_PORT_B_read_enable_reg = DFFE(ED2_q_b[4]_PORT_B_read_enable, ED2_q_b[4]_clock_1, , , );
ED2_q_b[4]_clock_0 = CLOCK_50;
ED2_q_b[4]_clock_1 = CLOCK_50;
ED2_q_b[4]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[4]_PORT_B_data_out = MEMORY(ED2_q_b[4]_PORT_A_data_in_reg, , ED2_q_b[4]_PORT_A_address_reg, ED2_q_b[4]_PORT_B_address_reg, ED2_q_b[4]_PORT_A_write_enable_reg, , , ED2_q_b[4]_PORT_B_read_enable_reg, , , ED2_q_b[4]_clock_0, ED2_q_b[4]_clock_1, ED2_q_b[4]_clock_enable_0, , , , , );
ED2_q_b[4] = ED2_q_b[4]_PORT_B_data_out[0];


--ED2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[5]_PORT_A_data_in = YC1L789;
ED2_q_b[5]_PORT_A_data_in_reg = DFFE(ED2_q_b[5]_PORT_A_data_in, ED2_q_b[5]_clock_0, , , );
ED2_q_b[5]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[5]_PORT_A_address_reg = DFFE(ED2_q_b[5]_PORT_A_address, ED2_q_b[5]_clock_0, , , );
ED2_q_b[5]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[5]_PORT_B_address_reg = DFFE(ED2_q_b[5]_PORT_B_address, ED2_q_b[5]_clock_1, , , );
ED2_q_b[5]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[5]_PORT_A_write_enable_reg = DFFE(ED2_q_b[5]_PORT_A_write_enable, ED2_q_b[5]_clock_0, , , );
ED2_q_b[5]_PORT_B_read_enable = VCC;
ED2_q_b[5]_PORT_B_read_enable_reg = DFFE(ED2_q_b[5]_PORT_B_read_enable, ED2_q_b[5]_clock_1, , , );
ED2_q_b[5]_clock_0 = CLOCK_50;
ED2_q_b[5]_clock_1 = CLOCK_50;
ED2_q_b[5]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[5]_PORT_B_data_out = MEMORY(ED2_q_b[5]_PORT_A_data_in_reg, , ED2_q_b[5]_PORT_A_address_reg, ED2_q_b[5]_PORT_B_address_reg, ED2_q_b[5]_PORT_A_write_enable_reg, , , ED2_q_b[5]_PORT_B_read_enable_reg, , , ED2_q_b[5]_clock_0, ED2_q_b[5]_clock_1, ED2_q_b[5]_clock_enable_0, , , , , );
ED2_q_b[5] = ED2_q_b[5]_PORT_B_data_out[0];


--ED2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[6]_PORT_A_data_in = YC1L790;
ED2_q_b[6]_PORT_A_data_in_reg = DFFE(ED2_q_b[6]_PORT_A_data_in, ED2_q_b[6]_clock_0, , , );
ED2_q_b[6]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[6]_PORT_A_address_reg = DFFE(ED2_q_b[6]_PORT_A_address, ED2_q_b[6]_clock_0, , , );
ED2_q_b[6]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[6]_PORT_B_address_reg = DFFE(ED2_q_b[6]_PORT_B_address, ED2_q_b[6]_clock_1, , , );
ED2_q_b[6]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[6]_PORT_A_write_enable_reg = DFFE(ED2_q_b[6]_PORT_A_write_enable, ED2_q_b[6]_clock_0, , , );
ED2_q_b[6]_PORT_B_read_enable = VCC;
ED2_q_b[6]_PORT_B_read_enable_reg = DFFE(ED2_q_b[6]_PORT_B_read_enable, ED2_q_b[6]_clock_1, , , );
ED2_q_b[6]_clock_0 = CLOCK_50;
ED2_q_b[6]_clock_1 = CLOCK_50;
ED2_q_b[6]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[6]_PORT_B_data_out = MEMORY(ED2_q_b[6]_PORT_A_data_in_reg, , ED2_q_b[6]_PORT_A_address_reg, ED2_q_b[6]_PORT_B_address_reg, ED2_q_b[6]_PORT_A_write_enable_reg, , , ED2_q_b[6]_PORT_B_read_enable_reg, , , ED2_q_b[6]_clock_0, ED2_q_b[6]_clock_1, ED2_q_b[6]_clock_enable_0, , , , , );
ED2_q_b[6] = ED2_q_b[6]_PORT_B_data_out[0];


--ED2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[7]_PORT_A_data_in = YC1L791;
ED2_q_b[7]_PORT_A_data_in_reg = DFFE(ED2_q_b[7]_PORT_A_data_in, ED2_q_b[7]_clock_0, , , );
ED2_q_b[7]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[7]_PORT_A_address_reg = DFFE(ED2_q_b[7]_PORT_A_address, ED2_q_b[7]_clock_0, , , );
ED2_q_b[7]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[7]_PORT_B_address_reg = DFFE(ED2_q_b[7]_PORT_B_address, ED2_q_b[7]_clock_1, , , );
ED2_q_b[7]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[7]_PORT_A_write_enable_reg = DFFE(ED2_q_b[7]_PORT_A_write_enable, ED2_q_b[7]_clock_0, , , );
ED2_q_b[7]_PORT_B_read_enable = VCC;
ED2_q_b[7]_PORT_B_read_enable_reg = DFFE(ED2_q_b[7]_PORT_B_read_enable, ED2_q_b[7]_clock_1, , , );
ED2_q_b[7]_clock_0 = CLOCK_50;
ED2_q_b[7]_clock_1 = CLOCK_50;
ED2_q_b[7]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[7]_PORT_B_data_out = MEMORY(ED2_q_b[7]_PORT_A_data_in_reg, , ED2_q_b[7]_PORT_A_address_reg, ED2_q_b[7]_PORT_B_address_reg, ED2_q_b[7]_PORT_A_write_enable_reg, , , ED2_q_b[7]_PORT_B_read_enable_reg, , , ED2_q_b[7]_clock_0, ED2_q_b[7]_clock_1, ED2_q_b[7]_clock_enable_0, , , , , );
ED2_q_b[7] = ED2_q_b[7]_PORT_B_data_out[0];


--ED2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[8]_PORT_A_data_in = YC1L792;
ED2_q_b[8]_PORT_A_data_in_reg = DFFE(ED2_q_b[8]_PORT_A_data_in, ED2_q_b[8]_clock_0, , , );
ED2_q_b[8]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[8]_PORT_A_address_reg = DFFE(ED2_q_b[8]_PORT_A_address, ED2_q_b[8]_clock_0, , , );
ED2_q_b[8]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[8]_PORT_B_address_reg = DFFE(ED2_q_b[8]_PORT_B_address, ED2_q_b[8]_clock_1, , , );
ED2_q_b[8]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[8]_PORT_A_write_enable_reg = DFFE(ED2_q_b[8]_PORT_A_write_enable, ED2_q_b[8]_clock_0, , , );
ED2_q_b[8]_PORT_B_read_enable = VCC;
ED2_q_b[8]_PORT_B_read_enable_reg = DFFE(ED2_q_b[8]_PORT_B_read_enable, ED2_q_b[8]_clock_1, , , );
ED2_q_b[8]_clock_0 = CLOCK_50;
ED2_q_b[8]_clock_1 = CLOCK_50;
ED2_q_b[8]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[8]_PORT_B_data_out = MEMORY(ED2_q_b[8]_PORT_A_data_in_reg, , ED2_q_b[8]_PORT_A_address_reg, ED2_q_b[8]_PORT_B_address_reg, ED2_q_b[8]_PORT_A_write_enable_reg, , , ED2_q_b[8]_PORT_B_read_enable_reg, , , ED2_q_b[8]_clock_0, ED2_q_b[8]_clock_1, ED2_q_b[8]_clock_enable_0, , , , , );
ED2_q_b[8] = ED2_q_b[8]_PORT_B_data_out[0];


--YC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

YC1_D_iw[0] = DFFEAS(YC1L590, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

YC1_D_iw[2] = DFFEAS(YC1L592, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--ED2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[9]_PORT_A_data_in = YC1L793;
ED2_q_b[9]_PORT_A_data_in_reg = DFFE(ED2_q_b[9]_PORT_A_data_in, ED2_q_b[9]_clock_0, , , );
ED2_q_b[9]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[9]_PORT_A_address_reg = DFFE(ED2_q_b[9]_PORT_A_address, ED2_q_b[9]_clock_0, , , );
ED2_q_b[9]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[9]_PORT_B_address_reg = DFFE(ED2_q_b[9]_PORT_B_address, ED2_q_b[9]_clock_1, , , );
ED2_q_b[9]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[9]_PORT_A_write_enable_reg = DFFE(ED2_q_b[9]_PORT_A_write_enable, ED2_q_b[9]_clock_0, , , );
ED2_q_b[9]_PORT_B_read_enable = VCC;
ED2_q_b[9]_PORT_B_read_enable_reg = DFFE(ED2_q_b[9]_PORT_B_read_enable, ED2_q_b[9]_clock_1, , , );
ED2_q_b[9]_clock_0 = CLOCK_50;
ED2_q_b[9]_clock_1 = CLOCK_50;
ED2_q_b[9]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[9]_PORT_B_data_out = MEMORY(ED2_q_b[9]_PORT_A_data_in_reg, , ED2_q_b[9]_PORT_A_address_reg, ED2_q_b[9]_PORT_B_address_reg, ED2_q_b[9]_PORT_A_write_enable_reg, , , ED2_q_b[9]_PORT_B_read_enable_reg, , , ED2_q_b[9]_clock_0, ED2_q_b[9]_clock_1, ED2_q_b[9]_clock_enable_0, , , , , );
ED2_q_b[9] = ED2_q_b[9]_PORT_B_data_out[0];


--CB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

CB1_count[1] = AMPP_FUNCTION(A1L10, CB1_count[0], !A1L2, !A1L8, CB1L57);


--CB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

CB1_td_shift[9] = AMPP_FUNCTION(A1L10, CB1L70, !A1L2, !A1L8, CB1L57);


--VD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

VD1_sr[2] = DFFEAS(VD1L58, A1L36,  ,  , VD1L21,  ,  , VD1L20,  );


--HD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

HD1_break_readreg[0] = DFFEAS(UD1_jdo[0], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--YC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

YC1_av_ld_byte0_data[0] = DFFEAS(KC1L7, CLOCK_50, !AB1_r_sync_rst,  , YC1L841, YC1_av_ld_byte1_data[0],  ,  , YC1L933);


--YC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

YC1_W_alu_result[0] = DFFEAS(YC1L311, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

YC1_D_iw[22] = DFFEAS(YC1L612, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

YC1_D_iw[23] = DFFEAS(YC1L613, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

YC1_D_iw[24] = DFFEAS(YC1L614, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

YC1_D_iw[25] = DFFEAS(YC1L615, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

YC1_D_iw[26] = DFFEAS(YC1L616, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
YC1L122_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[1]) ) + ( YC1_E_src1[1] ) + ( YC1L127 );
YC1L122 = SUM(YC1L122_adder_eqn);

--YC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62
YC1L123_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[1]) ) + ( YC1_E_src1[1] ) + ( YC1L127 );
YC1L123 = CARRY(YC1L123_adder_eqn);


--YC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
YC1L126_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[0]) ) + ( YC1_E_src1[0] ) + ( YC1L135 );
YC1L126 = SUM(YC1L126_adder_eqn);

--YC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66
YC1L127_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[0]) ) + ( YC1_E_src1[0] ) + ( YC1L135 );
YC1L127 = CARRY(YC1L127_adder_eqn);


--T1L2 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~1
T1L2_adder_eqn = ( T1_time_out_counter[2] ) + ( GND ) + ( T1L31 );
T1L2 = SUM(T1L2_adder_eqn);

--T1L3 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~2
T1L3_adder_eqn = ( T1_time_out_counter[2] ) + ( GND ) + ( T1L31 );
T1L3 = CARRY(T1L3_adder_eqn);


--T1L6 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~5
T1L6_adder_eqn = ( T1_time_out_counter[3] ) + ( GND ) + ( T1L3 );
T1L6 = SUM(T1L6_adder_eqn);

--T1L7 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~6
T1L7_adder_eqn = ( T1_time_out_counter[3] ) + ( GND ) + ( T1L3 );
T1L7 = CARRY(T1L7_adder_eqn);


--T1L10 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~9
T1L10_adder_eqn = ( T1_time_out_counter[7] ) + ( GND ) + ( T1L15 );
T1L10 = SUM(T1L10_adder_eqn);


--T1L14 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~13
T1L14_adder_eqn = ( T1_time_out_counter[6] ) + ( GND ) + ( T1L19 );
T1L14 = SUM(T1L14_adder_eqn);

--T1L15 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~14
T1L15_adder_eqn = ( T1_time_out_counter[6] ) + ( GND ) + ( T1L19 );
T1L15 = CARRY(T1L15_adder_eqn);


--T1L18 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~17
T1L18_adder_eqn = ( T1_time_out_counter[5] ) + ( GND ) + ( T1L23 );
T1L18 = SUM(T1L18_adder_eqn);

--T1L19 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~18
T1L19_adder_eqn = ( T1_time_out_counter[5] ) + ( GND ) + ( T1L23 );
T1L19 = CARRY(T1L19_adder_eqn);


--T1L22 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~21
T1L22_adder_eqn = ( T1_time_out_counter[4] ) + ( GND ) + ( T1L7 );
T1L22 = SUM(T1L22_adder_eqn);

--T1L23 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~22
T1L23_adder_eqn = ( T1_time_out_counter[4] ) + ( GND ) + ( T1L7 );
T1L23 = CARRY(T1L23_adder_eqn);


--T1L26 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~25
T1L26_adder_eqn = ( T1_time_out_counter[0] ) + ( VCC ) + ( !VCC );
T1L26 = SUM(T1L26_adder_eqn);

--T1L27 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~26
T1L27_adder_eqn = ( T1_time_out_counter[0] ) + ( VCC ) + ( !VCC );
T1L27 = CARRY(T1L27_adder_eqn);


--T1L30 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~29
T1L30_adder_eqn = ( T1_time_out_counter[1] ) + ( GND ) + ( T1L27 );
T1L30 = SUM(T1L30_adder_eqn);

--T1L31 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~30
T1L31_adder_eqn = ( T1_time_out_counter[1] ) + ( GND ) + ( T1L27 );
T1L31 = CARRY(T1L31_adder_eqn);


--YC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

YC1_F_pc[12] = DFFEAS(YC1L102, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid, YC1L42,  , !YC1L640, YC1L641);


--YC1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]
--register power-up is low

YC1_F_pc[14] = DFFEAS(YC1L110, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid, YC1L50,  , !YC1L640, YC1L641);


--YC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

YC1_F_pc[9] = DFFEAS(YC1L94, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid, YC1L34,  , !YC1L640, YC1L641);


--YC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

YC1_F_pc[11] = DFFEAS(YC1L98, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid, YC1L38,  , !YC1L640, YC1L641);


--YC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
--register power-up is low

YC1_F_pc[13] = DFFEAS(YC1L106, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid, YC1L46,  , !YC1L640, YC1L641);


--TB2_address_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[1]
--register power-up is low

TB2_address_reg[1] = DFFEAS(TB2L12, CLOCK_50, !AB1_r_sync_rst,  ,  , VCC,  ,  , !TB2_use_reg);


--MC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1
MC2L2_adder_eqn = ( (!QB2L2 & (((MC2_burst_uncompress_address_offset[1])))) # (QB2L2 & ((!RB2_mem_used[0] & ((MC2_burst_uncompress_address_offset[1]))) # (RB2_mem_used[0] & (RB2_mem[0][19])))) ) + ( RB2_mem[0][42] ) + ( MC2L7 );
MC2L2 = SUM(MC2L2_adder_eqn);


--YC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

YC1_D_iw[12] = DFFEAS(YC1L602, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

YC1_D_iw[14] = DFFEAS(YC1L604, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

YC1_D_iw[8] = DFFEAS(YC1L598, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
YC1L2_adder_eqn = ( YC1_F_pc[2] ) + ( GND ) + ( YC1L59 );
YC1L2 = SUM(YC1L2_adder_eqn);

--YC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
YC1L3_adder_eqn = ( YC1_F_pc[2] ) + ( GND ) + ( YC1L59 );
YC1L3 = CARRY(YC1L3_adder_eqn);


--ED1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[4]_PORT_A_data_in = YC1L788;
ED1_q_b[4]_PORT_A_data_in_reg = DFFE(ED1_q_b[4]_PORT_A_data_in, ED1_q_b[4]_clock_0, , , );
ED1_q_b[4]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[4]_PORT_A_address_reg = DFFE(ED1_q_b[4]_PORT_A_address, ED1_q_b[4]_clock_0, , , );
ED1_q_b[4]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[4]_PORT_B_address_reg = DFFE(ED1_q_b[4]_PORT_B_address, ED1_q_b[4]_clock_1, , , );
ED1_q_b[4]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[4]_PORT_A_write_enable_reg = DFFE(ED1_q_b[4]_PORT_A_write_enable, ED1_q_b[4]_clock_0, , , );
ED1_q_b[4]_PORT_B_read_enable = VCC;
ED1_q_b[4]_PORT_B_read_enable_reg = DFFE(ED1_q_b[4]_PORT_B_read_enable, ED1_q_b[4]_clock_1, , , );
ED1_q_b[4]_clock_0 = CLOCK_50;
ED1_q_b[4]_clock_1 = CLOCK_50;
ED1_q_b[4]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[4]_PORT_B_data_out = MEMORY(ED1_q_b[4]_PORT_A_data_in_reg, , ED1_q_b[4]_PORT_A_address_reg, ED1_q_b[4]_PORT_B_address_reg, ED1_q_b[4]_PORT_A_write_enable_reg, , , ED1_q_b[4]_PORT_B_read_enable_reg, , , ED1_q_b[4]_clock_0, ED1_q_b[4]_clock_1, ED1_q_b[4]_clock_enable_0, , , , , );
ED1_q_b[4] = ED1_q_b[4]_PORT_B_data_out[0];


--YC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

YC1_D_iw[10] = DFFEAS(YC1L600, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
YC1L6_adder_eqn = ( YC1_F_pc[8] ) + ( GND ) + ( YC1L15 );
YC1L6 = SUM(YC1L6_adder_eqn);

--YC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
YC1L7_adder_eqn = ( YC1_F_pc[8] ) + ( GND ) + ( YC1L15 );
YC1L7 = CARRY(YC1L7_adder_eqn);


--ED1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[10]_PORT_A_data_in = YC1L794;
ED1_q_b[10]_PORT_A_data_in_reg = DFFE(ED1_q_b[10]_PORT_A_data_in, ED1_q_b[10]_clock_0, , , );
ED1_q_b[10]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[10]_PORT_A_address_reg = DFFE(ED1_q_b[10]_PORT_A_address, ED1_q_b[10]_clock_0, , , );
ED1_q_b[10]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[10]_PORT_B_address_reg = DFFE(ED1_q_b[10]_PORT_B_address, ED1_q_b[10]_clock_1, , , );
ED1_q_b[10]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[10]_PORT_A_write_enable_reg = DFFE(ED1_q_b[10]_PORT_A_write_enable, ED1_q_b[10]_clock_0, , , );
ED1_q_b[10]_PORT_B_read_enable = VCC;
ED1_q_b[10]_PORT_B_read_enable_reg = DFFE(ED1_q_b[10]_PORT_B_read_enable, ED1_q_b[10]_clock_1, , , );
ED1_q_b[10]_clock_0 = CLOCK_50;
ED1_q_b[10]_clock_1 = CLOCK_50;
ED1_q_b[10]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[10]_PORT_B_data_out = MEMORY(ED1_q_b[10]_PORT_A_data_in_reg, , ED1_q_b[10]_PORT_A_address_reg, ED1_q_b[10]_PORT_B_address_reg, ED1_q_b[10]_PORT_A_write_enable_reg, , , ED1_q_b[10]_PORT_B_read_enable_reg, , , ED1_q_b[10]_clock_0, ED1_q_b[10]_clock_1, ED1_q_b[10]_clock_enable_0, , , , , );
ED1_q_b[10] = ED1_q_b[10]_PORT_B_data_out[0];


--ED2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[10]_PORT_A_data_in = YC1L794;
ED2_q_b[10]_PORT_A_data_in_reg = DFFE(ED2_q_b[10]_PORT_A_data_in, ED2_q_b[10]_clock_0, , , );
ED2_q_b[10]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[10]_PORT_A_address_reg = DFFE(ED2_q_b[10]_PORT_A_address, ED2_q_b[10]_clock_0, , , );
ED2_q_b[10]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[10]_PORT_B_address_reg = DFFE(ED2_q_b[10]_PORT_B_address, ED2_q_b[10]_clock_1, , , );
ED2_q_b[10]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[10]_PORT_A_write_enable_reg = DFFE(ED2_q_b[10]_PORT_A_write_enable, ED2_q_b[10]_clock_0, , , );
ED2_q_b[10]_PORT_B_read_enable = VCC;
ED2_q_b[10]_PORT_B_read_enable_reg = DFFE(ED2_q_b[10]_PORT_B_read_enable, ED2_q_b[10]_clock_1, , , );
ED2_q_b[10]_clock_0 = CLOCK_50;
ED2_q_b[10]_clock_1 = CLOCK_50;
ED2_q_b[10]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[10]_PORT_B_data_out = MEMORY(ED2_q_b[10]_PORT_A_data_in_reg, , ED2_q_b[10]_PORT_A_address_reg, ED2_q_b[10]_PORT_B_address_reg, ED2_q_b[10]_PORT_A_write_enable_reg, , , ED2_q_b[10]_PORT_B_read_enable_reg, , , ED2_q_b[10]_clock_0, ED2_q_b[10]_clock_1, ED2_q_b[10]_clock_enable_0, , , , , );
ED2_q_b[10] = ED2_q_b[10]_PORT_B_data_out[0];


--YC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
YC1L10_adder_eqn = ( !YC1_F_pc[10] ) + ( GND ) + ( YC1L35 );
YC1L10 = SUM(YC1L10_adder_eqn);

--YC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
YC1L11_adder_eqn = ( !YC1_F_pc[10] ) + ( GND ) + ( YC1L35 );
YC1L11 = CARRY(YC1L11_adder_eqn);


--ED1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[12]_PORT_A_data_in = YC1L796;
ED1_q_b[12]_PORT_A_data_in_reg = DFFE(ED1_q_b[12]_PORT_A_data_in, ED1_q_b[12]_clock_0, , , );
ED1_q_b[12]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[12]_PORT_A_address_reg = DFFE(ED1_q_b[12]_PORT_A_address, ED1_q_b[12]_clock_0, , , );
ED1_q_b[12]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[12]_PORT_B_address_reg = DFFE(ED1_q_b[12]_PORT_B_address, ED1_q_b[12]_clock_1, , , );
ED1_q_b[12]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[12]_PORT_A_write_enable_reg = DFFE(ED1_q_b[12]_PORT_A_write_enable, ED1_q_b[12]_clock_0, , , );
ED1_q_b[12]_PORT_B_read_enable = VCC;
ED1_q_b[12]_PORT_B_read_enable_reg = DFFE(ED1_q_b[12]_PORT_B_read_enable, ED1_q_b[12]_clock_1, , , );
ED1_q_b[12]_clock_0 = CLOCK_50;
ED1_q_b[12]_clock_1 = CLOCK_50;
ED1_q_b[12]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[12]_PORT_B_data_out = MEMORY(ED1_q_b[12]_PORT_A_data_in_reg, , ED1_q_b[12]_PORT_A_address_reg, ED1_q_b[12]_PORT_B_address_reg, ED1_q_b[12]_PORT_A_write_enable_reg, , , ED1_q_b[12]_PORT_B_read_enable_reg, , , ED1_q_b[12]_clock_0, ED1_q_b[12]_clock_1, ED1_q_b[12]_clock_enable_0, , , , , );
ED1_q_b[12] = ED1_q_b[12]_PORT_B_data_out[0];


--ED2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[12]_PORT_A_data_in = YC1L796;
ED2_q_b[12]_PORT_A_data_in_reg = DFFE(ED2_q_b[12]_PORT_A_data_in, ED2_q_b[12]_clock_0, , , );
ED2_q_b[12]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[12]_PORT_A_address_reg = DFFE(ED2_q_b[12]_PORT_A_address, ED2_q_b[12]_clock_0, , , );
ED2_q_b[12]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[12]_PORT_B_address_reg = DFFE(ED2_q_b[12]_PORT_B_address, ED2_q_b[12]_clock_1, , , );
ED2_q_b[12]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[12]_PORT_A_write_enable_reg = DFFE(ED2_q_b[12]_PORT_A_write_enable, ED2_q_b[12]_clock_0, , , );
ED2_q_b[12]_PORT_B_read_enable = VCC;
ED2_q_b[12]_PORT_B_read_enable_reg = DFFE(ED2_q_b[12]_PORT_B_read_enable, ED2_q_b[12]_clock_1, , , );
ED2_q_b[12]_clock_0 = CLOCK_50;
ED2_q_b[12]_clock_1 = CLOCK_50;
ED2_q_b[12]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[12]_PORT_B_data_out = MEMORY(ED2_q_b[12]_PORT_A_data_in_reg, , ED2_q_b[12]_PORT_A_address_reg, ED2_q_b[12]_PORT_B_address_reg, ED2_q_b[12]_PORT_A_write_enable_reg, , , ED2_q_b[12]_PORT_B_read_enable_reg, , , ED2_q_b[12]_clock_0, ED2_q_b[12]_clock_1, ED2_q_b[12]_clock_enable_0, , , , , );
ED2_q_b[12] = ED2_q_b[12]_PORT_B_data_out[0];


--YC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
YC1L14_adder_eqn = ( YC1_F_pc[7] ) + ( GND ) + ( YC1L19 );
YC1L14 = SUM(YC1L14_adder_eqn);

--YC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
YC1L15_adder_eqn = ( YC1_F_pc[7] ) + ( GND ) + ( YC1L19 );
YC1L15 = CARRY(YC1L15_adder_eqn);


--ED1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[9]_PORT_A_data_in = YC1L793;
ED1_q_b[9]_PORT_A_data_in_reg = DFFE(ED1_q_b[9]_PORT_A_data_in, ED1_q_b[9]_clock_0, , , );
ED1_q_b[9]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[9]_PORT_A_address_reg = DFFE(ED1_q_b[9]_PORT_A_address, ED1_q_b[9]_clock_0, , , );
ED1_q_b[9]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[9]_PORT_B_address_reg = DFFE(ED1_q_b[9]_PORT_B_address, ED1_q_b[9]_clock_1, , , );
ED1_q_b[9]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[9]_PORT_A_write_enable_reg = DFFE(ED1_q_b[9]_PORT_A_write_enable, ED1_q_b[9]_clock_0, , , );
ED1_q_b[9]_PORT_B_read_enable = VCC;
ED1_q_b[9]_PORT_B_read_enable_reg = DFFE(ED1_q_b[9]_PORT_B_read_enable, ED1_q_b[9]_clock_1, , , );
ED1_q_b[9]_clock_0 = CLOCK_50;
ED1_q_b[9]_clock_1 = CLOCK_50;
ED1_q_b[9]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[9]_PORT_B_data_out = MEMORY(ED1_q_b[9]_PORT_A_data_in_reg, , ED1_q_b[9]_PORT_A_address_reg, ED1_q_b[9]_PORT_B_address_reg, ED1_q_b[9]_PORT_A_write_enable_reg, , , ED1_q_b[9]_PORT_B_read_enable_reg, , , ED1_q_b[9]_clock_0, ED1_q_b[9]_clock_1, ED1_q_b[9]_clock_enable_0, , , , , );
ED1_q_b[9] = ED1_q_b[9]_PORT_B_data_out[0];


--YC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
YC1L18_adder_eqn = ( YC1_F_pc[6] ) + ( GND ) + ( YC1L23 );
YC1L18 = SUM(YC1L18_adder_eqn);

--YC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
YC1L19_adder_eqn = ( YC1_F_pc[6] ) + ( GND ) + ( YC1L23 );
YC1L19 = CARRY(YC1L19_adder_eqn);


--ED1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[8]_PORT_A_data_in = YC1L792;
ED1_q_b[8]_PORT_A_data_in_reg = DFFE(ED1_q_b[8]_PORT_A_data_in, ED1_q_b[8]_clock_0, , , );
ED1_q_b[8]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[8]_PORT_A_address_reg = DFFE(ED1_q_b[8]_PORT_A_address, ED1_q_b[8]_clock_0, , , );
ED1_q_b[8]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[8]_PORT_B_address_reg = DFFE(ED1_q_b[8]_PORT_B_address, ED1_q_b[8]_clock_1, , , );
ED1_q_b[8]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[8]_PORT_A_write_enable_reg = DFFE(ED1_q_b[8]_PORT_A_write_enable, ED1_q_b[8]_clock_0, , , );
ED1_q_b[8]_PORT_B_read_enable = VCC;
ED1_q_b[8]_PORT_B_read_enable_reg = DFFE(ED1_q_b[8]_PORT_B_read_enable, ED1_q_b[8]_clock_1, , , );
ED1_q_b[8]_clock_0 = CLOCK_50;
ED1_q_b[8]_clock_1 = CLOCK_50;
ED1_q_b[8]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[8]_PORT_B_data_out = MEMORY(ED1_q_b[8]_PORT_A_data_in_reg, , ED1_q_b[8]_PORT_A_address_reg, ED1_q_b[8]_PORT_B_address_reg, ED1_q_b[8]_PORT_A_write_enable_reg, , , ED1_q_b[8]_PORT_B_read_enable_reg, , , ED1_q_b[8]_clock_0, ED1_q_b[8]_clock_1, ED1_q_b[8]_clock_enable_0, , , , , );
ED1_q_b[8] = ED1_q_b[8]_PORT_B_data_out[0];


--YC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
YC1L22_adder_eqn = ( YC1_F_pc[5] ) + ( GND ) + ( YC1L31 );
YC1L22 = SUM(YC1L22_adder_eqn);

--YC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
YC1L23_adder_eqn = ( YC1_F_pc[5] ) + ( GND ) + ( YC1L31 );
YC1L23 = CARRY(YC1L23_adder_eqn);


--ED1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[7]_PORT_A_data_in = YC1L791;
ED1_q_b[7]_PORT_A_data_in_reg = DFFE(ED1_q_b[7]_PORT_A_data_in, ED1_q_b[7]_clock_0, , , );
ED1_q_b[7]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[7]_PORT_A_address_reg = DFFE(ED1_q_b[7]_PORT_A_address, ED1_q_b[7]_clock_0, , , );
ED1_q_b[7]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[7]_PORT_B_address_reg = DFFE(ED1_q_b[7]_PORT_B_address, ED1_q_b[7]_clock_1, , , );
ED1_q_b[7]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[7]_PORT_A_write_enable_reg = DFFE(ED1_q_b[7]_PORT_A_write_enable, ED1_q_b[7]_clock_0, , , );
ED1_q_b[7]_PORT_B_read_enable = VCC;
ED1_q_b[7]_PORT_B_read_enable_reg = DFFE(ED1_q_b[7]_PORT_B_read_enable, ED1_q_b[7]_clock_1, , , );
ED1_q_b[7]_clock_0 = CLOCK_50;
ED1_q_b[7]_clock_1 = CLOCK_50;
ED1_q_b[7]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[7]_PORT_B_data_out = MEMORY(ED1_q_b[7]_PORT_A_data_in_reg, , ED1_q_b[7]_PORT_A_address_reg, ED1_q_b[7]_PORT_B_address_reg, ED1_q_b[7]_PORT_A_write_enable_reg, , , ED1_q_b[7]_PORT_B_read_enable_reg, , , ED1_q_b[7]_clock_0, ED1_q_b[7]_clock_1, ED1_q_b[7]_clock_enable_0, , , , , );
ED1_q_b[7] = ED1_q_b[7]_PORT_B_data_out[0];


--YC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

YC1_D_iw[9] = DFFEAS(YC1L599, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
YC1L26_adder_eqn = ( YC1_F_pc[3] ) + ( GND ) + ( YC1L3 );
YC1L26 = SUM(YC1L26_adder_eqn);

--YC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
YC1L27_adder_eqn = ( YC1_F_pc[3] ) + ( GND ) + ( YC1L3 );
YC1L27 = CARRY(YC1L27_adder_eqn);


--ED1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[5]_PORT_A_data_in = YC1L789;
ED1_q_b[5]_PORT_A_data_in_reg = DFFE(ED1_q_b[5]_PORT_A_data_in, ED1_q_b[5]_clock_0, , , );
ED1_q_b[5]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[5]_PORT_A_address_reg = DFFE(ED1_q_b[5]_PORT_A_address, ED1_q_b[5]_clock_0, , , );
ED1_q_b[5]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[5]_PORT_B_address_reg = DFFE(ED1_q_b[5]_PORT_B_address, ED1_q_b[5]_clock_1, , , );
ED1_q_b[5]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[5]_PORT_A_write_enable_reg = DFFE(ED1_q_b[5]_PORT_A_write_enable, ED1_q_b[5]_clock_0, , , );
ED1_q_b[5]_PORT_B_read_enable = VCC;
ED1_q_b[5]_PORT_B_read_enable_reg = DFFE(ED1_q_b[5]_PORT_B_read_enable, ED1_q_b[5]_clock_1, , , );
ED1_q_b[5]_clock_0 = CLOCK_50;
ED1_q_b[5]_clock_1 = CLOCK_50;
ED1_q_b[5]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[5]_PORT_B_data_out = MEMORY(ED1_q_b[5]_PORT_A_data_in_reg, , ED1_q_b[5]_PORT_A_address_reg, ED1_q_b[5]_PORT_B_address_reg, ED1_q_b[5]_PORT_A_write_enable_reg, , , ED1_q_b[5]_PORT_B_read_enable_reg, , , ED1_q_b[5]_clock_0, ED1_q_b[5]_clock_1, ED1_q_b[5]_clock_enable_0, , , , , );
ED1_q_b[5] = ED1_q_b[5]_PORT_B_data_out[0];


--YC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
YC1L30_adder_eqn = ( YC1_F_pc[4] ) + ( GND ) + ( YC1L27 );
YC1L30 = SUM(YC1L30_adder_eqn);

--YC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
YC1L31_adder_eqn = ( YC1_F_pc[4] ) + ( GND ) + ( YC1L27 );
YC1L31 = CARRY(YC1L31_adder_eqn);


--ED1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[6]_PORT_A_data_in = YC1L790;
ED1_q_b[6]_PORT_A_data_in_reg = DFFE(ED1_q_b[6]_PORT_A_data_in, ED1_q_b[6]_clock_0, , , );
ED1_q_b[6]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[6]_PORT_A_address_reg = DFFE(ED1_q_b[6]_PORT_A_address, ED1_q_b[6]_clock_0, , , );
ED1_q_b[6]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[6]_PORT_B_address_reg = DFFE(ED1_q_b[6]_PORT_B_address, ED1_q_b[6]_clock_1, , , );
ED1_q_b[6]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[6]_PORT_A_write_enable_reg = DFFE(ED1_q_b[6]_PORT_A_write_enable, ED1_q_b[6]_clock_0, , , );
ED1_q_b[6]_PORT_B_read_enable = VCC;
ED1_q_b[6]_PORT_B_read_enable_reg = DFFE(ED1_q_b[6]_PORT_B_read_enable, ED1_q_b[6]_clock_1, , , );
ED1_q_b[6]_clock_0 = CLOCK_50;
ED1_q_b[6]_clock_1 = CLOCK_50;
ED1_q_b[6]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[6]_PORT_B_data_out = MEMORY(ED1_q_b[6]_PORT_A_data_in_reg, , ED1_q_b[6]_PORT_A_address_reg, ED1_q_b[6]_PORT_B_address_reg, ED1_q_b[6]_PORT_A_write_enable_reg, , , ED1_q_b[6]_PORT_B_read_enable_reg, , , ED1_q_b[6]_clock_0, ED1_q_b[6]_clock_1, ED1_q_b[6]_clock_enable_0, , , , , );
ED1_q_b[6] = ED1_q_b[6]_PORT_B_data_out[0];


--YC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

YC1_D_iw[17] = DFFEAS(YC1L607, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--ED2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[11]_PORT_A_data_in = YC1L795;
ED2_q_b[11]_PORT_A_data_in_reg = DFFE(ED2_q_b[11]_PORT_A_data_in, ED2_q_b[11]_clock_0, , , );
ED2_q_b[11]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[11]_PORT_A_address_reg = DFFE(ED2_q_b[11]_PORT_A_address, ED2_q_b[11]_clock_0, , , );
ED2_q_b[11]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[11]_PORT_B_address_reg = DFFE(ED2_q_b[11]_PORT_B_address, ED2_q_b[11]_clock_1, , , );
ED2_q_b[11]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[11]_PORT_A_write_enable_reg = DFFE(ED2_q_b[11]_PORT_A_write_enable, ED2_q_b[11]_clock_0, , , );
ED2_q_b[11]_PORT_B_read_enable = VCC;
ED2_q_b[11]_PORT_B_read_enable_reg = DFFE(ED2_q_b[11]_PORT_B_read_enable, ED2_q_b[11]_clock_1, , , );
ED2_q_b[11]_clock_0 = CLOCK_50;
ED2_q_b[11]_clock_1 = CLOCK_50;
ED2_q_b[11]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[11]_PORT_B_data_out = MEMORY(ED2_q_b[11]_PORT_A_data_in_reg, , ED2_q_b[11]_PORT_A_address_reg, ED2_q_b[11]_PORT_B_address_reg, ED2_q_b[11]_PORT_A_write_enable_reg, , , ED2_q_b[11]_PORT_B_read_enable_reg, , , ED2_q_b[11]_clock_0, ED2_q_b[11]_clock_1, ED2_q_b[11]_clock_enable_0, , , , , );
ED2_q_b[11] = ED2_q_b[11]_PORT_B_data_out[0];


--YC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
YC1L34_adder_eqn = ( YC1_F_pc[9] ) + ( GND ) + ( YC1L7 );
YC1L34 = SUM(YC1L34_adder_eqn);

--YC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
YC1L35_adder_eqn = ( YC1_F_pc[9] ) + ( GND ) + ( YC1L7 );
YC1L35 = CARRY(YC1L35_adder_eqn);


--ED1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[11]_PORT_A_data_in = YC1L795;
ED1_q_b[11]_PORT_A_data_in_reg = DFFE(ED1_q_b[11]_PORT_A_data_in, ED1_q_b[11]_clock_0, , , );
ED1_q_b[11]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[11]_PORT_A_address_reg = DFFE(ED1_q_b[11]_PORT_A_address, ED1_q_b[11]_clock_0, , , );
ED1_q_b[11]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[11]_PORT_B_address_reg = DFFE(ED1_q_b[11]_PORT_B_address, ED1_q_b[11]_clock_1, , , );
ED1_q_b[11]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[11]_PORT_A_write_enable_reg = DFFE(ED1_q_b[11]_PORT_A_write_enable, ED1_q_b[11]_clock_0, , , );
ED1_q_b[11]_PORT_B_read_enable = VCC;
ED1_q_b[11]_PORT_B_read_enable_reg = DFFE(ED1_q_b[11]_PORT_B_read_enable, ED1_q_b[11]_clock_1, , , );
ED1_q_b[11]_clock_0 = CLOCK_50;
ED1_q_b[11]_clock_1 = CLOCK_50;
ED1_q_b[11]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[11]_PORT_B_data_out = MEMORY(ED1_q_b[11]_PORT_A_data_in_reg, , ED1_q_b[11]_PORT_A_address_reg, ED1_q_b[11]_PORT_B_address_reg, ED1_q_b[11]_PORT_A_write_enable_reg, , , ED1_q_b[11]_PORT_B_read_enable_reg, , , ED1_q_b[11]_clock_0, ED1_q_b[11]_clock_1, ED1_q_b[11]_clock_enable_0, , , , , );
ED1_q_b[11] = ED1_q_b[11]_PORT_B_data_out[0];


--YC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
YC1L38_adder_eqn = ( YC1_F_pc[11] ) + ( GND ) + ( YC1L11 );
YC1L38 = SUM(YC1L38_adder_eqn);

--YC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
YC1L39_adder_eqn = ( YC1_F_pc[11] ) + ( GND ) + ( YC1L11 );
YC1L39 = CARRY(YC1L39_adder_eqn);


--ED1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[13]_PORT_A_data_in = YC1L797;
ED1_q_b[13]_PORT_A_data_in_reg = DFFE(ED1_q_b[13]_PORT_A_data_in, ED1_q_b[13]_clock_0, , , );
ED1_q_b[13]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[13]_PORT_A_address_reg = DFFE(ED1_q_b[13]_PORT_A_address, ED1_q_b[13]_clock_0, , , );
ED1_q_b[13]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[13]_PORT_B_address_reg = DFFE(ED1_q_b[13]_PORT_B_address, ED1_q_b[13]_clock_1, , , );
ED1_q_b[13]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[13]_PORT_A_write_enable_reg = DFFE(ED1_q_b[13]_PORT_A_write_enable, ED1_q_b[13]_clock_0, , , );
ED1_q_b[13]_PORT_B_read_enable = VCC;
ED1_q_b[13]_PORT_B_read_enable_reg = DFFE(ED1_q_b[13]_PORT_B_read_enable, ED1_q_b[13]_clock_1, , , );
ED1_q_b[13]_clock_0 = CLOCK_50;
ED1_q_b[13]_clock_1 = CLOCK_50;
ED1_q_b[13]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[13]_PORT_B_data_out = MEMORY(ED1_q_b[13]_PORT_A_data_in_reg, , ED1_q_b[13]_PORT_A_address_reg, ED1_q_b[13]_PORT_B_address_reg, ED1_q_b[13]_PORT_A_write_enable_reg, , , ED1_q_b[13]_PORT_B_read_enable_reg, , , ED1_q_b[13]_clock_0, ED1_q_b[13]_clock_1, ED1_q_b[13]_clock_enable_0, , , , , );
ED1_q_b[13] = ED1_q_b[13]_PORT_B_data_out[0];


--ED2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[13]_PORT_A_data_in = YC1L797;
ED2_q_b[13]_PORT_A_data_in_reg = DFFE(ED2_q_b[13]_PORT_A_data_in, ED2_q_b[13]_clock_0, , , );
ED2_q_b[13]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[13]_PORT_A_address_reg = DFFE(ED2_q_b[13]_PORT_A_address, ED2_q_b[13]_clock_0, , , );
ED2_q_b[13]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[13]_PORT_B_address_reg = DFFE(ED2_q_b[13]_PORT_B_address, ED2_q_b[13]_clock_1, , , );
ED2_q_b[13]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[13]_PORT_A_write_enable_reg = DFFE(ED2_q_b[13]_PORT_A_write_enable, ED2_q_b[13]_clock_0, , , );
ED2_q_b[13]_PORT_B_read_enable = VCC;
ED2_q_b[13]_PORT_B_read_enable_reg = DFFE(ED2_q_b[13]_PORT_B_read_enable, ED2_q_b[13]_clock_1, , , );
ED2_q_b[13]_clock_0 = CLOCK_50;
ED2_q_b[13]_clock_1 = CLOCK_50;
ED2_q_b[13]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[13]_PORT_B_data_out = MEMORY(ED2_q_b[13]_PORT_A_data_in_reg, , ED2_q_b[13]_PORT_A_address_reg, ED2_q_b[13]_PORT_B_address_reg, ED2_q_b[13]_PORT_A_write_enable_reg, , , ED2_q_b[13]_PORT_B_read_enable_reg, , , ED2_q_b[13]_clock_0, ED2_q_b[13]_clock_1, ED2_q_b[13]_clock_enable_0, , , , , );
ED2_q_b[13] = ED2_q_b[13]_PORT_B_data_out[0];


--YC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
YC1L42_adder_eqn = ( YC1_F_pc[12] ) + ( GND ) + ( YC1L39 );
YC1L42 = SUM(YC1L42_adder_eqn);

--YC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42
YC1L43_adder_eqn = ( YC1_F_pc[12] ) + ( GND ) + ( YC1L39 );
YC1L43 = CARRY(YC1L43_adder_eqn);


--ED1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[14]_PORT_A_data_in = YC1L798;
ED1_q_b[14]_PORT_A_data_in_reg = DFFE(ED1_q_b[14]_PORT_A_data_in, ED1_q_b[14]_clock_0, , , );
ED1_q_b[14]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[14]_PORT_A_address_reg = DFFE(ED1_q_b[14]_PORT_A_address, ED1_q_b[14]_clock_0, , , );
ED1_q_b[14]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[14]_PORT_B_address_reg = DFFE(ED1_q_b[14]_PORT_B_address, ED1_q_b[14]_clock_1, , , );
ED1_q_b[14]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[14]_PORT_A_write_enable_reg = DFFE(ED1_q_b[14]_PORT_A_write_enable, ED1_q_b[14]_clock_0, , , );
ED1_q_b[14]_PORT_B_read_enable = VCC;
ED1_q_b[14]_PORT_B_read_enable_reg = DFFE(ED1_q_b[14]_PORT_B_read_enable, ED1_q_b[14]_clock_1, , , );
ED1_q_b[14]_clock_0 = CLOCK_50;
ED1_q_b[14]_clock_1 = CLOCK_50;
ED1_q_b[14]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[14]_PORT_B_data_out = MEMORY(ED1_q_b[14]_PORT_A_data_in_reg, , ED1_q_b[14]_PORT_A_address_reg, ED1_q_b[14]_PORT_B_address_reg, ED1_q_b[14]_PORT_A_write_enable_reg, , , ED1_q_b[14]_PORT_B_read_enable_reg, , , ED1_q_b[14]_clock_0, ED1_q_b[14]_clock_1, ED1_q_b[14]_clock_enable_0, , , , , );
ED1_q_b[14] = ED1_q_b[14]_PORT_B_data_out[0];


--ED2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[14]_PORT_A_data_in = YC1L798;
ED2_q_b[14]_PORT_A_data_in_reg = DFFE(ED2_q_b[14]_PORT_A_data_in, ED2_q_b[14]_clock_0, , , );
ED2_q_b[14]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[14]_PORT_A_address_reg = DFFE(ED2_q_b[14]_PORT_A_address, ED2_q_b[14]_clock_0, , , );
ED2_q_b[14]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[14]_PORT_B_address_reg = DFFE(ED2_q_b[14]_PORT_B_address, ED2_q_b[14]_clock_1, , , );
ED2_q_b[14]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[14]_PORT_A_write_enable_reg = DFFE(ED2_q_b[14]_PORT_A_write_enable, ED2_q_b[14]_clock_0, , , );
ED2_q_b[14]_PORT_B_read_enable = VCC;
ED2_q_b[14]_PORT_B_read_enable_reg = DFFE(ED2_q_b[14]_PORT_B_read_enable, ED2_q_b[14]_clock_1, , , );
ED2_q_b[14]_clock_0 = CLOCK_50;
ED2_q_b[14]_clock_1 = CLOCK_50;
ED2_q_b[14]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[14]_PORT_B_data_out = MEMORY(ED2_q_b[14]_PORT_A_data_in_reg, , ED2_q_b[14]_PORT_A_address_reg, ED2_q_b[14]_PORT_B_address_reg, ED2_q_b[14]_PORT_A_write_enable_reg, , , ED2_q_b[14]_PORT_B_read_enable_reg, , , ED2_q_b[14]_clock_0, ED2_q_b[14]_clock_1, ED2_q_b[14]_clock_enable_0, , , , , );
ED2_q_b[14] = ED2_q_b[14]_PORT_B_data_out[0];


--YC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
YC1L46_adder_eqn = ( YC1_F_pc[13] ) + ( GND ) + ( YC1L43 );
YC1L46 = SUM(YC1L46_adder_eqn);

--YC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
YC1L47_adder_eqn = ( YC1_F_pc[13] ) + ( GND ) + ( YC1L43 );
YC1L47 = CARRY(YC1L47_adder_eqn);


--ED1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[15]_PORT_A_data_in = YC1L799;
ED1_q_b[15]_PORT_A_data_in_reg = DFFE(ED1_q_b[15]_PORT_A_data_in, ED1_q_b[15]_clock_0, , , );
ED1_q_b[15]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[15]_PORT_A_address_reg = DFFE(ED1_q_b[15]_PORT_A_address, ED1_q_b[15]_clock_0, , , );
ED1_q_b[15]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[15]_PORT_B_address_reg = DFFE(ED1_q_b[15]_PORT_B_address, ED1_q_b[15]_clock_1, , , );
ED1_q_b[15]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[15]_PORT_A_write_enable_reg = DFFE(ED1_q_b[15]_PORT_A_write_enable, ED1_q_b[15]_clock_0, , , );
ED1_q_b[15]_PORT_B_read_enable = VCC;
ED1_q_b[15]_PORT_B_read_enable_reg = DFFE(ED1_q_b[15]_PORT_B_read_enable, ED1_q_b[15]_clock_1, , , );
ED1_q_b[15]_clock_0 = CLOCK_50;
ED1_q_b[15]_clock_1 = CLOCK_50;
ED1_q_b[15]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[15]_PORT_B_data_out = MEMORY(ED1_q_b[15]_PORT_A_data_in_reg, , ED1_q_b[15]_PORT_A_address_reg, ED1_q_b[15]_PORT_B_address_reg, ED1_q_b[15]_PORT_A_write_enable_reg, , , ED1_q_b[15]_PORT_B_read_enable_reg, , , ED1_q_b[15]_clock_0, ED1_q_b[15]_clock_1, ED1_q_b[15]_clock_enable_0, , , , , );
ED1_q_b[15] = ED1_q_b[15]_PORT_B_data_out[0];


--ED2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[15]_PORT_A_data_in = YC1L799;
ED2_q_b[15]_PORT_A_data_in_reg = DFFE(ED2_q_b[15]_PORT_A_data_in, ED2_q_b[15]_clock_0, , , );
ED2_q_b[15]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[15]_PORT_A_address_reg = DFFE(ED2_q_b[15]_PORT_A_address, ED2_q_b[15]_clock_0, , , );
ED2_q_b[15]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[15]_PORT_B_address_reg = DFFE(ED2_q_b[15]_PORT_B_address, ED2_q_b[15]_clock_1, , , );
ED2_q_b[15]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[15]_PORT_A_write_enable_reg = DFFE(ED2_q_b[15]_PORT_A_write_enable, ED2_q_b[15]_clock_0, , , );
ED2_q_b[15]_PORT_B_read_enable = VCC;
ED2_q_b[15]_PORT_B_read_enable_reg = DFFE(ED2_q_b[15]_PORT_B_read_enable, ED2_q_b[15]_clock_1, , , );
ED2_q_b[15]_clock_0 = CLOCK_50;
ED2_q_b[15]_clock_1 = CLOCK_50;
ED2_q_b[15]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[15]_PORT_B_data_out = MEMORY(ED2_q_b[15]_PORT_A_data_in_reg, , ED2_q_b[15]_PORT_A_address_reg, ED2_q_b[15]_PORT_B_address_reg, ED2_q_b[15]_PORT_A_write_enable_reg, , , ED2_q_b[15]_PORT_B_read_enable_reg, , , ED2_q_b[15]_clock_0, ED2_q_b[15]_clock_1, ED2_q_b[15]_clock_enable_0, , , , , );
ED2_q_b[15] = ED2_q_b[15]_PORT_B_data_out[0];


--YC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

YC1_E_shift_rot_result[17] = DFFEAS(YC1L449, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[17],  ,  , YC1_E_new_inst);


--YC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
YC1L50_adder_eqn = ( YC1_F_pc[14] ) + ( GND ) + ( YC1L47 );
YC1L50 = SUM(YC1L50_adder_eqn);


--ED1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[16]_PORT_A_data_in = YC1L800;
ED1_q_b[16]_PORT_A_data_in_reg = DFFE(ED1_q_b[16]_PORT_A_data_in, ED1_q_b[16]_clock_0, , , );
ED1_q_b[16]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[16]_PORT_A_address_reg = DFFE(ED1_q_b[16]_PORT_A_address, ED1_q_b[16]_clock_0, , , );
ED1_q_b[16]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[16]_PORT_B_address_reg = DFFE(ED1_q_b[16]_PORT_B_address, ED1_q_b[16]_clock_1, , , );
ED1_q_b[16]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[16]_PORT_A_write_enable_reg = DFFE(ED1_q_b[16]_PORT_A_write_enable, ED1_q_b[16]_clock_0, , , );
ED1_q_b[16]_PORT_B_read_enable = VCC;
ED1_q_b[16]_PORT_B_read_enable_reg = DFFE(ED1_q_b[16]_PORT_B_read_enable, ED1_q_b[16]_clock_1, , , );
ED1_q_b[16]_clock_0 = CLOCK_50;
ED1_q_b[16]_clock_1 = CLOCK_50;
ED1_q_b[16]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[16]_PORT_B_data_out = MEMORY(ED1_q_b[16]_PORT_A_data_in_reg, , ED1_q_b[16]_PORT_A_address_reg, ED1_q_b[16]_PORT_B_address_reg, ED1_q_b[16]_PORT_A_write_enable_reg, , , ED1_q_b[16]_PORT_B_read_enable_reg, , , ED1_q_b[16]_clock_0, ED1_q_b[16]_clock_1, ED1_q_b[16]_clock_enable_0, , , , , );
ED1_q_b[16] = ED1_q_b[16]_PORT_B_data_out[0];


--YC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

YC1_D_iw[6] = DFFEAS(YC1L596, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--ED2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[16]_PORT_A_data_in = YC1L800;
ED2_q_b[16]_PORT_A_data_in_reg = DFFE(ED2_q_b[16]_PORT_A_data_in, ED2_q_b[16]_clock_0, , , );
ED2_q_b[16]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[16]_PORT_A_address_reg = DFFE(ED2_q_b[16]_PORT_A_address, ED2_q_b[16]_clock_0, , , );
ED2_q_b[16]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[16]_PORT_B_address_reg = DFFE(ED2_q_b[16]_PORT_B_address, ED2_q_b[16]_clock_1, , , );
ED2_q_b[16]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[16]_PORT_A_write_enable_reg = DFFE(ED2_q_b[16]_PORT_A_write_enable, ED2_q_b[16]_clock_0, , , );
ED2_q_b[16]_PORT_B_read_enable = VCC;
ED2_q_b[16]_PORT_B_read_enable_reg = DFFE(ED2_q_b[16]_PORT_B_read_enable, ED2_q_b[16]_clock_1, , , );
ED2_q_b[16]_clock_0 = CLOCK_50;
ED2_q_b[16]_clock_1 = CLOCK_50;
ED2_q_b[16]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[16]_PORT_B_data_out = MEMORY(ED2_q_b[16]_PORT_A_data_in_reg, , ED2_q_b[16]_PORT_A_address_reg, ED2_q_b[16]_PORT_B_address_reg, ED2_q_b[16]_PORT_A_write_enable_reg, , , ED2_q_b[16]_PORT_B_read_enable_reg, , , ED2_q_b[16]_clock_0, ED2_q_b[16]_clock_1, ED2_q_b[16]_clock_enable_0, , , , , );
ED2_q_b[16] = ED2_q_b[16]_PORT_B_data_out[0];


--YC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

YC1_E_shift_rot_result[1] = DFFEAS(YC1L433, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[1],  ,  , YC1_E_new_inst);


--YC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
YC1L54_adder_eqn = ( YC1_F_pc[0] ) + ( VCC ) + ( !VCC );
YC1L54 = SUM(YC1L54_adder_eqn);

--YC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
YC1L55_adder_eqn = ( YC1_F_pc[0] ) + ( VCC ) + ( !VCC );
YC1L55 = CARRY(YC1L55_adder_eqn);


--ED1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[2]_PORT_A_data_in = YC1L786;
ED1_q_b[2]_PORT_A_data_in_reg = DFFE(ED1_q_b[2]_PORT_A_data_in, ED1_q_b[2]_clock_0, , , );
ED1_q_b[2]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[2]_PORT_A_address_reg = DFFE(ED1_q_b[2]_PORT_A_address, ED1_q_b[2]_clock_0, , , );
ED1_q_b[2]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[2]_PORT_B_address_reg = DFFE(ED1_q_b[2]_PORT_B_address, ED1_q_b[2]_clock_1, , , );
ED1_q_b[2]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[2]_PORT_A_write_enable_reg = DFFE(ED1_q_b[2]_PORT_A_write_enable, ED1_q_b[2]_clock_0, , , );
ED1_q_b[2]_PORT_B_read_enable = VCC;
ED1_q_b[2]_PORT_B_read_enable_reg = DFFE(ED1_q_b[2]_PORT_B_read_enable, ED1_q_b[2]_clock_1, , , );
ED1_q_b[2]_clock_0 = CLOCK_50;
ED1_q_b[2]_clock_1 = CLOCK_50;
ED1_q_b[2]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[2]_PORT_B_data_out = MEMORY(ED1_q_b[2]_PORT_A_data_in_reg, , ED1_q_b[2]_PORT_A_address_reg, ED1_q_b[2]_PORT_B_address_reg, ED1_q_b[2]_PORT_A_write_enable_reg, , , ED1_q_b[2]_PORT_B_read_enable_reg, , , ED1_q_b[2]_clock_0, ED1_q_b[2]_clock_1, ED1_q_b[2]_clock_enable_0, , , , , );
ED1_q_b[2] = ED1_q_b[2]_PORT_B_data_out[0];


--YC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57
YC1L58_adder_eqn = ( YC1_F_pc[1] ) + ( GND ) + ( YC1L55 );
YC1L58 = SUM(YC1L58_adder_eqn);

--YC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58
YC1L59_adder_eqn = ( YC1_F_pc[1] ) + ( GND ) + ( YC1L55 );
YC1L59 = CARRY(YC1L59_adder_eqn);


--YC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

YC1_D_iw[7] = DFFEAS(YC1L597, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--ED1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[3]_PORT_A_data_in = YC1L787;
ED1_q_b[3]_PORT_A_data_in_reg = DFFE(ED1_q_b[3]_PORT_A_data_in, ED1_q_b[3]_clock_0, , , );
ED1_q_b[3]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[3]_PORT_A_address_reg = DFFE(ED1_q_b[3]_PORT_A_address, ED1_q_b[3]_clock_0, , , );
ED1_q_b[3]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[3]_PORT_B_address_reg = DFFE(ED1_q_b[3]_PORT_B_address, ED1_q_b[3]_clock_1, , , );
ED1_q_b[3]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[3]_PORT_A_write_enable_reg = DFFE(ED1_q_b[3]_PORT_A_write_enable, ED1_q_b[3]_clock_0, , , );
ED1_q_b[3]_PORT_B_read_enable = VCC;
ED1_q_b[3]_PORT_B_read_enable_reg = DFFE(ED1_q_b[3]_PORT_B_read_enable, ED1_q_b[3]_clock_1, , , );
ED1_q_b[3]_clock_0 = CLOCK_50;
ED1_q_b[3]_clock_1 = CLOCK_50;
ED1_q_b[3]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[3]_PORT_B_data_out = MEMORY(ED1_q_b[3]_PORT_A_data_in_reg, , ED1_q_b[3]_PORT_A_address_reg, ED1_q_b[3]_PORT_B_address_reg, ED1_q_b[3]_PORT_A_write_enable_reg, , , ED1_q_b[3]_PORT_B_read_enable_reg, , , ED1_q_b[3]_clock_0, ED1_q_b[3]_clock_1, ED1_q_b[3]_clock_enable_0, , , , , );
ED1_q_b[3] = ED1_q_b[3]_PORT_B_data_out[0];


--YC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

YC1_av_ld_byte0_data[1] = DFFEAS(KC1L11, CLOCK_50, !AB1_r_sync_rst,  , YC1L841, YC1_av_ld_byte1_data[1],  ,  , YC1L933);


--YC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

YC1_W_alu_result[1] = DFFEAS(YC1L312, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

YC1_av_ld_byte0_data[2] = DFFEAS(KC1L12, CLOCK_50, !AB1_r_sync_rst,  , YC1L841, YC1_av_ld_byte1_data[2],  ,  , YC1L933);


--YC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

YC1_av_ld_byte0_data[3] = DFFEAS(KC1L15, CLOCK_50, !AB1_r_sync_rst,  , YC1L841, YC1_av_ld_byte1_data[3],  ,  , YC1L933);


--YC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

YC1_av_ld_byte0_data[4] = DFFEAS(KC1L18, CLOCK_50, !AB1_r_sync_rst,  , YC1L841, YC1_av_ld_byte1_data[4],  ,  , YC1L933);


--YC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

YC1_av_ld_byte0_data[5] = DFFEAS(KC1L24, CLOCK_50, !AB1_r_sync_rst,  , YC1L841, YC1_av_ld_byte1_data[5],  ,  , YC1L933);


--YC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

YC1_av_ld_byte0_data[6] = DFFEAS(KC1L25, CLOCK_50, !AB1_r_sync_rst,  , YC1L841, YC1_av_ld_byte1_data[6],  ,  , YC1L933);


--YC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

YC1_av_ld_byte0_data[7] = DFFEAS(KC1L31, CLOCK_50, !AB1_r_sync_rst,  , YC1L841, YC1_av_ld_byte1_data[7],  ,  , YC1L933);


--EE1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[4]_PORT_A_data_in = AC2L24;
EE1_q_a[4]_PORT_A_data_in_reg = DFFE(EE1_q_a[4]_PORT_A_data_in, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
EE1_q_a[4]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[4]_PORT_A_address_reg = DFFE(EE1_q_a[4]_PORT_A_address, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
EE1_q_a[4]_PORT_A_write_enable = !Z1L1;
EE1_q_a[4]_PORT_A_write_enable_reg = DFFE(EE1_q_a[4]_PORT_A_write_enable, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
EE1_q_a[4]_PORT_A_read_enable = Z1L1;
EE1_q_a[4]_PORT_A_read_enable_reg = DFFE(EE1_q_a[4]_PORT_A_read_enable, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
EE1_q_a[4]_PORT_A_byte_mask = AC2_src_data[32];
EE1_q_a[4]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[4]_PORT_A_byte_mask, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
EE1_q_a[4]_clock_0 = CLOCK_50;
EE1_q_a[4]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[4]_PORT_A_data_out = MEMORY(EE1_q_a[4]_PORT_A_data_in_reg, , EE1_q_a[4]_PORT_A_address_reg, , EE1_q_a[4]_PORT_A_write_enable_reg, EE1_q_a[4]_PORT_A_read_enable_reg, , , EE1_q_a[4]_PORT_A_byte_mask_reg, , EE1_q_a[4]_clock_0, , EE1_q_a[4]_clock_enable_0, , , , , );
EE1_q_a[4] = EE1_q_a[4]_PORT_A_data_out[0];


--EE1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[0]_PORT_A_data_in = AC2L25;
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = !Z1L1;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = Z1L1;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = AC2_src_data[32];
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = CLOCK_50;
EE1_q_a[0]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[0] = EE1_q_a[0]_PORT_A_data_out[0];


--EE1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[1]_PORT_A_data_in = AC2L26;
EE1_q_a[1]_PORT_A_data_in_reg = DFFE(EE1_q_a[1]_PORT_A_data_in, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
EE1_q_a[1]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[1]_PORT_A_address_reg = DFFE(EE1_q_a[1]_PORT_A_address, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
EE1_q_a[1]_PORT_A_write_enable = !Z1L1;
EE1_q_a[1]_PORT_A_write_enable_reg = DFFE(EE1_q_a[1]_PORT_A_write_enable, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
EE1_q_a[1]_PORT_A_read_enable = Z1L1;
EE1_q_a[1]_PORT_A_read_enable_reg = DFFE(EE1_q_a[1]_PORT_A_read_enable, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
EE1_q_a[1]_PORT_A_byte_mask = AC2_src_data[32];
EE1_q_a[1]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[1]_PORT_A_byte_mask, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
EE1_q_a[1]_clock_0 = CLOCK_50;
EE1_q_a[1]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[1]_PORT_A_data_out = MEMORY(EE1_q_a[1]_PORT_A_data_in_reg, , EE1_q_a[1]_PORT_A_address_reg, , EE1_q_a[1]_PORT_A_write_enable_reg, EE1_q_a[1]_PORT_A_read_enable_reg, , , EE1_q_a[1]_PORT_A_byte_mask_reg, , EE1_q_a[1]_clock_0, , EE1_q_a[1]_clock_enable_0, , , , , );
EE1_q_a[1] = EE1_q_a[1]_PORT_A_data_out[0];


--EE1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[2]_PORT_A_data_in = AC2L27;
EE1_q_a[2]_PORT_A_data_in_reg = DFFE(EE1_q_a[2]_PORT_A_data_in, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
EE1_q_a[2]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[2]_PORT_A_address_reg = DFFE(EE1_q_a[2]_PORT_A_address, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
EE1_q_a[2]_PORT_A_write_enable = !Z1L1;
EE1_q_a[2]_PORT_A_write_enable_reg = DFFE(EE1_q_a[2]_PORT_A_write_enable, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
EE1_q_a[2]_PORT_A_read_enable = Z1L1;
EE1_q_a[2]_PORT_A_read_enable_reg = DFFE(EE1_q_a[2]_PORT_A_read_enable, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
EE1_q_a[2]_PORT_A_byte_mask = AC2_src_data[32];
EE1_q_a[2]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[2]_PORT_A_byte_mask, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
EE1_q_a[2]_clock_0 = CLOCK_50;
EE1_q_a[2]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[2]_PORT_A_data_out = MEMORY(EE1_q_a[2]_PORT_A_data_in_reg, , EE1_q_a[2]_PORT_A_address_reg, , EE1_q_a[2]_PORT_A_write_enable_reg, EE1_q_a[2]_PORT_A_read_enable_reg, , , EE1_q_a[2]_PORT_A_byte_mask_reg, , EE1_q_a[2]_clock_0, , EE1_q_a[2]_clock_enable_0, , , , , );
EE1_q_a[2] = EE1_q_a[2]_PORT_A_data_out[0];


--EE1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[3]_PORT_A_data_in = AC2L28;
EE1_q_a[3]_PORT_A_data_in_reg = DFFE(EE1_q_a[3]_PORT_A_data_in, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
EE1_q_a[3]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[3]_PORT_A_address_reg = DFFE(EE1_q_a[3]_PORT_A_address, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
EE1_q_a[3]_PORT_A_write_enable = !Z1L1;
EE1_q_a[3]_PORT_A_write_enable_reg = DFFE(EE1_q_a[3]_PORT_A_write_enable, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
EE1_q_a[3]_PORT_A_read_enable = Z1L1;
EE1_q_a[3]_PORT_A_read_enable_reg = DFFE(EE1_q_a[3]_PORT_A_read_enable, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
EE1_q_a[3]_PORT_A_byte_mask = AC2_src_data[32];
EE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[3]_PORT_A_byte_mask, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
EE1_q_a[3]_clock_0 = CLOCK_50;
EE1_q_a[3]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[3]_PORT_A_data_out = MEMORY(EE1_q_a[3]_PORT_A_data_in_reg, , EE1_q_a[3]_PORT_A_address_reg, , EE1_q_a[3]_PORT_A_write_enable_reg, EE1_q_a[3]_PORT_A_read_enable_reg, , , EE1_q_a[3]_PORT_A_byte_mask_reg, , EE1_q_a[3]_clock_0, , EE1_q_a[3]_clock_enable_0, , , , , );
EE1_q_a[3] = EE1_q_a[3]_PORT_A_data_out[0];


--CB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

CB1_count[0] = AMPP_FUNCTION(A1L10, CB1L16, !A1L2, !A1L8, CB1L57);


--CB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

CB1_td_shift[10] = AMPP_FUNCTION(A1L10, A1L11, !A1L2, !A1L8, CB1L57);


--CB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

CB1_count[8] = AMPP_FUNCTION(A1L10, CB1_count[7], !A1L2, !A1L8, CB1L57);


--VD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

VD1_sr[3] = DFFEAS(VD1L59, A1L36,  ,  , VD1L21,  ,  , VD1L20,  );


--HD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

HD1_break_readreg[1] = DFFEAS(UD1_jdo[1], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

SD1_MonDReg[1] = DFFEAS(UD1_jdo[4], CLOCK_50,  ,  , SD1L50, DE1_q_a[1],  , SD1L73, !UD1_take_action_ocimem_b);


--DE1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[0]_PORT_A_data_in = SD1L128;
DE1_q_a[0]_PORT_A_data_in_reg = DFFE(DE1_q_a[0]_PORT_A_data_in, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
DE1_q_a[0]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[0]_PORT_A_address_reg = DFFE(DE1_q_a[0]_PORT_A_address, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
DE1_q_a[0]_PORT_A_write_enable = SD1L161;
DE1_q_a[0]_PORT_A_write_enable_reg = DFFE(DE1_q_a[0]_PORT_A_write_enable, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
DE1_q_a[0]_PORT_A_read_enable = !SD1L161;
DE1_q_a[0]_PORT_A_read_enable_reg = DFFE(DE1_q_a[0]_PORT_A_read_enable, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
DE1_q_a[0]_PORT_A_byte_mask = SD1L123;
DE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[0]_PORT_A_byte_mask, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
DE1_q_a[0]_clock_0 = CLOCK_50;
DE1_q_a[0]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[0]_PORT_A_data_out = MEMORY(DE1_q_a[0]_PORT_A_data_in_reg, , DE1_q_a[0]_PORT_A_address_reg, , DE1_q_a[0]_PORT_A_write_enable_reg, DE1_q_a[0]_PORT_A_read_enable_reg, , , DE1_q_a[0]_PORT_A_byte_mask_reg, , DE1_q_a[0]_clock_0, , DE1_q_a[0]_clock_enable_0, , , , , );
DE1_q_a[0] = DE1_q_a[0]_PORT_A_data_out[0];


--SD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

SD1_MonAReg[2] = DFFEAS(SD1L7, CLOCK_50,  ,  , UD1L49, UD1_jdo[26],  ,  , UD1_take_action_ocimem_a);


--SD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

SD1_MonAReg[4] = DFFEAS(SD1L11, CLOCK_50,  ,  , UD1L49, UD1_jdo[28],  ,  , UD1_take_action_ocimem_a);


--SD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

SD1_MonAReg[3] = DFFEAS(SD1L15, CLOCK_50,  ,  , UD1L49, UD1_jdo[27],  ,  , UD1_take_action_ocimem_a);


--YC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

YC1_E_shift_rot_cnt[4] = DFFEAS(YC1L197, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src2[4],  ,  , YC1_E_new_inst);


--YC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

YC1_E_shift_rot_cnt[3] = DFFEAS(YC1L198, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src2[3],  ,  , YC1_E_new_inst);


--YC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

YC1_E_shift_rot_cnt[2] = DFFEAS(YC1L199, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src2[2],  ,  , YC1_E_new_inst);


--YC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

YC1_E_shift_rot_cnt[1] = DFFEAS(YC1L200, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src2[1],  ,  , YC1_E_new_inst);


--YC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

YC1_E_shift_rot_cnt[0] = DFFEAS(YC1_E_src2[0], CLOCK_50, !AB1_r_sync_rst,  ,  , YC1L393,  ,  , !YC1_E_new_inst);


--T1_avalon_readdata[0] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[0]
--register power-up is low

T1_avalon_readdata[0] = DFFEAS(GE1_q_a[0], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[0]
--register power-up is low

TB1_data_reg[0] = DFFEAS(TB1L20, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--UB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

UB1_av_readdata_pre[0] = DFFEAS(V1_ien_AF, CLOCK_50, !AB1_r_sync_rst,  ,  , MB2_q_b[0],  ,  , V1_read_0);


--YC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
YC1L130_adder_eqn = ( YC1_E_alu_sub ) + ( GND ) + ( YC1L139 );
YC1L130 = SUM(YC1L130_adder_eqn);


--YC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

YC1_E_src2[26] = DFFEAS(YC1L708, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

YC1_E_src1[26] = DFFEAS(ED1_q_b[26], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

YC1_E_src2[25] = DFFEAS(YC1L707, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

YC1_E_src1[25] = DFFEAS(ED1_q_b[25], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

YC1_E_src2[24] = DFFEAS(YC1L706, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

YC1_E_src1[24] = DFFEAS(ED1_q_b[24], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

YC1_E_src2[23] = DFFEAS(YC1L705, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

YC1_E_src1[23] = DFFEAS(ED1_q_b[23], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

YC1_E_src1[31] = DFFEAS(ED1_q_b[31], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

YC1_E_src2[30] = DFFEAS(YC1L712, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

YC1_E_src1[30] = DFFEAS(ED1_q_b[30], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

YC1_E_src2[29] = DFFEAS(YC1L711, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

YC1_E_src1[29] = DFFEAS(ED1_q_b[29], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

YC1_E_src2[28] = DFFEAS(YC1L710, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

YC1_E_src1[28] = DFFEAS(ED1_q_b[28], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

YC1_E_src2[20] = DFFEAS(YC1L702, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

YC1_E_src1[20] = DFFEAS(ED1_q_b[20], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

YC1_E_src2[19] = DFFEAS(YC1L701, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

YC1_E_src1[19] = DFFEAS(ED1_q_b[19], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

YC1_E_src2[18] = DFFEAS(YC1L700, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

YC1_E_src1[18] = DFFEAS(ED1_q_b[18], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

YC1_E_src2[17] = DFFEAS(YC1L699, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

YC1_E_src1[17] = DFFEAS(ED1_q_b[17], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

YC1_E_src1[1] = DFFEAS(ED1_q_b[1], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

YC1_E_src2[27] = DFFEAS(YC1L709, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

YC1_E_src1[27] = DFFEAS(ED1_q_b[27], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

YC1_E_src1[0] = DFFEAS(ED1_q_b[0], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

YC1_E_src2[22] = DFFEAS(YC1L704, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

YC1_E_src1[22] = DFFEAS(ED1_q_b[22], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

YC1_E_src2[21] = DFFEAS(YC1L703, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L714,  );


--YC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

YC1_E_src1[21] = DFFEAS(ED1_q_b[21], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L496,  );


--YC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

YC1_E_shift_rot_result[0] = DFFEAS(YC1L432, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[0],  ,  , YC1_E_new_inst);


--EE1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[22]_PORT_A_data_in = AC2L29;
EE1_q_a[22]_PORT_A_data_in_reg = DFFE(EE1_q_a[22]_PORT_A_data_in, EE1_q_a[22]_clock_0, , , EE1_q_a[22]_clock_enable_0);
EE1_q_a[22]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[22]_PORT_A_address_reg = DFFE(EE1_q_a[22]_PORT_A_address, EE1_q_a[22]_clock_0, , , EE1_q_a[22]_clock_enable_0);
EE1_q_a[22]_PORT_A_write_enable = !Z1L1;
EE1_q_a[22]_PORT_A_write_enable_reg = DFFE(EE1_q_a[22]_PORT_A_write_enable, EE1_q_a[22]_clock_0, , , EE1_q_a[22]_clock_enable_0);
EE1_q_a[22]_PORT_A_read_enable = Z1L1;
EE1_q_a[22]_PORT_A_read_enable_reg = DFFE(EE1_q_a[22]_PORT_A_read_enable, EE1_q_a[22]_clock_0, , , EE1_q_a[22]_clock_enable_0);
EE1_q_a[22]_PORT_A_byte_mask = AC2_src_data[34];
EE1_q_a[22]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[22]_PORT_A_byte_mask, EE1_q_a[22]_clock_0, , , EE1_q_a[22]_clock_enable_0);
EE1_q_a[22]_clock_0 = CLOCK_50;
EE1_q_a[22]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[22]_PORT_A_data_out = MEMORY(EE1_q_a[22]_PORT_A_data_in_reg, , EE1_q_a[22]_PORT_A_address_reg, , EE1_q_a[22]_PORT_A_write_enable_reg, EE1_q_a[22]_PORT_A_read_enable_reg, , , EE1_q_a[22]_PORT_A_byte_mask_reg, , EE1_q_a[22]_clock_0, , EE1_q_a[22]_clock_enable_0, , , , , );
EE1_q_a[22] = EE1_q_a[22]_PORT_A_data_out[0];


--EE1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[23]_PORT_A_data_in = AC2L30;
EE1_q_a[23]_PORT_A_data_in_reg = DFFE(EE1_q_a[23]_PORT_A_data_in, EE1_q_a[23]_clock_0, , , EE1_q_a[23]_clock_enable_0);
EE1_q_a[23]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[23]_PORT_A_address_reg = DFFE(EE1_q_a[23]_PORT_A_address, EE1_q_a[23]_clock_0, , , EE1_q_a[23]_clock_enable_0);
EE1_q_a[23]_PORT_A_write_enable = !Z1L1;
EE1_q_a[23]_PORT_A_write_enable_reg = DFFE(EE1_q_a[23]_PORT_A_write_enable, EE1_q_a[23]_clock_0, , , EE1_q_a[23]_clock_enable_0);
EE1_q_a[23]_PORT_A_read_enable = Z1L1;
EE1_q_a[23]_PORT_A_read_enable_reg = DFFE(EE1_q_a[23]_PORT_A_read_enable, EE1_q_a[23]_clock_0, , , EE1_q_a[23]_clock_enable_0);
EE1_q_a[23]_PORT_A_byte_mask = AC2_src_data[34];
EE1_q_a[23]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[23]_PORT_A_byte_mask, EE1_q_a[23]_clock_0, , , EE1_q_a[23]_clock_enable_0);
EE1_q_a[23]_clock_0 = CLOCK_50;
EE1_q_a[23]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[23]_PORT_A_data_out = MEMORY(EE1_q_a[23]_PORT_A_data_in_reg, , EE1_q_a[23]_PORT_A_address_reg, , EE1_q_a[23]_PORT_A_write_enable_reg, EE1_q_a[23]_PORT_A_read_enable_reg, , , EE1_q_a[23]_PORT_A_byte_mask_reg, , EE1_q_a[23]_clock_0, , EE1_q_a[23]_clock_enable_0, , , , , );
EE1_q_a[23] = EE1_q_a[23]_PORT_A_data_out[0];


--EE1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[24]_PORT_A_data_in = AC2L31;
EE1_q_a[24]_PORT_A_data_in_reg = DFFE(EE1_q_a[24]_PORT_A_data_in, EE1_q_a[24]_clock_0, , , EE1_q_a[24]_clock_enable_0);
EE1_q_a[24]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[24]_PORT_A_address_reg = DFFE(EE1_q_a[24]_PORT_A_address, EE1_q_a[24]_clock_0, , , EE1_q_a[24]_clock_enable_0);
EE1_q_a[24]_PORT_A_write_enable = !Z1L1;
EE1_q_a[24]_PORT_A_write_enable_reg = DFFE(EE1_q_a[24]_PORT_A_write_enable, EE1_q_a[24]_clock_0, , , EE1_q_a[24]_clock_enable_0);
EE1_q_a[24]_PORT_A_read_enable = Z1L1;
EE1_q_a[24]_PORT_A_read_enable_reg = DFFE(EE1_q_a[24]_PORT_A_read_enable, EE1_q_a[24]_clock_0, , , EE1_q_a[24]_clock_enable_0);
EE1_q_a[24]_PORT_A_byte_mask = AC2_src_data[35];
EE1_q_a[24]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[24]_PORT_A_byte_mask, EE1_q_a[24]_clock_0, , , EE1_q_a[24]_clock_enable_0);
EE1_q_a[24]_clock_0 = CLOCK_50;
EE1_q_a[24]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[24]_PORT_A_data_out = MEMORY(EE1_q_a[24]_PORT_A_data_in_reg, , EE1_q_a[24]_PORT_A_address_reg, , EE1_q_a[24]_PORT_A_write_enable_reg, EE1_q_a[24]_PORT_A_read_enable_reg, , , EE1_q_a[24]_PORT_A_byte_mask_reg, , EE1_q_a[24]_clock_0, , EE1_q_a[24]_clock_enable_0, , , , , );
EE1_q_a[24] = EE1_q_a[24]_PORT_A_data_out[0];


--EE1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[25]_PORT_A_data_in = AC2L32;
EE1_q_a[25]_PORT_A_data_in_reg = DFFE(EE1_q_a[25]_PORT_A_data_in, EE1_q_a[25]_clock_0, , , EE1_q_a[25]_clock_enable_0);
EE1_q_a[25]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[25]_PORT_A_address_reg = DFFE(EE1_q_a[25]_PORT_A_address, EE1_q_a[25]_clock_0, , , EE1_q_a[25]_clock_enable_0);
EE1_q_a[25]_PORT_A_write_enable = !Z1L1;
EE1_q_a[25]_PORT_A_write_enable_reg = DFFE(EE1_q_a[25]_PORT_A_write_enable, EE1_q_a[25]_clock_0, , , EE1_q_a[25]_clock_enable_0);
EE1_q_a[25]_PORT_A_read_enable = Z1L1;
EE1_q_a[25]_PORT_A_read_enable_reg = DFFE(EE1_q_a[25]_PORT_A_read_enable, EE1_q_a[25]_clock_0, , , EE1_q_a[25]_clock_enable_0);
EE1_q_a[25]_PORT_A_byte_mask = AC2_src_data[35];
EE1_q_a[25]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[25]_PORT_A_byte_mask, EE1_q_a[25]_clock_0, , , EE1_q_a[25]_clock_enable_0);
EE1_q_a[25]_clock_0 = CLOCK_50;
EE1_q_a[25]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[25]_PORT_A_data_out = MEMORY(EE1_q_a[25]_PORT_A_data_in_reg, , EE1_q_a[25]_PORT_A_address_reg, , EE1_q_a[25]_PORT_A_write_enable_reg, EE1_q_a[25]_PORT_A_read_enable_reg, , , EE1_q_a[25]_PORT_A_byte_mask_reg, , EE1_q_a[25]_clock_0, , EE1_q_a[25]_clock_enable_0, , , , , );
EE1_q_a[25] = EE1_q_a[25]_PORT_A_data_out[0];


--EE1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[26]_PORT_A_data_in = AC2L33;
EE1_q_a[26]_PORT_A_data_in_reg = DFFE(EE1_q_a[26]_PORT_A_data_in, EE1_q_a[26]_clock_0, , , EE1_q_a[26]_clock_enable_0);
EE1_q_a[26]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[26]_PORT_A_address_reg = DFFE(EE1_q_a[26]_PORT_A_address, EE1_q_a[26]_clock_0, , , EE1_q_a[26]_clock_enable_0);
EE1_q_a[26]_PORT_A_write_enable = !Z1L1;
EE1_q_a[26]_PORT_A_write_enable_reg = DFFE(EE1_q_a[26]_PORT_A_write_enable, EE1_q_a[26]_clock_0, , , EE1_q_a[26]_clock_enable_0);
EE1_q_a[26]_PORT_A_read_enable = Z1L1;
EE1_q_a[26]_PORT_A_read_enable_reg = DFFE(EE1_q_a[26]_PORT_A_read_enable, EE1_q_a[26]_clock_0, , , EE1_q_a[26]_clock_enable_0);
EE1_q_a[26]_PORT_A_byte_mask = AC2_src_data[35];
EE1_q_a[26]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[26]_PORT_A_byte_mask, EE1_q_a[26]_clock_0, , , EE1_q_a[26]_clock_enable_0);
EE1_q_a[26]_clock_0 = CLOCK_50;
EE1_q_a[26]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[26]_PORT_A_data_out = MEMORY(EE1_q_a[26]_PORT_A_data_in_reg, , EE1_q_a[26]_PORT_A_address_reg, , EE1_q_a[26]_PORT_A_write_enable_reg, EE1_q_a[26]_PORT_A_read_enable_reg, , , EE1_q_a[26]_PORT_A_byte_mask_reg, , EE1_q_a[26]_clock_0, , EE1_q_a[26]_clock_enable_0, , , , , );
EE1_q_a[26] = EE1_q_a[26]_PORT_A_data_out[0];


--YC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
YC1L135_adder_eqn = ( YC1_E_alu_sub ) + ( VCC ) + ( !VCC );
YC1L135 = CARRY(YC1L135_adder_eqn);


--T1_bus_enable is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|bus_enable
--register power-up is low

T1_bus_enable = DFFEAS(T1_avalon_waitrequest, CLOCK_50,  ,  ,  ,  ,  , AB1_r_sync_rst,  );


--YC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

YC1_F_pc[8] = DFFEAS(YC1L66, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid, YC1L6,  , !YC1L640, YC1L641);


--SD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
SD1L2_adder_eqn = ( SD1_MonAReg[10] ) + ( VCC ) + ( SD1L20 );
SD1L2 = SUM(SD1L2_adder_eqn);


--MC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5
MC2L6_adder_eqn = ( (MC2_burst_uncompress_address_offset[0] & ((!QB2L2) # (!RB2_mem_used[0]))) ) + ( !RB2_mem[0][42] ) + ( !VCC );
MC2L6 = SUM(MC2L6_adder_eqn);

--MC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6
MC2L7_adder_eqn = ( (MC2_burst_uncompress_address_offset[0] & ((!QB2L2) # (!RB2_mem_used[0]))) ) + ( !RB2_mem[0][42] ) + ( !VCC );
MC2L7 = CARRY(MC2L7_adder_eqn);


--EE1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[11]_PORT_A_data_in = AC2L34;
EE1_q_a[11]_PORT_A_data_in_reg = DFFE(EE1_q_a[11]_PORT_A_data_in, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
EE1_q_a[11]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[11]_PORT_A_address_reg = DFFE(EE1_q_a[11]_PORT_A_address, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
EE1_q_a[11]_PORT_A_write_enable = !Z1L1;
EE1_q_a[11]_PORT_A_write_enable_reg = DFFE(EE1_q_a[11]_PORT_A_write_enable, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
EE1_q_a[11]_PORT_A_read_enable = Z1L1;
EE1_q_a[11]_PORT_A_read_enable_reg = DFFE(EE1_q_a[11]_PORT_A_read_enable, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
EE1_q_a[11]_PORT_A_byte_mask = AC2_src_data[33];
EE1_q_a[11]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[11]_PORT_A_byte_mask, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
EE1_q_a[11]_clock_0 = CLOCK_50;
EE1_q_a[11]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[11]_PORT_A_data_out = MEMORY(EE1_q_a[11]_PORT_A_data_in_reg, , EE1_q_a[11]_PORT_A_address_reg, , EE1_q_a[11]_PORT_A_write_enable_reg, EE1_q_a[11]_PORT_A_read_enable_reg, , , EE1_q_a[11]_PORT_A_byte_mask_reg, , EE1_q_a[11]_clock_0, , EE1_q_a[11]_clock_enable_0, , , , , );
EE1_q_a[11] = EE1_q_a[11]_PORT_A_data_out[0];


--EE1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[12]_PORT_A_data_in = AC2L35;
EE1_q_a[12]_PORT_A_data_in_reg = DFFE(EE1_q_a[12]_PORT_A_data_in, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
EE1_q_a[12]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[12]_PORT_A_address_reg = DFFE(EE1_q_a[12]_PORT_A_address, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
EE1_q_a[12]_PORT_A_write_enable = !Z1L1;
EE1_q_a[12]_PORT_A_write_enable_reg = DFFE(EE1_q_a[12]_PORT_A_write_enable, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
EE1_q_a[12]_PORT_A_read_enable = Z1L1;
EE1_q_a[12]_PORT_A_read_enable_reg = DFFE(EE1_q_a[12]_PORT_A_read_enable, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
EE1_q_a[12]_PORT_A_byte_mask = AC2_src_data[33];
EE1_q_a[12]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[12]_PORT_A_byte_mask, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
EE1_q_a[12]_clock_0 = CLOCK_50;
EE1_q_a[12]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[12]_PORT_A_data_out = MEMORY(EE1_q_a[12]_PORT_A_data_in_reg, , EE1_q_a[12]_PORT_A_address_reg, , EE1_q_a[12]_PORT_A_write_enable_reg, EE1_q_a[12]_PORT_A_read_enable_reg, , , EE1_q_a[12]_PORT_A_byte_mask_reg, , EE1_q_a[12]_clock_0, , EE1_q_a[12]_clock_enable_0, , , , , );
EE1_q_a[12] = EE1_q_a[12]_PORT_A_data_out[0];


--EE1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[13]_PORT_A_data_in = AC2L36;
EE1_q_a[13]_PORT_A_data_in_reg = DFFE(EE1_q_a[13]_PORT_A_data_in, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
EE1_q_a[13]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[13]_PORT_A_address_reg = DFFE(EE1_q_a[13]_PORT_A_address, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
EE1_q_a[13]_PORT_A_write_enable = !Z1L1;
EE1_q_a[13]_PORT_A_write_enable_reg = DFFE(EE1_q_a[13]_PORT_A_write_enable, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
EE1_q_a[13]_PORT_A_read_enable = Z1L1;
EE1_q_a[13]_PORT_A_read_enable_reg = DFFE(EE1_q_a[13]_PORT_A_read_enable, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
EE1_q_a[13]_PORT_A_byte_mask = AC2_src_data[33];
EE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[13]_PORT_A_byte_mask, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
EE1_q_a[13]_clock_0 = CLOCK_50;
EE1_q_a[13]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[13]_PORT_A_data_out = MEMORY(EE1_q_a[13]_PORT_A_data_in_reg, , EE1_q_a[13]_PORT_A_address_reg, , EE1_q_a[13]_PORT_A_write_enable_reg, EE1_q_a[13]_PORT_A_read_enable_reg, , , EE1_q_a[13]_PORT_A_byte_mask_reg, , EE1_q_a[13]_clock_0, , EE1_q_a[13]_clock_enable_0, , , , , );
EE1_q_a[13] = EE1_q_a[13]_PORT_A_data_out[0];


--EE1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[14]_PORT_A_data_in = AC2L37;
EE1_q_a[14]_PORT_A_data_in_reg = DFFE(EE1_q_a[14]_PORT_A_data_in, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
EE1_q_a[14]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[14]_PORT_A_address_reg = DFFE(EE1_q_a[14]_PORT_A_address, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
EE1_q_a[14]_PORT_A_write_enable = !Z1L1;
EE1_q_a[14]_PORT_A_write_enable_reg = DFFE(EE1_q_a[14]_PORT_A_write_enable, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
EE1_q_a[14]_PORT_A_read_enable = Z1L1;
EE1_q_a[14]_PORT_A_read_enable_reg = DFFE(EE1_q_a[14]_PORT_A_read_enable, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
EE1_q_a[14]_PORT_A_byte_mask = AC2_src_data[33];
EE1_q_a[14]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[14]_PORT_A_byte_mask, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
EE1_q_a[14]_clock_0 = CLOCK_50;
EE1_q_a[14]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[14]_PORT_A_data_out = MEMORY(EE1_q_a[14]_PORT_A_data_in_reg, , EE1_q_a[14]_PORT_A_address_reg, , EE1_q_a[14]_PORT_A_write_enable_reg, EE1_q_a[14]_PORT_A_read_enable_reg, , , EE1_q_a[14]_PORT_A_byte_mask_reg, , EE1_q_a[14]_clock_0, , EE1_q_a[14]_clock_enable_0, , , , , );
EE1_q_a[14] = EE1_q_a[14]_PORT_A_data_out[0];


--EE1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[15]_PORT_A_data_in = AC2L38;
EE1_q_a[15]_PORT_A_data_in_reg = DFFE(EE1_q_a[15]_PORT_A_data_in, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
EE1_q_a[15]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[15]_PORT_A_address_reg = DFFE(EE1_q_a[15]_PORT_A_address, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
EE1_q_a[15]_PORT_A_write_enable = !Z1L1;
EE1_q_a[15]_PORT_A_write_enable_reg = DFFE(EE1_q_a[15]_PORT_A_write_enable, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
EE1_q_a[15]_PORT_A_read_enable = Z1L1;
EE1_q_a[15]_PORT_A_read_enable_reg = DFFE(EE1_q_a[15]_PORT_A_read_enable, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
EE1_q_a[15]_PORT_A_byte_mask = AC2_src_data[33];
EE1_q_a[15]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[15]_PORT_A_byte_mask, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
EE1_q_a[15]_clock_0 = CLOCK_50;
EE1_q_a[15]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[15]_PORT_A_data_out = MEMORY(EE1_q_a[15]_PORT_A_data_in_reg, , EE1_q_a[15]_PORT_A_address_reg, , EE1_q_a[15]_PORT_A_write_enable_reg, EE1_q_a[15]_PORT_A_read_enable_reg, , , EE1_q_a[15]_PORT_A_byte_mask_reg, , EE1_q_a[15]_clock_0, , EE1_q_a[15]_clock_enable_0, , , , , );
EE1_q_a[15] = EE1_q_a[15]_PORT_A_data_out[0];


--EE1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[16]_PORT_A_data_in = AC2L39;
EE1_q_a[16]_PORT_A_data_in_reg = DFFE(EE1_q_a[16]_PORT_A_data_in, EE1_q_a[16]_clock_0, , , EE1_q_a[16]_clock_enable_0);
EE1_q_a[16]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[16]_PORT_A_address_reg = DFFE(EE1_q_a[16]_PORT_A_address, EE1_q_a[16]_clock_0, , , EE1_q_a[16]_clock_enable_0);
EE1_q_a[16]_PORT_A_write_enable = !Z1L1;
EE1_q_a[16]_PORT_A_write_enable_reg = DFFE(EE1_q_a[16]_PORT_A_write_enable, EE1_q_a[16]_clock_0, , , EE1_q_a[16]_clock_enable_0);
EE1_q_a[16]_PORT_A_read_enable = Z1L1;
EE1_q_a[16]_PORT_A_read_enable_reg = DFFE(EE1_q_a[16]_PORT_A_read_enable, EE1_q_a[16]_clock_0, , , EE1_q_a[16]_clock_enable_0);
EE1_q_a[16]_PORT_A_byte_mask = AC2_src_data[34];
EE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[16]_PORT_A_byte_mask, EE1_q_a[16]_clock_0, , , EE1_q_a[16]_clock_enable_0);
EE1_q_a[16]_clock_0 = CLOCK_50;
EE1_q_a[16]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[16]_PORT_A_data_out = MEMORY(EE1_q_a[16]_PORT_A_data_in_reg, , EE1_q_a[16]_PORT_A_address_reg, , EE1_q_a[16]_PORT_A_write_enable_reg, EE1_q_a[16]_PORT_A_read_enable_reg, , , EE1_q_a[16]_PORT_A_byte_mask_reg, , EE1_q_a[16]_clock_0, , EE1_q_a[16]_clock_enable_0, , , , , );
EE1_q_a[16] = EE1_q_a[16]_PORT_A_data_out[0];


--EE1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[5]_PORT_A_data_in = AC2L40;
EE1_q_a[5]_PORT_A_data_in_reg = DFFE(EE1_q_a[5]_PORT_A_data_in, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
EE1_q_a[5]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[5]_PORT_A_address_reg = DFFE(EE1_q_a[5]_PORT_A_address, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
EE1_q_a[5]_PORT_A_write_enable = !Z1L1;
EE1_q_a[5]_PORT_A_write_enable_reg = DFFE(EE1_q_a[5]_PORT_A_write_enable, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
EE1_q_a[5]_PORT_A_read_enable = Z1L1;
EE1_q_a[5]_PORT_A_read_enable_reg = DFFE(EE1_q_a[5]_PORT_A_read_enable, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
EE1_q_a[5]_PORT_A_byte_mask = AC2_src_data[32];
EE1_q_a[5]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[5]_PORT_A_byte_mask, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
EE1_q_a[5]_clock_0 = CLOCK_50;
EE1_q_a[5]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[5]_PORT_A_data_out = MEMORY(EE1_q_a[5]_PORT_A_data_in_reg, , EE1_q_a[5]_PORT_A_address_reg, , EE1_q_a[5]_PORT_A_write_enable_reg, EE1_q_a[5]_PORT_A_read_enable_reg, , , EE1_q_a[5]_PORT_A_byte_mask_reg, , EE1_q_a[5]_clock_0, , EE1_q_a[5]_clock_enable_0, , , , , );
EE1_q_a[5] = EE1_q_a[5]_PORT_A_data_out[0];


--EE1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[8]_PORT_A_data_in = AC2L41;
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = !Z1L1;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = Z1L1;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = AC2_src_data[33];
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = CLOCK_50;
EE1_q_a[8]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[8] = EE1_q_a[8]_PORT_A_data_out[0];


--YC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

YC1_F_pc[2] = DFFEAS(YC1L62, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid, YC1L2,  , !YC1L640, YC1L641);


--YC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

YC1_D_iw[27] = DFFEAS(YC1L617, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

YC1_D_iw[28] = DFFEAS(YC1L618, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

YC1_D_iw[29] = DFFEAS(YC1L619, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

YC1_D_iw[30] = DFFEAS(YC1L620, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--YC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

YC1_D_iw[31] = DFFEAS(YC1L621, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  , YC1L982,  );


--EE1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[10]_PORT_A_data_in = AC2L42;
EE1_q_a[10]_PORT_A_data_in_reg = DFFE(EE1_q_a[10]_PORT_A_data_in, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
EE1_q_a[10]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[10]_PORT_A_address_reg = DFFE(EE1_q_a[10]_PORT_A_address, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
EE1_q_a[10]_PORT_A_write_enable = !Z1L1;
EE1_q_a[10]_PORT_A_write_enable_reg = DFFE(EE1_q_a[10]_PORT_A_write_enable, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
EE1_q_a[10]_PORT_A_read_enable = Z1L1;
EE1_q_a[10]_PORT_A_read_enable_reg = DFFE(EE1_q_a[10]_PORT_A_read_enable, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
EE1_q_a[10]_PORT_A_byte_mask = AC2_src_data[33];
EE1_q_a[10]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[10]_PORT_A_byte_mask, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
EE1_q_a[10]_clock_0 = CLOCK_50;
EE1_q_a[10]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[10]_PORT_A_data_out = MEMORY(EE1_q_a[10]_PORT_A_data_in_reg, , EE1_q_a[10]_PORT_A_address_reg, , EE1_q_a[10]_PORT_A_write_enable_reg, EE1_q_a[10]_PORT_A_read_enable_reg, , , EE1_q_a[10]_PORT_A_byte_mask_reg, , EE1_q_a[10]_clock_0, , EE1_q_a[10]_clock_enable_0, , , , , );
EE1_q_a[10] = EE1_q_a[10]_PORT_A_data_out[0];


--EE1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[18]_PORT_A_data_in = AC2L43;
EE1_q_a[18]_PORT_A_data_in_reg = DFFE(EE1_q_a[18]_PORT_A_data_in, EE1_q_a[18]_clock_0, , , EE1_q_a[18]_clock_enable_0);
EE1_q_a[18]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[18]_PORT_A_address_reg = DFFE(EE1_q_a[18]_PORT_A_address, EE1_q_a[18]_clock_0, , , EE1_q_a[18]_clock_enable_0);
EE1_q_a[18]_PORT_A_write_enable = !Z1L1;
EE1_q_a[18]_PORT_A_write_enable_reg = DFFE(EE1_q_a[18]_PORT_A_write_enable, EE1_q_a[18]_clock_0, , , EE1_q_a[18]_clock_enable_0);
EE1_q_a[18]_PORT_A_read_enable = Z1L1;
EE1_q_a[18]_PORT_A_read_enable_reg = DFFE(EE1_q_a[18]_PORT_A_read_enable, EE1_q_a[18]_clock_0, , , EE1_q_a[18]_clock_enable_0);
EE1_q_a[18]_PORT_A_byte_mask = AC2_src_data[34];
EE1_q_a[18]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[18]_PORT_A_byte_mask, EE1_q_a[18]_clock_0, , , EE1_q_a[18]_clock_enable_0);
EE1_q_a[18]_clock_0 = CLOCK_50;
EE1_q_a[18]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[18]_PORT_A_data_out = MEMORY(EE1_q_a[18]_PORT_A_data_in_reg, , EE1_q_a[18]_PORT_A_address_reg, , EE1_q_a[18]_PORT_A_write_enable_reg, EE1_q_a[18]_PORT_A_read_enable_reg, , , EE1_q_a[18]_PORT_A_byte_mask_reg, , EE1_q_a[18]_clock_0, , EE1_q_a[18]_clock_enable_0, , , , , );
EE1_q_a[18] = EE1_q_a[18]_PORT_A_data_out[0];


--YC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

YC1_F_pc[7] = DFFEAS(YC1L74, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid, YC1L14,  , !YC1L640, YC1L641);


--YC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

YC1_F_pc[6] = DFFEAS(YC1L78, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid, YC1L18,  , !YC1L640, YC1L641);


--YC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

YC1_F_pc[5] = DFFEAS(YC1L82, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid, YC1L22,  , !YC1L640, YC1L641);


--EE1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[9]_PORT_A_data_in = AC2L44;
EE1_q_a[9]_PORT_A_data_in_reg = DFFE(EE1_q_a[9]_PORT_A_data_in, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
EE1_q_a[9]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[9]_PORT_A_address_reg = DFFE(EE1_q_a[9]_PORT_A_address, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
EE1_q_a[9]_PORT_A_write_enable = !Z1L1;
EE1_q_a[9]_PORT_A_write_enable_reg = DFFE(EE1_q_a[9]_PORT_A_write_enable, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
EE1_q_a[9]_PORT_A_read_enable = Z1L1;
EE1_q_a[9]_PORT_A_read_enable_reg = DFFE(EE1_q_a[9]_PORT_A_read_enable, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
EE1_q_a[9]_PORT_A_byte_mask = AC2_src_data[33];
EE1_q_a[9]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[9]_PORT_A_byte_mask, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
EE1_q_a[9]_clock_0 = CLOCK_50;
EE1_q_a[9]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[9]_PORT_A_data_out = MEMORY(EE1_q_a[9]_PORT_A_data_in_reg, , EE1_q_a[9]_PORT_A_address_reg, , EE1_q_a[9]_PORT_A_write_enable_reg, EE1_q_a[9]_PORT_A_read_enable_reg, , , EE1_q_a[9]_PORT_A_byte_mask_reg, , EE1_q_a[9]_clock_0, , EE1_q_a[9]_clock_enable_0, , , , , );
EE1_q_a[9] = EE1_q_a[9]_PORT_A_data_out[0];


--YC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

YC1_F_pc[4] = DFFEAS(YC1L90, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid, YC1L30,  , !YC1L640, YC1L641);


--EE1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[17]_PORT_A_data_in = AC2L45;
EE1_q_a[17]_PORT_A_data_in_reg = DFFE(EE1_q_a[17]_PORT_A_data_in, EE1_q_a[17]_clock_0, , , EE1_q_a[17]_clock_enable_0);
EE1_q_a[17]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[17]_PORT_A_address_reg = DFFE(EE1_q_a[17]_PORT_A_address, EE1_q_a[17]_clock_0, , , EE1_q_a[17]_clock_enable_0);
EE1_q_a[17]_PORT_A_write_enable = !Z1L1;
EE1_q_a[17]_PORT_A_write_enable_reg = DFFE(EE1_q_a[17]_PORT_A_write_enable, EE1_q_a[17]_clock_0, , , EE1_q_a[17]_clock_enable_0);
EE1_q_a[17]_PORT_A_read_enable = Z1L1;
EE1_q_a[17]_PORT_A_read_enable_reg = DFFE(EE1_q_a[17]_PORT_A_read_enable, EE1_q_a[17]_clock_0, , , EE1_q_a[17]_clock_enable_0);
EE1_q_a[17]_PORT_A_byte_mask = AC2_src_data[34];
EE1_q_a[17]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[17]_PORT_A_byte_mask, EE1_q_a[17]_clock_0, , , EE1_q_a[17]_clock_enable_0);
EE1_q_a[17]_clock_0 = CLOCK_50;
EE1_q_a[17]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[17]_PORT_A_data_out = MEMORY(EE1_q_a[17]_PORT_A_data_in_reg, , EE1_q_a[17]_PORT_A_address_reg, , EE1_q_a[17]_PORT_A_write_enable_reg, EE1_q_a[17]_PORT_A_read_enable_reg, , , EE1_q_a[17]_PORT_A_byte_mask_reg, , EE1_q_a[17]_clock_0, , EE1_q_a[17]_clock_enable_0, , , , , );
EE1_q_a[17] = EE1_q_a[17]_PORT_A_data_out[0];


--EE1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[19]_PORT_A_data_in = AC2L46;
EE1_q_a[19]_PORT_A_data_in_reg = DFFE(EE1_q_a[19]_PORT_A_data_in, EE1_q_a[19]_clock_0, , , EE1_q_a[19]_clock_enable_0);
EE1_q_a[19]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[19]_PORT_A_address_reg = DFFE(EE1_q_a[19]_PORT_A_address, EE1_q_a[19]_clock_0, , , EE1_q_a[19]_clock_enable_0);
EE1_q_a[19]_PORT_A_write_enable = !Z1L1;
EE1_q_a[19]_PORT_A_write_enable_reg = DFFE(EE1_q_a[19]_PORT_A_write_enable, EE1_q_a[19]_clock_0, , , EE1_q_a[19]_clock_enable_0);
EE1_q_a[19]_PORT_A_read_enable = Z1L1;
EE1_q_a[19]_PORT_A_read_enable_reg = DFFE(EE1_q_a[19]_PORT_A_read_enable, EE1_q_a[19]_clock_0, , , EE1_q_a[19]_clock_enable_0);
EE1_q_a[19]_PORT_A_byte_mask = AC2_src_data[34];
EE1_q_a[19]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[19]_PORT_A_byte_mask, EE1_q_a[19]_clock_0, , , EE1_q_a[19]_clock_enable_0);
EE1_q_a[19]_clock_0 = CLOCK_50;
EE1_q_a[19]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[19]_PORT_A_data_out = MEMORY(EE1_q_a[19]_PORT_A_data_in_reg, , EE1_q_a[19]_PORT_A_address_reg, , EE1_q_a[19]_PORT_A_write_enable_reg, EE1_q_a[19]_PORT_A_read_enable_reg, , , EE1_q_a[19]_PORT_A_byte_mask_reg, , EE1_q_a[19]_clock_0, , EE1_q_a[19]_clock_enable_0, , , , , );
EE1_q_a[19] = EE1_q_a[19]_PORT_A_data_out[0];


--EE1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[20]_PORT_A_data_in = AC2L47;
EE1_q_a[20]_PORT_A_data_in_reg = DFFE(EE1_q_a[20]_PORT_A_data_in, EE1_q_a[20]_clock_0, , , EE1_q_a[20]_clock_enable_0);
EE1_q_a[20]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[20]_PORT_A_address_reg = DFFE(EE1_q_a[20]_PORT_A_address, EE1_q_a[20]_clock_0, , , EE1_q_a[20]_clock_enable_0);
EE1_q_a[20]_PORT_A_write_enable = !Z1L1;
EE1_q_a[20]_PORT_A_write_enable_reg = DFFE(EE1_q_a[20]_PORT_A_write_enable, EE1_q_a[20]_clock_0, , , EE1_q_a[20]_clock_enable_0);
EE1_q_a[20]_PORT_A_read_enable = Z1L1;
EE1_q_a[20]_PORT_A_read_enable_reg = DFFE(EE1_q_a[20]_PORT_A_read_enable, EE1_q_a[20]_clock_0, , , EE1_q_a[20]_clock_enable_0);
EE1_q_a[20]_PORT_A_byte_mask = AC2_src_data[34];
EE1_q_a[20]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[20]_PORT_A_byte_mask, EE1_q_a[20]_clock_0, , , EE1_q_a[20]_clock_enable_0);
EE1_q_a[20]_clock_0 = CLOCK_50;
EE1_q_a[20]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[20]_PORT_A_data_out = MEMORY(EE1_q_a[20]_PORT_A_data_in_reg, , EE1_q_a[20]_PORT_A_address_reg, , EE1_q_a[20]_PORT_A_write_enable_reg, EE1_q_a[20]_PORT_A_read_enable_reg, , , EE1_q_a[20]_PORT_A_byte_mask_reg, , EE1_q_a[20]_clock_0, , EE1_q_a[20]_clock_enable_0, , , , , );
EE1_q_a[20] = EE1_q_a[20]_PORT_A_data_out[0];


--EE1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[21]_PORT_A_data_in = AC2L48;
EE1_q_a[21]_PORT_A_data_in_reg = DFFE(EE1_q_a[21]_PORT_A_data_in, EE1_q_a[21]_clock_0, , , EE1_q_a[21]_clock_enable_0);
EE1_q_a[21]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[21]_PORT_A_address_reg = DFFE(EE1_q_a[21]_PORT_A_address, EE1_q_a[21]_clock_0, , , EE1_q_a[21]_clock_enable_0);
EE1_q_a[21]_PORT_A_write_enable = !Z1L1;
EE1_q_a[21]_PORT_A_write_enable_reg = DFFE(EE1_q_a[21]_PORT_A_write_enable, EE1_q_a[21]_clock_0, , , EE1_q_a[21]_clock_enable_0);
EE1_q_a[21]_PORT_A_read_enable = Z1L1;
EE1_q_a[21]_PORT_A_read_enable_reg = DFFE(EE1_q_a[21]_PORT_A_read_enable, EE1_q_a[21]_clock_0, , , EE1_q_a[21]_clock_enable_0);
EE1_q_a[21]_PORT_A_byte_mask = AC2_src_data[34];
EE1_q_a[21]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[21]_PORT_A_byte_mask, EE1_q_a[21]_clock_0, , , EE1_q_a[21]_clock_enable_0);
EE1_q_a[21]_clock_0 = CLOCK_50;
EE1_q_a[21]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[21]_PORT_A_data_out = MEMORY(EE1_q_a[21]_PORT_A_data_in_reg, , EE1_q_a[21]_PORT_A_address_reg, , EE1_q_a[21]_PORT_A_write_enable_reg, EE1_q_a[21]_PORT_A_read_enable_reg, , , EE1_q_a[21]_PORT_A_byte_mask_reg, , EE1_q_a[21]_clock_0, , EE1_q_a[21]_clock_enable_0, , , , , );
EE1_q_a[21] = EE1_q_a[21]_PORT_A_data_out[0];


--YC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

YC1_E_shift_rot_result[18] = DFFEAS(YC1L450, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[18],  ,  , YC1_E_new_inst);


--EE1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[6]_PORT_A_data_in = AC2L49;
EE1_q_a[6]_PORT_A_data_in_reg = DFFE(EE1_q_a[6]_PORT_A_data_in, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
EE1_q_a[6]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[6]_PORT_A_address_reg = DFFE(EE1_q_a[6]_PORT_A_address, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
EE1_q_a[6]_PORT_A_write_enable = !Z1L1;
EE1_q_a[6]_PORT_A_write_enable_reg = DFFE(EE1_q_a[6]_PORT_A_write_enable, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
EE1_q_a[6]_PORT_A_read_enable = Z1L1;
EE1_q_a[6]_PORT_A_read_enable_reg = DFFE(EE1_q_a[6]_PORT_A_read_enable, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
EE1_q_a[6]_PORT_A_byte_mask = AC2_src_data[32];
EE1_q_a[6]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[6]_PORT_A_byte_mask, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
EE1_q_a[6]_clock_0 = CLOCK_50;
EE1_q_a[6]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[6]_PORT_A_data_out = MEMORY(EE1_q_a[6]_PORT_A_data_in_reg, , EE1_q_a[6]_PORT_A_address_reg, , EE1_q_a[6]_PORT_A_write_enable_reg, EE1_q_a[6]_PORT_A_read_enable_reg, , , EE1_q_a[6]_PORT_A_byte_mask_reg, , EE1_q_a[6]_clock_0, , EE1_q_a[6]_clock_enable_0, , , , , );
EE1_q_a[6] = EE1_q_a[6]_PORT_A_data_out[0];


--YC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

YC1_F_pc[0] = DFFEAS(YC1L114, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid, YC1L54,  , !YC1L640, YC1L641);


--YC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

YC1_F_pc[1] = DFFEAS(YC1L118, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid, YC1L58,  , !YC1L640, YC1L641);


--EE1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[7]_PORT_A_data_in = AC2L50;
EE1_q_a[7]_PORT_A_data_in_reg = DFFE(EE1_q_a[7]_PORT_A_data_in, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
EE1_q_a[7]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[7]_PORT_A_address_reg = DFFE(EE1_q_a[7]_PORT_A_address, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
EE1_q_a[7]_PORT_A_write_enable = !Z1L1;
EE1_q_a[7]_PORT_A_write_enable_reg = DFFE(EE1_q_a[7]_PORT_A_write_enable, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
EE1_q_a[7]_PORT_A_read_enable = Z1L1;
EE1_q_a[7]_PORT_A_read_enable_reg = DFFE(EE1_q_a[7]_PORT_A_read_enable, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
EE1_q_a[7]_PORT_A_byte_mask = AC2_src_data[32];
EE1_q_a[7]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[7]_PORT_A_byte_mask, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
EE1_q_a[7]_clock_0 = CLOCK_50;
EE1_q_a[7]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[7]_PORT_A_data_out = MEMORY(EE1_q_a[7]_PORT_A_data_in_reg, , EE1_q_a[7]_PORT_A_address_reg, , EE1_q_a[7]_PORT_A_write_enable_reg, EE1_q_a[7]_PORT_A_read_enable_reg, , , EE1_q_a[7]_PORT_A_byte_mask_reg, , EE1_q_a[7]_clock_0, , EE1_q_a[7]_clock_enable_0, , , , , );
EE1_q_a[7] = EE1_q_a[7]_PORT_A_data_out[0];


--T1_avalon_readdata[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[1]
--register power-up is low

T1_avalon_readdata[1] = DFFEAS(GE1_q_a[1], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[1]
--register power-up is low

TB1_data_reg[1] = DFFEAS(TB1L21, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--UB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

UB1_av_readdata_pre[1] = DFFEAS(V1_ien_AE, CLOCK_50, !AB1_r_sync_rst,  ,  , MB2_q_b[1],  ,  , V1_read_0);


--T1_avalon_readdata[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[2]
--register power-up is low

T1_avalon_readdata[2] = DFFEAS(GE1_q_a[2], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[2]
--register power-up is low

TB1_data_reg[2] = DFFEAS(TB1L22, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--UB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

UB1_av_readdata_pre[2] = DFFEAS(A1L57, CLOCK_50, !AB1_r_sync_rst,  ,  , MB2_q_b[2],  ,  , V1_read_0);


--T1_avalon_readdata[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[3]
--register power-up is low

T1_avalon_readdata[3] = DFFEAS(GE1_q_a[3], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[3]
--register power-up is low

TB1_data_reg[3] = DFFEAS(TB1L23, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--UB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

UB1_av_readdata_pre[3] = DFFEAS(A1L57, CLOCK_50, !AB1_r_sync_rst,  ,  , MB2_q_b[3],  ,  , V1_read_0);


--T1_avalon_readdata[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[4]
--register power-up is low

T1_avalon_readdata[4] = DFFEAS(GE1_q_a[4], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[4]
--register power-up is low

TB1_data_reg[4] = DFFEAS(TB1L24, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--UB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

UB1_av_readdata_pre[4] = DFFEAS(A1L57, CLOCK_50, !AB1_r_sync_rst,  ,  , MB2_q_b[4],  ,  , V1_read_0);


--T1_avalon_readdata[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[5]
--register power-up is low

T1_avalon_readdata[5] = DFFEAS(GE1_q_a[5], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[5]
--register power-up is low

TB1_data_reg[5] = DFFEAS(TB1L25, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--UB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

UB1_av_readdata_pre[5] = DFFEAS(A1L57, CLOCK_50, !AB1_r_sync_rst,  ,  , MB2_q_b[5],  ,  , V1_read_0);


--T1_avalon_readdata[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[6]
--register power-up is low

T1_avalon_readdata[6] = DFFEAS(GE1_q_a[6], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[6]
--register power-up is low

TB1_data_reg[6] = DFFEAS(TB1L26, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--UB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

UB1_av_readdata_pre[6] = DFFEAS(A1L57, CLOCK_50, !AB1_r_sync_rst,  ,  , MB2_q_b[6],  ,  , V1_read_0);


--T1_avalon_readdata[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[7]
--register power-up is low

T1_avalon_readdata[7] = DFFEAS(GE1_q_a[7], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[7]
--register power-up is low

TB1_data_reg[7] = DFFEAS(TB1L27, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--UB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

UB1_av_readdata_pre[7] = DFFEAS(A1L57, CLOCK_50, !AB1_r_sync_rst,  ,  , MB2_q_b[7],  ,  , V1_read_0);


--T1_avalon_readdata[8] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[8]
--register power-up is low

T1_avalon_readdata[8] = DFFEAS(GE1_q_a[8], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[8]
--register power-up is low

TB1_data_reg[8] = DFFEAS(TB1L28, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--BD1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

BD1_readdata[4] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[4],  ,  , !BD1_address[8]);


--BD1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

BD1_readdata[2] = DFFEAS(BD1L53, CLOCK_50,  ,  ,  , DE1_q_a[2],  ,  , !BD1_address[8]);


--BD1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

BD1_readdata[3] = DFFEAS(BD1L54, CLOCK_50,  ,  ,  , DE1_q_a[3],  ,  , !BD1_address[8]);


--T1_avalon_readdata[9] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[9]
--register power-up is low

T1_avalon_readdata[9] = DFFEAS(GE1_q_a[9], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[9]
--register power-up is low

TB1_data_reg[9] = DFFEAS(TB1L29, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--MB1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[7]_PORT_A_data_in = YC1_d_writedata[7];
MB1_q_b[7]_PORT_A_data_in_reg = DFFE(MB1_q_b[7]_PORT_A_data_in, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[7]_PORT_A_address_reg = DFFE(MB1_q_b[7]_PORT_A_address, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[7]_PORT_B_address_reg = DFFE(MB1_q_b[7]_PORT_B_address, MB1_q_b[7]_clock_1, , , MB1_q_b[7]_clock_enable_1);
MB1_q_b[7]_PORT_A_write_enable = V1_fifo_wr;
MB1_q_b[7]_PORT_A_write_enable_reg = DFFE(MB1_q_b[7]_PORT_A_write_enable, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_PORT_B_read_enable = VCC;
MB1_q_b[7]_PORT_B_read_enable_reg = DFFE(MB1_q_b[7]_PORT_B_read_enable, MB1_q_b[7]_clock_1, , , MB1_q_b[7]_clock_enable_1);
MB1_q_b[7]_clock_0 = CLOCK_50;
MB1_q_b[7]_clock_1 = CLOCK_50;
MB1_q_b[7]_clock_enable_0 = V1_fifo_wr;
MB1_q_b[7]_clock_enable_1 = V1L82;
MB1_q_b[7]_PORT_B_data_out = MEMORY(MB1_q_b[7]_PORT_A_data_in_reg, , MB1_q_b[7]_PORT_A_address_reg, MB1_q_b[7]_PORT_B_address_reg, MB1_q_b[7]_PORT_A_write_enable_reg, , , MB1_q_b[7]_PORT_B_read_enable_reg, , , MB1_q_b[7]_clock_0, MB1_q_b[7]_clock_1, MB1_q_b[7]_clock_enable_0, MB1_q_b[7]_clock_enable_1, , , , );
MB1_q_b[7] = MB1_q_b[7]_PORT_B_data_out[0];


--CB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

CB1_count[7] = AMPP_FUNCTION(A1L10, CB1_count[6], !A1L2, !A1L8, CB1L57);


--VD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

VD1_sr[4] = DFFEAS(VD1L60, A1L36,  ,  , VD1L21,  ,  , VD1L20,  );


--HD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

HD1_break_readreg[2] = DFFEAS(UD1_jdo[2], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

SD1_MonDReg[2] = DFFEAS(UD1_jdo[5], CLOCK_50,  ,  , SD1L50, DE1_q_a[2],  , SD1L73, !UD1_take_action_ocimem_b);


--DE1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[1]_PORT_A_data_in = SD1L129;
DE1_q_a[1]_PORT_A_data_in_reg = DFFE(DE1_q_a[1]_PORT_A_data_in, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
DE1_q_a[1]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[1]_PORT_A_address_reg = DFFE(DE1_q_a[1]_PORT_A_address, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
DE1_q_a[1]_PORT_A_write_enable = SD1L161;
DE1_q_a[1]_PORT_A_write_enable_reg = DFFE(DE1_q_a[1]_PORT_A_write_enable, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
DE1_q_a[1]_PORT_A_read_enable = !SD1L161;
DE1_q_a[1]_PORT_A_read_enable_reg = DFFE(DE1_q_a[1]_PORT_A_read_enable, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
DE1_q_a[1]_PORT_A_byte_mask = SD1L123;
DE1_q_a[1]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[1]_PORT_A_byte_mask, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
DE1_q_a[1]_clock_0 = CLOCK_50;
DE1_q_a[1]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[1]_PORT_A_data_out = MEMORY(DE1_q_a[1]_PORT_A_data_in_reg, , DE1_q_a[1]_PORT_A_address_reg, , DE1_q_a[1]_PORT_A_write_enable_reg, DE1_q_a[1]_PORT_A_read_enable_reg, , , DE1_q_a[1]_PORT_A_byte_mask_reg, , DE1_q_a[1]_clock_0, , DE1_q_a[1]_clock_enable_0, , , , , );
DE1_q_a[1] = DE1_q_a[1]_PORT_A_data_out[0];


--SD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

SD1_MonAReg[5] = DFFEAS(SD1L23, CLOCK_50,  ,  , UD1L49, UD1_jdo[29],  ,  , UD1_take_action_ocimem_a);


--SD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

SD1_MonAReg[6] = DFFEAS(SD1L27, CLOCK_50,  ,  , UD1L49, UD1_jdo[30],  ,  , UD1_take_action_ocimem_a);


--SD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

SD1_MonAReg[7] = DFFEAS(SD1L31, CLOCK_50,  ,  , UD1L49, UD1_jdo[31],  ,  , UD1_take_action_ocimem_a);


--SD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

SD1_MonAReg[8] = DFFEAS(SD1L35, CLOCK_50,  ,  , UD1L49, UD1_jdo[32],  ,  , UD1_take_action_ocimem_a);


--SD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

SD1_MonAReg[9] = DFFEAS(SD1L19, CLOCK_50,  ,  , UD1L49, UD1_jdo[33],  ,  , UD1_take_action_ocimem_a);


--SD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
SD1L7_adder_eqn = ( SD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
SD1L7 = SUM(SD1L7_adder_eqn);

--SD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
SD1L8_adder_eqn = ( SD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
SD1L8 = CARRY(SD1L8_adder_eqn);


--SD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
SD1L11_adder_eqn = ( SD1_MonAReg[4] ) + ( GND ) + ( SD1L16 );
SD1L11 = SUM(SD1L11_adder_eqn);

--SD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
SD1L12_adder_eqn = ( SD1_MonAReg[4] ) + ( GND ) + ( SD1L16 );
SD1L12 = CARRY(SD1L12_adder_eqn);


--SD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
SD1L15_adder_eqn = ( SD1_MonAReg[3] ) + ( GND ) + ( SD1L8 );
SD1L15 = SUM(SD1L15_adder_eqn);

--SD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
SD1L16_adder_eqn = ( SD1_MonAReg[3] ) + ( GND ) + ( SD1L8 );
SD1L16 = CARRY(SD1L16_adder_eqn);


--GE1_q_a[0] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[0]_PORT_A_data_in = T1_write_data[0];
GE1_q_a[0]_PORT_A_data_in_reg = DFFE(GE1_q_a[0]_PORT_A_data_in, GE1_q_a[0]_clock_0, , , );
GE1_q_a[0]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[0]_PORT_A_address_reg = DFFE(GE1_q_a[0]_PORT_A_address, GE1_q_a[0]_clock_0, , , );
GE1_q_a[0]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[0]_PORT_A_write_enable_reg = DFFE(GE1_q_a[0]_PORT_A_write_enable, GE1_q_a[0]_clock_0, , , );
GE1_q_a[0]_PORT_A_read_enable = VCC;
GE1_q_a[0]_PORT_A_read_enable_reg = DFFE(GE1_q_a[0]_PORT_A_read_enable, GE1_q_a[0]_clock_0, , , );
GE1_q_a[0]_clock_0 = CLOCK_50;
GE1_q_a[0]_PORT_A_data_out = MEMORY(GE1_q_a[0]_PORT_A_data_in_reg, , GE1_q_a[0]_PORT_A_address_reg, , GE1_q_a[0]_PORT_A_write_enable_reg, GE1_q_a[0]_PORT_A_read_enable_reg, , , , , GE1_q_a[0]_clock_0, , , , , , , );
GE1_q_a[0]_PORT_A_data_out_reg = DFFE(GE1_q_a[0]_PORT_A_data_out, GE1_q_a[0]_clock_0, , , );
GE1_q_a[0] = GE1_q_a[0]_PORT_A_data_out_reg[0];


--MB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[0]_PORT_A_data_in = CB1_wdata[0];
MB2_q_b[0]_PORT_A_data_in_reg = DFFE(MB2_q_b[0]_PORT_A_data_in, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[0]_PORT_A_address_reg = DFFE(MB2_q_b[0]_PORT_A_address, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[0]_PORT_B_address_reg = DFFE(MB2_q_b[0]_PORT_B_address, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
MB2_q_b[0]_PORT_A_write_enable_reg = DFFE(MB2_q_b[0]_PORT_A_write_enable, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_read_enable = VCC;
MB2_q_b[0]_PORT_B_read_enable_reg = DFFE(MB2_q_b[0]_PORT_B_read_enable, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_clock_0 = CLOCK_50;
MB2_q_b[0]_clock_1 = CLOCK_50;
MB2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
MB2_q_b[0]_clock_enable_1 = V1L72;
MB2_q_b[0]_PORT_B_data_out = MEMORY(MB2_q_b[0]_PORT_A_data_in_reg, , MB2_q_b[0]_PORT_A_address_reg, MB2_q_b[0]_PORT_B_address_reg, MB2_q_b[0]_PORT_A_write_enable_reg, , , MB2_q_b[0]_PORT_B_read_enable_reg, , , MB2_q_b[0]_clock_0, MB2_q_b[0]_clock_1, MB2_q_b[0]_clock_enable_0, MB2_q_b[0]_clock_enable_1, , , , );
MB2_q_b[0] = MB2_q_b[0]_PORT_B_data_out[0];


--YC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77
YC1L138_adder_eqn = ( !YC1_E_invert_arith_src_msb $ (!YC1_E_alu_sub $ (YC1_E_src2[31])) ) + ( !YC1_E_invert_arith_src_msb $ (!YC1_E_src1[31]) ) + ( YC1L143 );
YC1L138 = SUM(YC1L138_adder_eqn);

--YC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
YC1L139_adder_eqn = ( !YC1_E_invert_arith_src_msb $ (!YC1_E_alu_sub $ (YC1_E_src2[31])) ) + ( !YC1_E_invert_arith_src_msb $ (!YC1_E_src1[31]) ) + ( YC1L143 );
YC1L139 = CARRY(YC1L139_adder_eqn);


--ED2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[26]_PORT_A_data_in = YC1L810;
ED2_q_b[26]_PORT_A_data_in_reg = DFFE(ED2_q_b[26]_PORT_A_data_in, ED2_q_b[26]_clock_0, , , );
ED2_q_b[26]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[26]_PORT_A_address_reg = DFFE(ED2_q_b[26]_PORT_A_address, ED2_q_b[26]_clock_0, , , );
ED2_q_b[26]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[26]_PORT_B_address_reg = DFFE(ED2_q_b[26]_PORT_B_address, ED2_q_b[26]_clock_1, , , );
ED2_q_b[26]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[26]_PORT_A_write_enable_reg = DFFE(ED2_q_b[26]_PORT_A_write_enable, ED2_q_b[26]_clock_0, , , );
ED2_q_b[26]_PORT_B_read_enable = VCC;
ED2_q_b[26]_PORT_B_read_enable_reg = DFFE(ED2_q_b[26]_PORT_B_read_enable, ED2_q_b[26]_clock_1, , , );
ED2_q_b[26]_clock_0 = CLOCK_50;
ED2_q_b[26]_clock_1 = CLOCK_50;
ED2_q_b[26]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[26]_PORT_B_data_out = MEMORY(ED2_q_b[26]_PORT_A_data_in_reg, , ED2_q_b[26]_PORT_A_address_reg, ED2_q_b[26]_PORT_B_address_reg, ED2_q_b[26]_PORT_A_write_enable_reg, , , ED2_q_b[26]_PORT_B_read_enable_reg, , , ED2_q_b[26]_clock_0, ED2_q_b[26]_clock_1, ED2_q_b[26]_clock_enable_0, , , , , );
ED2_q_b[26] = ED2_q_b[26]_PORT_B_data_out[0];


--ED1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[26]_PORT_A_data_in = YC1L810;
ED1_q_b[26]_PORT_A_data_in_reg = DFFE(ED1_q_b[26]_PORT_A_data_in, ED1_q_b[26]_clock_0, , , );
ED1_q_b[26]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[26]_PORT_A_address_reg = DFFE(ED1_q_b[26]_PORT_A_address, ED1_q_b[26]_clock_0, , , );
ED1_q_b[26]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[26]_PORT_B_address_reg = DFFE(ED1_q_b[26]_PORT_B_address, ED1_q_b[26]_clock_1, , , );
ED1_q_b[26]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[26]_PORT_A_write_enable_reg = DFFE(ED1_q_b[26]_PORT_A_write_enable, ED1_q_b[26]_clock_0, , , );
ED1_q_b[26]_PORT_B_read_enable = VCC;
ED1_q_b[26]_PORT_B_read_enable_reg = DFFE(ED1_q_b[26]_PORT_B_read_enable, ED1_q_b[26]_clock_1, , , );
ED1_q_b[26]_clock_0 = CLOCK_50;
ED1_q_b[26]_clock_1 = CLOCK_50;
ED1_q_b[26]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[26]_PORT_B_data_out = MEMORY(ED1_q_b[26]_PORT_A_data_in_reg, , ED1_q_b[26]_PORT_A_address_reg, ED1_q_b[26]_PORT_B_address_reg, ED1_q_b[26]_PORT_A_write_enable_reg, , , ED1_q_b[26]_PORT_B_read_enable_reg, , , ED1_q_b[26]_clock_0, ED1_q_b[26]_clock_1, ED1_q_b[26]_clock_enable_0, , , , , );
ED1_q_b[26] = ED1_q_b[26]_PORT_B_data_out[0];


--ED2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[25]_PORT_A_data_in = YC1L809;
ED2_q_b[25]_PORT_A_data_in_reg = DFFE(ED2_q_b[25]_PORT_A_data_in, ED2_q_b[25]_clock_0, , , );
ED2_q_b[25]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[25]_PORT_A_address_reg = DFFE(ED2_q_b[25]_PORT_A_address, ED2_q_b[25]_clock_0, , , );
ED2_q_b[25]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[25]_PORT_B_address_reg = DFFE(ED2_q_b[25]_PORT_B_address, ED2_q_b[25]_clock_1, , , );
ED2_q_b[25]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[25]_PORT_A_write_enable_reg = DFFE(ED2_q_b[25]_PORT_A_write_enable, ED2_q_b[25]_clock_0, , , );
ED2_q_b[25]_PORT_B_read_enable = VCC;
ED2_q_b[25]_PORT_B_read_enable_reg = DFFE(ED2_q_b[25]_PORT_B_read_enable, ED2_q_b[25]_clock_1, , , );
ED2_q_b[25]_clock_0 = CLOCK_50;
ED2_q_b[25]_clock_1 = CLOCK_50;
ED2_q_b[25]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[25]_PORT_B_data_out = MEMORY(ED2_q_b[25]_PORT_A_data_in_reg, , ED2_q_b[25]_PORT_A_address_reg, ED2_q_b[25]_PORT_B_address_reg, ED2_q_b[25]_PORT_A_write_enable_reg, , , ED2_q_b[25]_PORT_B_read_enable_reg, , , ED2_q_b[25]_clock_0, ED2_q_b[25]_clock_1, ED2_q_b[25]_clock_enable_0, , , , , );
ED2_q_b[25] = ED2_q_b[25]_PORT_B_data_out[0];


--ED1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[25]_PORT_A_data_in = YC1L809;
ED1_q_b[25]_PORT_A_data_in_reg = DFFE(ED1_q_b[25]_PORT_A_data_in, ED1_q_b[25]_clock_0, , , );
ED1_q_b[25]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[25]_PORT_A_address_reg = DFFE(ED1_q_b[25]_PORT_A_address, ED1_q_b[25]_clock_0, , , );
ED1_q_b[25]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[25]_PORT_B_address_reg = DFFE(ED1_q_b[25]_PORT_B_address, ED1_q_b[25]_clock_1, , , );
ED1_q_b[25]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[25]_PORT_A_write_enable_reg = DFFE(ED1_q_b[25]_PORT_A_write_enable, ED1_q_b[25]_clock_0, , , );
ED1_q_b[25]_PORT_B_read_enable = VCC;
ED1_q_b[25]_PORT_B_read_enable_reg = DFFE(ED1_q_b[25]_PORT_B_read_enable, ED1_q_b[25]_clock_1, , , );
ED1_q_b[25]_clock_0 = CLOCK_50;
ED1_q_b[25]_clock_1 = CLOCK_50;
ED1_q_b[25]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[25]_PORT_B_data_out = MEMORY(ED1_q_b[25]_PORT_A_data_in_reg, , ED1_q_b[25]_PORT_A_address_reg, ED1_q_b[25]_PORT_B_address_reg, ED1_q_b[25]_PORT_A_write_enable_reg, , , ED1_q_b[25]_PORT_B_read_enable_reg, , , ED1_q_b[25]_clock_0, ED1_q_b[25]_clock_1, ED1_q_b[25]_clock_enable_0, , , , , );
ED1_q_b[25] = ED1_q_b[25]_PORT_B_data_out[0];


--ED2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[24]_PORT_A_data_in = YC1L808;
ED2_q_b[24]_PORT_A_data_in_reg = DFFE(ED2_q_b[24]_PORT_A_data_in, ED2_q_b[24]_clock_0, , , );
ED2_q_b[24]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[24]_PORT_A_address_reg = DFFE(ED2_q_b[24]_PORT_A_address, ED2_q_b[24]_clock_0, , , );
ED2_q_b[24]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[24]_PORT_B_address_reg = DFFE(ED2_q_b[24]_PORT_B_address, ED2_q_b[24]_clock_1, , , );
ED2_q_b[24]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[24]_PORT_A_write_enable_reg = DFFE(ED2_q_b[24]_PORT_A_write_enable, ED2_q_b[24]_clock_0, , , );
ED2_q_b[24]_PORT_B_read_enable = VCC;
ED2_q_b[24]_PORT_B_read_enable_reg = DFFE(ED2_q_b[24]_PORT_B_read_enable, ED2_q_b[24]_clock_1, , , );
ED2_q_b[24]_clock_0 = CLOCK_50;
ED2_q_b[24]_clock_1 = CLOCK_50;
ED2_q_b[24]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[24]_PORT_B_data_out = MEMORY(ED2_q_b[24]_PORT_A_data_in_reg, , ED2_q_b[24]_PORT_A_address_reg, ED2_q_b[24]_PORT_B_address_reg, ED2_q_b[24]_PORT_A_write_enable_reg, , , ED2_q_b[24]_PORT_B_read_enable_reg, , , ED2_q_b[24]_clock_0, ED2_q_b[24]_clock_1, ED2_q_b[24]_clock_enable_0, , , , , );
ED2_q_b[24] = ED2_q_b[24]_PORT_B_data_out[0];


--ED1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[24]_PORT_A_data_in = YC1L808;
ED1_q_b[24]_PORT_A_data_in_reg = DFFE(ED1_q_b[24]_PORT_A_data_in, ED1_q_b[24]_clock_0, , , );
ED1_q_b[24]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[24]_PORT_A_address_reg = DFFE(ED1_q_b[24]_PORT_A_address, ED1_q_b[24]_clock_0, , , );
ED1_q_b[24]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[24]_PORT_B_address_reg = DFFE(ED1_q_b[24]_PORT_B_address, ED1_q_b[24]_clock_1, , , );
ED1_q_b[24]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[24]_PORT_A_write_enable_reg = DFFE(ED1_q_b[24]_PORT_A_write_enable, ED1_q_b[24]_clock_0, , , );
ED1_q_b[24]_PORT_B_read_enable = VCC;
ED1_q_b[24]_PORT_B_read_enable_reg = DFFE(ED1_q_b[24]_PORT_B_read_enable, ED1_q_b[24]_clock_1, , , );
ED1_q_b[24]_clock_0 = CLOCK_50;
ED1_q_b[24]_clock_1 = CLOCK_50;
ED1_q_b[24]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[24]_PORT_B_data_out = MEMORY(ED1_q_b[24]_PORT_A_data_in_reg, , ED1_q_b[24]_PORT_A_address_reg, ED1_q_b[24]_PORT_B_address_reg, ED1_q_b[24]_PORT_A_write_enable_reg, , , ED1_q_b[24]_PORT_B_read_enable_reg, , , ED1_q_b[24]_clock_0, ED1_q_b[24]_clock_1, ED1_q_b[24]_clock_enable_0, , , , , );
ED1_q_b[24] = ED1_q_b[24]_PORT_B_data_out[0];


--ED2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[23]_PORT_A_data_in = YC1L807;
ED2_q_b[23]_PORT_A_data_in_reg = DFFE(ED2_q_b[23]_PORT_A_data_in, ED2_q_b[23]_clock_0, , , );
ED2_q_b[23]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[23]_PORT_A_address_reg = DFFE(ED2_q_b[23]_PORT_A_address, ED2_q_b[23]_clock_0, , , );
ED2_q_b[23]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[23]_PORT_B_address_reg = DFFE(ED2_q_b[23]_PORT_B_address, ED2_q_b[23]_clock_1, , , );
ED2_q_b[23]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[23]_PORT_A_write_enable_reg = DFFE(ED2_q_b[23]_PORT_A_write_enable, ED2_q_b[23]_clock_0, , , );
ED2_q_b[23]_PORT_B_read_enable = VCC;
ED2_q_b[23]_PORT_B_read_enable_reg = DFFE(ED2_q_b[23]_PORT_B_read_enable, ED2_q_b[23]_clock_1, , , );
ED2_q_b[23]_clock_0 = CLOCK_50;
ED2_q_b[23]_clock_1 = CLOCK_50;
ED2_q_b[23]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[23]_PORT_B_data_out = MEMORY(ED2_q_b[23]_PORT_A_data_in_reg, , ED2_q_b[23]_PORT_A_address_reg, ED2_q_b[23]_PORT_B_address_reg, ED2_q_b[23]_PORT_A_write_enable_reg, , , ED2_q_b[23]_PORT_B_read_enable_reg, , , ED2_q_b[23]_clock_0, ED2_q_b[23]_clock_1, ED2_q_b[23]_clock_enable_0, , , , , );
ED2_q_b[23] = ED2_q_b[23]_PORT_B_data_out[0];


--ED1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[23]_PORT_A_data_in = YC1L807;
ED1_q_b[23]_PORT_A_data_in_reg = DFFE(ED1_q_b[23]_PORT_A_data_in, ED1_q_b[23]_clock_0, , , );
ED1_q_b[23]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[23]_PORT_A_address_reg = DFFE(ED1_q_b[23]_PORT_A_address, ED1_q_b[23]_clock_0, , , );
ED1_q_b[23]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[23]_PORT_B_address_reg = DFFE(ED1_q_b[23]_PORT_B_address, ED1_q_b[23]_clock_1, , , );
ED1_q_b[23]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[23]_PORT_A_write_enable_reg = DFFE(ED1_q_b[23]_PORT_A_write_enable, ED1_q_b[23]_clock_0, , , );
ED1_q_b[23]_PORT_B_read_enable = VCC;
ED1_q_b[23]_PORT_B_read_enable_reg = DFFE(ED1_q_b[23]_PORT_B_read_enable, ED1_q_b[23]_clock_1, , , );
ED1_q_b[23]_clock_0 = CLOCK_50;
ED1_q_b[23]_clock_1 = CLOCK_50;
ED1_q_b[23]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[23]_PORT_B_data_out = MEMORY(ED1_q_b[23]_PORT_A_data_in_reg, , ED1_q_b[23]_PORT_A_address_reg, ED1_q_b[23]_PORT_B_address_reg, ED1_q_b[23]_PORT_A_write_enable_reg, , , ED1_q_b[23]_PORT_B_read_enable_reg, , , ED1_q_b[23]_clock_0, ED1_q_b[23]_clock_1, ED1_q_b[23]_clock_enable_0, , , , , );
ED1_q_b[23] = ED1_q_b[23]_PORT_B_data_out[0];


--ED2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[31]_PORT_A_data_in = YC1L815;
ED2_q_b[31]_PORT_A_data_in_reg = DFFE(ED2_q_b[31]_PORT_A_data_in, ED2_q_b[31]_clock_0, , , );
ED2_q_b[31]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[31]_PORT_A_address_reg = DFFE(ED2_q_b[31]_PORT_A_address, ED2_q_b[31]_clock_0, , , );
ED2_q_b[31]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[31]_PORT_B_address_reg = DFFE(ED2_q_b[31]_PORT_B_address, ED2_q_b[31]_clock_1, , , );
ED2_q_b[31]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[31]_PORT_A_write_enable_reg = DFFE(ED2_q_b[31]_PORT_A_write_enable, ED2_q_b[31]_clock_0, , , );
ED2_q_b[31]_PORT_B_read_enable = VCC;
ED2_q_b[31]_PORT_B_read_enable_reg = DFFE(ED2_q_b[31]_PORT_B_read_enable, ED2_q_b[31]_clock_1, , , );
ED2_q_b[31]_clock_0 = CLOCK_50;
ED2_q_b[31]_clock_1 = CLOCK_50;
ED2_q_b[31]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[31]_PORT_B_data_out = MEMORY(ED2_q_b[31]_PORT_A_data_in_reg, , ED2_q_b[31]_PORT_A_address_reg, ED2_q_b[31]_PORT_B_address_reg, ED2_q_b[31]_PORT_A_write_enable_reg, , , ED2_q_b[31]_PORT_B_read_enable_reg, , , ED2_q_b[31]_clock_0, ED2_q_b[31]_clock_1, ED2_q_b[31]_clock_enable_0, , , , , );
ED2_q_b[31] = ED2_q_b[31]_PORT_B_data_out[0];


--ED1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[31]_PORT_A_data_in = YC1L815;
ED1_q_b[31]_PORT_A_data_in_reg = DFFE(ED1_q_b[31]_PORT_A_data_in, ED1_q_b[31]_clock_0, , , );
ED1_q_b[31]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[31]_PORT_A_address_reg = DFFE(ED1_q_b[31]_PORT_A_address, ED1_q_b[31]_clock_0, , , );
ED1_q_b[31]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[31]_PORT_B_address_reg = DFFE(ED1_q_b[31]_PORT_B_address, ED1_q_b[31]_clock_1, , , );
ED1_q_b[31]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[31]_PORT_A_write_enable_reg = DFFE(ED1_q_b[31]_PORT_A_write_enable, ED1_q_b[31]_clock_0, , , );
ED1_q_b[31]_PORT_B_read_enable = VCC;
ED1_q_b[31]_PORT_B_read_enable_reg = DFFE(ED1_q_b[31]_PORT_B_read_enable, ED1_q_b[31]_clock_1, , , );
ED1_q_b[31]_clock_0 = CLOCK_50;
ED1_q_b[31]_clock_1 = CLOCK_50;
ED1_q_b[31]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[31]_PORT_B_data_out = MEMORY(ED1_q_b[31]_PORT_A_data_in_reg, , ED1_q_b[31]_PORT_A_address_reg, ED1_q_b[31]_PORT_B_address_reg, ED1_q_b[31]_PORT_A_write_enable_reg, , , ED1_q_b[31]_PORT_B_read_enable_reg, , , ED1_q_b[31]_clock_0, ED1_q_b[31]_clock_1, ED1_q_b[31]_clock_enable_0, , , , , );
ED1_q_b[31] = ED1_q_b[31]_PORT_B_data_out[0];


--ED2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[30]_PORT_A_data_in = YC1L814;
ED2_q_b[30]_PORT_A_data_in_reg = DFFE(ED2_q_b[30]_PORT_A_data_in, ED2_q_b[30]_clock_0, , , );
ED2_q_b[30]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[30]_PORT_A_address_reg = DFFE(ED2_q_b[30]_PORT_A_address, ED2_q_b[30]_clock_0, , , );
ED2_q_b[30]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[30]_PORT_B_address_reg = DFFE(ED2_q_b[30]_PORT_B_address, ED2_q_b[30]_clock_1, , , );
ED2_q_b[30]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[30]_PORT_A_write_enable_reg = DFFE(ED2_q_b[30]_PORT_A_write_enable, ED2_q_b[30]_clock_0, , , );
ED2_q_b[30]_PORT_B_read_enable = VCC;
ED2_q_b[30]_PORT_B_read_enable_reg = DFFE(ED2_q_b[30]_PORT_B_read_enable, ED2_q_b[30]_clock_1, , , );
ED2_q_b[30]_clock_0 = CLOCK_50;
ED2_q_b[30]_clock_1 = CLOCK_50;
ED2_q_b[30]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[30]_PORT_B_data_out = MEMORY(ED2_q_b[30]_PORT_A_data_in_reg, , ED2_q_b[30]_PORT_A_address_reg, ED2_q_b[30]_PORT_B_address_reg, ED2_q_b[30]_PORT_A_write_enable_reg, , , ED2_q_b[30]_PORT_B_read_enable_reg, , , ED2_q_b[30]_clock_0, ED2_q_b[30]_clock_1, ED2_q_b[30]_clock_enable_0, , , , , );
ED2_q_b[30] = ED2_q_b[30]_PORT_B_data_out[0];


--ED1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[30]_PORT_A_data_in = YC1L814;
ED1_q_b[30]_PORT_A_data_in_reg = DFFE(ED1_q_b[30]_PORT_A_data_in, ED1_q_b[30]_clock_0, , , );
ED1_q_b[30]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[30]_PORT_A_address_reg = DFFE(ED1_q_b[30]_PORT_A_address, ED1_q_b[30]_clock_0, , , );
ED1_q_b[30]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[30]_PORT_B_address_reg = DFFE(ED1_q_b[30]_PORT_B_address, ED1_q_b[30]_clock_1, , , );
ED1_q_b[30]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[30]_PORT_A_write_enable_reg = DFFE(ED1_q_b[30]_PORT_A_write_enable, ED1_q_b[30]_clock_0, , , );
ED1_q_b[30]_PORT_B_read_enable = VCC;
ED1_q_b[30]_PORT_B_read_enable_reg = DFFE(ED1_q_b[30]_PORT_B_read_enable, ED1_q_b[30]_clock_1, , , );
ED1_q_b[30]_clock_0 = CLOCK_50;
ED1_q_b[30]_clock_1 = CLOCK_50;
ED1_q_b[30]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[30]_PORT_B_data_out = MEMORY(ED1_q_b[30]_PORT_A_data_in_reg, , ED1_q_b[30]_PORT_A_address_reg, ED1_q_b[30]_PORT_B_address_reg, ED1_q_b[30]_PORT_A_write_enable_reg, , , ED1_q_b[30]_PORT_B_read_enable_reg, , , ED1_q_b[30]_clock_0, ED1_q_b[30]_clock_1, ED1_q_b[30]_clock_enable_0, , , , , );
ED1_q_b[30] = ED1_q_b[30]_PORT_B_data_out[0];


--ED2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[29]_PORT_A_data_in = YC1L813;
ED2_q_b[29]_PORT_A_data_in_reg = DFFE(ED2_q_b[29]_PORT_A_data_in, ED2_q_b[29]_clock_0, , , );
ED2_q_b[29]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[29]_PORT_A_address_reg = DFFE(ED2_q_b[29]_PORT_A_address, ED2_q_b[29]_clock_0, , , );
ED2_q_b[29]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[29]_PORT_B_address_reg = DFFE(ED2_q_b[29]_PORT_B_address, ED2_q_b[29]_clock_1, , , );
ED2_q_b[29]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[29]_PORT_A_write_enable_reg = DFFE(ED2_q_b[29]_PORT_A_write_enable, ED2_q_b[29]_clock_0, , , );
ED2_q_b[29]_PORT_B_read_enable = VCC;
ED2_q_b[29]_PORT_B_read_enable_reg = DFFE(ED2_q_b[29]_PORT_B_read_enable, ED2_q_b[29]_clock_1, , , );
ED2_q_b[29]_clock_0 = CLOCK_50;
ED2_q_b[29]_clock_1 = CLOCK_50;
ED2_q_b[29]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[29]_PORT_B_data_out = MEMORY(ED2_q_b[29]_PORT_A_data_in_reg, , ED2_q_b[29]_PORT_A_address_reg, ED2_q_b[29]_PORT_B_address_reg, ED2_q_b[29]_PORT_A_write_enable_reg, , , ED2_q_b[29]_PORT_B_read_enable_reg, , , ED2_q_b[29]_clock_0, ED2_q_b[29]_clock_1, ED2_q_b[29]_clock_enable_0, , , , , );
ED2_q_b[29] = ED2_q_b[29]_PORT_B_data_out[0];


--ED1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[29]_PORT_A_data_in = YC1L813;
ED1_q_b[29]_PORT_A_data_in_reg = DFFE(ED1_q_b[29]_PORT_A_data_in, ED1_q_b[29]_clock_0, , , );
ED1_q_b[29]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[29]_PORT_A_address_reg = DFFE(ED1_q_b[29]_PORT_A_address, ED1_q_b[29]_clock_0, , , );
ED1_q_b[29]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[29]_PORT_B_address_reg = DFFE(ED1_q_b[29]_PORT_B_address, ED1_q_b[29]_clock_1, , , );
ED1_q_b[29]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[29]_PORT_A_write_enable_reg = DFFE(ED1_q_b[29]_PORT_A_write_enable, ED1_q_b[29]_clock_0, , , );
ED1_q_b[29]_PORT_B_read_enable = VCC;
ED1_q_b[29]_PORT_B_read_enable_reg = DFFE(ED1_q_b[29]_PORT_B_read_enable, ED1_q_b[29]_clock_1, , , );
ED1_q_b[29]_clock_0 = CLOCK_50;
ED1_q_b[29]_clock_1 = CLOCK_50;
ED1_q_b[29]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[29]_PORT_B_data_out = MEMORY(ED1_q_b[29]_PORT_A_data_in_reg, , ED1_q_b[29]_PORT_A_address_reg, ED1_q_b[29]_PORT_B_address_reg, ED1_q_b[29]_PORT_A_write_enable_reg, , , ED1_q_b[29]_PORT_B_read_enable_reg, , , ED1_q_b[29]_clock_0, ED1_q_b[29]_clock_1, ED1_q_b[29]_clock_enable_0, , , , , );
ED1_q_b[29] = ED1_q_b[29]_PORT_B_data_out[0];


--ED2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[28]_PORT_A_data_in = YC1L812;
ED2_q_b[28]_PORT_A_data_in_reg = DFFE(ED2_q_b[28]_PORT_A_data_in, ED2_q_b[28]_clock_0, , , );
ED2_q_b[28]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[28]_PORT_A_address_reg = DFFE(ED2_q_b[28]_PORT_A_address, ED2_q_b[28]_clock_0, , , );
ED2_q_b[28]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[28]_PORT_B_address_reg = DFFE(ED2_q_b[28]_PORT_B_address, ED2_q_b[28]_clock_1, , , );
ED2_q_b[28]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[28]_PORT_A_write_enable_reg = DFFE(ED2_q_b[28]_PORT_A_write_enable, ED2_q_b[28]_clock_0, , , );
ED2_q_b[28]_PORT_B_read_enable = VCC;
ED2_q_b[28]_PORT_B_read_enable_reg = DFFE(ED2_q_b[28]_PORT_B_read_enable, ED2_q_b[28]_clock_1, , , );
ED2_q_b[28]_clock_0 = CLOCK_50;
ED2_q_b[28]_clock_1 = CLOCK_50;
ED2_q_b[28]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[28]_PORT_B_data_out = MEMORY(ED2_q_b[28]_PORT_A_data_in_reg, , ED2_q_b[28]_PORT_A_address_reg, ED2_q_b[28]_PORT_B_address_reg, ED2_q_b[28]_PORT_A_write_enable_reg, , , ED2_q_b[28]_PORT_B_read_enable_reg, , , ED2_q_b[28]_clock_0, ED2_q_b[28]_clock_1, ED2_q_b[28]_clock_enable_0, , , , , );
ED2_q_b[28] = ED2_q_b[28]_PORT_B_data_out[0];


--ED1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[28]_PORT_A_data_in = YC1L812;
ED1_q_b[28]_PORT_A_data_in_reg = DFFE(ED1_q_b[28]_PORT_A_data_in, ED1_q_b[28]_clock_0, , , );
ED1_q_b[28]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[28]_PORT_A_address_reg = DFFE(ED1_q_b[28]_PORT_A_address, ED1_q_b[28]_clock_0, , , );
ED1_q_b[28]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[28]_PORT_B_address_reg = DFFE(ED1_q_b[28]_PORT_B_address, ED1_q_b[28]_clock_1, , , );
ED1_q_b[28]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[28]_PORT_A_write_enable_reg = DFFE(ED1_q_b[28]_PORT_A_write_enable, ED1_q_b[28]_clock_0, , , );
ED1_q_b[28]_PORT_B_read_enable = VCC;
ED1_q_b[28]_PORT_B_read_enable_reg = DFFE(ED1_q_b[28]_PORT_B_read_enable, ED1_q_b[28]_clock_1, , , );
ED1_q_b[28]_clock_0 = CLOCK_50;
ED1_q_b[28]_clock_1 = CLOCK_50;
ED1_q_b[28]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[28]_PORT_B_data_out = MEMORY(ED1_q_b[28]_PORT_A_data_in_reg, , ED1_q_b[28]_PORT_A_address_reg, ED1_q_b[28]_PORT_B_address_reg, ED1_q_b[28]_PORT_A_write_enable_reg, , , ED1_q_b[28]_PORT_B_read_enable_reg, , , ED1_q_b[28]_clock_0, ED1_q_b[28]_clock_1, ED1_q_b[28]_clock_enable_0, , , , , );
ED1_q_b[28] = ED1_q_b[28]_PORT_B_data_out[0];


--ED2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[20]_PORT_A_data_in = YC1L804;
ED2_q_b[20]_PORT_A_data_in_reg = DFFE(ED2_q_b[20]_PORT_A_data_in, ED2_q_b[20]_clock_0, , , );
ED2_q_b[20]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[20]_PORT_A_address_reg = DFFE(ED2_q_b[20]_PORT_A_address, ED2_q_b[20]_clock_0, , , );
ED2_q_b[20]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[20]_PORT_B_address_reg = DFFE(ED2_q_b[20]_PORT_B_address, ED2_q_b[20]_clock_1, , , );
ED2_q_b[20]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[20]_PORT_A_write_enable_reg = DFFE(ED2_q_b[20]_PORT_A_write_enable, ED2_q_b[20]_clock_0, , , );
ED2_q_b[20]_PORT_B_read_enable = VCC;
ED2_q_b[20]_PORT_B_read_enable_reg = DFFE(ED2_q_b[20]_PORT_B_read_enable, ED2_q_b[20]_clock_1, , , );
ED2_q_b[20]_clock_0 = CLOCK_50;
ED2_q_b[20]_clock_1 = CLOCK_50;
ED2_q_b[20]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[20]_PORT_B_data_out = MEMORY(ED2_q_b[20]_PORT_A_data_in_reg, , ED2_q_b[20]_PORT_A_address_reg, ED2_q_b[20]_PORT_B_address_reg, ED2_q_b[20]_PORT_A_write_enable_reg, , , ED2_q_b[20]_PORT_B_read_enable_reg, , , ED2_q_b[20]_clock_0, ED2_q_b[20]_clock_1, ED2_q_b[20]_clock_enable_0, , , , , );
ED2_q_b[20] = ED2_q_b[20]_PORT_B_data_out[0];


--ED1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[20]_PORT_A_data_in = YC1L804;
ED1_q_b[20]_PORT_A_data_in_reg = DFFE(ED1_q_b[20]_PORT_A_data_in, ED1_q_b[20]_clock_0, , , );
ED1_q_b[20]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[20]_PORT_A_address_reg = DFFE(ED1_q_b[20]_PORT_A_address, ED1_q_b[20]_clock_0, , , );
ED1_q_b[20]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[20]_PORT_B_address_reg = DFFE(ED1_q_b[20]_PORT_B_address, ED1_q_b[20]_clock_1, , , );
ED1_q_b[20]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[20]_PORT_A_write_enable_reg = DFFE(ED1_q_b[20]_PORT_A_write_enable, ED1_q_b[20]_clock_0, , , );
ED1_q_b[20]_PORT_B_read_enable = VCC;
ED1_q_b[20]_PORT_B_read_enable_reg = DFFE(ED1_q_b[20]_PORT_B_read_enable, ED1_q_b[20]_clock_1, , , );
ED1_q_b[20]_clock_0 = CLOCK_50;
ED1_q_b[20]_clock_1 = CLOCK_50;
ED1_q_b[20]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[20]_PORT_B_data_out = MEMORY(ED1_q_b[20]_PORT_A_data_in_reg, , ED1_q_b[20]_PORT_A_address_reg, ED1_q_b[20]_PORT_B_address_reg, ED1_q_b[20]_PORT_A_write_enable_reg, , , ED1_q_b[20]_PORT_B_read_enable_reg, , , ED1_q_b[20]_clock_0, ED1_q_b[20]_clock_1, ED1_q_b[20]_clock_enable_0, , , , , );
ED1_q_b[20] = ED1_q_b[20]_PORT_B_data_out[0];


--ED2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[19]_PORT_A_data_in = YC1L803;
ED2_q_b[19]_PORT_A_data_in_reg = DFFE(ED2_q_b[19]_PORT_A_data_in, ED2_q_b[19]_clock_0, , , );
ED2_q_b[19]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[19]_PORT_A_address_reg = DFFE(ED2_q_b[19]_PORT_A_address, ED2_q_b[19]_clock_0, , , );
ED2_q_b[19]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[19]_PORT_B_address_reg = DFFE(ED2_q_b[19]_PORT_B_address, ED2_q_b[19]_clock_1, , , );
ED2_q_b[19]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[19]_PORT_A_write_enable_reg = DFFE(ED2_q_b[19]_PORT_A_write_enable, ED2_q_b[19]_clock_0, , , );
ED2_q_b[19]_PORT_B_read_enable = VCC;
ED2_q_b[19]_PORT_B_read_enable_reg = DFFE(ED2_q_b[19]_PORT_B_read_enable, ED2_q_b[19]_clock_1, , , );
ED2_q_b[19]_clock_0 = CLOCK_50;
ED2_q_b[19]_clock_1 = CLOCK_50;
ED2_q_b[19]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[19]_PORT_B_data_out = MEMORY(ED2_q_b[19]_PORT_A_data_in_reg, , ED2_q_b[19]_PORT_A_address_reg, ED2_q_b[19]_PORT_B_address_reg, ED2_q_b[19]_PORT_A_write_enable_reg, , , ED2_q_b[19]_PORT_B_read_enable_reg, , , ED2_q_b[19]_clock_0, ED2_q_b[19]_clock_1, ED2_q_b[19]_clock_enable_0, , , , , );
ED2_q_b[19] = ED2_q_b[19]_PORT_B_data_out[0];


--ED1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[19]_PORT_A_data_in = YC1L803;
ED1_q_b[19]_PORT_A_data_in_reg = DFFE(ED1_q_b[19]_PORT_A_data_in, ED1_q_b[19]_clock_0, , , );
ED1_q_b[19]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[19]_PORT_A_address_reg = DFFE(ED1_q_b[19]_PORT_A_address, ED1_q_b[19]_clock_0, , , );
ED1_q_b[19]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[19]_PORT_B_address_reg = DFFE(ED1_q_b[19]_PORT_B_address, ED1_q_b[19]_clock_1, , , );
ED1_q_b[19]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[19]_PORT_A_write_enable_reg = DFFE(ED1_q_b[19]_PORT_A_write_enable, ED1_q_b[19]_clock_0, , , );
ED1_q_b[19]_PORT_B_read_enable = VCC;
ED1_q_b[19]_PORT_B_read_enable_reg = DFFE(ED1_q_b[19]_PORT_B_read_enable, ED1_q_b[19]_clock_1, , , );
ED1_q_b[19]_clock_0 = CLOCK_50;
ED1_q_b[19]_clock_1 = CLOCK_50;
ED1_q_b[19]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[19]_PORT_B_data_out = MEMORY(ED1_q_b[19]_PORT_A_data_in_reg, , ED1_q_b[19]_PORT_A_address_reg, ED1_q_b[19]_PORT_B_address_reg, ED1_q_b[19]_PORT_A_write_enable_reg, , , ED1_q_b[19]_PORT_B_read_enable_reg, , , ED1_q_b[19]_clock_0, ED1_q_b[19]_clock_1, ED1_q_b[19]_clock_enable_0, , , , , );
ED1_q_b[19] = ED1_q_b[19]_PORT_B_data_out[0];


--ED2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[18]_PORT_A_data_in = YC1L802;
ED2_q_b[18]_PORT_A_data_in_reg = DFFE(ED2_q_b[18]_PORT_A_data_in, ED2_q_b[18]_clock_0, , , );
ED2_q_b[18]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[18]_PORT_A_address_reg = DFFE(ED2_q_b[18]_PORT_A_address, ED2_q_b[18]_clock_0, , , );
ED2_q_b[18]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[18]_PORT_B_address_reg = DFFE(ED2_q_b[18]_PORT_B_address, ED2_q_b[18]_clock_1, , , );
ED2_q_b[18]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[18]_PORT_A_write_enable_reg = DFFE(ED2_q_b[18]_PORT_A_write_enable, ED2_q_b[18]_clock_0, , , );
ED2_q_b[18]_PORT_B_read_enable = VCC;
ED2_q_b[18]_PORT_B_read_enable_reg = DFFE(ED2_q_b[18]_PORT_B_read_enable, ED2_q_b[18]_clock_1, , , );
ED2_q_b[18]_clock_0 = CLOCK_50;
ED2_q_b[18]_clock_1 = CLOCK_50;
ED2_q_b[18]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[18]_PORT_B_data_out = MEMORY(ED2_q_b[18]_PORT_A_data_in_reg, , ED2_q_b[18]_PORT_A_address_reg, ED2_q_b[18]_PORT_B_address_reg, ED2_q_b[18]_PORT_A_write_enable_reg, , , ED2_q_b[18]_PORT_B_read_enable_reg, , , ED2_q_b[18]_clock_0, ED2_q_b[18]_clock_1, ED2_q_b[18]_clock_enable_0, , , , , );
ED2_q_b[18] = ED2_q_b[18]_PORT_B_data_out[0];


--ED1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[18]_PORT_A_data_in = YC1L802;
ED1_q_b[18]_PORT_A_data_in_reg = DFFE(ED1_q_b[18]_PORT_A_data_in, ED1_q_b[18]_clock_0, , , );
ED1_q_b[18]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[18]_PORT_A_address_reg = DFFE(ED1_q_b[18]_PORT_A_address, ED1_q_b[18]_clock_0, , , );
ED1_q_b[18]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[18]_PORT_B_address_reg = DFFE(ED1_q_b[18]_PORT_B_address, ED1_q_b[18]_clock_1, , , );
ED1_q_b[18]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[18]_PORT_A_write_enable_reg = DFFE(ED1_q_b[18]_PORT_A_write_enable, ED1_q_b[18]_clock_0, , , );
ED1_q_b[18]_PORT_B_read_enable = VCC;
ED1_q_b[18]_PORT_B_read_enable_reg = DFFE(ED1_q_b[18]_PORT_B_read_enable, ED1_q_b[18]_clock_1, , , );
ED1_q_b[18]_clock_0 = CLOCK_50;
ED1_q_b[18]_clock_1 = CLOCK_50;
ED1_q_b[18]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[18]_PORT_B_data_out = MEMORY(ED1_q_b[18]_PORT_A_data_in_reg, , ED1_q_b[18]_PORT_A_address_reg, ED1_q_b[18]_PORT_B_address_reg, ED1_q_b[18]_PORT_A_write_enable_reg, , , ED1_q_b[18]_PORT_B_read_enable_reg, , , ED1_q_b[18]_clock_0, ED1_q_b[18]_clock_1, ED1_q_b[18]_clock_enable_0, , , , , );
ED1_q_b[18] = ED1_q_b[18]_PORT_B_data_out[0];


--ED2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[17]_PORT_A_data_in = YC1L801;
ED2_q_b[17]_PORT_A_data_in_reg = DFFE(ED2_q_b[17]_PORT_A_data_in, ED2_q_b[17]_clock_0, , , );
ED2_q_b[17]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[17]_PORT_A_address_reg = DFFE(ED2_q_b[17]_PORT_A_address, ED2_q_b[17]_clock_0, , , );
ED2_q_b[17]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[17]_PORT_B_address_reg = DFFE(ED2_q_b[17]_PORT_B_address, ED2_q_b[17]_clock_1, , , );
ED2_q_b[17]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[17]_PORT_A_write_enable_reg = DFFE(ED2_q_b[17]_PORT_A_write_enable, ED2_q_b[17]_clock_0, , , );
ED2_q_b[17]_PORT_B_read_enable = VCC;
ED2_q_b[17]_PORT_B_read_enable_reg = DFFE(ED2_q_b[17]_PORT_B_read_enable, ED2_q_b[17]_clock_1, , , );
ED2_q_b[17]_clock_0 = CLOCK_50;
ED2_q_b[17]_clock_1 = CLOCK_50;
ED2_q_b[17]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[17]_PORT_B_data_out = MEMORY(ED2_q_b[17]_PORT_A_data_in_reg, , ED2_q_b[17]_PORT_A_address_reg, ED2_q_b[17]_PORT_B_address_reg, ED2_q_b[17]_PORT_A_write_enable_reg, , , ED2_q_b[17]_PORT_B_read_enable_reg, , , ED2_q_b[17]_clock_0, ED2_q_b[17]_clock_1, ED2_q_b[17]_clock_enable_0, , , , , );
ED2_q_b[17] = ED2_q_b[17]_PORT_B_data_out[0];


--ED1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[17]_PORT_A_data_in = YC1L801;
ED1_q_b[17]_PORT_A_data_in_reg = DFFE(ED1_q_b[17]_PORT_A_data_in, ED1_q_b[17]_clock_0, , , );
ED1_q_b[17]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[17]_PORT_A_address_reg = DFFE(ED1_q_b[17]_PORT_A_address, ED1_q_b[17]_clock_0, , , );
ED1_q_b[17]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[17]_PORT_B_address_reg = DFFE(ED1_q_b[17]_PORT_B_address, ED1_q_b[17]_clock_1, , , );
ED1_q_b[17]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[17]_PORT_A_write_enable_reg = DFFE(ED1_q_b[17]_PORT_A_write_enable, ED1_q_b[17]_clock_0, , , );
ED1_q_b[17]_PORT_B_read_enable = VCC;
ED1_q_b[17]_PORT_B_read_enable_reg = DFFE(ED1_q_b[17]_PORT_B_read_enable, ED1_q_b[17]_clock_1, , , );
ED1_q_b[17]_clock_0 = CLOCK_50;
ED1_q_b[17]_clock_1 = CLOCK_50;
ED1_q_b[17]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[17]_PORT_B_data_out = MEMORY(ED1_q_b[17]_PORT_A_data_in_reg, , ED1_q_b[17]_PORT_A_address_reg, ED1_q_b[17]_PORT_B_address_reg, ED1_q_b[17]_PORT_A_write_enable_reg, , , ED1_q_b[17]_PORT_B_read_enable_reg, , , ED1_q_b[17]_clock_0, ED1_q_b[17]_clock_1, ED1_q_b[17]_clock_enable_0, , , , , );
ED1_q_b[17] = ED1_q_b[17]_PORT_B_data_out[0];


--ED1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[1]_PORT_A_data_in = YC1L785;
ED1_q_b[1]_PORT_A_data_in_reg = DFFE(ED1_q_b[1]_PORT_A_data_in, ED1_q_b[1]_clock_0, , , );
ED1_q_b[1]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[1]_PORT_A_address_reg = DFFE(ED1_q_b[1]_PORT_A_address, ED1_q_b[1]_clock_0, , , );
ED1_q_b[1]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[1]_PORT_B_address_reg = DFFE(ED1_q_b[1]_PORT_B_address, ED1_q_b[1]_clock_1, , , );
ED1_q_b[1]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[1]_PORT_A_write_enable_reg = DFFE(ED1_q_b[1]_PORT_A_write_enable, ED1_q_b[1]_clock_0, , , );
ED1_q_b[1]_PORT_B_read_enable = VCC;
ED1_q_b[1]_PORT_B_read_enable_reg = DFFE(ED1_q_b[1]_PORT_B_read_enable, ED1_q_b[1]_clock_1, , , );
ED1_q_b[1]_clock_0 = CLOCK_50;
ED1_q_b[1]_clock_1 = CLOCK_50;
ED1_q_b[1]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[1]_PORT_B_data_out = MEMORY(ED1_q_b[1]_PORT_A_data_in_reg, , ED1_q_b[1]_PORT_A_address_reg, ED1_q_b[1]_PORT_B_address_reg, ED1_q_b[1]_PORT_A_write_enable_reg, , , ED1_q_b[1]_PORT_B_read_enable_reg, , , ED1_q_b[1]_clock_0, ED1_q_b[1]_clock_1, ED1_q_b[1]_clock_enable_0, , , , , );
ED1_q_b[1] = ED1_q_b[1]_PORT_B_data_out[0];


--ED2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[27]_PORT_A_data_in = YC1L811;
ED2_q_b[27]_PORT_A_data_in_reg = DFFE(ED2_q_b[27]_PORT_A_data_in, ED2_q_b[27]_clock_0, , , );
ED2_q_b[27]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[27]_PORT_A_address_reg = DFFE(ED2_q_b[27]_PORT_A_address, ED2_q_b[27]_clock_0, , , );
ED2_q_b[27]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[27]_PORT_B_address_reg = DFFE(ED2_q_b[27]_PORT_B_address, ED2_q_b[27]_clock_1, , , );
ED2_q_b[27]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[27]_PORT_A_write_enable_reg = DFFE(ED2_q_b[27]_PORT_A_write_enable, ED2_q_b[27]_clock_0, , , );
ED2_q_b[27]_PORT_B_read_enable = VCC;
ED2_q_b[27]_PORT_B_read_enable_reg = DFFE(ED2_q_b[27]_PORT_B_read_enable, ED2_q_b[27]_clock_1, , , );
ED2_q_b[27]_clock_0 = CLOCK_50;
ED2_q_b[27]_clock_1 = CLOCK_50;
ED2_q_b[27]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[27]_PORT_B_data_out = MEMORY(ED2_q_b[27]_PORT_A_data_in_reg, , ED2_q_b[27]_PORT_A_address_reg, ED2_q_b[27]_PORT_B_address_reg, ED2_q_b[27]_PORT_A_write_enable_reg, , , ED2_q_b[27]_PORT_B_read_enable_reg, , , ED2_q_b[27]_clock_0, ED2_q_b[27]_clock_1, ED2_q_b[27]_clock_enable_0, , , , , );
ED2_q_b[27] = ED2_q_b[27]_PORT_B_data_out[0];


--ED1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[27]_PORT_A_data_in = YC1L811;
ED1_q_b[27]_PORT_A_data_in_reg = DFFE(ED1_q_b[27]_PORT_A_data_in, ED1_q_b[27]_clock_0, , , );
ED1_q_b[27]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[27]_PORT_A_address_reg = DFFE(ED1_q_b[27]_PORT_A_address, ED1_q_b[27]_clock_0, , , );
ED1_q_b[27]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[27]_PORT_B_address_reg = DFFE(ED1_q_b[27]_PORT_B_address, ED1_q_b[27]_clock_1, , , );
ED1_q_b[27]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[27]_PORT_A_write_enable_reg = DFFE(ED1_q_b[27]_PORT_A_write_enable, ED1_q_b[27]_clock_0, , , );
ED1_q_b[27]_PORT_B_read_enable = VCC;
ED1_q_b[27]_PORT_B_read_enable_reg = DFFE(ED1_q_b[27]_PORT_B_read_enable, ED1_q_b[27]_clock_1, , , );
ED1_q_b[27]_clock_0 = CLOCK_50;
ED1_q_b[27]_clock_1 = CLOCK_50;
ED1_q_b[27]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[27]_PORT_B_data_out = MEMORY(ED1_q_b[27]_PORT_A_data_in_reg, , ED1_q_b[27]_PORT_A_address_reg, ED1_q_b[27]_PORT_B_address_reg, ED1_q_b[27]_PORT_A_write_enable_reg, , , ED1_q_b[27]_PORT_B_read_enable_reg, , , ED1_q_b[27]_clock_0, ED1_q_b[27]_clock_1, ED1_q_b[27]_clock_enable_0, , , , , );
ED1_q_b[27] = ED1_q_b[27]_PORT_B_data_out[0];


--ED1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[0]_PORT_A_data_in = YC1L781;
ED1_q_b[0]_PORT_A_data_in_reg = DFFE(ED1_q_b[0]_PORT_A_data_in, ED1_q_b[0]_clock_0, , , );
ED1_q_b[0]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[0]_PORT_A_address_reg = DFFE(ED1_q_b[0]_PORT_A_address, ED1_q_b[0]_clock_0, , , );
ED1_q_b[0]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[0]_PORT_B_address_reg = DFFE(ED1_q_b[0]_PORT_B_address, ED1_q_b[0]_clock_1, , , );
ED1_q_b[0]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[0]_PORT_A_write_enable_reg = DFFE(ED1_q_b[0]_PORT_A_write_enable, ED1_q_b[0]_clock_0, , , );
ED1_q_b[0]_PORT_B_read_enable = VCC;
ED1_q_b[0]_PORT_B_read_enable_reg = DFFE(ED1_q_b[0]_PORT_B_read_enable, ED1_q_b[0]_clock_1, , , );
ED1_q_b[0]_clock_0 = CLOCK_50;
ED1_q_b[0]_clock_1 = CLOCK_50;
ED1_q_b[0]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[0]_PORT_B_data_out = MEMORY(ED1_q_b[0]_PORT_A_data_in_reg, , ED1_q_b[0]_PORT_A_address_reg, ED1_q_b[0]_PORT_B_address_reg, ED1_q_b[0]_PORT_A_write_enable_reg, , , ED1_q_b[0]_PORT_B_read_enable_reg, , , ED1_q_b[0]_clock_0, ED1_q_b[0]_clock_1, ED1_q_b[0]_clock_enable_0, , , , , );
ED1_q_b[0] = ED1_q_b[0]_PORT_B_data_out[0];


--ED2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[22]_PORT_A_data_in = YC1L806;
ED2_q_b[22]_PORT_A_data_in_reg = DFFE(ED2_q_b[22]_PORT_A_data_in, ED2_q_b[22]_clock_0, , , );
ED2_q_b[22]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[22]_PORT_A_address_reg = DFFE(ED2_q_b[22]_PORT_A_address, ED2_q_b[22]_clock_0, , , );
ED2_q_b[22]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[22]_PORT_B_address_reg = DFFE(ED2_q_b[22]_PORT_B_address, ED2_q_b[22]_clock_1, , , );
ED2_q_b[22]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[22]_PORT_A_write_enable_reg = DFFE(ED2_q_b[22]_PORT_A_write_enable, ED2_q_b[22]_clock_0, , , );
ED2_q_b[22]_PORT_B_read_enable = VCC;
ED2_q_b[22]_PORT_B_read_enable_reg = DFFE(ED2_q_b[22]_PORT_B_read_enable, ED2_q_b[22]_clock_1, , , );
ED2_q_b[22]_clock_0 = CLOCK_50;
ED2_q_b[22]_clock_1 = CLOCK_50;
ED2_q_b[22]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[22]_PORT_B_data_out = MEMORY(ED2_q_b[22]_PORT_A_data_in_reg, , ED2_q_b[22]_PORT_A_address_reg, ED2_q_b[22]_PORT_B_address_reg, ED2_q_b[22]_PORT_A_write_enable_reg, , , ED2_q_b[22]_PORT_B_read_enable_reg, , , ED2_q_b[22]_clock_0, ED2_q_b[22]_clock_1, ED2_q_b[22]_clock_enable_0, , , , , );
ED2_q_b[22] = ED2_q_b[22]_PORT_B_data_out[0];


--ED1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[22]_PORT_A_data_in = YC1L806;
ED1_q_b[22]_PORT_A_data_in_reg = DFFE(ED1_q_b[22]_PORT_A_data_in, ED1_q_b[22]_clock_0, , , );
ED1_q_b[22]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[22]_PORT_A_address_reg = DFFE(ED1_q_b[22]_PORT_A_address, ED1_q_b[22]_clock_0, , , );
ED1_q_b[22]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[22]_PORT_B_address_reg = DFFE(ED1_q_b[22]_PORT_B_address, ED1_q_b[22]_clock_1, , , );
ED1_q_b[22]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[22]_PORT_A_write_enable_reg = DFFE(ED1_q_b[22]_PORT_A_write_enable, ED1_q_b[22]_clock_0, , , );
ED1_q_b[22]_PORT_B_read_enable = VCC;
ED1_q_b[22]_PORT_B_read_enable_reg = DFFE(ED1_q_b[22]_PORT_B_read_enable, ED1_q_b[22]_clock_1, , , );
ED1_q_b[22]_clock_0 = CLOCK_50;
ED1_q_b[22]_clock_1 = CLOCK_50;
ED1_q_b[22]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[22]_PORT_B_data_out = MEMORY(ED1_q_b[22]_PORT_A_data_in_reg, , ED1_q_b[22]_PORT_A_address_reg, ED1_q_b[22]_PORT_B_address_reg, ED1_q_b[22]_PORT_A_write_enable_reg, , , ED1_q_b[22]_PORT_B_read_enable_reg, , , ED1_q_b[22]_clock_0, ED1_q_b[22]_clock_1, ED1_q_b[22]_clock_enable_0, , , , , );
ED1_q_b[22] = ED1_q_b[22]_PORT_B_data_out[0];


--ED2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[21]_PORT_A_data_in = YC1L805;
ED2_q_b[21]_PORT_A_data_in_reg = DFFE(ED2_q_b[21]_PORT_A_data_in, ED2_q_b[21]_clock_0, , , );
ED2_q_b[21]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED2_q_b[21]_PORT_A_address_reg = DFFE(ED2_q_b[21]_PORT_A_address, ED2_q_b[21]_clock_0, , , );
ED2_q_b[21]_PORT_B_address = BUS(YC1_D_iw[22], YC1_D_iw[23], YC1_D_iw[24], YC1_D_iw[25], YC1_D_iw[26]);
ED2_q_b[21]_PORT_B_address_reg = DFFE(ED2_q_b[21]_PORT_B_address, ED2_q_b[21]_clock_1, , , );
ED2_q_b[21]_PORT_A_write_enable = YC1_W_rf_wren;
ED2_q_b[21]_PORT_A_write_enable_reg = DFFE(ED2_q_b[21]_PORT_A_write_enable, ED2_q_b[21]_clock_0, , , );
ED2_q_b[21]_PORT_B_read_enable = VCC;
ED2_q_b[21]_PORT_B_read_enable_reg = DFFE(ED2_q_b[21]_PORT_B_read_enable, ED2_q_b[21]_clock_1, , , );
ED2_q_b[21]_clock_0 = CLOCK_50;
ED2_q_b[21]_clock_1 = CLOCK_50;
ED2_q_b[21]_clock_enable_0 = YC1_W_rf_wren;
ED2_q_b[21]_PORT_B_data_out = MEMORY(ED2_q_b[21]_PORT_A_data_in_reg, , ED2_q_b[21]_PORT_A_address_reg, ED2_q_b[21]_PORT_B_address_reg, ED2_q_b[21]_PORT_A_write_enable_reg, , , ED2_q_b[21]_PORT_B_read_enable_reg, , , ED2_q_b[21]_clock_0, ED2_q_b[21]_clock_1, ED2_q_b[21]_clock_enable_0, , , , , );
ED2_q_b[21] = ED2_q_b[21]_PORT_B_data_out[0];


--ED1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[21]_PORT_A_data_in = YC1L805;
ED1_q_b[21]_PORT_A_data_in_reg = DFFE(ED1_q_b[21]_PORT_A_data_in, ED1_q_b[21]_clock_0, , , );
ED1_q_b[21]_PORT_A_address = BUS(YC1_R_dst_regnum[0], YC1_R_dst_regnum[1], YC1_R_dst_regnum[2], YC1_R_dst_regnum[3], YC1_R_dst_regnum[4]);
ED1_q_b[21]_PORT_A_address_reg = DFFE(ED1_q_b[21]_PORT_A_address, ED1_q_b[21]_clock_0, , , );
ED1_q_b[21]_PORT_B_address = BUS(YC1_D_iw[27], YC1_D_iw[28], YC1_D_iw[29], YC1_D_iw[30], YC1_D_iw[31]);
ED1_q_b[21]_PORT_B_address_reg = DFFE(ED1_q_b[21]_PORT_B_address, ED1_q_b[21]_clock_1, , , );
ED1_q_b[21]_PORT_A_write_enable = YC1_W_rf_wren;
ED1_q_b[21]_PORT_A_write_enable_reg = DFFE(ED1_q_b[21]_PORT_A_write_enable, ED1_q_b[21]_clock_0, , , );
ED1_q_b[21]_PORT_B_read_enable = VCC;
ED1_q_b[21]_PORT_B_read_enable_reg = DFFE(ED1_q_b[21]_PORT_B_read_enable, ED1_q_b[21]_clock_1, , , );
ED1_q_b[21]_clock_0 = CLOCK_50;
ED1_q_b[21]_clock_1 = CLOCK_50;
ED1_q_b[21]_clock_enable_0 = YC1_W_rf_wren;
ED1_q_b[21]_PORT_B_data_out = MEMORY(ED1_q_b[21]_PORT_A_data_in_reg, , ED1_q_b[21]_PORT_A_address_reg, ED1_q_b[21]_PORT_B_address_reg, ED1_q_b[21]_PORT_A_write_enable_reg, , , ED1_q_b[21]_PORT_B_read_enable_reg, , , ED1_q_b[21]_clock_0, ED1_q_b[21]_clock_1, ED1_q_b[21]_clock_enable_0, , , , , );
ED1_q_b[21] = ED1_q_b[21]_PORT_B_data_out[0];


--YC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

YC1_E_shift_rot_result[31] = DFFEAS(YC1L463, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[31],  ,  , YC1_E_new_inst);


--BD1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

BD1_readdata[22] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[22],  ,  , !BD1_address[8]);


--YC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

YC1_d_writedata[22] = DFFEAS(ED2_q_b[6], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[22],  ,  , YC1L532);


--BD1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

BD1_readdata[23] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[23],  ,  , !BD1_address[8]);


--YC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

YC1_d_writedata[23] = DFFEAS(ED2_q_b[7], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[23],  ,  , YC1L532);


--BD1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

BD1_readdata[24] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[24],  ,  , !BD1_address[8]);


--BD1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

BD1_readdata[25] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[25],  ,  , !BD1_address[8]);


--BD1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

BD1_readdata[26] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[26],  ,  , !BD1_address[8]);


--VD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

VD1_sr[17] = DFFEAS(VD1L65, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--SD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

SD1_MonAReg[10] = DFFEAS(SD1L3, CLOCK_50,  ,  , UD1L49, UD1_jdo[17],  ,  , UD1_take_action_ocimem_a);


--SD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
SD1L19_adder_eqn = ( SD1_MonAReg[9] ) + ( GND ) + ( SD1L36 );
SD1L19 = SUM(SD1L19_adder_eqn);

--SD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
SD1L20_adder_eqn = ( SD1_MonAReg[9] ) + ( GND ) + ( SD1L36 );
SD1L20 = CARRY(SD1L20_adder_eqn);


--MC2_burst_uncompress_address_offset[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]
--register power-up is low

MC2_burst_uncompress_address_offset[0] = DFFEAS(MC2L6, CLOCK_50, !AB1_r_sync_rst,  , QB2L1, A1L57,  ,  , !RB2_mem[0][42]);


--BD1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

BD1_readdata[11] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[11],  ,  , !BD1_address[8]);


--YC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

YC1_d_writedata[11] = DFFEAS(ED2_q_b[3], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[11],  ,  , YC1L238);


--BD1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

BD1_readdata[12] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[12],  ,  , !BD1_address[8]);


--YC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

YC1_d_writedata[12] = DFFEAS(ED2_q_b[4], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[12],  ,  , YC1L238);


--BD1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

BD1_readdata[13] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[13],  ,  , !BD1_address[8]);


--YC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

YC1_d_writedata[13] = DFFEAS(ED2_q_b[5], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[13],  ,  , YC1L238);


--BD1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

BD1_readdata[14] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[14],  ,  , !BD1_address[8]);


--YC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

YC1_d_writedata[14] = DFFEAS(ED2_q_b[6], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[14],  ,  , YC1L238);


--BD1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

BD1_readdata[15] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[15],  ,  , !BD1_address[8]);


--YC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

YC1_d_writedata[15] = DFFEAS(ED2_q_b[7], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[15],  ,  , YC1L238);


--BD1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

BD1_readdata[16] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[16],  ,  , !BD1_address[8]);


--YC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

YC1_d_writedata[16] = DFFEAS(ED2_q_b[0], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[16],  ,  , YC1L532);


--BD1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

BD1_readdata[5] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[5],  ,  , !BD1_address[8]);


--BD1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

BD1_readdata[8] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[8],  ,  , !BD1_address[8]);


--EE1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[27]_PORT_A_data_in = AC2L51;
EE1_q_a[27]_PORT_A_data_in_reg = DFFE(EE1_q_a[27]_PORT_A_data_in, EE1_q_a[27]_clock_0, , , EE1_q_a[27]_clock_enable_0);
EE1_q_a[27]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[27]_PORT_A_address_reg = DFFE(EE1_q_a[27]_PORT_A_address, EE1_q_a[27]_clock_0, , , EE1_q_a[27]_clock_enable_0);
EE1_q_a[27]_PORT_A_write_enable = !Z1L1;
EE1_q_a[27]_PORT_A_write_enable_reg = DFFE(EE1_q_a[27]_PORT_A_write_enable, EE1_q_a[27]_clock_0, , , EE1_q_a[27]_clock_enable_0);
EE1_q_a[27]_PORT_A_read_enable = Z1L1;
EE1_q_a[27]_PORT_A_read_enable_reg = DFFE(EE1_q_a[27]_PORT_A_read_enable, EE1_q_a[27]_clock_0, , , EE1_q_a[27]_clock_enable_0);
EE1_q_a[27]_PORT_A_byte_mask = AC2_src_data[35];
EE1_q_a[27]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[27]_PORT_A_byte_mask, EE1_q_a[27]_clock_0, , , EE1_q_a[27]_clock_enable_0);
EE1_q_a[27]_clock_0 = CLOCK_50;
EE1_q_a[27]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[27]_PORT_A_data_out = MEMORY(EE1_q_a[27]_PORT_A_data_in_reg, , EE1_q_a[27]_PORT_A_address_reg, , EE1_q_a[27]_PORT_A_write_enable_reg, EE1_q_a[27]_PORT_A_read_enable_reg, , , EE1_q_a[27]_PORT_A_byte_mask_reg, , EE1_q_a[27]_clock_0, , EE1_q_a[27]_clock_enable_0, , , , , );
EE1_q_a[27] = EE1_q_a[27]_PORT_A_data_out[0];


--EE1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[28]_PORT_A_data_in = AC2L52;
EE1_q_a[28]_PORT_A_data_in_reg = DFFE(EE1_q_a[28]_PORT_A_data_in, EE1_q_a[28]_clock_0, , , EE1_q_a[28]_clock_enable_0);
EE1_q_a[28]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[28]_PORT_A_address_reg = DFFE(EE1_q_a[28]_PORT_A_address, EE1_q_a[28]_clock_0, , , EE1_q_a[28]_clock_enable_0);
EE1_q_a[28]_PORT_A_write_enable = !Z1L1;
EE1_q_a[28]_PORT_A_write_enable_reg = DFFE(EE1_q_a[28]_PORT_A_write_enable, EE1_q_a[28]_clock_0, , , EE1_q_a[28]_clock_enable_0);
EE1_q_a[28]_PORT_A_read_enable = Z1L1;
EE1_q_a[28]_PORT_A_read_enable_reg = DFFE(EE1_q_a[28]_PORT_A_read_enable, EE1_q_a[28]_clock_0, , , EE1_q_a[28]_clock_enable_0);
EE1_q_a[28]_PORT_A_byte_mask = AC2_src_data[35];
EE1_q_a[28]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[28]_PORT_A_byte_mask, EE1_q_a[28]_clock_0, , , EE1_q_a[28]_clock_enable_0);
EE1_q_a[28]_clock_0 = CLOCK_50;
EE1_q_a[28]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[28]_PORT_A_data_out = MEMORY(EE1_q_a[28]_PORT_A_data_in_reg, , EE1_q_a[28]_PORT_A_address_reg, , EE1_q_a[28]_PORT_A_write_enable_reg, EE1_q_a[28]_PORT_A_read_enable_reg, , , EE1_q_a[28]_PORT_A_byte_mask_reg, , EE1_q_a[28]_clock_0, , EE1_q_a[28]_clock_enable_0, , , , , );
EE1_q_a[28] = EE1_q_a[28]_PORT_A_data_out[0];


--EE1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[29]_PORT_A_data_in = AC2L53;
EE1_q_a[29]_PORT_A_data_in_reg = DFFE(EE1_q_a[29]_PORT_A_data_in, EE1_q_a[29]_clock_0, , , EE1_q_a[29]_clock_enable_0);
EE1_q_a[29]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[29]_PORT_A_address_reg = DFFE(EE1_q_a[29]_PORT_A_address, EE1_q_a[29]_clock_0, , , EE1_q_a[29]_clock_enable_0);
EE1_q_a[29]_PORT_A_write_enable = !Z1L1;
EE1_q_a[29]_PORT_A_write_enable_reg = DFFE(EE1_q_a[29]_PORT_A_write_enable, EE1_q_a[29]_clock_0, , , EE1_q_a[29]_clock_enable_0);
EE1_q_a[29]_PORT_A_read_enable = Z1L1;
EE1_q_a[29]_PORT_A_read_enable_reg = DFFE(EE1_q_a[29]_PORT_A_read_enable, EE1_q_a[29]_clock_0, , , EE1_q_a[29]_clock_enable_0);
EE1_q_a[29]_PORT_A_byte_mask = AC2_src_data[35];
EE1_q_a[29]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[29]_PORT_A_byte_mask, EE1_q_a[29]_clock_0, , , EE1_q_a[29]_clock_enable_0);
EE1_q_a[29]_clock_0 = CLOCK_50;
EE1_q_a[29]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[29]_PORT_A_data_out = MEMORY(EE1_q_a[29]_PORT_A_data_in_reg, , EE1_q_a[29]_PORT_A_address_reg, , EE1_q_a[29]_PORT_A_write_enable_reg, EE1_q_a[29]_PORT_A_read_enable_reg, , , EE1_q_a[29]_PORT_A_byte_mask_reg, , EE1_q_a[29]_clock_0, , EE1_q_a[29]_clock_enable_0, , , , , );
EE1_q_a[29] = EE1_q_a[29]_PORT_A_data_out[0];


--EE1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[30]_PORT_A_data_in = AC2L54;
EE1_q_a[30]_PORT_A_data_in_reg = DFFE(EE1_q_a[30]_PORT_A_data_in, EE1_q_a[30]_clock_0, , , EE1_q_a[30]_clock_enable_0);
EE1_q_a[30]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[30]_PORT_A_address_reg = DFFE(EE1_q_a[30]_PORT_A_address, EE1_q_a[30]_clock_0, , , EE1_q_a[30]_clock_enable_0);
EE1_q_a[30]_PORT_A_write_enable = !Z1L1;
EE1_q_a[30]_PORT_A_write_enable_reg = DFFE(EE1_q_a[30]_PORT_A_write_enable, EE1_q_a[30]_clock_0, , , EE1_q_a[30]_clock_enable_0);
EE1_q_a[30]_PORT_A_read_enable = Z1L1;
EE1_q_a[30]_PORT_A_read_enable_reg = DFFE(EE1_q_a[30]_PORT_A_read_enable, EE1_q_a[30]_clock_0, , , EE1_q_a[30]_clock_enable_0);
EE1_q_a[30]_PORT_A_byte_mask = AC2_src_data[35];
EE1_q_a[30]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[30]_PORT_A_byte_mask, EE1_q_a[30]_clock_0, , , EE1_q_a[30]_clock_enable_0);
EE1_q_a[30]_clock_0 = CLOCK_50;
EE1_q_a[30]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[30]_PORT_A_data_out = MEMORY(EE1_q_a[30]_PORT_A_data_in_reg, , EE1_q_a[30]_PORT_A_address_reg, , EE1_q_a[30]_PORT_A_write_enable_reg, EE1_q_a[30]_PORT_A_read_enable_reg, , , EE1_q_a[30]_PORT_A_byte_mask_reg, , EE1_q_a[30]_clock_0, , EE1_q_a[30]_clock_enable_0, , , , , );
EE1_q_a[30] = EE1_q_a[30]_PORT_A_data_out[0];


--EE1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[31]_PORT_A_data_in = AC2L55;
EE1_q_a[31]_PORT_A_data_in_reg = DFFE(EE1_q_a[31]_PORT_A_data_in, EE1_q_a[31]_clock_0, , , EE1_q_a[31]_clock_enable_0);
EE1_q_a[31]_PORT_A_address = BUS(AC2_src_data[38], AC2_src_data[39], AC2_src_data[40], AC2_src_data[41], AC2_src_data[42], AC2_src_data[43], AC2_src_data[44], AC2_src_data[45], AC2_src_data[46], AC2_src_data[47], AC2_src_data[48], AC2_src_data[49], AC2_src_data[50]);
EE1_q_a[31]_PORT_A_address_reg = DFFE(EE1_q_a[31]_PORT_A_address, EE1_q_a[31]_clock_0, , , EE1_q_a[31]_clock_enable_0);
EE1_q_a[31]_PORT_A_write_enable = !Z1L1;
EE1_q_a[31]_PORT_A_write_enable_reg = DFFE(EE1_q_a[31]_PORT_A_write_enable, EE1_q_a[31]_clock_0, , , EE1_q_a[31]_clock_enable_0);
EE1_q_a[31]_PORT_A_read_enable = Z1L1;
EE1_q_a[31]_PORT_A_read_enable_reg = DFFE(EE1_q_a[31]_PORT_A_read_enable, EE1_q_a[31]_clock_0, , , EE1_q_a[31]_clock_enable_0);
EE1_q_a[31]_PORT_A_byte_mask = AC2_src_data[35];
EE1_q_a[31]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[31]_PORT_A_byte_mask, EE1_q_a[31]_clock_0, , , EE1_q_a[31]_clock_enable_0);
EE1_q_a[31]_clock_0 = CLOCK_50;
EE1_q_a[31]_clock_enable_0 = !AB1_r_early_rst;
EE1_q_a[31]_PORT_A_data_out = MEMORY(EE1_q_a[31]_PORT_A_data_in_reg, , EE1_q_a[31]_PORT_A_address_reg, , EE1_q_a[31]_PORT_A_write_enable_reg, EE1_q_a[31]_PORT_A_read_enable_reg, , , EE1_q_a[31]_PORT_A_byte_mask_reg, , EE1_q_a[31]_clock_0, , EE1_q_a[31]_clock_enable_0, , , , , );
EE1_q_a[31] = EE1_q_a[31]_PORT_A_data_out[0];


--BD1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

BD1_readdata[10] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[10],  ,  , !BD1_address[8]);


--YC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

YC1_d_writedata[10] = DFFEAS(ED2_q_b[2], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[10],  ,  , YC1L238);


--T1_avalon_readdata[10] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[10]
--register power-up is low

T1_avalon_readdata[10] = DFFEAS(GE1_q_a[10], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[10]
--register power-up is low

TB1_data_reg[10] = DFFEAS(TB1L30, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--T1_avalon_readdata[12] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[12]
--register power-up is low

T1_avalon_readdata[12] = DFFEAS(GE1_q_a[12], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[12]
--register power-up is low

TB1_data_reg[12] = DFFEAS(TB1L31, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--BD1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

BD1_readdata[18] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[18],  ,  , !BD1_address[8]);


--YC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

YC1_d_writedata[18] = DFFEAS(ED2_q_b[2], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[18],  ,  , YC1L532);


--BD1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

BD1_readdata[9] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[9],  ,  , !BD1_address[8]);


--BD1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

BD1_readdata[17] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[17],  ,  , !BD1_address[8]);


--YC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

YC1_d_writedata[17] = DFFEAS(ED2_q_b[1], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[17],  ,  , YC1L532);


--T1_avalon_readdata[11] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[11]
--register power-up is low

T1_avalon_readdata[11] = DFFEAS(GE1_q_a[11], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[11]
--register power-up is low

TB1_data_reg[11] = DFFEAS(TB1L32, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--T1_avalon_readdata[13] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[13]
--register power-up is low

T1_avalon_readdata[13] = DFFEAS(GE1_q_a[13], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[13]
--register power-up is low

TB1_data_reg[13] = DFFEAS(TB1L33, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--BD1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

BD1_readdata[19] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[19],  ,  , !BD1_address[8]);


--YC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

YC1_d_writedata[19] = DFFEAS(ED2_q_b[3], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[19],  ,  , YC1L532);


--T1_avalon_readdata[14] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[14]
--register power-up is low

T1_avalon_readdata[14] = DFFEAS(GE1_q_a[14], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[14]
--register power-up is low

TB1_data_reg[14] = DFFEAS(TB1L34, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--BD1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

BD1_readdata[20] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[20],  ,  , !BD1_address[8]);


--YC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

YC1_d_writedata[20] = DFFEAS(ED2_q_b[4], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[20],  ,  , YC1L532);


--T1_avalon_readdata[15] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[15]
--register power-up is low

T1_avalon_readdata[15] = DFFEAS(GE1_q_a[15], CLOCK_50,  ,  , T1L48,  ,  , AB1_r_sync_rst,  );


--TB1_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[15]
--register power-up is low

TB1_data_reg[15] = DFFEAS(TB1L35, CLOCK_50, !AB1_r_sync_rst,  , QB2_rp_valid,  ,  , TB1L2,  );


--BD1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

BD1_readdata[21] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[21],  ,  , !BD1_address[8]);


--YC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

YC1_d_writedata[21] = DFFEAS(ED2_q_b[5], CLOCK_50, !AB1_r_sync_rst,  ,  , ED2_q_b[21],  ,  , YC1L532);


--YC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

YC1_E_shift_rot_result[19] = DFFEAS(YC1L451, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[19],  ,  , YC1_E_new_inst);


--UB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

UB1_av_readdata_pre[16] = DFFEAS(V1L30, CLOCK_50, !AB1_r_sync_rst,  ,  , PB2_counter_reg_bit[0],  ,  , V1_read_0);


--YC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

YC1_av_ld_byte3_data[0] = DFFEAS(KC1L35, CLOCK_50, !AB1_r_sync_rst,  , !YC1L933, YC1L825,  ,  , YC1_av_ld_aligning_data);


--BD1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

BD1_readdata[6] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[6],  ,  , !BD1_address[8]);


--BD1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

BD1_readdata[7] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[7],  ,  , !BD1_address[8]);


--GE1_q_a[1] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[1]_PORT_A_data_in = T1_write_data[1];
GE1_q_a[1]_PORT_A_data_in_reg = DFFE(GE1_q_a[1]_PORT_A_data_in, GE1_q_a[1]_clock_0, , , );
GE1_q_a[1]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[1]_PORT_A_address_reg = DFFE(GE1_q_a[1]_PORT_A_address, GE1_q_a[1]_clock_0, , , );
GE1_q_a[1]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[1]_PORT_A_write_enable_reg = DFFE(GE1_q_a[1]_PORT_A_write_enable, GE1_q_a[1]_clock_0, , , );
GE1_q_a[1]_PORT_A_read_enable = VCC;
GE1_q_a[1]_PORT_A_read_enable_reg = DFFE(GE1_q_a[1]_PORT_A_read_enable, GE1_q_a[1]_clock_0, , , );
GE1_q_a[1]_clock_0 = CLOCK_50;
GE1_q_a[1]_PORT_A_data_out = MEMORY(GE1_q_a[1]_PORT_A_data_in_reg, , GE1_q_a[1]_PORT_A_address_reg, , GE1_q_a[1]_PORT_A_write_enable_reg, GE1_q_a[1]_PORT_A_read_enable_reg, , , , , GE1_q_a[1]_clock_0, , , , , , , );
GE1_q_a[1]_PORT_A_data_out_reg = DFFE(GE1_q_a[1]_PORT_A_data_out, GE1_q_a[1]_clock_0, , , );
GE1_q_a[1] = GE1_q_a[1]_PORT_A_data_out_reg[0];


--MB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[1]_PORT_A_data_in = CB1_wdata[1];
MB2_q_b[1]_PORT_A_data_in_reg = DFFE(MB2_q_b[1]_PORT_A_data_in, MB2_q_b[1]_clock_0, , , );
MB2_q_b[1]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[1]_PORT_A_address_reg = DFFE(MB2_q_b[1]_PORT_A_address, MB2_q_b[1]_clock_0, , , );
MB2_q_b[1]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[1]_PORT_B_address_reg = DFFE(MB2_q_b[1]_PORT_B_address, MB2_q_b[1]_clock_1, , , MB2_q_b[1]_clock_enable_1);
MB2_q_b[1]_PORT_A_write_enable = V1_wr_rfifo;
MB2_q_b[1]_PORT_A_write_enable_reg = DFFE(MB2_q_b[1]_PORT_A_write_enable, MB2_q_b[1]_clock_0, , , );
MB2_q_b[1]_PORT_B_read_enable = VCC;
MB2_q_b[1]_PORT_B_read_enable_reg = DFFE(MB2_q_b[1]_PORT_B_read_enable, MB2_q_b[1]_clock_1, , , MB2_q_b[1]_clock_enable_1);
MB2_q_b[1]_clock_0 = CLOCK_50;
MB2_q_b[1]_clock_1 = CLOCK_50;
MB2_q_b[1]_clock_enable_0 = V1_wr_rfifo;
MB2_q_b[1]_clock_enable_1 = V1L72;
MB2_q_b[1]_PORT_B_data_out = MEMORY(MB2_q_b[1]_PORT_A_data_in_reg, , MB2_q_b[1]_PORT_A_address_reg, MB2_q_b[1]_PORT_B_address_reg, MB2_q_b[1]_PORT_A_write_enable_reg, , , MB2_q_b[1]_PORT_B_read_enable_reg, , , MB2_q_b[1]_clock_0, MB2_q_b[1]_clock_1, MB2_q_b[1]_clock_enable_0, MB2_q_b[1]_clock_enable_1, , , , );
MB2_q_b[1] = MB2_q_b[1]_PORT_B_data_out[0];


--GE1_q_a[2] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[2]_PORT_A_data_in = T1_write_data[2];
GE1_q_a[2]_PORT_A_data_in_reg = DFFE(GE1_q_a[2]_PORT_A_data_in, GE1_q_a[2]_clock_0, , , );
GE1_q_a[2]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[2]_PORT_A_address_reg = DFFE(GE1_q_a[2]_PORT_A_address, GE1_q_a[2]_clock_0, , , );
GE1_q_a[2]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[2]_PORT_A_write_enable_reg = DFFE(GE1_q_a[2]_PORT_A_write_enable, GE1_q_a[2]_clock_0, , , );
GE1_q_a[2]_PORT_A_read_enable = VCC;
GE1_q_a[2]_PORT_A_read_enable_reg = DFFE(GE1_q_a[2]_PORT_A_read_enable, GE1_q_a[2]_clock_0, , , );
GE1_q_a[2]_clock_0 = CLOCK_50;
GE1_q_a[2]_PORT_A_data_out = MEMORY(GE1_q_a[2]_PORT_A_data_in_reg, , GE1_q_a[2]_PORT_A_address_reg, , GE1_q_a[2]_PORT_A_write_enable_reg, GE1_q_a[2]_PORT_A_read_enable_reg, , , , , GE1_q_a[2]_clock_0, , , , , , , );
GE1_q_a[2]_PORT_A_data_out_reg = DFFE(GE1_q_a[2]_PORT_A_data_out, GE1_q_a[2]_clock_0, , , );
GE1_q_a[2] = GE1_q_a[2]_PORT_A_data_out_reg[0];


--MB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[2]_PORT_A_data_in = CB1_wdata[2];
MB2_q_b[2]_PORT_A_data_in_reg = DFFE(MB2_q_b[2]_PORT_A_data_in, MB2_q_b[2]_clock_0, , , );
MB2_q_b[2]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[2]_PORT_A_address_reg = DFFE(MB2_q_b[2]_PORT_A_address, MB2_q_b[2]_clock_0, , , );
MB2_q_b[2]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[2]_PORT_B_address_reg = DFFE(MB2_q_b[2]_PORT_B_address, MB2_q_b[2]_clock_1, , , MB2_q_b[2]_clock_enable_1);
MB2_q_b[2]_PORT_A_write_enable = V1_wr_rfifo;
MB2_q_b[2]_PORT_A_write_enable_reg = DFFE(MB2_q_b[2]_PORT_A_write_enable, MB2_q_b[2]_clock_0, , , );
MB2_q_b[2]_PORT_B_read_enable = VCC;
MB2_q_b[2]_PORT_B_read_enable_reg = DFFE(MB2_q_b[2]_PORT_B_read_enable, MB2_q_b[2]_clock_1, , , MB2_q_b[2]_clock_enable_1);
MB2_q_b[2]_clock_0 = CLOCK_50;
MB2_q_b[2]_clock_1 = CLOCK_50;
MB2_q_b[2]_clock_enable_0 = V1_wr_rfifo;
MB2_q_b[2]_clock_enable_1 = V1L72;
MB2_q_b[2]_PORT_B_data_out = MEMORY(MB2_q_b[2]_PORT_A_data_in_reg, , MB2_q_b[2]_PORT_A_address_reg, MB2_q_b[2]_PORT_B_address_reg, MB2_q_b[2]_PORT_A_write_enable_reg, , , MB2_q_b[2]_PORT_B_read_enable_reg, , , MB2_q_b[2]_clock_0, MB2_q_b[2]_clock_1, MB2_q_b[2]_clock_enable_0, MB2_q_b[2]_clock_enable_1, , , , );
MB2_q_b[2] = MB2_q_b[2]_PORT_B_data_out[0];


--GE1_q_a[3] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[3]_PORT_A_data_in = T1_write_data[3];
GE1_q_a[3]_PORT_A_data_in_reg = DFFE(GE1_q_a[3]_PORT_A_data_in, GE1_q_a[3]_clock_0, , , );
GE1_q_a[3]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[3]_PORT_A_address_reg = DFFE(GE1_q_a[3]_PORT_A_address, GE1_q_a[3]_clock_0, , , );
GE1_q_a[3]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[3]_PORT_A_write_enable_reg = DFFE(GE1_q_a[3]_PORT_A_write_enable, GE1_q_a[3]_clock_0, , , );
GE1_q_a[3]_PORT_A_read_enable = VCC;
GE1_q_a[3]_PORT_A_read_enable_reg = DFFE(GE1_q_a[3]_PORT_A_read_enable, GE1_q_a[3]_clock_0, , , );
GE1_q_a[3]_clock_0 = CLOCK_50;
GE1_q_a[3]_PORT_A_data_out = MEMORY(GE1_q_a[3]_PORT_A_data_in_reg, , GE1_q_a[3]_PORT_A_address_reg, , GE1_q_a[3]_PORT_A_write_enable_reg, GE1_q_a[3]_PORT_A_read_enable_reg, , , , , GE1_q_a[3]_clock_0, , , , , , , );
GE1_q_a[3]_PORT_A_data_out_reg = DFFE(GE1_q_a[3]_PORT_A_data_out, GE1_q_a[3]_clock_0, , , );
GE1_q_a[3] = GE1_q_a[3]_PORT_A_data_out_reg[0];


--MB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[3]_PORT_A_data_in = CB1_wdata[3];
MB2_q_b[3]_PORT_A_data_in_reg = DFFE(MB2_q_b[3]_PORT_A_data_in, MB2_q_b[3]_clock_0, , , );
MB2_q_b[3]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[3]_PORT_A_address_reg = DFFE(MB2_q_b[3]_PORT_A_address, MB2_q_b[3]_clock_0, , , );
MB2_q_b[3]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[3]_PORT_B_address_reg = DFFE(MB2_q_b[3]_PORT_B_address, MB2_q_b[3]_clock_1, , , MB2_q_b[3]_clock_enable_1);
MB2_q_b[3]_PORT_A_write_enable = V1_wr_rfifo;
MB2_q_b[3]_PORT_A_write_enable_reg = DFFE(MB2_q_b[3]_PORT_A_write_enable, MB2_q_b[3]_clock_0, , , );
MB2_q_b[3]_PORT_B_read_enable = VCC;
MB2_q_b[3]_PORT_B_read_enable_reg = DFFE(MB2_q_b[3]_PORT_B_read_enable, MB2_q_b[3]_clock_1, , , MB2_q_b[3]_clock_enable_1);
MB2_q_b[3]_clock_0 = CLOCK_50;
MB2_q_b[3]_clock_1 = CLOCK_50;
MB2_q_b[3]_clock_enable_0 = V1_wr_rfifo;
MB2_q_b[3]_clock_enable_1 = V1L72;
MB2_q_b[3]_PORT_B_data_out = MEMORY(MB2_q_b[3]_PORT_A_data_in_reg, , MB2_q_b[3]_PORT_A_address_reg, MB2_q_b[3]_PORT_B_address_reg, MB2_q_b[3]_PORT_A_write_enable_reg, , , MB2_q_b[3]_PORT_B_read_enable_reg, , , MB2_q_b[3]_clock_0, MB2_q_b[3]_clock_1, MB2_q_b[3]_clock_enable_0, MB2_q_b[3]_clock_enable_1, , , , );
MB2_q_b[3] = MB2_q_b[3]_PORT_B_data_out[0];


--GE1_q_a[4] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[4]_PORT_A_data_in = T1_write_data[4];
GE1_q_a[4]_PORT_A_data_in_reg = DFFE(GE1_q_a[4]_PORT_A_data_in, GE1_q_a[4]_clock_0, , , );
GE1_q_a[4]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[4]_PORT_A_address_reg = DFFE(GE1_q_a[4]_PORT_A_address, GE1_q_a[4]_clock_0, , , );
GE1_q_a[4]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[4]_PORT_A_write_enable_reg = DFFE(GE1_q_a[4]_PORT_A_write_enable, GE1_q_a[4]_clock_0, , , );
GE1_q_a[4]_PORT_A_read_enable = VCC;
GE1_q_a[4]_PORT_A_read_enable_reg = DFFE(GE1_q_a[4]_PORT_A_read_enable, GE1_q_a[4]_clock_0, , , );
GE1_q_a[4]_clock_0 = CLOCK_50;
GE1_q_a[4]_PORT_A_data_out = MEMORY(GE1_q_a[4]_PORT_A_data_in_reg, , GE1_q_a[4]_PORT_A_address_reg, , GE1_q_a[4]_PORT_A_write_enable_reg, GE1_q_a[4]_PORT_A_read_enable_reg, , , , , GE1_q_a[4]_clock_0, , , , , , , );
GE1_q_a[4]_PORT_A_data_out_reg = DFFE(GE1_q_a[4]_PORT_A_data_out, GE1_q_a[4]_clock_0, , , );
GE1_q_a[4] = GE1_q_a[4]_PORT_A_data_out_reg[0];


--MB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[4]_PORT_A_data_in = CB1_wdata[4];
MB2_q_b[4]_PORT_A_data_in_reg = DFFE(MB2_q_b[4]_PORT_A_data_in, MB2_q_b[4]_clock_0, , , );
MB2_q_b[4]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[4]_PORT_A_address_reg = DFFE(MB2_q_b[4]_PORT_A_address, MB2_q_b[4]_clock_0, , , );
MB2_q_b[4]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[4]_PORT_B_address_reg = DFFE(MB2_q_b[4]_PORT_B_address, MB2_q_b[4]_clock_1, , , MB2_q_b[4]_clock_enable_1);
MB2_q_b[4]_PORT_A_write_enable = V1_wr_rfifo;
MB2_q_b[4]_PORT_A_write_enable_reg = DFFE(MB2_q_b[4]_PORT_A_write_enable, MB2_q_b[4]_clock_0, , , );
MB2_q_b[4]_PORT_B_read_enable = VCC;
MB2_q_b[4]_PORT_B_read_enable_reg = DFFE(MB2_q_b[4]_PORT_B_read_enable, MB2_q_b[4]_clock_1, , , MB2_q_b[4]_clock_enable_1);
MB2_q_b[4]_clock_0 = CLOCK_50;
MB2_q_b[4]_clock_1 = CLOCK_50;
MB2_q_b[4]_clock_enable_0 = V1_wr_rfifo;
MB2_q_b[4]_clock_enable_1 = V1L72;
MB2_q_b[4]_PORT_B_data_out = MEMORY(MB2_q_b[4]_PORT_A_data_in_reg, , MB2_q_b[4]_PORT_A_address_reg, MB2_q_b[4]_PORT_B_address_reg, MB2_q_b[4]_PORT_A_write_enable_reg, , , MB2_q_b[4]_PORT_B_read_enable_reg, , , MB2_q_b[4]_clock_0, MB2_q_b[4]_clock_1, MB2_q_b[4]_clock_enable_0, MB2_q_b[4]_clock_enable_1, , , , );
MB2_q_b[4] = MB2_q_b[4]_PORT_B_data_out[0];


--GE1_q_a[5] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[5]_PORT_A_data_in = T1_write_data[5];
GE1_q_a[5]_PORT_A_data_in_reg = DFFE(GE1_q_a[5]_PORT_A_data_in, GE1_q_a[5]_clock_0, , , );
GE1_q_a[5]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[5]_PORT_A_address_reg = DFFE(GE1_q_a[5]_PORT_A_address, GE1_q_a[5]_clock_0, , , );
GE1_q_a[5]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[5]_PORT_A_write_enable_reg = DFFE(GE1_q_a[5]_PORT_A_write_enable, GE1_q_a[5]_clock_0, , , );
GE1_q_a[5]_PORT_A_read_enable = VCC;
GE1_q_a[5]_PORT_A_read_enable_reg = DFFE(GE1_q_a[5]_PORT_A_read_enable, GE1_q_a[5]_clock_0, , , );
GE1_q_a[5]_clock_0 = CLOCK_50;
GE1_q_a[5]_PORT_A_data_out = MEMORY(GE1_q_a[5]_PORT_A_data_in_reg, , GE1_q_a[5]_PORT_A_address_reg, , GE1_q_a[5]_PORT_A_write_enable_reg, GE1_q_a[5]_PORT_A_read_enable_reg, , , , , GE1_q_a[5]_clock_0, , , , , , , );
GE1_q_a[5]_PORT_A_data_out_reg = DFFE(GE1_q_a[5]_PORT_A_data_out, GE1_q_a[5]_clock_0, , , );
GE1_q_a[5] = GE1_q_a[5]_PORT_A_data_out_reg[0];


--MB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[5]_PORT_A_data_in = CB1_wdata[5];
MB2_q_b[5]_PORT_A_data_in_reg = DFFE(MB2_q_b[5]_PORT_A_data_in, MB2_q_b[5]_clock_0, , , );
MB2_q_b[5]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[5]_PORT_A_address_reg = DFFE(MB2_q_b[5]_PORT_A_address, MB2_q_b[5]_clock_0, , , );
MB2_q_b[5]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[5]_PORT_B_address_reg = DFFE(MB2_q_b[5]_PORT_B_address, MB2_q_b[5]_clock_1, , , MB2_q_b[5]_clock_enable_1);
MB2_q_b[5]_PORT_A_write_enable = V1_wr_rfifo;
MB2_q_b[5]_PORT_A_write_enable_reg = DFFE(MB2_q_b[5]_PORT_A_write_enable, MB2_q_b[5]_clock_0, , , );
MB2_q_b[5]_PORT_B_read_enable = VCC;
MB2_q_b[5]_PORT_B_read_enable_reg = DFFE(MB2_q_b[5]_PORT_B_read_enable, MB2_q_b[5]_clock_1, , , MB2_q_b[5]_clock_enable_1);
MB2_q_b[5]_clock_0 = CLOCK_50;
MB2_q_b[5]_clock_1 = CLOCK_50;
MB2_q_b[5]_clock_enable_0 = V1_wr_rfifo;
MB2_q_b[5]_clock_enable_1 = V1L72;
MB2_q_b[5]_PORT_B_data_out = MEMORY(MB2_q_b[5]_PORT_A_data_in_reg, , MB2_q_b[5]_PORT_A_address_reg, MB2_q_b[5]_PORT_B_address_reg, MB2_q_b[5]_PORT_A_write_enable_reg, , , MB2_q_b[5]_PORT_B_read_enable_reg, , , MB2_q_b[5]_clock_0, MB2_q_b[5]_clock_1, MB2_q_b[5]_clock_enable_0, MB2_q_b[5]_clock_enable_1, , , , );
MB2_q_b[5] = MB2_q_b[5]_PORT_B_data_out[0];


--GE1_q_a[6] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[6]_PORT_A_data_in = T1_write_data[6];
GE1_q_a[6]_PORT_A_data_in_reg = DFFE(GE1_q_a[6]_PORT_A_data_in, GE1_q_a[6]_clock_0, , , );
GE1_q_a[6]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[6]_PORT_A_address_reg = DFFE(GE1_q_a[6]_PORT_A_address, GE1_q_a[6]_clock_0, , , );
GE1_q_a[6]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[6]_PORT_A_write_enable_reg = DFFE(GE1_q_a[6]_PORT_A_write_enable, GE1_q_a[6]_clock_0, , , );
GE1_q_a[6]_PORT_A_read_enable = VCC;
GE1_q_a[6]_PORT_A_read_enable_reg = DFFE(GE1_q_a[6]_PORT_A_read_enable, GE1_q_a[6]_clock_0, , , );
GE1_q_a[6]_clock_0 = CLOCK_50;
GE1_q_a[6]_PORT_A_data_out = MEMORY(GE1_q_a[6]_PORT_A_data_in_reg, , GE1_q_a[6]_PORT_A_address_reg, , GE1_q_a[6]_PORT_A_write_enable_reg, GE1_q_a[6]_PORT_A_read_enable_reg, , , , , GE1_q_a[6]_clock_0, , , , , , , );
GE1_q_a[6]_PORT_A_data_out_reg = DFFE(GE1_q_a[6]_PORT_A_data_out, GE1_q_a[6]_clock_0, , , );
GE1_q_a[6] = GE1_q_a[6]_PORT_A_data_out_reg[0];


--MB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[6]_PORT_A_data_in = CB1_wdata[6];
MB2_q_b[6]_PORT_A_data_in_reg = DFFE(MB2_q_b[6]_PORT_A_data_in, MB2_q_b[6]_clock_0, , , );
MB2_q_b[6]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[6]_PORT_A_address_reg = DFFE(MB2_q_b[6]_PORT_A_address, MB2_q_b[6]_clock_0, , , );
MB2_q_b[6]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[6]_PORT_B_address_reg = DFFE(MB2_q_b[6]_PORT_B_address, MB2_q_b[6]_clock_1, , , MB2_q_b[6]_clock_enable_1);
MB2_q_b[6]_PORT_A_write_enable = V1_wr_rfifo;
MB2_q_b[6]_PORT_A_write_enable_reg = DFFE(MB2_q_b[6]_PORT_A_write_enable, MB2_q_b[6]_clock_0, , , );
MB2_q_b[6]_PORT_B_read_enable = VCC;
MB2_q_b[6]_PORT_B_read_enable_reg = DFFE(MB2_q_b[6]_PORT_B_read_enable, MB2_q_b[6]_clock_1, , , MB2_q_b[6]_clock_enable_1);
MB2_q_b[6]_clock_0 = CLOCK_50;
MB2_q_b[6]_clock_1 = CLOCK_50;
MB2_q_b[6]_clock_enable_0 = V1_wr_rfifo;
MB2_q_b[6]_clock_enable_1 = V1L72;
MB2_q_b[6]_PORT_B_data_out = MEMORY(MB2_q_b[6]_PORT_A_data_in_reg, , MB2_q_b[6]_PORT_A_address_reg, MB2_q_b[6]_PORT_B_address_reg, MB2_q_b[6]_PORT_A_write_enable_reg, , , MB2_q_b[6]_PORT_B_read_enable_reg, , , MB2_q_b[6]_clock_0, MB2_q_b[6]_clock_1, MB2_q_b[6]_clock_enable_0, MB2_q_b[6]_clock_enable_1, , , , );
MB2_q_b[6] = MB2_q_b[6]_PORT_B_data_out[0];


--GE1_q_a[7] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[7]_PORT_A_data_in = T1_write_data[7];
GE1_q_a[7]_PORT_A_data_in_reg = DFFE(GE1_q_a[7]_PORT_A_data_in, GE1_q_a[7]_clock_0, , , );
GE1_q_a[7]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[7]_PORT_A_address_reg = DFFE(GE1_q_a[7]_PORT_A_address, GE1_q_a[7]_clock_0, , , );
GE1_q_a[7]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[7]_PORT_A_write_enable_reg = DFFE(GE1_q_a[7]_PORT_A_write_enable, GE1_q_a[7]_clock_0, , , );
GE1_q_a[7]_PORT_A_read_enable = VCC;
GE1_q_a[7]_PORT_A_read_enable_reg = DFFE(GE1_q_a[7]_PORT_A_read_enable, GE1_q_a[7]_clock_0, , , );
GE1_q_a[7]_clock_0 = CLOCK_50;
GE1_q_a[7]_PORT_A_data_out = MEMORY(GE1_q_a[7]_PORT_A_data_in_reg, , GE1_q_a[7]_PORT_A_address_reg, , GE1_q_a[7]_PORT_A_write_enable_reg, GE1_q_a[7]_PORT_A_read_enable_reg, , , , , GE1_q_a[7]_clock_0, , , , , , , );
GE1_q_a[7]_PORT_A_data_out_reg = DFFE(GE1_q_a[7]_PORT_A_data_out, GE1_q_a[7]_clock_0, , , );
GE1_q_a[7] = GE1_q_a[7]_PORT_A_data_out_reg[0];


--MB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[7]_PORT_A_data_in = CB1_wdata[7];
MB2_q_b[7]_PORT_A_data_in_reg = DFFE(MB2_q_b[7]_PORT_A_data_in, MB2_q_b[7]_clock_0, , , );
MB2_q_b[7]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[7]_PORT_A_address_reg = DFFE(MB2_q_b[7]_PORT_A_address, MB2_q_b[7]_clock_0, , , );
MB2_q_b[7]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[7]_PORT_B_address_reg = DFFE(MB2_q_b[7]_PORT_B_address, MB2_q_b[7]_clock_1, , , MB2_q_b[7]_clock_enable_1);
MB2_q_b[7]_PORT_A_write_enable = V1_wr_rfifo;
MB2_q_b[7]_PORT_A_write_enable_reg = DFFE(MB2_q_b[7]_PORT_A_write_enable, MB2_q_b[7]_clock_0, , , );
MB2_q_b[7]_PORT_B_read_enable = VCC;
MB2_q_b[7]_PORT_B_read_enable_reg = DFFE(MB2_q_b[7]_PORT_B_read_enable, MB2_q_b[7]_clock_1, , , MB2_q_b[7]_clock_enable_1);
MB2_q_b[7]_clock_0 = CLOCK_50;
MB2_q_b[7]_clock_1 = CLOCK_50;
MB2_q_b[7]_clock_enable_0 = V1_wr_rfifo;
MB2_q_b[7]_clock_enable_1 = V1L72;
MB2_q_b[7]_PORT_B_data_out = MEMORY(MB2_q_b[7]_PORT_A_data_in_reg, , MB2_q_b[7]_PORT_A_address_reg, MB2_q_b[7]_PORT_B_address_reg, MB2_q_b[7]_PORT_A_write_enable_reg, , , MB2_q_b[7]_PORT_B_read_enable_reg, , , MB2_q_b[7]_clock_0, MB2_q_b[7]_clock_1, MB2_q_b[7]_clock_enable_0, MB2_q_b[7]_clock_enable_1, , , , );
MB2_q_b[7] = MB2_q_b[7]_PORT_B_data_out[0];


--GE1_q_a[8] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[8]_PORT_A_data_in = T1_write_data[8];
GE1_q_a[8]_PORT_A_data_in_reg = DFFE(GE1_q_a[8]_PORT_A_data_in, GE1_q_a[8]_clock_0, , , );
GE1_q_a[8]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[8]_PORT_A_address_reg = DFFE(GE1_q_a[8]_PORT_A_address, GE1_q_a[8]_clock_0, , , );
GE1_q_a[8]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[8]_PORT_A_write_enable_reg = DFFE(GE1_q_a[8]_PORT_A_write_enable, GE1_q_a[8]_clock_0, , , );
GE1_q_a[8]_PORT_A_read_enable = VCC;
GE1_q_a[8]_PORT_A_read_enable_reg = DFFE(GE1_q_a[8]_PORT_A_read_enable, GE1_q_a[8]_clock_0, , , );
GE1_q_a[8]_clock_0 = CLOCK_50;
GE1_q_a[8]_PORT_A_data_out = MEMORY(GE1_q_a[8]_PORT_A_data_in_reg, , GE1_q_a[8]_PORT_A_address_reg, , GE1_q_a[8]_PORT_A_write_enable_reg, GE1_q_a[8]_PORT_A_read_enable_reg, , , , , GE1_q_a[8]_clock_0, , , , , , , );
GE1_q_a[8]_PORT_A_data_out_reg = DFFE(GE1_q_a[8]_PORT_A_data_out, GE1_q_a[8]_clock_0, , , );
GE1_q_a[8] = GE1_q_a[8]_PORT_A_data_out_reg[0];


--DE1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[4]_PORT_A_data_in = SD1L132;
DE1_q_a[4]_PORT_A_data_in_reg = DFFE(DE1_q_a[4]_PORT_A_data_in, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
DE1_q_a[4]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[4]_PORT_A_address_reg = DFFE(DE1_q_a[4]_PORT_A_address, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
DE1_q_a[4]_PORT_A_write_enable = SD1L161;
DE1_q_a[4]_PORT_A_write_enable_reg = DFFE(DE1_q_a[4]_PORT_A_write_enable, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
DE1_q_a[4]_PORT_A_read_enable = !SD1L161;
DE1_q_a[4]_PORT_A_read_enable_reg = DFFE(DE1_q_a[4]_PORT_A_read_enable, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
DE1_q_a[4]_PORT_A_byte_mask = SD1L123;
DE1_q_a[4]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[4]_PORT_A_byte_mask, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
DE1_q_a[4]_clock_0 = CLOCK_50;
DE1_q_a[4]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[4]_PORT_A_data_out = MEMORY(DE1_q_a[4]_PORT_A_data_in_reg, , DE1_q_a[4]_PORT_A_address_reg, , DE1_q_a[4]_PORT_A_write_enable_reg, DE1_q_a[4]_PORT_A_read_enable_reg, , , DE1_q_a[4]_PORT_A_byte_mask_reg, , DE1_q_a[4]_clock_0, , DE1_q_a[4]_clock_enable_0, , , , , );
DE1_q_a[4] = DE1_q_a[4]_PORT_A_data_out[0];


--V1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
V1L2_adder_eqn = ( !PB2_counter_reg_bit[4] ) + ( GND ) + ( V1L19 );
V1L2 = SUM(V1L2_adder_eqn);

--V1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
V1L3_adder_eqn = ( !PB2_counter_reg_bit[4] ) + ( GND ) + ( V1L19 );
V1L3 = CARRY(V1L3_adder_eqn);


--V1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
V1L6_adder_eqn = ( !PB2_counter_reg_bit[5] ) + ( GND ) + ( V1L3 );
V1L6 = SUM(V1L6_adder_eqn);

--V1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
V1L7_adder_eqn = ( !PB2_counter_reg_bit[5] ) + ( GND ) + ( V1L3 );
V1L7 = CARRY(V1L7_adder_eqn);


--V1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
V1L10_adder_eqn = ( !LB2_b_full ) + ( VCC ) + ( V1L7 );
V1L10 = SUM(V1L10_adder_eqn);

--V1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
V1L11_adder_eqn = ( !LB2_b_full ) + ( VCC ) + ( V1L7 );
V1L11 = CARRY(V1L11_adder_eqn);


--V1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
V1L14_adder_eqn = ( VCC ) + ( GND ) + ( V1L11 );
V1L14 = SUM(V1L14_adder_eqn);


--V1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
V1L18_adder_eqn = ( !PB2_counter_reg_bit[3] ) + ( GND ) + ( V1L27 );
V1L18 = SUM(V1L18_adder_eqn);

--V1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
V1L19_adder_eqn = ( !PB2_counter_reg_bit[3] ) + ( GND ) + ( V1L27 );
V1L19 = CARRY(V1L19_adder_eqn);


--V1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
V1L22_adder_eqn = ( !PB2_counter_reg_bit[0] ) + ( !PB2_counter_reg_bit[1] ) + ( !VCC );
V1L22 = SUM(V1L22_adder_eqn);

--V1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
V1L23_adder_eqn = ( !PB2_counter_reg_bit[0] ) + ( !PB2_counter_reg_bit[1] ) + ( !VCC );
V1L23 = CARRY(V1L23_adder_eqn);


--V1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
V1L26_adder_eqn = ( !PB2_counter_reg_bit[2] ) + ( GND ) + ( V1L23 );
V1L26 = SUM(V1L26_adder_eqn);

--V1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
V1L27_adder_eqn = ( !PB2_counter_reg_bit[2] ) + ( GND ) + ( V1L23 );
V1L27 = CARRY(V1L27_adder_eqn);


--VD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

VD1_sr[21] = DFFEAS(VD1L66, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--VD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

VD1_sr[20] = DFFEAS(VD1L67, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--DE1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[2]_PORT_A_data_in = SD1L130;
DE1_q_a[2]_PORT_A_data_in_reg = DFFE(DE1_q_a[2]_PORT_A_data_in, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
DE1_q_a[2]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[2]_PORT_A_address_reg = DFFE(DE1_q_a[2]_PORT_A_address, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
DE1_q_a[2]_PORT_A_write_enable = SD1L161;
DE1_q_a[2]_PORT_A_write_enable_reg = DFFE(DE1_q_a[2]_PORT_A_write_enable, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
DE1_q_a[2]_PORT_A_read_enable = !SD1L161;
DE1_q_a[2]_PORT_A_read_enable_reg = DFFE(DE1_q_a[2]_PORT_A_read_enable, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
DE1_q_a[2]_PORT_A_byte_mask = SD1L123;
DE1_q_a[2]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[2]_PORT_A_byte_mask, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
DE1_q_a[2]_clock_0 = CLOCK_50;
DE1_q_a[2]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[2]_PORT_A_data_out = MEMORY(DE1_q_a[2]_PORT_A_data_in_reg, , DE1_q_a[2]_PORT_A_address_reg, , DE1_q_a[2]_PORT_A_write_enable_reg, DE1_q_a[2]_PORT_A_read_enable_reg, , , DE1_q_a[2]_PORT_A_byte_mask_reg, , DE1_q_a[2]_clock_0, , DE1_q_a[2]_clock_enable_0, , , , , );
DE1_q_a[2] = DE1_q_a[2]_PORT_A_data_out[0];


--DE1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[3]_PORT_A_data_in = SD1L131;
DE1_q_a[3]_PORT_A_data_in_reg = DFFE(DE1_q_a[3]_PORT_A_data_in, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
DE1_q_a[3]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[3]_PORT_A_address_reg = DFFE(DE1_q_a[3]_PORT_A_address, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
DE1_q_a[3]_PORT_A_write_enable = SD1L161;
DE1_q_a[3]_PORT_A_write_enable_reg = DFFE(DE1_q_a[3]_PORT_A_write_enable, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
DE1_q_a[3]_PORT_A_read_enable = !SD1L161;
DE1_q_a[3]_PORT_A_read_enable_reg = DFFE(DE1_q_a[3]_PORT_A_read_enable, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
DE1_q_a[3]_PORT_A_byte_mask = SD1L123;
DE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[3]_PORT_A_byte_mask, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
DE1_q_a[3]_clock_0 = CLOCK_50;
DE1_q_a[3]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[3]_PORT_A_data_out = MEMORY(DE1_q_a[3]_PORT_A_data_in_reg, , DE1_q_a[3]_PORT_A_address_reg, , DE1_q_a[3]_PORT_A_write_enable_reg, DE1_q_a[3]_PORT_A_read_enable_reg, , , DE1_q_a[3]_PORT_A_byte_mask_reg, , DE1_q_a[3]_clock_0, , DE1_q_a[3]_clock_enable_0, , , , , );
DE1_q_a[3] = DE1_q_a[3]_PORT_A_data_out[0];


--GE1_q_a[9] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[9]_PORT_A_data_in = T1_write_data[9];
GE1_q_a[9]_PORT_A_data_in_reg = DFFE(GE1_q_a[9]_PORT_A_data_in, GE1_q_a[9]_clock_0, , , );
GE1_q_a[9]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[9]_PORT_A_address_reg = DFFE(GE1_q_a[9]_PORT_A_address, GE1_q_a[9]_clock_0, , , );
GE1_q_a[9]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[9]_PORT_A_write_enable_reg = DFFE(GE1_q_a[9]_PORT_A_write_enable, GE1_q_a[9]_clock_0, , , );
GE1_q_a[9]_PORT_A_read_enable = VCC;
GE1_q_a[9]_PORT_A_read_enable_reg = DFFE(GE1_q_a[9]_PORT_A_read_enable, GE1_q_a[9]_clock_0, , , );
GE1_q_a[9]_clock_0 = CLOCK_50;
GE1_q_a[9]_PORT_A_data_out = MEMORY(GE1_q_a[9]_PORT_A_data_in_reg, , GE1_q_a[9]_PORT_A_address_reg, , GE1_q_a[9]_PORT_A_write_enable_reg, GE1_q_a[9]_PORT_A_read_enable_reg, , , , , GE1_q_a[9]_clock_0, , , , , , , );
GE1_q_a[9]_PORT_A_data_out_reg = DFFE(GE1_q_a[9]_PORT_A_data_out, GE1_q_a[9]_clock_0, , , );
GE1_q_a[9] = GE1_q_a[9]_PORT_A_data_out_reg[0];


--UB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

UB1_av_readdata_pre[17] = DFFEAS(V1L34, CLOCK_50, !AB1_r_sync_rst,  ,  , PB2_counter_reg_bit[1],  ,  , V1_read_0);


--YC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

YC1_av_ld_byte3_data[1] = DFFEAS(KC1L37, CLOCK_50, !AB1_r_sync_rst,  , !YC1L933, YC1L825,  ,  , YC1_av_ld_aligning_data);


--MB1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[0]_PORT_A_data_in = YC1_d_writedata[0];
MB1_q_b[0]_PORT_A_data_in_reg = DFFE(MB1_q_b[0]_PORT_A_data_in, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[0]_PORT_A_address_reg = DFFE(MB1_q_b[0]_PORT_A_address, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[0]_PORT_B_address_reg = DFFE(MB1_q_b[0]_PORT_B_address, MB1_q_b[0]_clock_1, , , MB1_q_b[0]_clock_enable_1);
MB1_q_b[0]_PORT_A_write_enable = V1_fifo_wr;
MB1_q_b[0]_PORT_A_write_enable_reg = DFFE(MB1_q_b[0]_PORT_A_write_enable, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_PORT_B_read_enable = VCC;
MB1_q_b[0]_PORT_B_read_enable_reg = DFFE(MB1_q_b[0]_PORT_B_read_enable, MB1_q_b[0]_clock_1, , , MB1_q_b[0]_clock_enable_1);
MB1_q_b[0]_clock_0 = CLOCK_50;
MB1_q_b[0]_clock_1 = CLOCK_50;
MB1_q_b[0]_clock_enable_0 = V1_fifo_wr;
MB1_q_b[0]_clock_enable_1 = V1L82;
MB1_q_b[0]_PORT_B_data_out = MEMORY(MB1_q_b[0]_PORT_A_data_in_reg, , MB1_q_b[0]_PORT_A_address_reg, MB1_q_b[0]_PORT_B_address_reg, MB1_q_b[0]_PORT_A_write_enable_reg, , , MB1_q_b[0]_PORT_B_read_enable_reg, , , MB1_q_b[0]_clock_0, MB1_q_b[0]_clock_1, MB1_q_b[0]_clock_enable_0, MB1_q_b[0]_clock_enable_1, , , , );
MB1_q_b[0] = MB1_q_b[0]_PORT_B_data_out[0];


--CB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

CB1_count[6] = AMPP_FUNCTION(A1L10, CB1_count[5], !A1L2, !A1L8, CB1L57);


--VD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

VD1_sr[25] = DFFEAS(VD1L68, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--VD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

VD1_sr[5] = DFFEAS(VD1L69, A1L36,  ,  , VD1L21,  ,  , VD1L20,  );


--HD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

HD1_break_readreg[3] = DFFEAS(UD1_jdo[3], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

SD1_MonDReg[3] = DFFEAS(UD1_jdo[6], CLOCK_50,  ,  , SD1L50, DE1_q_a[3],  , SD1L73, !UD1_take_action_ocimem_b);


--SD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
SD1L23_adder_eqn = ( SD1_MonAReg[5] ) + ( GND ) + ( SD1L12 );
SD1L23 = SUM(SD1L23_adder_eqn);

--SD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
SD1L24_adder_eqn = ( SD1_MonAReg[5] ) + ( GND ) + ( SD1L12 );
SD1L24 = CARRY(SD1L24_adder_eqn);


--SD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
SD1L27_adder_eqn = ( SD1_MonAReg[6] ) + ( GND ) + ( SD1L24 );
SD1L27 = SUM(SD1L27_adder_eqn);

--SD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
SD1L28_adder_eqn = ( SD1_MonAReg[6] ) + ( GND ) + ( SD1L24 );
SD1L28 = CARRY(SD1L28_adder_eqn);


--SD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
SD1L31_adder_eqn = ( SD1_MonAReg[7] ) + ( GND ) + ( SD1L28 );
SD1L31 = SUM(SD1L31_adder_eqn);

--SD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
SD1L32_adder_eqn = ( SD1_MonAReg[7] ) + ( GND ) + ( SD1L28 );
SD1L32 = CARRY(SD1L32_adder_eqn);


--SD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
SD1L35_adder_eqn = ( SD1_MonAReg[8] ) + ( GND ) + ( SD1L32 );
SD1L35 = SUM(SD1L35_adder_eqn);

--SD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
SD1L36_adder_eqn = ( SD1_MonAReg[8] ) + ( GND ) + ( SD1L32 );
SD1L36 = CARRY(SD1L36_adder_eqn);


--VD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

VD1_sr[26] = DFFEAS(VD1L70, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--VD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

VD1_sr[28] = DFFEAS(VD1L71, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--VD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

VD1_sr[27] = DFFEAS(VD1L72, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--T1_rw is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|rw
--register power-up is low

T1_rw = DFFEAS(T1L71, CLOCK_50,  ,  ,  , VCC,  ,  , AB1_r_sync_rst);


--T1_write_data[0] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[0]
--register power-up is low

T1_write_data[0] = DFFEAS(TB2_data_reg[0], CLOCK_50,  ,  ,  , YC1_d_writedata[0],  , AB1_r_sync_rst, !TB2_use_reg);


--T1_byte_enable[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|byte_enable[1]
--register power-up is low

T1_byte_enable[1] = DFFEAS(TB2L39, CLOCK_50,  ,  ,  ,  ,  , AB1_r_sync_rst,  );


--T1_address[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[1]
--register power-up is low

T1_address[1] = DFFEAS(TB2L40, CLOCK_50,  ,  ,  ,  ,  , AB1_r_sync_rst,  );


--T1_address[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[2]
--register power-up is low

T1_address[2] = DFFEAS(TB2L41, CLOCK_50,  ,  ,  ,  ,  , AB1_r_sync_rst,  );


--T1_address[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[3]
--register power-up is low

T1_address[3] = DFFEAS(TB2L42, CLOCK_50,  ,  ,  ,  ,  , AB1_r_sync_rst,  );


--T1_address[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[4]
--register power-up is low

T1_address[4] = DFFEAS(TB2L43, CLOCK_50,  ,  ,  ,  ,  , AB1_r_sync_rst,  );


--T1_address[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[5]
--register power-up is low

T1_address[5] = DFFEAS(TB2L44, CLOCK_50,  ,  ,  ,  ,  , AB1_r_sync_rst,  );


--T1_address[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[6]
--register power-up is low

T1_address[6] = DFFEAS(TB2L45, CLOCK_50,  ,  ,  ,  ,  , AB1_r_sync_rst,  );


--T1_address[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[7]
--register power-up is low

T1_address[7] = DFFEAS(TB2L46, CLOCK_50,  ,  ,  ,  ,  , AB1_r_sync_rst,  );


--T1_address[8] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[8]
--register power-up is low

T1_address[8] = DFFEAS(TB2L47, CLOCK_50,  ,  ,  ,  ,  , AB1_r_sync_rst,  );


--T1_address[9] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[9]
--register power-up is low

T1_address[9] = DFFEAS(TB2L48, CLOCK_50,  ,  ,  ,  ,  , AB1_r_sync_rst,  );


--T1_address[10] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[10]
--register power-up is low

T1_address[10] = DFFEAS(TB2L49, CLOCK_50,  ,  ,  ,  ,  , AB1_r_sync_rst,  );


--YC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
YC1L142_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[30]) ) + ( YC1_E_src1[30] ) + ( YC1L147 );
YC1L142 = SUM(YC1L142_adder_eqn);

--YC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
YC1L143_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[30]) ) + ( YC1_E_src1[30] ) + ( YC1L147 );
YC1L143 = CARRY(YC1L143_adder_eqn);


--YC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

YC1_av_ld_byte3_data[2] = DFFEAS(KC1L39, CLOCK_50, !AB1_r_sync_rst,  , !YC1L933, YC1L825,  ,  , YC1_av_ld_aligning_data);


--YC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

YC1_W_alu_result[26] = DFFEAS(YC1L337, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

YC1_W_alu_result[25] = DFFEAS(YC1L336, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

YC1_W_alu_result[24] = DFFEAS(YC1L335, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

YC1_W_alu_result[23] = DFFEAS(YC1L334, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

YC1_av_ld_byte3_data[7] = DFFEAS(KC1L40, CLOCK_50, !AB1_r_sync_rst,  , !YC1L933, YC1L825,  ,  , YC1_av_ld_aligning_data);


--YC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

YC1_W_alu_result[31] = DFFEAS(YC1L342, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

YC1_av_ld_byte3_data[6] = DFFEAS(KC1L42, CLOCK_50, !AB1_r_sync_rst,  , !YC1L933, YC1L825,  ,  , YC1_av_ld_aligning_data);


--YC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

YC1_W_alu_result[30] = DFFEAS(YC1L341, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

YC1_av_ld_byte3_data[5] = DFFEAS(KC1L44, CLOCK_50, !AB1_r_sync_rst,  , !YC1L933, YC1L825,  ,  , YC1_av_ld_aligning_data);


--YC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

YC1_W_alu_result[29] = DFFEAS(YC1L340, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

YC1_av_ld_byte3_data[4] = DFFEAS(KC1L45, CLOCK_50, !AB1_r_sync_rst,  , !YC1L933, YC1L825,  ,  , YC1_av_ld_aligning_data);


--YC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

YC1_W_alu_result[28] = DFFEAS(YC1L339, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

YC1_W_alu_result[20] = DFFEAS(YC1L331, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

YC1_W_alu_result[19] = DFFEAS(YC1L330, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

YC1_W_alu_result[18] = DFFEAS(YC1L329, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

YC1_W_alu_result[17] = DFFEAS(YC1L328, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

YC1_av_ld_byte3_data[3] = DFFEAS(KC1L46, CLOCK_50, !AB1_r_sync_rst,  , !YC1L933, YC1L825,  ,  , YC1_av_ld_aligning_data);


--YC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

YC1_W_alu_result[27] = DFFEAS(YC1L338, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

YC1_W_alu_result[22] = DFFEAS(YC1L333, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

YC1_W_alu_result[21] = DFFEAS(YC1L332, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  , YC1L343,  );


--YC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

YC1_E_shift_rot_result[30] = DFFEAS(YC1L462, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[30],  ,  , YC1_E_new_inst);


--DE1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[22]_PORT_A_data_in = SD1L150;
DE1_q_a[22]_PORT_A_data_in_reg = DFFE(DE1_q_a[22]_PORT_A_data_in, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
DE1_q_a[22]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[22]_PORT_A_address_reg = DFFE(DE1_q_a[22]_PORT_A_address, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
DE1_q_a[22]_PORT_A_write_enable = SD1L161;
DE1_q_a[22]_PORT_A_write_enable_reg = DFFE(DE1_q_a[22]_PORT_A_write_enable, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
DE1_q_a[22]_PORT_A_read_enable = !SD1L161;
DE1_q_a[22]_PORT_A_read_enable_reg = DFFE(DE1_q_a[22]_PORT_A_read_enable, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
DE1_q_a[22]_PORT_A_byte_mask = SD1L125;
DE1_q_a[22]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[22]_PORT_A_byte_mask, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
DE1_q_a[22]_clock_0 = CLOCK_50;
DE1_q_a[22]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[22]_PORT_A_data_out = MEMORY(DE1_q_a[22]_PORT_A_data_in_reg, , DE1_q_a[22]_PORT_A_address_reg, , DE1_q_a[22]_PORT_A_write_enable_reg, DE1_q_a[22]_PORT_A_read_enable_reg, , , DE1_q_a[22]_PORT_A_byte_mask_reg, , DE1_q_a[22]_clock_0, , DE1_q_a[22]_clock_enable_0, , , , , );
DE1_q_a[22] = DE1_q_a[22]_PORT_A_data_out[0];


--DE1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[23]_PORT_A_data_in = SD1L151;
DE1_q_a[23]_PORT_A_data_in_reg = DFFE(DE1_q_a[23]_PORT_A_data_in, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
DE1_q_a[23]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[23]_PORT_A_address_reg = DFFE(DE1_q_a[23]_PORT_A_address, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
DE1_q_a[23]_PORT_A_write_enable = SD1L161;
DE1_q_a[23]_PORT_A_write_enable_reg = DFFE(DE1_q_a[23]_PORT_A_write_enable, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
DE1_q_a[23]_PORT_A_read_enable = !SD1L161;
DE1_q_a[23]_PORT_A_read_enable_reg = DFFE(DE1_q_a[23]_PORT_A_read_enable, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
DE1_q_a[23]_PORT_A_byte_mask = SD1L125;
DE1_q_a[23]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[23]_PORT_A_byte_mask, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
DE1_q_a[23]_clock_0 = CLOCK_50;
DE1_q_a[23]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[23]_PORT_A_data_out = MEMORY(DE1_q_a[23]_PORT_A_data_in_reg, , DE1_q_a[23]_PORT_A_address_reg, , DE1_q_a[23]_PORT_A_write_enable_reg, DE1_q_a[23]_PORT_A_read_enable_reg, , , DE1_q_a[23]_PORT_A_byte_mask_reg, , DE1_q_a[23]_clock_0, , DE1_q_a[23]_clock_enable_0, , , , , );
DE1_q_a[23] = DE1_q_a[23]_PORT_A_data_out[0];


--DE1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[24]_PORT_A_data_in = SD1L152;
DE1_q_a[24]_PORT_A_data_in_reg = DFFE(DE1_q_a[24]_PORT_A_data_in, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
DE1_q_a[24]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[24]_PORT_A_address_reg = DFFE(DE1_q_a[24]_PORT_A_address, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
DE1_q_a[24]_PORT_A_write_enable = SD1L161;
DE1_q_a[24]_PORT_A_write_enable_reg = DFFE(DE1_q_a[24]_PORT_A_write_enable, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
DE1_q_a[24]_PORT_A_read_enable = !SD1L161;
DE1_q_a[24]_PORT_A_read_enable_reg = DFFE(DE1_q_a[24]_PORT_A_read_enable, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
DE1_q_a[24]_PORT_A_byte_mask = SD1L126;
DE1_q_a[24]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[24]_PORT_A_byte_mask, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
DE1_q_a[24]_clock_0 = CLOCK_50;
DE1_q_a[24]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[24]_PORT_A_data_out = MEMORY(DE1_q_a[24]_PORT_A_data_in_reg, , DE1_q_a[24]_PORT_A_address_reg, , DE1_q_a[24]_PORT_A_write_enable_reg, DE1_q_a[24]_PORT_A_read_enable_reg, , , DE1_q_a[24]_PORT_A_byte_mask_reg, , DE1_q_a[24]_clock_0, , DE1_q_a[24]_clock_enable_0, , , , , );
DE1_q_a[24] = DE1_q_a[24]_PORT_A_data_out[0];


--DE1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[25]_PORT_A_data_in = SD1L153;
DE1_q_a[25]_PORT_A_data_in_reg = DFFE(DE1_q_a[25]_PORT_A_data_in, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
DE1_q_a[25]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[25]_PORT_A_address_reg = DFFE(DE1_q_a[25]_PORT_A_address, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
DE1_q_a[25]_PORT_A_write_enable = SD1L161;
DE1_q_a[25]_PORT_A_write_enable_reg = DFFE(DE1_q_a[25]_PORT_A_write_enable, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
DE1_q_a[25]_PORT_A_read_enable = !SD1L161;
DE1_q_a[25]_PORT_A_read_enable_reg = DFFE(DE1_q_a[25]_PORT_A_read_enable, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
DE1_q_a[25]_PORT_A_byte_mask = SD1L126;
DE1_q_a[25]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[25]_PORT_A_byte_mask, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
DE1_q_a[25]_clock_0 = CLOCK_50;
DE1_q_a[25]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[25]_PORT_A_data_out = MEMORY(DE1_q_a[25]_PORT_A_data_in_reg, , DE1_q_a[25]_PORT_A_address_reg, , DE1_q_a[25]_PORT_A_write_enable_reg, DE1_q_a[25]_PORT_A_read_enable_reg, , , DE1_q_a[25]_PORT_A_byte_mask_reg, , DE1_q_a[25]_clock_0, , DE1_q_a[25]_clock_enable_0, , , , , );
DE1_q_a[25] = DE1_q_a[25]_PORT_A_data_out[0];


--DE1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[26]_PORT_A_data_in = SD1L154;
DE1_q_a[26]_PORT_A_data_in_reg = DFFE(DE1_q_a[26]_PORT_A_data_in, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
DE1_q_a[26]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[26]_PORT_A_address_reg = DFFE(DE1_q_a[26]_PORT_A_address, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
DE1_q_a[26]_PORT_A_write_enable = SD1L161;
DE1_q_a[26]_PORT_A_write_enable_reg = DFFE(DE1_q_a[26]_PORT_A_write_enable, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
DE1_q_a[26]_PORT_A_read_enable = !SD1L161;
DE1_q_a[26]_PORT_A_read_enable_reg = DFFE(DE1_q_a[26]_PORT_A_read_enable, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
DE1_q_a[26]_PORT_A_byte_mask = SD1L126;
DE1_q_a[26]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[26]_PORT_A_byte_mask, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
DE1_q_a[26]_clock_0 = CLOCK_50;
DE1_q_a[26]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[26]_PORT_A_data_out = MEMORY(DE1_q_a[26]_PORT_A_data_in_reg, , DE1_q_a[26]_PORT_A_address_reg, , DE1_q_a[26]_PORT_A_write_enable_reg, DE1_q_a[26]_PORT_A_read_enable_reg, , , DE1_q_a[26]_PORT_A_byte_mask_reg, , DE1_q_a[26]_clock_0, , DE1_q_a[26]_clock_enable_0, , , , , );
DE1_q_a[26] = DE1_q_a[26]_PORT_A_data_out[0];


--VD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

VD1_sr[18] = DFFEAS(VD1L73, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--HD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

HD1_break_readreg[16] = DFFEAS(UD1_jdo[16], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

SD1_MonDReg[16] = DFFEAS(UD1_jdo[19], CLOCK_50,  ,  , SD1L50, DE1_q_a[16],  , SD1L73, !UD1_take_action_ocimem_b);


--DE1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[11]_PORT_A_data_in = SD1L139;
DE1_q_a[11]_PORT_A_data_in_reg = DFFE(DE1_q_a[11]_PORT_A_data_in, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
DE1_q_a[11]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[11]_PORT_A_address_reg = DFFE(DE1_q_a[11]_PORT_A_address, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
DE1_q_a[11]_PORT_A_write_enable = SD1L161;
DE1_q_a[11]_PORT_A_write_enable_reg = DFFE(DE1_q_a[11]_PORT_A_write_enable, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
DE1_q_a[11]_PORT_A_read_enable = !SD1L161;
DE1_q_a[11]_PORT_A_read_enable_reg = DFFE(DE1_q_a[11]_PORT_A_read_enable, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
DE1_q_a[11]_PORT_A_byte_mask = SD1L124;
DE1_q_a[11]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[11]_PORT_A_byte_mask, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
DE1_q_a[11]_clock_0 = CLOCK_50;
DE1_q_a[11]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[11]_PORT_A_data_out = MEMORY(DE1_q_a[11]_PORT_A_data_in_reg, , DE1_q_a[11]_PORT_A_address_reg, , DE1_q_a[11]_PORT_A_write_enable_reg, DE1_q_a[11]_PORT_A_read_enable_reg, , , DE1_q_a[11]_PORT_A_byte_mask_reg, , DE1_q_a[11]_clock_0, , DE1_q_a[11]_clock_enable_0, , , , , );
DE1_q_a[11] = DE1_q_a[11]_PORT_A_data_out[0];


--DE1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[12]_PORT_A_data_in = SD1L140;
DE1_q_a[12]_PORT_A_data_in_reg = DFFE(DE1_q_a[12]_PORT_A_data_in, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
DE1_q_a[12]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[12]_PORT_A_address_reg = DFFE(DE1_q_a[12]_PORT_A_address, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
DE1_q_a[12]_PORT_A_write_enable = SD1L161;
DE1_q_a[12]_PORT_A_write_enable_reg = DFFE(DE1_q_a[12]_PORT_A_write_enable, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
DE1_q_a[12]_PORT_A_read_enable = !SD1L161;
DE1_q_a[12]_PORT_A_read_enable_reg = DFFE(DE1_q_a[12]_PORT_A_read_enable, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
DE1_q_a[12]_PORT_A_byte_mask = SD1L124;
DE1_q_a[12]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[12]_PORT_A_byte_mask, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
DE1_q_a[12]_clock_0 = CLOCK_50;
DE1_q_a[12]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[12]_PORT_A_data_out = MEMORY(DE1_q_a[12]_PORT_A_data_in_reg, , DE1_q_a[12]_PORT_A_address_reg, , DE1_q_a[12]_PORT_A_write_enable_reg, DE1_q_a[12]_PORT_A_read_enable_reg, , , DE1_q_a[12]_PORT_A_byte_mask_reg, , DE1_q_a[12]_clock_0, , DE1_q_a[12]_clock_enable_0, , , , , );
DE1_q_a[12] = DE1_q_a[12]_PORT_A_data_out[0];


--DE1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[13]_PORT_A_data_in = SD1L141;
DE1_q_a[13]_PORT_A_data_in_reg = DFFE(DE1_q_a[13]_PORT_A_data_in, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
DE1_q_a[13]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[13]_PORT_A_address_reg = DFFE(DE1_q_a[13]_PORT_A_address, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
DE1_q_a[13]_PORT_A_write_enable = SD1L161;
DE1_q_a[13]_PORT_A_write_enable_reg = DFFE(DE1_q_a[13]_PORT_A_write_enable, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
DE1_q_a[13]_PORT_A_read_enable = !SD1L161;
DE1_q_a[13]_PORT_A_read_enable_reg = DFFE(DE1_q_a[13]_PORT_A_read_enable, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
DE1_q_a[13]_PORT_A_byte_mask = SD1L124;
DE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[13]_PORT_A_byte_mask, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
DE1_q_a[13]_clock_0 = CLOCK_50;
DE1_q_a[13]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[13]_PORT_A_data_out = MEMORY(DE1_q_a[13]_PORT_A_data_in_reg, , DE1_q_a[13]_PORT_A_address_reg, , DE1_q_a[13]_PORT_A_write_enable_reg, DE1_q_a[13]_PORT_A_read_enable_reg, , , DE1_q_a[13]_PORT_A_byte_mask_reg, , DE1_q_a[13]_clock_0, , DE1_q_a[13]_clock_enable_0, , , , , );
DE1_q_a[13] = DE1_q_a[13]_PORT_A_data_out[0];


--DE1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[14]_PORT_A_data_in = SD1L142;
DE1_q_a[14]_PORT_A_data_in_reg = DFFE(DE1_q_a[14]_PORT_A_data_in, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
DE1_q_a[14]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[14]_PORT_A_address_reg = DFFE(DE1_q_a[14]_PORT_A_address, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
DE1_q_a[14]_PORT_A_write_enable = SD1L161;
DE1_q_a[14]_PORT_A_write_enable_reg = DFFE(DE1_q_a[14]_PORT_A_write_enable, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
DE1_q_a[14]_PORT_A_read_enable = !SD1L161;
DE1_q_a[14]_PORT_A_read_enable_reg = DFFE(DE1_q_a[14]_PORT_A_read_enable, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
DE1_q_a[14]_PORT_A_byte_mask = SD1L124;
DE1_q_a[14]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[14]_PORT_A_byte_mask, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
DE1_q_a[14]_clock_0 = CLOCK_50;
DE1_q_a[14]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[14]_PORT_A_data_out = MEMORY(DE1_q_a[14]_PORT_A_data_in_reg, , DE1_q_a[14]_PORT_A_address_reg, , DE1_q_a[14]_PORT_A_write_enable_reg, DE1_q_a[14]_PORT_A_read_enable_reg, , , DE1_q_a[14]_PORT_A_byte_mask_reg, , DE1_q_a[14]_clock_0, , DE1_q_a[14]_clock_enable_0, , , , , );
DE1_q_a[14] = DE1_q_a[14]_PORT_A_data_out[0];


--DE1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[15]_PORT_A_data_in = SD1L143;
DE1_q_a[15]_PORT_A_data_in_reg = DFFE(DE1_q_a[15]_PORT_A_data_in, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
DE1_q_a[15]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[15]_PORT_A_address_reg = DFFE(DE1_q_a[15]_PORT_A_address, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
DE1_q_a[15]_PORT_A_write_enable = SD1L161;
DE1_q_a[15]_PORT_A_write_enable_reg = DFFE(DE1_q_a[15]_PORT_A_write_enable, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
DE1_q_a[15]_PORT_A_read_enable = !SD1L161;
DE1_q_a[15]_PORT_A_read_enable_reg = DFFE(DE1_q_a[15]_PORT_A_read_enable, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
DE1_q_a[15]_PORT_A_byte_mask = SD1L124;
DE1_q_a[15]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[15]_PORT_A_byte_mask, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
DE1_q_a[15]_clock_0 = CLOCK_50;
DE1_q_a[15]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[15]_PORT_A_data_out = MEMORY(DE1_q_a[15]_PORT_A_data_in_reg, , DE1_q_a[15]_PORT_A_address_reg, , DE1_q_a[15]_PORT_A_write_enable_reg, DE1_q_a[15]_PORT_A_read_enable_reg, , , DE1_q_a[15]_PORT_A_byte_mask_reg, , DE1_q_a[15]_clock_0, , DE1_q_a[15]_clock_enable_0, , , , , );
DE1_q_a[15] = DE1_q_a[15]_PORT_A_data_out[0];


--DE1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[16]_PORT_A_data_in = SD1L144;
DE1_q_a[16]_PORT_A_data_in_reg = DFFE(DE1_q_a[16]_PORT_A_data_in, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
DE1_q_a[16]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[16]_PORT_A_address_reg = DFFE(DE1_q_a[16]_PORT_A_address, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
DE1_q_a[16]_PORT_A_write_enable = SD1L161;
DE1_q_a[16]_PORT_A_write_enable_reg = DFFE(DE1_q_a[16]_PORT_A_write_enable, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
DE1_q_a[16]_PORT_A_read_enable = !SD1L161;
DE1_q_a[16]_PORT_A_read_enable_reg = DFFE(DE1_q_a[16]_PORT_A_read_enable, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
DE1_q_a[16]_PORT_A_byte_mask = SD1L125;
DE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[16]_PORT_A_byte_mask, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
DE1_q_a[16]_clock_0 = CLOCK_50;
DE1_q_a[16]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[16]_PORT_A_data_out = MEMORY(DE1_q_a[16]_PORT_A_data_in_reg, , DE1_q_a[16]_PORT_A_address_reg, , DE1_q_a[16]_PORT_A_write_enable_reg, DE1_q_a[16]_PORT_A_read_enable_reg, , , DE1_q_a[16]_PORT_A_byte_mask_reg, , DE1_q_a[16]_clock_0, , DE1_q_a[16]_clock_enable_0, , , , , );
DE1_q_a[16] = DE1_q_a[16]_PORT_A_data_out[0];


--DE1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[5]_PORT_A_data_in = SD1L133;
DE1_q_a[5]_PORT_A_data_in_reg = DFFE(DE1_q_a[5]_PORT_A_data_in, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
DE1_q_a[5]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[5]_PORT_A_address_reg = DFFE(DE1_q_a[5]_PORT_A_address, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
DE1_q_a[5]_PORT_A_write_enable = SD1L161;
DE1_q_a[5]_PORT_A_write_enable_reg = DFFE(DE1_q_a[5]_PORT_A_write_enable, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
DE1_q_a[5]_PORT_A_read_enable = !SD1L161;
DE1_q_a[5]_PORT_A_read_enable_reg = DFFE(DE1_q_a[5]_PORT_A_read_enable, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
DE1_q_a[5]_PORT_A_byte_mask = SD1L123;
DE1_q_a[5]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[5]_PORT_A_byte_mask, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
DE1_q_a[5]_clock_0 = CLOCK_50;
DE1_q_a[5]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[5]_PORT_A_data_out = MEMORY(DE1_q_a[5]_PORT_A_data_in_reg, , DE1_q_a[5]_PORT_A_address_reg, , DE1_q_a[5]_PORT_A_write_enable_reg, DE1_q_a[5]_PORT_A_read_enable_reg, , , DE1_q_a[5]_PORT_A_byte_mask_reg, , DE1_q_a[5]_clock_0, , DE1_q_a[5]_clock_enable_0, , , , , );
DE1_q_a[5] = DE1_q_a[5]_PORT_A_data_out[0];


--DE1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[8]_PORT_A_data_in = SD1L136;
DE1_q_a[8]_PORT_A_data_in_reg = DFFE(DE1_q_a[8]_PORT_A_data_in, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
DE1_q_a[8]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[8]_PORT_A_address_reg = DFFE(DE1_q_a[8]_PORT_A_address, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
DE1_q_a[8]_PORT_A_write_enable = SD1L161;
DE1_q_a[8]_PORT_A_write_enable_reg = DFFE(DE1_q_a[8]_PORT_A_write_enable, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
DE1_q_a[8]_PORT_A_read_enable = !SD1L161;
DE1_q_a[8]_PORT_A_read_enable_reg = DFFE(DE1_q_a[8]_PORT_A_read_enable, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
DE1_q_a[8]_PORT_A_byte_mask = SD1L124;
DE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[8]_PORT_A_byte_mask, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
DE1_q_a[8]_clock_0 = CLOCK_50;
DE1_q_a[8]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[8]_PORT_A_data_out = MEMORY(DE1_q_a[8]_PORT_A_data_in_reg, , DE1_q_a[8]_PORT_A_address_reg, , DE1_q_a[8]_PORT_A_write_enable_reg, DE1_q_a[8]_PORT_A_read_enable_reg, , , DE1_q_a[8]_PORT_A_byte_mask_reg, , DE1_q_a[8]_clock_0, , DE1_q_a[8]_clock_enable_0, , , , , );
DE1_q_a[8] = DE1_q_a[8]_PORT_A_data_out[0];


--BD1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

BD1_readdata[27] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[27],  ,  , !BD1_address[8]);


--BD1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

BD1_readdata[28] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[28],  ,  , !BD1_address[8]);


--BD1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

BD1_readdata[29] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[29],  ,  , !BD1_address[8]);


--BD1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

BD1_readdata[30] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[30],  ,  , !BD1_address[8]);


--BD1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

BD1_readdata[31] = DFFEAS(GD1L9, CLOCK_50,  ,  ,  , DE1_q_a[31],  ,  , !BD1_address[8]);


--DE1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[10]_PORT_A_data_in = SD1L138;
DE1_q_a[10]_PORT_A_data_in_reg = DFFE(DE1_q_a[10]_PORT_A_data_in, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
DE1_q_a[10]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[10]_PORT_A_address_reg = DFFE(DE1_q_a[10]_PORT_A_address, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
DE1_q_a[10]_PORT_A_write_enable = SD1L161;
DE1_q_a[10]_PORT_A_write_enable_reg = DFFE(DE1_q_a[10]_PORT_A_write_enable, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
DE1_q_a[10]_PORT_A_read_enable = !SD1L161;
DE1_q_a[10]_PORT_A_read_enable_reg = DFFE(DE1_q_a[10]_PORT_A_read_enable, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
DE1_q_a[10]_PORT_A_byte_mask = SD1L124;
DE1_q_a[10]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[10]_PORT_A_byte_mask, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
DE1_q_a[10]_clock_0 = CLOCK_50;
DE1_q_a[10]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[10]_PORT_A_data_out = MEMORY(DE1_q_a[10]_PORT_A_data_in_reg, , DE1_q_a[10]_PORT_A_address_reg, , DE1_q_a[10]_PORT_A_write_enable_reg, DE1_q_a[10]_PORT_A_read_enable_reg, , , DE1_q_a[10]_PORT_A_byte_mask_reg, , DE1_q_a[10]_clock_0, , DE1_q_a[10]_clock_enable_0, , , , , );
DE1_q_a[10] = DE1_q_a[10]_PORT_A_data_out[0];


--GE1_q_a[10] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[10]_PORT_A_data_in = T1_write_data[10];
GE1_q_a[10]_PORT_A_data_in_reg = DFFE(GE1_q_a[10]_PORT_A_data_in, GE1_q_a[10]_clock_0, , , );
GE1_q_a[10]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[10]_PORT_A_address_reg = DFFE(GE1_q_a[10]_PORT_A_address, GE1_q_a[10]_clock_0, , , );
GE1_q_a[10]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[10]_PORT_A_write_enable_reg = DFFE(GE1_q_a[10]_PORT_A_write_enable, GE1_q_a[10]_clock_0, , , );
GE1_q_a[10]_PORT_A_read_enable = VCC;
GE1_q_a[10]_PORT_A_read_enable_reg = DFFE(GE1_q_a[10]_PORT_A_read_enable, GE1_q_a[10]_clock_0, , , );
GE1_q_a[10]_clock_0 = CLOCK_50;
GE1_q_a[10]_PORT_A_data_out = MEMORY(GE1_q_a[10]_PORT_A_data_in_reg, , GE1_q_a[10]_PORT_A_address_reg, , GE1_q_a[10]_PORT_A_write_enable_reg, GE1_q_a[10]_PORT_A_read_enable_reg, , , , , GE1_q_a[10]_clock_0, , , , , , , );
GE1_q_a[10]_PORT_A_data_out_reg = DFFE(GE1_q_a[10]_PORT_A_data_out, GE1_q_a[10]_clock_0, , , );
GE1_q_a[10] = GE1_q_a[10]_PORT_A_data_out_reg[0];


--UB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

UB1_av_readdata_pre[18] = DFFEAS(V1L38, CLOCK_50, !AB1_r_sync_rst,  ,  , PB2_counter_reg_bit[2],  ,  , V1_read_0);


--GE1_q_a[12] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[12]_PORT_A_data_in = T1_write_data[12];
GE1_q_a[12]_PORT_A_data_in_reg = DFFE(GE1_q_a[12]_PORT_A_data_in, GE1_q_a[12]_clock_0, , , );
GE1_q_a[12]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[12]_PORT_A_address_reg = DFFE(GE1_q_a[12]_PORT_A_address, GE1_q_a[12]_clock_0, , , );
GE1_q_a[12]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[12]_PORT_A_write_enable_reg = DFFE(GE1_q_a[12]_PORT_A_write_enable, GE1_q_a[12]_clock_0, , , );
GE1_q_a[12]_PORT_A_read_enable = VCC;
GE1_q_a[12]_PORT_A_read_enable_reg = DFFE(GE1_q_a[12]_PORT_A_read_enable, GE1_q_a[12]_clock_0, , , );
GE1_q_a[12]_clock_0 = CLOCK_50;
GE1_q_a[12]_PORT_A_data_out = MEMORY(GE1_q_a[12]_PORT_A_data_in_reg, , GE1_q_a[12]_PORT_A_address_reg, , GE1_q_a[12]_PORT_A_write_enable_reg, GE1_q_a[12]_PORT_A_read_enable_reg, , , , , GE1_q_a[12]_clock_0, , , , , , , );
GE1_q_a[12]_PORT_A_data_out_reg = DFFE(GE1_q_a[12]_PORT_A_data_out, GE1_q_a[12]_clock_0, , , );
GE1_q_a[12] = GE1_q_a[12]_PORT_A_data_out_reg[0];


--UB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

UB1_av_readdata_pre[20] = DFFEAS(V1L42, CLOCK_50, !AB1_r_sync_rst,  ,  , PB2_counter_reg_bit[4],  ,  , V1_read_0);


--DE1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[18]_PORT_A_data_in = SD1L146;
DE1_q_a[18]_PORT_A_data_in_reg = DFFE(DE1_q_a[18]_PORT_A_data_in, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
DE1_q_a[18]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[18]_PORT_A_address_reg = DFFE(DE1_q_a[18]_PORT_A_address, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
DE1_q_a[18]_PORT_A_write_enable = SD1L161;
DE1_q_a[18]_PORT_A_write_enable_reg = DFFE(DE1_q_a[18]_PORT_A_write_enable, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
DE1_q_a[18]_PORT_A_read_enable = !SD1L161;
DE1_q_a[18]_PORT_A_read_enable_reg = DFFE(DE1_q_a[18]_PORT_A_read_enable, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
DE1_q_a[18]_PORT_A_byte_mask = SD1L125;
DE1_q_a[18]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[18]_PORT_A_byte_mask, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
DE1_q_a[18]_clock_0 = CLOCK_50;
DE1_q_a[18]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[18]_PORT_A_data_out = MEMORY(DE1_q_a[18]_PORT_A_data_in_reg, , DE1_q_a[18]_PORT_A_address_reg, , DE1_q_a[18]_PORT_A_write_enable_reg, DE1_q_a[18]_PORT_A_read_enable_reg, , , DE1_q_a[18]_PORT_A_byte_mask_reg, , DE1_q_a[18]_clock_0, , DE1_q_a[18]_clock_enable_0, , , , , );
DE1_q_a[18] = DE1_q_a[18]_PORT_A_data_out[0];


--DE1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[9]_PORT_A_data_in = SD1L137;
DE1_q_a[9]_PORT_A_data_in_reg = DFFE(DE1_q_a[9]_PORT_A_data_in, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
DE1_q_a[9]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[9]_PORT_A_address_reg = DFFE(DE1_q_a[9]_PORT_A_address, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
DE1_q_a[9]_PORT_A_write_enable = SD1L161;
DE1_q_a[9]_PORT_A_write_enable_reg = DFFE(DE1_q_a[9]_PORT_A_write_enable, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
DE1_q_a[9]_PORT_A_read_enable = !SD1L161;
DE1_q_a[9]_PORT_A_read_enable_reg = DFFE(DE1_q_a[9]_PORT_A_read_enable, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
DE1_q_a[9]_PORT_A_byte_mask = SD1L124;
DE1_q_a[9]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[9]_PORT_A_byte_mask, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
DE1_q_a[9]_clock_0 = CLOCK_50;
DE1_q_a[9]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[9]_PORT_A_data_out = MEMORY(DE1_q_a[9]_PORT_A_data_in_reg, , DE1_q_a[9]_PORT_A_address_reg, , DE1_q_a[9]_PORT_A_write_enable_reg, DE1_q_a[9]_PORT_A_read_enable_reg, , , DE1_q_a[9]_PORT_A_byte_mask_reg, , DE1_q_a[9]_clock_0, , DE1_q_a[9]_clock_enable_0, , , , , );
DE1_q_a[9] = DE1_q_a[9]_PORT_A_data_out[0];


--DE1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[17]_PORT_A_data_in = SD1L145;
DE1_q_a[17]_PORT_A_data_in_reg = DFFE(DE1_q_a[17]_PORT_A_data_in, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
DE1_q_a[17]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[17]_PORT_A_address_reg = DFFE(DE1_q_a[17]_PORT_A_address, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
DE1_q_a[17]_PORT_A_write_enable = SD1L161;
DE1_q_a[17]_PORT_A_write_enable_reg = DFFE(DE1_q_a[17]_PORT_A_write_enable, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
DE1_q_a[17]_PORT_A_read_enable = !SD1L161;
DE1_q_a[17]_PORT_A_read_enable_reg = DFFE(DE1_q_a[17]_PORT_A_read_enable, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
DE1_q_a[17]_PORT_A_byte_mask = SD1L125;
DE1_q_a[17]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[17]_PORT_A_byte_mask, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
DE1_q_a[17]_clock_0 = CLOCK_50;
DE1_q_a[17]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[17]_PORT_A_data_out = MEMORY(DE1_q_a[17]_PORT_A_data_in_reg, , DE1_q_a[17]_PORT_A_address_reg, , DE1_q_a[17]_PORT_A_write_enable_reg, DE1_q_a[17]_PORT_A_read_enable_reg, , , DE1_q_a[17]_PORT_A_byte_mask_reg, , DE1_q_a[17]_clock_0, , DE1_q_a[17]_clock_enable_0, , , , , );
DE1_q_a[17] = DE1_q_a[17]_PORT_A_data_out[0];


--GE1_q_a[11] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[11]_PORT_A_data_in = T1_write_data[11];
GE1_q_a[11]_PORT_A_data_in_reg = DFFE(GE1_q_a[11]_PORT_A_data_in, GE1_q_a[11]_clock_0, , , );
GE1_q_a[11]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[11]_PORT_A_address_reg = DFFE(GE1_q_a[11]_PORT_A_address, GE1_q_a[11]_clock_0, , , );
GE1_q_a[11]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[11]_PORT_A_write_enable_reg = DFFE(GE1_q_a[11]_PORT_A_write_enable, GE1_q_a[11]_clock_0, , , );
GE1_q_a[11]_PORT_A_read_enable = VCC;
GE1_q_a[11]_PORT_A_read_enable_reg = DFFE(GE1_q_a[11]_PORT_A_read_enable, GE1_q_a[11]_clock_0, , , );
GE1_q_a[11]_clock_0 = CLOCK_50;
GE1_q_a[11]_PORT_A_data_out = MEMORY(GE1_q_a[11]_PORT_A_data_in_reg, , GE1_q_a[11]_PORT_A_address_reg, , GE1_q_a[11]_PORT_A_write_enable_reg, GE1_q_a[11]_PORT_A_read_enable_reg, , , , , GE1_q_a[11]_clock_0, , , , , , , );
GE1_q_a[11]_PORT_A_data_out_reg = DFFE(GE1_q_a[11]_PORT_A_data_out, GE1_q_a[11]_clock_0, , , );
GE1_q_a[11] = GE1_q_a[11]_PORT_A_data_out_reg[0];


--UB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

UB1_av_readdata_pre[19] = DFFEAS(V1L46, CLOCK_50, !AB1_r_sync_rst,  ,  , PB2_counter_reg_bit[3],  ,  , V1_read_0);


--GE1_q_a[13] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[13]_PORT_A_data_in = T1_write_data[13];
GE1_q_a[13]_PORT_A_data_in_reg = DFFE(GE1_q_a[13]_PORT_A_data_in, GE1_q_a[13]_clock_0, , , );
GE1_q_a[13]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[13]_PORT_A_address_reg = DFFE(GE1_q_a[13]_PORT_A_address, GE1_q_a[13]_clock_0, , , );
GE1_q_a[13]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[13]_PORT_A_write_enable_reg = DFFE(GE1_q_a[13]_PORT_A_write_enable, GE1_q_a[13]_clock_0, , , );
GE1_q_a[13]_PORT_A_read_enable = VCC;
GE1_q_a[13]_PORT_A_read_enable_reg = DFFE(GE1_q_a[13]_PORT_A_read_enable, GE1_q_a[13]_clock_0, , , );
GE1_q_a[13]_clock_0 = CLOCK_50;
GE1_q_a[13]_PORT_A_data_out = MEMORY(GE1_q_a[13]_PORT_A_data_in_reg, , GE1_q_a[13]_PORT_A_address_reg, , GE1_q_a[13]_PORT_A_write_enable_reg, GE1_q_a[13]_PORT_A_read_enable_reg, , , , , GE1_q_a[13]_clock_0, , , , , , , );
GE1_q_a[13]_PORT_A_data_out_reg = DFFE(GE1_q_a[13]_PORT_A_data_out, GE1_q_a[13]_clock_0, , , );
GE1_q_a[13] = GE1_q_a[13]_PORT_A_data_out_reg[0];


--UB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

UB1_av_readdata_pre[21] = DFFEAS(V1L50, CLOCK_50, !AB1_r_sync_rst,  ,  , PB2_counter_reg_bit[5],  ,  , V1_read_0);


--DE1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[19]_PORT_A_data_in = SD1L147;
DE1_q_a[19]_PORT_A_data_in_reg = DFFE(DE1_q_a[19]_PORT_A_data_in, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
DE1_q_a[19]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[19]_PORT_A_address_reg = DFFE(DE1_q_a[19]_PORT_A_address, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
DE1_q_a[19]_PORT_A_write_enable = SD1L161;
DE1_q_a[19]_PORT_A_write_enable_reg = DFFE(DE1_q_a[19]_PORT_A_write_enable, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
DE1_q_a[19]_PORT_A_read_enable = !SD1L161;
DE1_q_a[19]_PORT_A_read_enable_reg = DFFE(DE1_q_a[19]_PORT_A_read_enable, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
DE1_q_a[19]_PORT_A_byte_mask = SD1L125;
DE1_q_a[19]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[19]_PORT_A_byte_mask, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
DE1_q_a[19]_clock_0 = CLOCK_50;
DE1_q_a[19]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[19]_PORT_A_data_out = MEMORY(DE1_q_a[19]_PORT_A_data_in_reg, , DE1_q_a[19]_PORT_A_address_reg, , DE1_q_a[19]_PORT_A_write_enable_reg, DE1_q_a[19]_PORT_A_read_enable_reg, , , DE1_q_a[19]_PORT_A_byte_mask_reg, , DE1_q_a[19]_clock_0, , DE1_q_a[19]_clock_enable_0, , , , , );
DE1_q_a[19] = DE1_q_a[19]_PORT_A_data_out[0];


--GE1_q_a[14] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[14]_PORT_A_data_in = T1_write_data[14];
GE1_q_a[14]_PORT_A_data_in_reg = DFFE(GE1_q_a[14]_PORT_A_data_in, GE1_q_a[14]_clock_0, , , );
GE1_q_a[14]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[14]_PORT_A_address_reg = DFFE(GE1_q_a[14]_PORT_A_address, GE1_q_a[14]_clock_0, , , );
GE1_q_a[14]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[14]_PORT_A_write_enable_reg = DFFE(GE1_q_a[14]_PORT_A_write_enable, GE1_q_a[14]_clock_0, , , );
GE1_q_a[14]_PORT_A_read_enable = VCC;
GE1_q_a[14]_PORT_A_read_enable_reg = DFFE(GE1_q_a[14]_PORT_A_read_enable, GE1_q_a[14]_clock_0, , , );
GE1_q_a[14]_clock_0 = CLOCK_50;
GE1_q_a[14]_PORT_A_data_out = MEMORY(GE1_q_a[14]_PORT_A_data_in_reg, , GE1_q_a[14]_PORT_A_address_reg, , GE1_q_a[14]_PORT_A_write_enable_reg, GE1_q_a[14]_PORT_A_read_enable_reg, , , , , GE1_q_a[14]_clock_0, , , , , , , );
GE1_q_a[14]_PORT_A_data_out_reg = DFFE(GE1_q_a[14]_PORT_A_data_out, GE1_q_a[14]_clock_0, , , );
GE1_q_a[14] = GE1_q_a[14]_PORT_A_data_out_reg[0];


--UB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

UB1_av_readdata_pre[22] = DFFEAS(V1L54, CLOCK_50, !AB1_r_sync_rst,  ,  , LB2_b_full,  ,  , V1_read_0);


--DE1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[20]_PORT_A_data_in = SD1L148;
DE1_q_a[20]_PORT_A_data_in_reg = DFFE(DE1_q_a[20]_PORT_A_data_in, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
DE1_q_a[20]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[20]_PORT_A_address_reg = DFFE(DE1_q_a[20]_PORT_A_address, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
DE1_q_a[20]_PORT_A_write_enable = SD1L161;
DE1_q_a[20]_PORT_A_write_enable_reg = DFFE(DE1_q_a[20]_PORT_A_write_enable, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
DE1_q_a[20]_PORT_A_read_enable = !SD1L161;
DE1_q_a[20]_PORT_A_read_enable_reg = DFFE(DE1_q_a[20]_PORT_A_read_enable, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
DE1_q_a[20]_PORT_A_byte_mask = SD1L125;
DE1_q_a[20]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[20]_PORT_A_byte_mask, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
DE1_q_a[20]_clock_0 = CLOCK_50;
DE1_q_a[20]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[20]_PORT_A_data_out = MEMORY(DE1_q_a[20]_PORT_A_data_in_reg, , DE1_q_a[20]_PORT_A_address_reg, , DE1_q_a[20]_PORT_A_write_enable_reg, DE1_q_a[20]_PORT_A_read_enable_reg, , , DE1_q_a[20]_PORT_A_byte_mask_reg, , DE1_q_a[20]_clock_0, , DE1_q_a[20]_clock_enable_0, , , , , );
DE1_q_a[20] = DE1_q_a[20]_PORT_A_data_out[0];


--GE1_q_a[15] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
GE1_q_a[15]_PORT_A_data_in = T1_write_data[15];
GE1_q_a[15]_PORT_A_data_in_reg = DFFE(GE1_q_a[15]_PORT_A_data_in, GE1_q_a[15]_clock_0, , , );
GE1_q_a[15]_PORT_A_address = BUS(T1_byte_enable[1], T1_address[1], T1_address[2], T1_address[3], T1_address[4], T1_address[5], T1_address[6], T1_address[7], T1_address[8], T1_address[9], T1_address[10]);
GE1_q_a[15]_PORT_A_address_reg = DFFE(GE1_q_a[15]_PORT_A_address, GE1_q_a[15]_clock_0, , , );
GE1_q_a[15]_PORT_A_write_enable = D1_ram_wren;
GE1_q_a[15]_PORT_A_write_enable_reg = DFFE(GE1_q_a[15]_PORT_A_write_enable, GE1_q_a[15]_clock_0, , , );
GE1_q_a[15]_PORT_A_read_enable = VCC;
GE1_q_a[15]_PORT_A_read_enable_reg = DFFE(GE1_q_a[15]_PORT_A_read_enable, GE1_q_a[15]_clock_0, , , );
GE1_q_a[15]_clock_0 = CLOCK_50;
GE1_q_a[15]_PORT_A_data_out = MEMORY(GE1_q_a[15]_PORT_A_data_in_reg, , GE1_q_a[15]_PORT_A_address_reg, , GE1_q_a[15]_PORT_A_write_enable_reg, GE1_q_a[15]_PORT_A_read_enable_reg, , , , , GE1_q_a[15]_clock_0, , , , , , , );
GE1_q_a[15]_PORT_A_data_out_reg = DFFE(GE1_q_a[15]_PORT_A_data_out, GE1_q_a[15]_clock_0, , , );
GE1_q_a[15] = GE1_q_a[15]_PORT_A_data_out_reg[0];


--DE1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[21]_PORT_A_data_in = SD1L149;
DE1_q_a[21]_PORT_A_data_in_reg = DFFE(DE1_q_a[21]_PORT_A_data_in, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
DE1_q_a[21]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[21]_PORT_A_address_reg = DFFE(DE1_q_a[21]_PORT_A_address, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
DE1_q_a[21]_PORT_A_write_enable = SD1L161;
DE1_q_a[21]_PORT_A_write_enable_reg = DFFE(DE1_q_a[21]_PORT_A_write_enable, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
DE1_q_a[21]_PORT_A_read_enable = !SD1L161;
DE1_q_a[21]_PORT_A_read_enable_reg = DFFE(DE1_q_a[21]_PORT_A_read_enable, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
DE1_q_a[21]_PORT_A_byte_mask = SD1L125;
DE1_q_a[21]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[21]_PORT_A_byte_mask, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
DE1_q_a[21]_clock_0 = CLOCK_50;
DE1_q_a[21]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[21]_PORT_A_data_out = MEMORY(DE1_q_a[21]_PORT_A_data_in_reg, , DE1_q_a[21]_PORT_A_address_reg, , DE1_q_a[21]_PORT_A_write_enable_reg, DE1_q_a[21]_PORT_A_read_enable_reg, , , DE1_q_a[21]_PORT_A_byte_mask_reg, , DE1_q_a[21]_clock_0, , DE1_q_a[21]_clock_enable_0, , , , , );
DE1_q_a[21] = DE1_q_a[21]_PORT_A_data_out[0];


--YC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

YC1_E_shift_rot_result[20] = DFFEAS(YC1L452, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[20],  ,  , YC1_E_new_inst);


--V1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
V1L30_adder_eqn = ( !PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
V1L30 = SUM(V1L30_adder_eqn);

--V1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
V1L31_adder_eqn = ( !PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
V1L31 = CARRY(V1L31_adder_eqn);


--DE1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[6]_PORT_A_data_in = SD1L134;
DE1_q_a[6]_PORT_A_data_in_reg = DFFE(DE1_q_a[6]_PORT_A_data_in, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
DE1_q_a[6]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[6]_PORT_A_address_reg = DFFE(DE1_q_a[6]_PORT_A_address, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
DE1_q_a[6]_PORT_A_write_enable = SD1L161;
DE1_q_a[6]_PORT_A_write_enable_reg = DFFE(DE1_q_a[6]_PORT_A_write_enable, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
DE1_q_a[6]_PORT_A_read_enable = !SD1L161;
DE1_q_a[6]_PORT_A_read_enable_reg = DFFE(DE1_q_a[6]_PORT_A_read_enable, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
DE1_q_a[6]_PORT_A_byte_mask = SD1L123;
DE1_q_a[6]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[6]_PORT_A_byte_mask, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
DE1_q_a[6]_clock_0 = CLOCK_50;
DE1_q_a[6]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[6]_PORT_A_data_out = MEMORY(DE1_q_a[6]_PORT_A_data_in_reg, , DE1_q_a[6]_PORT_A_address_reg, , DE1_q_a[6]_PORT_A_write_enable_reg, DE1_q_a[6]_PORT_A_read_enable_reg, , , DE1_q_a[6]_PORT_A_byte_mask_reg, , DE1_q_a[6]_clock_0, , DE1_q_a[6]_clock_enable_0, , , , , );
DE1_q_a[6] = DE1_q_a[6]_PORT_A_data_out[0];


--DE1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[7]_PORT_A_data_in = SD1L135;
DE1_q_a[7]_PORT_A_data_in_reg = DFFE(DE1_q_a[7]_PORT_A_data_in, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
DE1_q_a[7]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[7]_PORT_A_address_reg = DFFE(DE1_q_a[7]_PORT_A_address, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
DE1_q_a[7]_PORT_A_write_enable = SD1L161;
DE1_q_a[7]_PORT_A_write_enable_reg = DFFE(DE1_q_a[7]_PORT_A_write_enable, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
DE1_q_a[7]_PORT_A_read_enable = !SD1L161;
DE1_q_a[7]_PORT_A_read_enable_reg = DFFE(DE1_q_a[7]_PORT_A_read_enable, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
DE1_q_a[7]_PORT_A_byte_mask = SD1L123;
DE1_q_a[7]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[7]_PORT_A_byte_mask, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
DE1_q_a[7]_clock_0 = CLOCK_50;
DE1_q_a[7]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[7]_PORT_A_data_out = MEMORY(DE1_q_a[7]_PORT_A_data_in_reg, , DE1_q_a[7]_PORT_A_address_reg, , DE1_q_a[7]_PORT_A_write_enable_reg, DE1_q_a[7]_PORT_A_read_enable_reg, , , DE1_q_a[7]_PORT_A_byte_mask_reg, , DE1_q_a[7]_clock_0, , DE1_q_a[7]_clock_enable_0, , , , , );
DE1_q_a[7] = DE1_q_a[7]_PORT_A_data_out[0];


--T1_write_data[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[1]
--register power-up is low

T1_write_data[1] = DFFEAS(TB2_data_reg[1], CLOCK_50,  ,  ,  , YC1_d_writedata[1],  , AB1_r_sync_rst, !TB2_use_reg);


--T1_write_data[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[2]
--register power-up is low

T1_write_data[2] = DFFEAS(TB2_data_reg[2], CLOCK_50,  ,  ,  , YC1_d_writedata[2],  , AB1_r_sync_rst, !TB2_use_reg);


--T1_write_data[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[3]
--register power-up is low

T1_write_data[3] = DFFEAS(TB2_data_reg[3], CLOCK_50,  ,  ,  , YC1_d_writedata[3],  , AB1_r_sync_rst, !TB2_use_reg);


--T1_write_data[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[4]
--register power-up is low

T1_write_data[4] = DFFEAS(TB2_data_reg[4], CLOCK_50,  ,  ,  , YC1_d_writedata[4],  , AB1_r_sync_rst, !TB2_use_reg);


--T1_write_data[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[5]
--register power-up is low

T1_write_data[5] = DFFEAS(TB2_data_reg[5], CLOCK_50,  ,  ,  , YC1_d_writedata[5],  , AB1_r_sync_rst, !TB2_use_reg);


--T1_write_data[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[6]
--register power-up is low

T1_write_data[6] = DFFEAS(TB2_data_reg[6], CLOCK_50,  ,  ,  , YC1_d_writedata[6],  , AB1_r_sync_rst, !TB2_use_reg);


--T1_write_data[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[7]
--register power-up is low

T1_write_data[7] = DFFEAS(TB2_data_reg[7], CLOCK_50,  ,  ,  , YC1_d_writedata[7],  , AB1_r_sync_rst, !TB2_use_reg);


--T1_write_data[8] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[8]
--register power-up is low

T1_write_data[8] = DFFEAS(TB2_data_reg[8], CLOCK_50,  ,  ,  , YC1_d_writedata[8],  , AB1_r_sync_rst, !TB2_use_reg);


--PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
PB1_counter_comb_bita3_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( !V1_fifo_wr ) + ( PB1L11 );
PB1_counter_comb_bita3 = SUM(PB1_counter_comb_bita3_adder_eqn);

--PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
PB1L15_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( !V1_fifo_wr ) + ( PB1L11 );
PB1L15 = CARRY(PB1L15_adder_eqn);


--PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
PB1_counter_comb_bita0_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1_counter_comb_bita0 = SUM(PB1_counter_comb_bita0_adder_eqn);

--PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
PB1L3_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1L3 = CARRY(PB1L3_adder_eqn);


--PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
PB1_counter_comb_bita2_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( !V1_fifo_wr ) + ( PB1L7 );
PB1_counter_comb_bita2 = SUM(PB1_counter_comb_bita2_adder_eqn);

--PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
PB1L11_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( !V1_fifo_wr ) + ( PB1L7 );
PB1L11 = CARRY(PB1L11_adder_eqn);


--PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
PB1_counter_comb_bita1_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( !V1_fifo_wr ) + ( PB1L3 );
PB1_counter_comb_bita1 = SUM(PB1_counter_comb_bita1_adder_eqn);

--PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
PB1L7_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( !V1_fifo_wr ) + ( PB1L3 );
PB1L7 = CARRY(PB1L7_adder_eqn);


--PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
PB1_counter_comb_bita5_adder_eqn = ( PB1_counter_reg_bit[5] ) + ( !V1_fifo_wr ) + ( PB1L19 );
PB1_counter_comb_bita5 = SUM(PB1_counter_comb_bita5_adder_eqn);


--PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
PB1_counter_comb_bita4_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( !V1_fifo_wr ) + ( PB1L15 );
PB1_counter_comb_bita4 = SUM(PB1_counter_comb_bita4_adder_eqn);

--PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
PB1L19_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( !V1_fifo_wr ) + ( PB1L15 );
PB1L19 = CARRY(PB1L19_adder_eqn);


--PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
PB2_counter_comb_bita0_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2_counter_comb_bita0 = SUM(PB2_counter_comb_bita0_adder_eqn);

--PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
PB2L3_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2L3 = CARRY(PB2L3_adder_eqn);


--VD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

VD1_sr[22] = DFFEAS(VD1L74, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--HD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

HD1_break_readreg[20] = DFFEAS(UD1_jdo[20], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

SD1_MonDReg[20] = DFFEAS(UD1_jdo[23], CLOCK_50,  ,  , SD1L50, DE1_q_a[20],  , SD1L73, !UD1_take_action_ocimem_b);


--HD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

HD1_break_readreg[19] = DFFEAS(UD1_jdo[19], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

SD1_MonDReg[19] = DFFEAS(UD1_jdo[22], CLOCK_50,  ,  , SD1L50, DE1_q_a[19],  , SD1L73, !UD1_take_action_ocimem_b);


--VD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

VD1_sr[19] = DFFEAS(VD1L75, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--T1_write_data[9] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[9]
--register power-up is low

T1_write_data[9] = DFFEAS(TB2_data_reg[9], CLOCK_50,  ,  ,  , YC1_d_writedata[9],  , AB1_r_sync_rst, !TB2_use_reg);


--V1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
V1L34_adder_eqn = ( !PB1_counter_reg_bit[1] ) + ( GND ) + ( V1L31 );
V1L34 = SUM(V1L34_adder_eqn);

--V1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
V1L35_adder_eqn = ( !PB1_counter_reg_bit[1] ) + ( GND ) + ( V1L31 );
V1L35 = CARRY(V1L35_adder_eqn);


--NB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
NB2_counter_comb_bita0_adder_eqn = ( NB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB2_counter_comb_bita0 = SUM(NB2_counter_comb_bita0_adder_eqn);

--NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
NB2L3_adder_eqn = ( NB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB2L3 = CARRY(NB2L3_adder_eqn);


--NB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
NB2_counter_comb_bita1_adder_eqn = ( NB2_counter_reg_bit[1] ) + ( GND ) + ( NB2L3 );
NB2_counter_comb_bita1 = SUM(NB2_counter_comb_bita1_adder_eqn);

--NB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
NB2L7_adder_eqn = ( NB2_counter_reg_bit[1] ) + ( GND ) + ( NB2L3 );
NB2L7 = CARRY(NB2L7_adder_eqn);


--NB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
NB2_counter_comb_bita2_adder_eqn = ( NB2_counter_reg_bit[2] ) + ( GND ) + ( NB2L7 );
NB2_counter_comb_bita2 = SUM(NB2_counter_comb_bita2_adder_eqn);

--NB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
NB2L11_adder_eqn = ( NB2_counter_reg_bit[2] ) + ( GND ) + ( NB2L7 );
NB2L11 = CARRY(NB2L11_adder_eqn);


--NB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
NB2_counter_comb_bita3_adder_eqn = ( NB2_counter_reg_bit[3] ) + ( GND ) + ( NB2L11 );
NB2_counter_comb_bita3 = SUM(NB2_counter_comb_bita3_adder_eqn);

--NB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
NB2L15_adder_eqn = ( NB2_counter_reg_bit[3] ) + ( GND ) + ( NB2L11 );
NB2L15 = CARRY(NB2L15_adder_eqn);


--NB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
NB2_counter_comb_bita4_adder_eqn = ( NB2_counter_reg_bit[4] ) + ( GND ) + ( NB2L15 );
NB2_counter_comb_bita4 = SUM(NB2_counter_comb_bita4_adder_eqn);

--NB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
NB2L19_adder_eqn = ( NB2_counter_reg_bit[4] ) + ( GND ) + ( NB2L15 );
NB2L19 = CARRY(NB2L19_adder_eqn);


--NB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
NB2_counter_comb_bita5_adder_eqn = ( NB2_counter_reg_bit[5] ) + ( GND ) + ( NB2L19 );
NB2_counter_comb_bita5 = SUM(NB2_counter_comb_bita5_adder_eqn);


--NB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
NB1_counter_comb_bita0_adder_eqn = ( NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB1_counter_comb_bita0 = SUM(NB1_counter_comb_bita0_adder_eqn);

--NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
NB1L3_adder_eqn = ( NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB1L3 = CARRY(NB1L3_adder_eqn);


--NB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
NB1_counter_comb_bita1_adder_eqn = ( NB1_counter_reg_bit[1] ) + ( GND ) + ( NB1L3 );
NB1_counter_comb_bita1 = SUM(NB1_counter_comb_bita1_adder_eqn);

--NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
NB1L7_adder_eqn = ( NB1_counter_reg_bit[1] ) + ( GND ) + ( NB1L3 );
NB1L7 = CARRY(NB1L7_adder_eqn);


--NB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
NB1_counter_comb_bita2_adder_eqn = ( NB1_counter_reg_bit[2] ) + ( GND ) + ( NB1L7 );
NB1_counter_comb_bita2 = SUM(NB1_counter_comb_bita2_adder_eqn);

--NB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
NB1L11_adder_eqn = ( NB1_counter_reg_bit[2] ) + ( GND ) + ( NB1L7 );
NB1L11 = CARRY(NB1L11_adder_eqn);


--NB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
NB1_counter_comb_bita3_adder_eqn = ( NB1_counter_reg_bit[3] ) + ( GND ) + ( NB1L11 );
NB1_counter_comb_bita3 = SUM(NB1_counter_comb_bita3_adder_eqn);

--NB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
NB1L15_adder_eqn = ( NB1_counter_reg_bit[3] ) + ( GND ) + ( NB1L11 );
NB1L15 = CARRY(NB1L15_adder_eqn);


--NB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
NB1_counter_comb_bita4_adder_eqn = ( NB1_counter_reg_bit[4] ) + ( GND ) + ( NB1L15 );
NB1_counter_comb_bita4 = SUM(NB1_counter_comb_bita4_adder_eqn);

--NB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
NB1L19_adder_eqn = ( NB1_counter_reg_bit[4] ) + ( GND ) + ( NB1L15 );
NB1L19 = CARRY(NB1L19_adder_eqn);


--NB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
NB1_counter_comb_bita5_adder_eqn = ( NB1_counter_reg_bit[5] ) + ( GND ) + ( NB1L19 );
NB1_counter_comb_bita5 = SUM(NB1_counter_comb_bita5_adder_eqn);


--PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
PB2_counter_comb_bita1_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( !V1_wr_rfifo ) + ( PB2L3 );
PB2_counter_comb_bita1 = SUM(PB2_counter_comb_bita1_adder_eqn);

--PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
PB2L7_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( !V1_wr_rfifo ) + ( PB2L3 );
PB2L7 = CARRY(PB2L7_adder_eqn);


--PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
PB2_counter_comb_bita4_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( !V1_wr_rfifo ) + ( PB2L15 );
PB2_counter_comb_bita4 = SUM(PB2_counter_comb_bita4_adder_eqn);

--PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
PB2L19_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( !V1_wr_rfifo ) + ( PB2L15 );
PB2L19 = CARRY(PB2L19_adder_eqn);


--PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
PB2_counter_comb_bita3_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( !V1_wr_rfifo ) + ( PB2L11 );
PB2_counter_comb_bita3 = SUM(PB2_counter_comb_bita3_adder_eqn);

--PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
PB2L15_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( !V1_wr_rfifo ) + ( PB2L11 );
PB2L15 = CARRY(PB2L15_adder_eqn);


--PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
PB2_counter_comb_bita2_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( !V1_wr_rfifo ) + ( PB2L7 );
PB2_counter_comb_bita2 = SUM(PB2_counter_comb_bita2_adder_eqn);

--PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
PB2L11_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( !V1_wr_rfifo ) + ( PB2L7 );
PB2L11 = CARRY(PB2L11_adder_eqn);


--PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
PB2_counter_comb_bita5_adder_eqn = ( PB2_counter_reg_bit[5] ) + ( !V1_wr_rfifo ) + ( PB2L19 );
PB2_counter_comb_bita5 = SUM(PB2_counter_comb_bita5_adder_eqn);


--MB1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[1]_PORT_A_data_in = YC1_d_writedata[1];
MB1_q_b[1]_PORT_A_data_in_reg = DFFE(MB1_q_b[1]_PORT_A_data_in, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[1]_PORT_A_address_reg = DFFE(MB1_q_b[1]_PORT_A_address, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[1]_PORT_B_address_reg = DFFE(MB1_q_b[1]_PORT_B_address, MB1_q_b[1]_clock_1, , , MB1_q_b[1]_clock_enable_1);
MB1_q_b[1]_PORT_A_write_enable = V1_fifo_wr;
MB1_q_b[1]_PORT_A_write_enable_reg = DFFE(MB1_q_b[1]_PORT_A_write_enable, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_PORT_B_read_enable = VCC;
MB1_q_b[1]_PORT_B_read_enable_reg = DFFE(MB1_q_b[1]_PORT_B_read_enable, MB1_q_b[1]_clock_1, , , MB1_q_b[1]_clock_enable_1);
MB1_q_b[1]_clock_0 = CLOCK_50;
MB1_q_b[1]_clock_1 = CLOCK_50;
MB1_q_b[1]_clock_enable_0 = V1_fifo_wr;
MB1_q_b[1]_clock_enable_1 = V1L82;
MB1_q_b[1]_PORT_B_data_out = MEMORY(MB1_q_b[1]_PORT_A_data_in_reg, , MB1_q_b[1]_PORT_A_address_reg, MB1_q_b[1]_PORT_B_address_reg, MB1_q_b[1]_PORT_A_write_enable_reg, , , MB1_q_b[1]_PORT_B_read_enable_reg, , , MB1_q_b[1]_clock_0, MB1_q_b[1]_clock_1, MB1_q_b[1]_clock_enable_0, MB1_q_b[1]_clock_enable_1, , , , );
MB1_q_b[1] = MB1_q_b[1]_PORT_B_data_out[0];


--CB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

CB1_count[5] = AMPP_FUNCTION(A1L10, CB1_count[4], !A1L2, !A1L8, CB1L57);


--HD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

HD1_break_readreg[24] = DFFEAS(UD1_jdo[24], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

SD1_MonDReg[24] = DFFEAS(UD1_jdo[27], CLOCK_50,  ,  , SD1L50, DE1_q_a[24],  , SD1L73, !UD1_take_action_ocimem_b);


--VD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

VD1_sr[6] = DFFEAS(VD1L76, A1L36,  ,  , VD1L21,  ,  , VD1L20,  );


--HD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

HD1_break_readreg[4] = DFFEAS(UD1_jdo[4], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--VD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

VD1_sr[29] = DFFEAS(VD1L77, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--VD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

VD1_sr[30] = DFFEAS(VD1L78, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--VD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

VD1_sr[32] = DFFEAS(VD1L82, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--HD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

HD1_break_readreg[25] = DFFEAS(UD1_jdo[25], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

SD1_MonDReg[25] = DFFEAS(UD1_jdo[28], CLOCK_50,  ,  , SD1L50, DE1_q_a[25],  , SD1L73, !UD1_take_action_ocimem_b);


--HD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

HD1_break_readreg[27] = DFFEAS(UD1_jdo[27], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

SD1_MonDReg[27] = DFFEAS(UD1_jdo[30], CLOCK_50,  ,  , SD1L50, DE1_q_a[27],  , SD1L73, !UD1_take_action_ocimem_b);


--HD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

HD1_break_readreg[26] = DFFEAS(UD1_jdo[26], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

SD1_MonDReg[26] = DFFEAS(UD1_jdo[29], CLOCK_50,  ,  , SD1L50, DE1_q_a[26],  , SD1L73, !UD1_take_action_ocimem_b);


--TB2_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[0]
--register power-up is low

TB2_data_reg[0] = DFFEAS(YC1_d_writedata[16], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--NB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
NB4_counter_comb_bita0_adder_eqn = ( NB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB4_counter_comb_bita0 = SUM(NB4_counter_comb_bita0_adder_eqn);

--NB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
NB4L3_adder_eqn = ( NB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB4L3 = CARRY(NB4L3_adder_eqn);


--NB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
NB4_counter_comb_bita1_adder_eqn = ( NB4_counter_reg_bit[1] ) + ( GND ) + ( NB4L3 );
NB4_counter_comb_bita1 = SUM(NB4_counter_comb_bita1_adder_eqn);

--NB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
NB4L7_adder_eqn = ( NB4_counter_reg_bit[1] ) + ( GND ) + ( NB4L3 );
NB4L7 = CARRY(NB4L7_adder_eqn);


--NB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
NB4_counter_comb_bita2_adder_eqn = ( NB4_counter_reg_bit[2] ) + ( GND ) + ( NB4L7 );
NB4_counter_comb_bita2 = SUM(NB4_counter_comb_bita2_adder_eqn);

--NB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
NB4L11_adder_eqn = ( NB4_counter_reg_bit[2] ) + ( GND ) + ( NB4L7 );
NB4L11 = CARRY(NB4L11_adder_eqn);


--NB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
NB4_counter_comb_bita3_adder_eqn = ( NB4_counter_reg_bit[3] ) + ( GND ) + ( NB4L11 );
NB4_counter_comb_bita3 = SUM(NB4_counter_comb_bita3_adder_eqn);

--NB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
NB4L15_adder_eqn = ( NB4_counter_reg_bit[3] ) + ( GND ) + ( NB4L11 );
NB4L15 = CARRY(NB4L15_adder_eqn);


--NB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
NB4_counter_comb_bita4_adder_eqn = ( NB4_counter_reg_bit[4] ) + ( GND ) + ( NB4L15 );
NB4_counter_comb_bita4 = SUM(NB4_counter_comb_bita4_adder_eqn);

--NB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
NB4L19_adder_eqn = ( NB4_counter_reg_bit[4] ) + ( GND ) + ( NB4L15 );
NB4L19 = CARRY(NB4L19_adder_eqn);


--NB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
NB4_counter_comb_bita5_adder_eqn = ( NB4_counter_reg_bit[5] ) + ( GND ) + ( NB4L19 );
NB4_counter_comb_bita5 = SUM(NB4_counter_comb_bita5_adder_eqn);


--NB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
NB3_counter_comb_bita0_adder_eqn = ( NB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB3_counter_comb_bita0 = SUM(NB3_counter_comb_bita0_adder_eqn);

--NB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
NB3L3_adder_eqn = ( NB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB3L3 = CARRY(NB3L3_adder_eqn);


--NB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
NB3_counter_comb_bita1_adder_eqn = ( NB3_counter_reg_bit[1] ) + ( GND ) + ( NB3L3 );
NB3_counter_comb_bita1 = SUM(NB3_counter_comb_bita1_adder_eqn);

--NB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
NB3L7_adder_eqn = ( NB3_counter_reg_bit[1] ) + ( GND ) + ( NB3L3 );
NB3L7 = CARRY(NB3L7_adder_eqn);


--NB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
NB3_counter_comb_bita2_adder_eqn = ( NB3_counter_reg_bit[2] ) + ( GND ) + ( NB3L7 );
NB3_counter_comb_bita2 = SUM(NB3_counter_comb_bita2_adder_eqn);

--NB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
NB3L11_adder_eqn = ( NB3_counter_reg_bit[2] ) + ( GND ) + ( NB3L7 );
NB3L11 = CARRY(NB3L11_adder_eqn);


--NB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
NB3_counter_comb_bita3_adder_eqn = ( NB3_counter_reg_bit[3] ) + ( GND ) + ( NB3L11 );
NB3_counter_comb_bita3 = SUM(NB3_counter_comb_bita3_adder_eqn);

--NB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
NB3L15_adder_eqn = ( NB3_counter_reg_bit[3] ) + ( GND ) + ( NB3L11 );
NB3L15 = CARRY(NB3L15_adder_eqn);


--NB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
NB3_counter_comb_bita4_adder_eqn = ( NB3_counter_reg_bit[4] ) + ( GND ) + ( NB3L15 );
NB3_counter_comb_bita4 = SUM(NB3_counter_comb_bita4_adder_eqn);

--NB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
NB3L19_adder_eqn = ( NB3_counter_reg_bit[4] ) + ( GND ) + ( NB3L15 );
NB3L19 = CARRY(NB3L19_adder_eqn);


--NB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
NB3_counter_comb_bita5_adder_eqn = ( NB3_counter_reg_bit[5] ) + ( GND ) + ( NB3L19 );
NB3_counter_comb_bita5 = SUM(NB3_counter_comb_bita5_adder_eqn);


--YC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
YC1L146_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[29]) ) + ( YC1_E_src1[29] ) + ( YC1L167 );
YC1L146 = SUM(YC1L146_adder_eqn);

--YC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
YC1L147_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[29]) ) + ( YC1_E_src1[29] ) + ( YC1L167 );
YC1L147 = CARRY(YC1L147_adder_eqn);


--YC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

YC1_E_shift_rot_result[26] = DFFEAS(YC1L458, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[26],  ,  , YC1_E_new_inst);


--YC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
YC1L150_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[26]) ) + ( YC1_E_src1[26] ) + ( YC1L155 );
YC1L150 = SUM(YC1L150_adder_eqn);

--YC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
YC1L151_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[26]) ) + ( YC1_E_src1[26] ) + ( YC1L155 );
YC1L151 = CARRY(YC1L151_adder_eqn);


--YC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

YC1_E_shift_rot_result[25] = DFFEAS(YC1L457, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[25],  ,  , YC1_E_new_inst);


--YC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
YC1L154_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[25]) ) + ( YC1_E_src1[25] ) + ( YC1L159 );
YC1L154 = SUM(YC1L154_adder_eqn);

--YC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
YC1L155_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[25]) ) + ( YC1_E_src1[25] ) + ( YC1L159 );
YC1L155 = CARRY(YC1L155_adder_eqn);


--YC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

YC1_E_shift_rot_result[24] = DFFEAS(YC1L456, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[24],  ,  , YC1_E_new_inst);


--YC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
YC1L158_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[24]) ) + ( YC1_E_src1[24] ) + ( YC1L163 );
YC1L158 = SUM(YC1L158_adder_eqn);

--YC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
YC1L159_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[24]) ) + ( YC1_E_src1[24] ) + ( YC1L163 );
YC1L159 = CARRY(YC1L159_adder_eqn);


--YC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

YC1_E_shift_rot_result[23] = DFFEAS(YC1L455, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[23],  ,  , YC1_E_new_inst);


--YC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
YC1L162_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[23]) ) + ( YC1_E_src1[23] ) + ( YC1L191 );
YC1L162 = SUM(YC1L162_adder_eqn);

--YC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
YC1L163_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[23]) ) + ( YC1_E_src1[23] ) + ( YC1L191 );
YC1L163 = CARRY(YC1L163_adder_eqn);


--YC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

YC1_E_shift_rot_result[29] = DFFEAS(YC1L461, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[29],  ,  , YC1_E_new_inst);


--YC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

YC1_E_shift_rot_result[28] = DFFEAS(YC1L460, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[28],  ,  , YC1_E_new_inst);


--YC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
YC1L166_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[28]) ) + ( YC1_E_src1[28] ) + ( YC1L187 );
YC1L166 = SUM(YC1L166_adder_eqn);

--YC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
YC1L167_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[28]) ) + ( YC1_E_src1[28] ) + ( YC1L187 );
YC1L167 = CARRY(YC1L167_adder_eqn);


--YC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
YC1L170_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[20]) ) + ( YC1_E_src1[20] ) + ( YC1L175 );
YC1L170 = SUM(YC1L170_adder_eqn);

--YC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
YC1L171_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[20]) ) + ( YC1_E_src1[20] ) + ( YC1L175 );
YC1L171 = CARRY(YC1L171_adder_eqn);


--YC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
YC1L174_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[19]) ) + ( YC1_E_src1[19] ) + ( YC1L179 );
YC1L174 = SUM(YC1L174_adder_eqn);

--YC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
YC1L175_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[19]) ) + ( YC1_E_src1[19] ) + ( YC1L179 );
YC1L175 = CARRY(YC1L175_adder_eqn);


--YC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
YC1L178_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[18]) ) + ( YC1_E_src1[18] ) + ( YC1L183 );
YC1L178 = SUM(YC1L178_adder_eqn);

--YC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
YC1L179_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[18]) ) + ( YC1_E_src1[18] ) + ( YC1L183 );
YC1L179 = CARRY(YC1L179_adder_eqn);


--YC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
YC1L182_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[17]) ) + ( YC1_E_src1[17] ) + ( YC1L111 );
YC1L182 = SUM(YC1L182_adder_eqn);

--YC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
YC1L183_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[17]) ) + ( YC1_E_src1[17] ) + ( YC1L111 );
YC1L183 = CARRY(YC1L183_adder_eqn);


--YC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

YC1_E_shift_rot_result[27] = DFFEAS(YC1L459, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[27],  ,  , YC1_E_new_inst);


--YC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
YC1L186_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[27]) ) + ( YC1_E_src1[27] ) + ( YC1L151 );
YC1L186 = SUM(YC1L186_adder_eqn);

--YC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
YC1L187_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[27]) ) + ( YC1_E_src1[27] ) + ( YC1L151 );
YC1L187 = CARRY(YC1L187_adder_eqn);


--YC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

YC1_E_shift_rot_result[22] = DFFEAS(YC1L454, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[22],  ,  , YC1_E_new_inst);


--YC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
YC1L190_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[22]) ) + ( YC1_E_src1[22] ) + ( YC1L195 );
YC1L190 = SUM(YC1L190_adder_eqn);

--YC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
YC1L191_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[22]) ) + ( YC1_E_src1[22] ) + ( YC1L195 );
YC1L191 = CARRY(YC1L191_adder_eqn);


--YC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

YC1_E_shift_rot_result[21] = DFFEAS(YC1L453, CLOCK_50, !AB1_r_sync_rst,  ,  , YC1_E_src1[21],  ,  , YC1_E_new_inst);


--YC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
YC1L194_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[21]) ) + ( YC1_E_src1[21] ) + ( YC1L171 );
YC1L194 = SUM(YC1L194_adder_eqn);

--YC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
YC1L195_adder_eqn = ( !YC1_E_alu_sub $ (!YC1_E_src2[21]) ) + ( YC1_E_src1[21] ) + ( YC1L171 );
YC1L195 = CARRY(YC1L195_adder_eqn);


--SD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

SD1_MonDReg[22] = DFFEAS(UD1_jdo[25], CLOCK_50,  ,  , SD1L50, DE1_q_a[22],  , SD1L73, !UD1_take_action_ocimem_b);


--SD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

SD1_MonDReg[23] = DFFEAS(UD1_jdo[26], CLOCK_50,  ,  , SD1L50, DE1_q_a[23],  , SD1L73, !UD1_take_action_ocimem_b);


--HD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

HD1_break_readreg[17] = DFFEAS(UD1_jdo[17], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

SD1_MonDReg[17] = DFFEAS(UD1_jdo[20], CLOCK_50,  ,  , SD1L50, DE1_q_a[17],  , SD1L73, !UD1_take_action_ocimem_b);


--SD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

SD1_MonDReg[11] = DFFEAS(UD1_jdo[14], CLOCK_50,  ,  , SD1L50, DE1_q_a[11],  , SD1L73, !UD1_take_action_ocimem_b);


--SD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

SD1_MonDReg[13] = DFFEAS(UD1_jdo[16], CLOCK_50,  ,  , SD1L50, DE1_q_a[13],  , SD1L73, !UD1_take_action_ocimem_b);


--SD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

SD1_MonDReg[14] = DFFEAS(UD1_jdo[17], CLOCK_50,  ,  , SD1L50, DE1_q_a[14],  , SD1L73, !UD1_take_action_ocimem_b);


--SD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

SD1_MonDReg[15] = DFFEAS(UD1_jdo[18], CLOCK_50,  ,  , SD1L50, DE1_q_a[15],  , SD1L73, !UD1_take_action_ocimem_b);


--DE1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[27]_PORT_A_data_in = SD1L155;
DE1_q_a[27]_PORT_A_data_in_reg = DFFE(DE1_q_a[27]_PORT_A_data_in, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
DE1_q_a[27]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[27]_PORT_A_address_reg = DFFE(DE1_q_a[27]_PORT_A_address, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
DE1_q_a[27]_PORT_A_write_enable = SD1L161;
DE1_q_a[27]_PORT_A_write_enable_reg = DFFE(DE1_q_a[27]_PORT_A_write_enable, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
DE1_q_a[27]_PORT_A_read_enable = !SD1L161;
DE1_q_a[27]_PORT_A_read_enable_reg = DFFE(DE1_q_a[27]_PORT_A_read_enable, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
DE1_q_a[27]_PORT_A_byte_mask = SD1L126;
DE1_q_a[27]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[27]_PORT_A_byte_mask, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
DE1_q_a[27]_clock_0 = CLOCK_50;
DE1_q_a[27]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[27]_PORT_A_data_out = MEMORY(DE1_q_a[27]_PORT_A_data_in_reg, , DE1_q_a[27]_PORT_A_address_reg, , DE1_q_a[27]_PORT_A_write_enable_reg, DE1_q_a[27]_PORT_A_read_enable_reg, , , DE1_q_a[27]_PORT_A_byte_mask_reg, , DE1_q_a[27]_clock_0, , DE1_q_a[27]_clock_enable_0, , , , , );
DE1_q_a[27] = DE1_q_a[27]_PORT_A_data_out[0];


--DE1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[28]_PORT_A_data_in = SD1L156;
DE1_q_a[28]_PORT_A_data_in_reg = DFFE(DE1_q_a[28]_PORT_A_data_in, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
DE1_q_a[28]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[28]_PORT_A_address_reg = DFFE(DE1_q_a[28]_PORT_A_address, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
DE1_q_a[28]_PORT_A_write_enable = SD1L161;
DE1_q_a[28]_PORT_A_write_enable_reg = DFFE(DE1_q_a[28]_PORT_A_write_enable, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
DE1_q_a[28]_PORT_A_read_enable = !SD1L161;
DE1_q_a[28]_PORT_A_read_enable_reg = DFFE(DE1_q_a[28]_PORT_A_read_enable, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
DE1_q_a[28]_PORT_A_byte_mask = SD1L126;
DE1_q_a[28]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[28]_PORT_A_byte_mask, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
DE1_q_a[28]_clock_0 = CLOCK_50;
DE1_q_a[28]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[28]_PORT_A_data_out = MEMORY(DE1_q_a[28]_PORT_A_data_in_reg, , DE1_q_a[28]_PORT_A_address_reg, , DE1_q_a[28]_PORT_A_write_enable_reg, DE1_q_a[28]_PORT_A_read_enable_reg, , , DE1_q_a[28]_PORT_A_byte_mask_reg, , DE1_q_a[28]_clock_0, , DE1_q_a[28]_clock_enable_0, , , , , );
DE1_q_a[28] = DE1_q_a[28]_PORT_A_data_out[0];


--DE1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[29]_PORT_A_data_in = SD1L157;
DE1_q_a[29]_PORT_A_data_in_reg = DFFE(DE1_q_a[29]_PORT_A_data_in, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
DE1_q_a[29]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[29]_PORT_A_address_reg = DFFE(DE1_q_a[29]_PORT_A_address, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
DE1_q_a[29]_PORT_A_write_enable = SD1L161;
DE1_q_a[29]_PORT_A_write_enable_reg = DFFE(DE1_q_a[29]_PORT_A_write_enable, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
DE1_q_a[29]_PORT_A_read_enable = !SD1L161;
DE1_q_a[29]_PORT_A_read_enable_reg = DFFE(DE1_q_a[29]_PORT_A_read_enable, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
DE1_q_a[29]_PORT_A_byte_mask = SD1L126;
DE1_q_a[29]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[29]_PORT_A_byte_mask, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
DE1_q_a[29]_clock_0 = CLOCK_50;
DE1_q_a[29]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[29]_PORT_A_data_out = MEMORY(DE1_q_a[29]_PORT_A_data_in_reg, , DE1_q_a[29]_PORT_A_address_reg, , DE1_q_a[29]_PORT_A_write_enable_reg, DE1_q_a[29]_PORT_A_read_enable_reg, , , DE1_q_a[29]_PORT_A_byte_mask_reg, , DE1_q_a[29]_clock_0, , DE1_q_a[29]_clock_enable_0, , , , , );
DE1_q_a[29] = DE1_q_a[29]_PORT_A_data_out[0];


--DE1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[30]_PORT_A_data_in = SD1L158;
DE1_q_a[30]_PORT_A_data_in_reg = DFFE(DE1_q_a[30]_PORT_A_data_in, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
DE1_q_a[30]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[30]_PORT_A_address_reg = DFFE(DE1_q_a[30]_PORT_A_address, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
DE1_q_a[30]_PORT_A_write_enable = SD1L161;
DE1_q_a[30]_PORT_A_write_enable_reg = DFFE(DE1_q_a[30]_PORT_A_write_enable, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
DE1_q_a[30]_PORT_A_read_enable = !SD1L161;
DE1_q_a[30]_PORT_A_read_enable_reg = DFFE(DE1_q_a[30]_PORT_A_read_enable, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
DE1_q_a[30]_PORT_A_byte_mask = SD1L126;
DE1_q_a[30]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[30]_PORT_A_byte_mask, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
DE1_q_a[30]_clock_0 = CLOCK_50;
DE1_q_a[30]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[30]_PORT_A_data_out = MEMORY(DE1_q_a[30]_PORT_A_data_in_reg, , DE1_q_a[30]_PORT_A_address_reg, , DE1_q_a[30]_PORT_A_write_enable_reg, DE1_q_a[30]_PORT_A_read_enable_reg, , , DE1_q_a[30]_PORT_A_byte_mask_reg, , DE1_q_a[30]_clock_0, , DE1_q_a[30]_clock_enable_0, , , , , );
DE1_q_a[30] = DE1_q_a[30]_PORT_A_data_out[0];


--DE1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[31]_PORT_A_data_in = SD1L159;
DE1_q_a[31]_PORT_A_data_in_reg = DFFE(DE1_q_a[31]_PORT_A_data_in, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
DE1_q_a[31]_PORT_A_address = BUS(SD1L115, SD1L116, SD1L117, SD1L118, SD1L119, SD1L120, SD1L121, SD1L122);
DE1_q_a[31]_PORT_A_address_reg = DFFE(DE1_q_a[31]_PORT_A_address, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
DE1_q_a[31]_PORT_A_write_enable = SD1L161;
DE1_q_a[31]_PORT_A_write_enable_reg = DFFE(DE1_q_a[31]_PORT_A_write_enable, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
DE1_q_a[31]_PORT_A_read_enable = !SD1L161;
DE1_q_a[31]_PORT_A_read_enable_reg = DFFE(DE1_q_a[31]_PORT_A_read_enable, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
DE1_q_a[31]_PORT_A_byte_mask = SD1L126;
DE1_q_a[31]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[31]_PORT_A_byte_mask, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
DE1_q_a[31]_clock_0 = CLOCK_50;
DE1_q_a[31]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[31]_PORT_A_data_out = MEMORY(DE1_q_a[31]_PORT_A_data_in_reg, , DE1_q_a[31]_PORT_A_address_reg, , DE1_q_a[31]_PORT_A_write_enable_reg, DE1_q_a[31]_PORT_A_read_enable_reg, , , DE1_q_a[31]_PORT_A_byte_mask_reg, , DE1_q_a[31]_clock_0, , DE1_q_a[31]_clock_enable_0, , , , , );
DE1_q_a[31] = DE1_q_a[31]_PORT_A_data_out[0];


--SD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

SD1_MonDReg[10] = DFFEAS(UD1_jdo[13], CLOCK_50,  ,  , SD1L50, DE1_q_a[10],  , SD1L73, !UD1_take_action_ocimem_b);


--T1_write_data[10] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[10]
--register power-up is low

T1_write_data[10] = DFFEAS(TB2_data_reg[10], CLOCK_50,  ,  ,  , YC1_d_writedata[10],  , AB1_r_sync_rst, !TB2_use_reg);


--V1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
V1L38_adder_eqn = ( !PB1_counter_reg_bit[2] ) + ( GND ) + ( V1L35 );
V1L38 = SUM(V1L38_adder_eqn);

--V1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
V1L39_adder_eqn = ( !PB1_counter_reg_bit[2] ) + ( GND ) + ( V1L35 );
V1L39 = CARRY(V1L39_adder_eqn);


--T1_write_data[12] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[12]
--register power-up is low

T1_write_data[12] = DFFEAS(TB2_data_reg[12], CLOCK_50,  ,  ,  , YC1_d_writedata[12],  , AB1_r_sync_rst, !TB2_use_reg);


--V1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
V1L42_adder_eqn = ( !PB1_counter_reg_bit[4] ) + ( GND ) + ( V1L47 );
V1L42 = SUM(V1L42_adder_eqn);

--V1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
V1L43_adder_eqn = ( !PB1_counter_reg_bit[4] ) + ( GND ) + ( V1L47 );
V1L43 = CARRY(V1L43_adder_eqn);


--SD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

SD1_MonDReg[9] = DFFEAS(UD1_jdo[12], CLOCK_50,  ,  , SD1L50, DE1_q_a[9],  , SD1L73, !UD1_take_action_ocimem_b);


--T1_write_data[11] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[11]
--register power-up is low

T1_write_data[11] = DFFEAS(TB2_data_reg[11], CLOCK_50,  ,  ,  , YC1_d_writedata[11],  , AB1_r_sync_rst, !TB2_use_reg);


--V1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
V1L46_adder_eqn = ( !PB1_counter_reg_bit[3] ) + ( GND ) + ( V1L39 );
V1L46 = SUM(V1L46_adder_eqn);

--V1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
V1L47_adder_eqn = ( !PB1_counter_reg_bit[3] ) + ( GND ) + ( V1L39 );
V1L47 = CARRY(V1L47_adder_eqn);


--T1_write_data[13] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[13]
--register power-up is low

T1_write_data[13] = DFFEAS(TB2_data_reg[13], CLOCK_50,  ,  ,  , YC1_d_writedata[13],  , AB1_r_sync_rst, !TB2_use_reg);


--V1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
V1L50_adder_eqn = ( !PB1_counter_reg_bit[5] ) + ( GND ) + ( V1L43 );
V1L50 = SUM(V1L50_adder_eqn);

--V1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22
V1L51_adder_eqn = ( !PB1_counter_reg_bit[5] ) + ( GND ) + ( V1L43 );
V1L51 = CARRY(V1L51_adder_eqn);


--T1_write_data[14] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[14]
--register power-up is low

T1_write_data[14] = DFFEAS(TB2_data_reg[14], CLOCK_50,  ,  ,  , YC1_d_writedata[14],  , AB1_r_sync_rst, !TB2_use_reg);


--V1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
V1L54_adder_eqn = ( !LB1_b_full ) + ( VCC ) + ( V1L51 );
V1L54 = SUM(V1L54_adder_eqn);


--T1_write_data[15] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[15]
--register power-up is low

T1_write_data[15] = DFFEAS(TB2_data_reg[15], CLOCK_50,  ,  ,  , YC1_d_writedata[15],  , AB1_r_sync_rst, !TB2_use_reg);


--SD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

SD1_MonDReg[21] = DFFEAS(UD1_jdo[24], CLOCK_50,  ,  , SD1L50, DE1_q_a[21],  , SD1L73, !UD1_take_action_ocimem_b);


--SD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

SD1_MonDReg[6] = DFFEAS(UD1_jdo[9], CLOCK_50,  ,  , SD1L50, DE1_q_a[6],  , SD1L73, !UD1_take_action_ocimem_b);


--SD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

SD1_MonDReg[7] = DFFEAS(UD1_jdo[10], CLOCK_50,  ,  , SD1L50, DE1_q_a[7],  , SD1L73, !UD1_take_action_ocimem_b);


--TB2_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[1]
--register power-up is low

TB2_data_reg[1] = DFFEAS(YC1_d_writedata[17], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--TB2_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[2]
--register power-up is low

TB2_data_reg[2] = DFFEAS(YC1_d_writedata[18], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--TB2_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[3]
--register power-up is low

TB2_data_reg[3] = DFFEAS(YC1_d_writedata[19], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--TB2_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[4]
--register power-up is low

TB2_data_reg[4] = DFFEAS(YC1_d_writedata[20], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--CB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

CB1_td_shift[8] = AMPP_FUNCTION(A1L10, CB1L79, !A1L2, !A1L8, CB1L57);


--TB2_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[5]
--register power-up is low

TB2_data_reg[5] = DFFEAS(YC1_d_writedata[21], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--TB2_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[6]
--register power-up is low

TB2_data_reg[6] = DFFEAS(YC1_d_writedata[22], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--TB2_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[7]
--register power-up is low

TB2_data_reg[7] = DFFEAS(YC1_d_writedata[23], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--TB2_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[8]
--register power-up is low

TB2_data_reg[8] = DFFEAS(YC1_d_writedata[24], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--VD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

VD1_sr[23] = DFFEAS(VD1L84, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--HD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

HD1_break_readreg[21] = DFFEAS(UD1_jdo[21], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--HD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

HD1_break_readreg[18] = DFFEAS(UD1_jdo[18], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--TB2_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[9]
--register power-up is low

TB2_data_reg[9] = DFFEAS(YC1_d_writedata[25], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--MB1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[2]_PORT_A_data_in = YC1_d_writedata[2];
MB1_q_b[2]_PORT_A_data_in_reg = DFFE(MB1_q_b[2]_PORT_A_data_in, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[2]_PORT_A_address_reg = DFFE(MB1_q_b[2]_PORT_A_address, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[2]_PORT_B_address_reg = DFFE(MB1_q_b[2]_PORT_B_address, MB1_q_b[2]_clock_1, , , MB1_q_b[2]_clock_enable_1);
MB1_q_b[2]_PORT_A_write_enable = V1_fifo_wr;
MB1_q_b[2]_PORT_A_write_enable_reg = DFFE(MB1_q_b[2]_PORT_A_write_enable, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_PORT_B_read_enable = VCC;
MB1_q_b[2]_PORT_B_read_enable_reg = DFFE(MB1_q_b[2]_PORT_B_read_enable, MB1_q_b[2]_clock_1, , , MB1_q_b[2]_clock_enable_1);
MB1_q_b[2]_clock_0 = CLOCK_50;
MB1_q_b[2]_clock_1 = CLOCK_50;
MB1_q_b[2]_clock_enable_0 = V1_fifo_wr;
MB1_q_b[2]_clock_enable_1 = V1L82;
MB1_q_b[2]_PORT_B_data_out = MEMORY(MB1_q_b[2]_PORT_A_data_in_reg, , MB1_q_b[2]_PORT_A_address_reg, MB1_q_b[2]_PORT_B_address_reg, MB1_q_b[2]_PORT_A_write_enable_reg, , , MB1_q_b[2]_PORT_B_read_enable_reg, , , MB1_q_b[2]_clock_0, MB1_q_b[2]_clock_1, MB1_q_b[2]_clock_enable_0, MB1_q_b[2]_clock_enable_1, , , , );
MB1_q_b[2] = MB1_q_b[2]_PORT_B_data_out[0];


--CB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

CB1_count[4] = AMPP_FUNCTION(A1L10, CB1_count[3], !A1L2, !A1L8, CB1L57);


--HD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

HD1_break_readreg[5] = DFFEAS(UD1_jdo[5], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--HD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

HD1_break_readreg[28] = DFFEAS(UD1_jdo[28], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

SD1_MonDReg[28] = DFFEAS(UD1_jdo[31], CLOCK_50,  ,  , SD1L50, DE1_q_a[28],  , SD1L73, !UD1_take_action_ocimem_b);


--HD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

HD1_break_readreg[29] = DFFEAS(UD1_jdo[29], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

SD1_MonDReg[30] = DFFEAS(UD1_jdo[33], CLOCK_50,  ,  , SD1L50, DE1_q_a[30],  , SD1L73, !UD1_take_action_ocimem_b);


--HD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

HD1_break_readreg[30] = DFFEAS(UD1_jdo[30], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--HD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

HD1_break_readreg[31] = DFFEAS(UD1_jdo[31], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

SD1_MonDReg[31] = DFFEAS(UD1_jdo[34], CLOCK_50,  ,  , SD1L50, DE1_q_a[31],  , SD1L73, !UD1_take_action_ocimem_b);


--VD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

VD1_sr[16] = DFFEAS(VD1L87, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--TB2_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[10]
--register power-up is low

TB2_data_reg[10] = DFFEAS(YC1_d_writedata[26], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--TB2_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[12]
--register power-up is low

TB2_data_reg[12] = DFFEAS(YC1_d_writedata[28], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--TB2_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[11]
--register power-up is low

TB2_data_reg[11] = DFFEAS(YC1_d_writedata[27], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--TB2_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[13]
--register power-up is low

TB2_data_reg[13] = DFFEAS(YC1_d_writedata[29], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--TB2_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[14]
--register power-up is low

TB2_data_reg[14] = DFFEAS(YC1_d_writedata[30], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--TB2_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[15]
--register power-up is low

TB2_data_reg[15] = DFFEAS(YC1_d_writedata[31], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  , TB2_use_reg,  );


--VD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

VD1_sr[24] = DFFEAS(VD1L88, A1L36,  ,  , VD1L33,  ,  , VD1L34,  );


--HD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

HD1_break_readreg[22] = DFFEAS(UD1_jdo[22], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--MB1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[3]_PORT_A_data_in = YC1_d_writedata[3];
MB1_q_b[3]_PORT_A_data_in_reg = DFFE(MB1_q_b[3]_PORT_A_data_in, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[3]_PORT_A_address_reg = DFFE(MB1_q_b[3]_PORT_A_address, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[3]_PORT_B_address_reg = DFFE(MB1_q_b[3]_PORT_B_address, MB1_q_b[3]_clock_1, , , MB1_q_b[3]_clock_enable_1);
MB1_q_b[3]_PORT_A_write_enable = V1_fifo_wr;
MB1_q_b[3]_PORT_A_write_enable_reg = DFFE(MB1_q_b[3]_PORT_A_write_enable, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_PORT_B_read_enable = VCC;
MB1_q_b[3]_PORT_B_read_enable_reg = DFFE(MB1_q_b[3]_PORT_B_read_enable, MB1_q_b[3]_clock_1, , , MB1_q_b[3]_clock_enable_1);
MB1_q_b[3]_clock_0 = CLOCK_50;
MB1_q_b[3]_clock_1 = CLOCK_50;
MB1_q_b[3]_clock_enable_0 = V1_fifo_wr;
MB1_q_b[3]_clock_enable_1 = V1L82;
MB1_q_b[3]_PORT_B_data_out = MEMORY(MB1_q_b[3]_PORT_A_data_in_reg, , MB1_q_b[3]_PORT_A_address_reg, MB1_q_b[3]_PORT_B_address_reg, MB1_q_b[3]_PORT_A_write_enable_reg, , , MB1_q_b[3]_PORT_B_read_enable_reg, , , MB1_q_b[3]_clock_0, MB1_q_b[3]_clock_1, MB1_q_b[3]_clock_enable_0, MB1_q_b[3]_clock_enable_1, , , , );
MB1_q_b[3] = MB1_q_b[3]_PORT_B_data_out[0];


--CB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

CB1_count[3] = AMPP_FUNCTION(A1L10, CB1_count[2], !A1L2, !A1L8, CB1L57);


--VD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

VD1_sr[8] = DFFEAS(VD1L89, A1L36,  ,  , VD1L21,  ,  , VD1L20,  );


--HD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

HD1_break_readreg[6] = DFFEAS(UD1_jdo[6], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--HD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

HD1_break_readreg[15] = DFFEAS(UD1_jdo[15], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--VD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

VD1_sr[14] = DFFEAS(VD1L90, A1L36,  ,  , VD1L21,  ,  , VD1L20,  );


--VD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

VD1_sr[11] = DFFEAS(VD1L93, A1L36,  ,  , VD1L21,  ,  , VD1L20,  );


--VD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

VD1_sr[13] = DFFEAS(VD1L94, A1L36,  ,  , VD1L21,  ,  , VD1L20,  );


--VD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

VD1_sr[12] = DFFEAS(VD1L95, A1L36,  ,  , VD1L21,  ,  , VD1L20,  );


--VD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

VD1_sr[9] = DFFEAS(VD1L96, A1L36,  ,  , VD1L21,  ,  , VD1L20,  );


--VD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

VD1_sr[10] = DFFEAS(VD1L97, A1L36,  ,  , VD1L21,  ,  , VD1L20,  );


--MB1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[4]_PORT_A_data_in = YC1_d_writedata[4];
MB1_q_b[4]_PORT_A_data_in_reg = DFFE(MB1_q_b[4]_PORT_A_data_in, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[4]_PORT_A_address_reg = DFFE(MB1_q_b[4]_PORT_A_address, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[4]_PORT_B_address_reg = DFFE(MB1_q_b[4]_PORT_B_address, MB1_q_b[4]_clock_1, , , MB1_q_b[4]_clock_enable_1);
MB1_q_b[4]_PORT_A_write_enable = V1_fifo_wr;
MB1_q_b[4]_PORT_A_write_enable_reg = DFFE(MB1_q_b[4]_PORT_A_write_enable, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_PORT_B_read_enable = VCC;
MB1_q_b[4]_PORT_B_read_enable_reg = DFFE(MB1_q_b[4]_PORT_B_read_enable, MB1_q_b[4]_clock_1, , , MB1_q_b[4]_clock_enable_1);
MB1_q_b[4]_clock_0 = CLOCK_50;
MB1_q_b[4]_clock_1 = CLOCK_50;
MB1_q_b[4]_clock_enable_0 = V1_fifo_wr;
MB1_q_b[4]_clock_enable_1 = V1L82;
MB1_q_b[4]_PORT_B_data_out = MEMORY(MB1_q_b[4]_PORT_A_data_in_reg, , MB1_q_b[4]_PORT_A_address_reg, MB1_q_b[4]_PORT_B_address_reg, MB1_q_b[4]_PORT_A_write_enable_reg, , , MB1_q_b[4]_PORT_B_read_enable_reg, , , MB1_q_b[4]_clock_0, MB1_q_b[4]_clock_1, MB1_q_b[4]_clock_enable_0, MB1_q_b[4]_clock_enable_1, , , , );
MB1_q_b[4] = MB1_q_b[4]_PORT_B_data_out[0];


--MB1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[5]_PORT_A_data_in = YC1_d_writedata[5];
MB1_q_b[5]_PORT_A_data_in_reg = DFFE(MB1_q_b[5]_PORT_A_data_in, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[5]_PORT_A_address_reg = DFFE(MB1_q_b[5]_PORT_A_address, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[5]_PORT_B_address_reg = DFFE(MB1_q_b[5]_PORT_B_address, MB1_q_b[5]_clock_1, , , MB1_q_b[5]_clock_enable_1);
MB1_q_b[5]_PORT_A_write_enable = V1_fifo_wr;
MB1_q_b[5]_PORT_A_write_enable_reg = DFFE(MB1_q_b[5]_PORT_A_write_enable, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_PORT_B_read_enable = VCC;
MB1_q_b[5]_PORT_B_read_enable_reg = DFFE(MB1_q_b[5]_PORT_B_read_enable, MB1_q_b[5]_clock_1, , , MB1_q_b[5]_clock_enable_1);
MB1_q_b[5]_clock_0 = CLOCK_50;
MB1_q_b[5]_clock_1 = CLOCK_50;
MB1_q_b[5]_clock_enable_0 = V1_fifo_wr;
MB1_q_b[5]_clock_enable_1 = V1L82;
MB1_q_b[5]_PORT_B_data_out = MEMORY(MB1_q_b[5]_PORT_A_data_in_reg, , MB1_q_b[5]_PORT_A_address_reg, MB1_q_b[5]_PORT_B_address_reg, MB1_q_b[5]_PORT_A_write_enable_reg, , , MB1_q_b[5]_PORT_B_read_enable_reg, , , MB1_q_b[5]_clock_0, MB1_q_b[5]_clock_1, MB1_q_b[5]_clock_enable_0, MB1_q_b[5]_clock_enable_1, , , , );
MB1_q_b[5] = MB1_q_b[5]_PORT_B_data_out[0];


--MB1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[6]_PORT_A_data_in = YC1_d_writedata[6];
MB1_q_b[6]_PORT_A_data_in_reg = DFFE(MB1_q_b[6]_PORT_A_data_in, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[6]_PORT_A_address_reg = DFFE(MB1_q_b[6]_PORT_A_address, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[6]_PORT_B_address_reg = DFFE(MB1_q_b[6]_PORT_B_address, MB1_q_b[6]_clock_1, , , MB1_q_b[6]_clock_enable_1);
MB1_q_b[6]_PORT_A_write_enable = V1_fifo_wr;
MB1_q_b[6]_PORT_A_write_enable_reg = DFFE(MB1_q_b[6]_PORT_A_write_enable, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_PORT_B_read_enable = VCC;
MB1_q_b[6]_PORT_B_read_enable_reg = DFFE(MB1_q_b[6]_PORT_B_read_enable, MB1_q_b[6]_clock_1, , , MB1_q_b[6]_clock_enable_1);
MB1_q_b[6]_clock_0 = CLOCK_50;
MB1_q_b[6]_clock_1 = CLOCK_50;
MB1_q_b[6]_clock_enable_0 = V1_fifo_wr;
MB1_q_b[6]_clock_enable_1 = V1L82;
MB1_q_b[6]_PORT_B_data_out = MEMORY(MB1_q_b[6]_PORT_A_data_in_reg, , MB1_q_b[6]_PORT_A_address_reg, MB1_q_b[6]_PORT_B_address_reg, MB1_q_b[6]_PORT_A_write_enable_reg, , , MB1_q_b[6]_PORT_B_read_enable_reg, , , MB1_q_b[6]_clock_0, MB1_q_b[6]_clock_1, MB1_q_b[6]_clock_enable_0, MB1_q_b[6]_clock_enable_1, , , , );
MB1_q_b[6] = MB1_q_b[6]_PORT_B_data_out[0];


--HD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

HD1_break_readreg[23] = DFFEAS(UD1_jdo[23], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--CB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

CB1_count[2] = AMPP_FUNCTION(A1L10, CB1_count[1], !A1L2, !A1L8, CB1L57);


--HD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

HD1_break_readreg[7] = DFFEAS(UD1_jdo[7], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--HD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

HD1_break_readreg[13] = DFFEAS(UD1_jdo[13], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--HD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

HD1_break_readreg[14] = DFFEAS(UD1_jdo[14], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--HD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

HD1_break_readreg[10] = DFFEAS(UD1_jdo[10], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--HD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

HD1_break_readreg[12] = DFFEAS(UD1_jdo[12], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--HD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

HD1_break_readreg[11] = DFFEAS(UD1_jdo[11], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--HD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

HD1_break_readreg[8] = DFFEAS(UD1_jdo[8], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--HD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

HD1_break_readreg[9] = DFFEAS(UD1_jdo[9], CLOCK_50,  ,  , HD1L33,  ,  , HD1L34,  );


--SD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7
SD1L92 = ( !SD1_jtag_ram_rd_d1 & ( (!UD1_take_action_ocimem_b & (!SD1_MonAReg[3] & (SD1_MonAReg[4] & (!SD1_MonAReg[2])))) # (UD1_take_action_ocimem_b & ((((UD1_jdo[32]))))) ) ) # ( SD1_jtag_ram_rd_d1 & ( (((!UD1_take_action_ocimem_b & (DE1_q_a[29])) # (UD1_take_action_ocimem_b & ((UD1_jdo[32]))))) ) );


--SD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11
SD1L96 = ( !SD1_jtag_ram_rd_d1 & ( (!UD1_take_action_ocimem_b & (SD1_MonAReg[3] & (!SD1_MonAReg[4] & (!SD1_MonAReg[2])))) # (UD1_take_action_ocimem_b & ((((UD1_jdo[21]))))) ) ) # ( SD1_jtag_ram_rd_d1 & ( (((!UD1_take_action_ocimem_b & (DE1_q_a[18])) # (UD1_take_action_ocimem_b & ((UD1_jdo[21]))))) ) );


--SD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15
SD1L100 = ( !SD1_jtag_ram_rd_d1 & ( (!UD1_take_action_ocimem_b & (!SD1_MonAReg[3] & (!SD1_MonAReg[4] & (!SD1_MonAReg[2])))) # (UD1_take_action_ocimem_b & ((((UD1_jdo[8]))))) ) ) # ( SD1_jtag_ram_rd_d1 & ( (((!UD1_take_action_ocimem_b & (DE1_q_a[5])) # (UD1_take_action_ocimem_b & ((UD1_jdo[8]))))) ) );


--SD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~19
SD1L65 = ( !SD1_jtag_ram_rd_d1 & ( (!UD1_take_action_ocimem_b & (!SD1_MonAReg[3] & ((!SD1_MonAReg[4]) # ((SD1_MonAReg[2]))))) # (UD1_take_action_ocimem_b & ((((UD1_jdo[15]))))) ) ) # ( SD1_jtag_ram_rd_d1 & ( (((!UD1_take_action_ocimem_b & (DE1_q_a[12])) # (UD1_take_action_ocimem_b & ((UD1_jdo[15]))))) ) );


--YC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~22
YC1L920 = ( !YC1L644 & ( (!YC1_av_ld_aligning_data & (((YB3L1 & ((EE1_q_a[23])))) # (YC1L919))) # (YC1_av_ld_aligning_data & ((((YC1L825))))) ) ) # ( YC1L644 & ( (!YC1_av_ld_aligning_data & (((YB3L1 & ((EE1_q_a[23])))) # (YC1L919))) # (YC1_av_ld_aligning_data & ((((YC1_av_ld_byte3_data[7]))))) ) );


--YC1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
YC1L764 = ( !YC1_R_ctrl_break & ( (!YC1L589 & (YC1_W_bstatus_reg)) # (YC1L589 & ((!YC1_R_ctrl_wrctl_inst & (YC1_W_bstatus_reg)) # (YC1_R_ctrl_wrctl_inst & ((!YC1_D_iw[6] & ((YC1_E_src1[0]))) # (YC1_D_iw[6] & (YC1_W_bstatus_reg)))))) ) ) # ( YC1_R_ctrl_break & ( (((YC1_W_status_reg_pie))) ) );


--YC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
YC1L819 = ( !YC1L576 & ( (YC1L640 & ((!YC1L577 & (YC1L818)) # (YC1L577 & ((!YC1L547 & (YC1L818)) # (YC1L547 & ((YC1_W_bstatus_reg))))))) ) ) # ( YC1L576 & ( ((YC1L640 & ((!YC1L547 & (YC1L818)) # (YC1L547 & ((YC1_W_estatus_reg)))))) ) );


--YC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
YC1L723 = ( !YC1_D_iw[14] & ( (!YC1_D_iw[13] & (YC1_D_iw[12] & (!YC1_D_iw[16] & (!YC1_D_iw[11] & YC1L547)))) ) ) # ( YC1_D_iw[14] & ( (!YC1_D_iw[13] & (YC1_D_iw[12] & (YC1_D_iw[15] & (!YC1_D_iw[11] & YC1L547)))) ) );


--CB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
CB1L45 = AMPP_FUNCTION(!A1L3, !A1L13, !A1L6, !A1L8, !CB1_state, !A1L11, !A1L4);


--YC1L781 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
YC1L781 = ( !YC1_R_ctrl_rd_ctl_reg & ( (!YC1_R_ctrl_ld & (((!YC1_R_ctrl_br_cmp & ((YC1_W_alu_result[0]))) # (YC1_R_ctrl_br_cmp & (YC1_W_cmp_result))))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte0_data[0])))) ) ) # ( YC1_R_ctrl_rd_ctl_reg & ( (!YC1_R_ctrl_ld & (((!YC1_R_ctrl_br_cmp & ((YC1_W_control_rd_data[0]))) # (YC1_R_ctrl_br_cmp & (YC1_W_cmp_result))))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte0_data[0])))) ) );


--CC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
CC1L2 = ( !YC1_d_read & ( (!YC1_d_write) # ((!CC1_write_accepted & ((!CC1_end_begintransfer) # ((!CB1_rst1))))) ) ) # ( YC1_d_read & ( (((KC1L3 & ((!TB1L36))))) ) );


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(W1_data_out[0]);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(W1_data_out[1]);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(W1_data_out[2]);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(W1_data_out[3]);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(W1_data_out[4]);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(W1_data_out[5]);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(W1_data_out[6]);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(W1_data_out[7]);


--LEDR[8] is LEDR[8]
LEDR[8] = OUTPUT(W1_data_out[8]);


--LEDR[9] is LEDR[9]
LEDR[9] = OUTPUT(W1_data_out[9]);


--A1L7 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L7 = INPUT();


--A1L12 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L12 = OUTPUT(CB1_adapted_tdo);


--A1L5 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L5 = OUTPUT(A1L4);


--A1L37 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L37 = INPUT();


--A1L33 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L33 = INPUT();


--A1L30 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L30 = INPUT();


--A1L22 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L22 = INPUT();


--A1L26 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L26 = INPUT();


--A1L24 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L24 = INPUT();


--A1L32 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L32 = INPUT();


--A1L21 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L21 = INPUT();


--A1L31 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L31 = INPUT();


--A1L23 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L23 = INPUT();


--A1L27 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L27 = INPUT();


--A1L25 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L25 = INPUT();


--A1L35 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L35 = INPUT();


--A1L14 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L14 = INPUT();


--A1L39 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L39 = OUTPUT(VD1_sr[0]);


--A1L18 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L18 = OUTPUT(VD1_ir_out[0]);


--A1L19 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L19 = OUTPUT(VD1_ir_out[1]);


--W1_data_out[0] is nios_system:u0|nios_system_LEDR:ledr|data_out[0]
--register power-up is low

W1_data_out[0] = DFFEAS(YC1_d_writedata[0], CLOCK_50, !AB1_r_sync_rst,  , W1L3,  ,  ,  ,  );


--W1_data_out[1] is nios_system:u0|nios_system_LEDR:ledr|data_out[1]
--register power-up is low

W1_data_out[1] = DFFEAS(YC1_d_writedata[1], CLOCK_50, !AB1_r_sync_rst,  , W1L3,  ,  ,  ,  );


--W1_data_out[2] is nios_system:u0|nios_system_LEDR:ledr|data_out[2]
--register power-up is low

W1_data_out[2] = DFFEAS(YC1_d_writedata[2], CLOCK_50, !AB1_r_sync_rst,  , W1L3,  ,  ,  ,  );


--W1_data_out[3] is nios_system:u0|nios_system_LEDR:ledr|data_out[3]
--register power-up is low

W1_data_out[3] = DFFEAS(YC1_d_writedata[3], CLOCK_50, !AB1_r_sync_rst,  , W1L3,  ,  ,  ,  );


--W1_data_out[4] is nios_system:u0|nios_system_LEDR:ledr|data_out[4]
--register power-up is low

W1_data_out[4] = DFFEAS(YC1_d_writedata[4], CLOCK_50, !AB1_r_sync_rst,  , W1L3,  ,  ,  ,  );


--W1_data_out[5] is nios_system:u0|nios_system_LEDR:ledr|data_out[5]
--register power-up is low

W1_data_out[5] = DFFEAS(YC1_d_writedata[5], CLOCK_50, !AB1_r_sync_rst,  , W1L3,  ,  ,  ,  );


--W1_data_out[6] is nios_system:u0|nios_system_LEDR:ledr|data_out[6]
--register power-up is low

W1_data_out[6] = DFFEAS(YC1_d_writedata[6], CLOCK_50, !AB1_r_sync_rst,  , W1L3,  ,  ,  ,  );


--W1_data_out[7] is nios_system:u0|nios_system_LEDR:ledr|data_out[7]
--register power-up is low

W1_data_out[7] = DFFEAS(YC1_d_writedata[7], CLOCK_50, !AB1_r_sync_rst,  , W1L3,  ,  ,  ,  );


--W1_data_out[8] is nios_system:u0|nios_system_LEDR:ledr|data_out[8]
--register power-up is low

W1_data_out[8] = DFFEAS(YC1_d_writedata[8], CLOCK_50, !AB1_r_sync_rst,  , W1L3,  ,  ,  ,  );


--W1_data_out[9] is nios_system:u0|nios_system_LEDR:ledr|data_out[9]
--register power-up is low

W1_data_out[9] = DFFEAS(YC1_d_writedata[9], CLOCK_50, !AB1_r_sync_rst,  , W1L3,  ,  ,  ,  );


--CB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

CB1_adapted_tdo = AMPP_FUNCTION(!A1L10, CB1_td_shift[0], !A1L2);


--A1L4 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L4 = INPUT();


--VD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

VD1_sr[0] = DFFEAS(VD1L56, A1L36,  ,  ,  ,  ,  ,  ,  );


--VD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

VD1_ir_out[0] = DFFEAS(XD3_dreg[0], A1L36,  ,  ,  ,  ,  ,  ,  );


--VD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

VD1_ir_out[1] = DFFEAS(XD2_dreg[0], A1L36,  ,  ,  ,  ,  ,  ,  );


--YC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

YC1_d_writedata[0] = DFFEAS(ED2_q_b[0], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--AB1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

AB1_r_sync_rst = DFFEAS(AB1L1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

YC1_d_write = DFFEAS(YC1_E_st_stall, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

CC1_write_accepted = DFFEAS(CC1L12, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L1 is nios_system:u0|nios_system_LEDR:ledr|always0~0
W1L1 = (YC1_d_write & !CC1_write_accepted);


--RB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

RB6_mem_used[1] = DFFEAS(RB6L5, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
DC1L3 = ( !YC1_W_alu_result[7] & ( !YC1_W_alu_result[5] & ( (!YC1_W_alu_result[10] & (YC1_W_alu_result[12] & (!YC1_W_alu_result[9] & !YC1_W_alu_result[8]))) ) ) );


--DC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1
DC1L4 = ( !YC1_W_alu_result[15] & ( !YC1_W_alu_result[16] & ( (!YC1_W_alu_result[6] & (YC1_W_alu_result[11] & (!YC1_W_alu_result[13] & !YC1_W_alu_result[14]))) ) ) );


--CB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

CB1_rst1 = AMPP_FUNCTION(CLOCK_50, GND, !AB1_r_sync_rst);


--UB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]
--register power-up is low

UB6_wait_latency_counter[1] = DFFEAS(UB6L19, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]
--register power-up is low

UB6_wait_latency_counter[0] = DFFEAS(UB6L20, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L2 is nios_system:u0|nios_system_LEDR:ledr|always0~1
W1L2 = ( !YC1_W_alu_result[3] & ( (CB1_rst1 & (!UB6_wait_latency_counter[1] & (!UB6_wait_latency_counter[0] & !YC1_W_alu_result[2]))) ) );


--W1L3 is nios_system:u0|nios_system_LEDR:ledr|always0~2
W1L3 = ( DC1L4 & ( W1L2 & ( (W1L1 & (!RB6_mem_used[1] & (!YC1_W_alu_result[4] & DC1L3))) ) ) );


--YC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

YC1_d_writedata[1] = DFFEAS(ED2_q_b[1], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

YC1_d_writedata[2] = DFFEAS(ED2_q_b[2], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

YC1_d_writedata[3] = DFFEAS(ED2_q_b[3], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

YC1_d_writedata[4] = DFFEAS(ED2_q_b[4], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

YC1_d_writedata[5] = DFFEAS(ED2_q_b[5], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

YC1_d_writedata[6] = DFFEAS(ED2_q_b[6], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

YC1_d_writedata[7] = DFFEAS(ED2_q_b[7], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--A1L10 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L10 = INPUT();


--A1L2 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L2 = INPUT();


--A1L29 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L29 = INPUT();


--A1L40 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L40 = INPUT();


--A1L15 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L15 = INPUT();


--TD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
TD1L2 = (A1L29 & (!A1L40 & A1L15));


--A1L20 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L20 = INPUT();


--VD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
VD1L54 = (VD1_sr[0] & (((!A1L15) # (!A1L20)) # (A1L40)));


--XD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

XD3_dreg[0] = DFFEAS(XD3_din_s1, A1L36,  ,  ,  ,  ,  ,  ,  );


--A1L16 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L16 = INPUT();


--A1L17 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L17 = INPUT();


--VD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
VD1L55 = ( !A1L16 & ( !A1L17 & ( (!A1L40 & (A1L15 & (A1L20 & XD3_dreg[0]))) ) ) );


--VD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

VD1_DRsize.000 = DFFEAS(VCC, A1L36,  ,  , TD1_virtual_state_uir,  ,  ,  ,  );


--A1L38 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L38 = INPUT();


--VD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
VD1L56 = ( VD1_DRsize.000 & ( A1L38 & ( (!TD1L2 & (((VD1L55)) # (VD1L54))) # (TD1L2 & (((VD1_sr[1])))) ) ) ) # ( !VD1_DRsize.000 & ( A1L38 & ( ((VD1L55) # (VD1L54)) # (TD1L2) ) ) ) # ( VD1_DRsize.000 & ( !A1L38 & ( (!TD1L2 & (((VD1L55)) # (VD1L54))) # (TD1L2 & (((VD1_sr[1])))) ) ) ) # ( !VD1_DRsize.000 & ( !A1L38 & ( (!TD1L2 & ((VD1L55) # (VD1L54))) ) ) );


--A1L36 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L36 = INPUT();


--XD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

XD2_dreg[0] = DFFEAS(XD2_din_s1, A1L36,  ,  ,  ,  ,  ,  ,  );


--AB1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[4] = DFFEAS(AB1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AB1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

AB1_r_sync_rst_chain[1] = DFFEAS(AB1L17, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AB1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0
AB1L1 = ((AB1_r_sync_rst & !AB1_r_sync_rst_chain[1])) # (AB1_altera_reset_synchronizer_int_chain[4]);


--YC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

YC1_E_new_inst = DFFEAS(YC1_R_valid, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
YC1L944 = (YC1_E_new_inst & YC1_R_ctrl_st);


--YC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

YC1_d_read = DFFEAS(YC1_d_read_nxt, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
CC1L1 = (!CC1_write_accepted & !YC1_d_read);


--RB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

RB2_mem_used[1] = DFFEAS(RB2L17, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
DC1L2 = ( !YC1_W_alu_result[15] & ( !YC1_W_alu_result[16] & ( (YC1_W_alu_result[12] & (!YC1_W_alu_result[11] & (!YC1_W_alu_result[13] & !YC1_W_alu_result[14]))) ) ) );


--CC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

CC1_read_accepted = DFFEAS(CC1L9, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[4]~0
DC1L11 = ( YC1_d_read & ( CC1_read_accepted & ( (DC1L3 & (DC1L4 & ((!YC1_W_alu_result[3]) # (!YC1_W_alu_result[4])))) ) ) ) # ( !YC1_d_read & ( CC1_read_accepted & ( (DC1L3 & (DC1L4 & ((!YC1_W_alu_result[3]) # (!YC1_W_alu_result[4])))) ) ) ) # ( YC1_d_read & ( !CC1_read_accepted & ( (DC1L3 & DC1L4) ) ) ) # ( !YC1_d_read & ( !CC1_read_accepted & ( (DC1L3 & (DC1L4 & ((!YC1_W_alu_result[3]) # (!YC1_W_alu_result[4])))) ) ) );


--DC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1
DC1L9 = ( !YC1_W_alu_result[15] & ( !YC1_W_alu_result[16] & ( (!YC1_W_alu_result[12] & (!YC1_W_alu_result[11] & (!YC1_W_alu_result[13] & !YC1_W_alu_result[14]))) ) ) );


--DC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2
DC1L10 = (!DC1L2 & (!DC1L11 & DC1L9));


--UB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|read_latency_shift_reg~0
UB6L15 = (CB1_rst1 & (YC1_d_read & !CC1_read_accepted));


--TB2_use_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|use_reg
--register power-up is low

TB2_use_reg = DFFEAS(TB2L52, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

YC1_d_byteenable[0] = DFFEAS(YC1L389, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

YC1_d_byteenable[1] = DFFEAS(YC1L386, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_WideOr0 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|WideOr0
T1_WideOr0 = ( YC1_d_byteenable[1] & ( (TB2_use_reg & (!TB2_byteen_reg[0] & !TB2_byteen_reg[1])) ) ) # ( !YC1_d_byteenable[1] & ( (!TB2_use_reg & (((!YC1_d_byteenable[0])))) # (TB2_use_reg & (!TB2_byteen_reg[0] & ((!TB2_byteen_reg[1])))) ) );


--UB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg~0
UB2L3 = ( UB6L15 & ( !T1_WideOr0 & ( (!RB2_mem_used[1] & (!DC1L2 & (!DC1L11 & DC1L9))) ) ) );


--XB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0
XB1L7 = ( CC1_read_accepted & ( (CB1_rst1 & (YC1_d_write & !CC1_write_accepted)) ) ) # ( !CC1_read_accepted & ( (CB1_rst1 & (((YC1_d_write & !CC1_write_accepted)) # (YC1_d_read))) ) );


--QB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|m0_write~0
QB2L3 = ( YC1_d_byteenable[1] & ( !RB2_mem_used[1] & ( (!TB2_use_reg) # ((TB2_byteen_reg[1]) # (TB2_byteen_reg[0])) ) ) ) # ( !YC1_d_byteenable[1] & ( !RB2_mem_used[1] & ( (!TB2_use_reg & (((YC1_d_byteenable[0])))) # (TB2_use_reg & (((TB2_byteen_reg[1])) # (TB2_byteen_reg[0]))) ) ) );


--QB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|m0_write~1
QB2L4 = ( DC1L9 & ( QB2L3 & ( (W1L1 & (XB1L7 & (!DC1L2 & !DC1L11))) ) ) );


--D1_bridge_acknowledge is RAM_controller:u1|bridge_acknowledge
--register power-up is low

D1_bridge_acknowledge = DFFEAS(D1L1, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--T1L33 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|WideAnd0~0
T1L33 = ( T1_time_out_counter[1] & ( (T1_time_out_counter[6] & (T1_time_out_counter[5] & (T1_time_out_counter[4] & T1_time_out_counter[0]))) ) );


--T1L65 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_waitrequest~0
T1L65 = ( !D1_bridge_acknowledge & ( T1L33 & ( (!T1_WideOr0 & ((!T1_time_out_counter[2]) # ((!T1_time_out_counter[3]) # (!T1_time_out_counter[7])))) ) ) ) # ( !D1_bridge_acknowledge & ( !T1L33 & ( !T1_WideOr0 ) ) );


--TB2_count[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|count[0]
--register power-up is low

TB2_count[0] = DFFEAS(TB2L18, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
XB1L4 = ( T1L65 & ( TB2_count[0] & ( (!RB2_mem_used[1] & (DC1L10 & (!UB2L3 & !QB2L4))) ) ) ) # ( !T1L65 & ( TB2_count[0] & ( (!RB2_mem_used[1] & DC1L10) ) ) );


--RB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

RB3_mem_used[1] = DFFEAS(RB3L5, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
DC1L8 = ( YC1_d_read & ( !CC1_read_accepted & ( (YC1_W_alu_result[3] & (YC1_W_alu_result[4] & (DC1L3 & DC1L4))) ) ) );


--UB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
--register power-up is low

UB3_wait_latency_counter[1] = DFFEAS(UB3L9, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
--register power-up is low

UB3_wait_latency_counter[0] = DFFEAS(UB3L10, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~0
QB3L1 = ( CC1_read_accepted & ( !RB3_mem_used[1] & ( (CB1_rst1 & (YC1_d_write & !CC1_write_accepted)) ) ) ) # ( !CC1_read_accepted & ( !RB3_mem_used[1] & ( (CB1_rst1 & (((YC1_d_write & !CC1_write_accepted)) # (YC1_d_read))) ) ) );


--XB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
XB1L5 = ( UB3_wait_latency_counter[0] & ( QB3L1 & ( (CB1_rst1 & (!W1L1 & (DC1L8 & !UB3_wait_latency_counter[1]))) ) ) ) # ( !UB3_wait_latency_counter[0] & ( QB3L1 & ( (CB1_rst1 & (W1L1 & (DC1L8 & !UB3_wait_latency_counter[1]))) ) ) ) # ( UB3_wait_latency_counter[0] & ( !QB3L1 & ( (CB1_rst1 & (DC1L8 & !UB3_wait_latency_counter[1])) ) ) );


--DC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~0
DC1L1 = ( !YC1_W_alu_result[16] & ( (!YC1_W_alu_result[11] & (!YC1_W_alu_result[13] & (!YC1_W_alu_result[14] & !YC1_W_alu_result[15]))) ) );


--DC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0
DC1L7 = (!YC1_W_alu_result[15] & YC1_W_alu_result[16]);


--RB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

RB5_mem_used[1] = DFFEAS(RB5L15, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0]
--register power-up is low

AC2_saved_grant[0] = DFFEAS(RC2L1, CLOCK_50, !AB1_r_sync_rst,  , AC2L57,  ,  ,  ,  );


--XB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
XB1L1 = ( !RB5_mem_used[1] & ( AC2_saved_grant[0] & ( ((!DC1L1 & !DC1L11)) # (DC1L7) ) ) );


--W1L4 is nios_system:u0|nios_system_LEDR:ledr|always0~3
W1L4 = (!RB6_mem_used[1] & (!YC1_W_alu_result[4] & (DC1L3 & DC1L4)));


--RB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|write~0
RB6L6 = ( XB1L7 & ( (!UB6_wait_latency_counter[1] & (W1L4 & (!UB6_wait_latency_counter[0] $ (!W1L1)))) ) ) # ( !XB1L7 & ( (!UB6_wait_latency_counter[1] & (UB6_wait_latency_counter[0] & W1L4)) ) );


--RB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

RB1_mem_used[1] = DFFEAS(RB1L5, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

V1_av_waitrequest = DFFEAS(V1L68, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0
DC1L6 = (!YC1_W_alu_result[3] & (YC1_W_alu_result[4] & (DC1L3 & DC1L4)));


--AC1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]
--register power-up is low

AC1_saved_grant[0] = DFFEAS(RC1L1, CLOCK_50, !AB1_r_sync_rst,  , AC1L54,  ,  ,  ,  );


--SD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

SD1_waitrequest = DFFEAS(SD1L164, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--RB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

RB4_mem_used[1] = DFFEAS(RB4L11, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
RB4L15 = (!SD1_waitrequest & !RB4_mem_used[1]);


--XB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
XB1L2 = ( AC1_saved_grant[0] & ( RB4L15 & ( ((!RB1_mem_used[1] & (V1_av_waitrequest & DC1L6))) # (DC1L2) ) ) ) # ( !AC1_saved_grant[0] & ( RB4L15 & ( (!RB1_mem_used[1] & (V1_av_waitrequest & DC1L6)) ) ) ) # ( AC1_saved_grant[0] & ( !RB4L15 & ( (!RB1_mem_used[1] & (V1_av_waitrequest & DC1L6)) ) ) ) # ( !AC1_saved_grant[0] & ( !RB4L15 & ( (!RB1_mem_used[1] & (V1_av_waitrequest & DC1L6)) ) ) );


--XB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2
XB1L3 = ( RB6L6 & ( !XB1L2 & ( (!CB1_rst1 & ((!XB1L5) # (RB3_mem_used[1]))) ) ) ) # ( !RB6L6 & ( !XB1L2 & ( (!CB1_rst1 & (((!XB1L5)) # (RB3_mem_used[1]))) # (CB1_rst1 & (!XB1L1 & ((!XB1L5) # (RB3_mem_used[1])))) ) ) );


--UB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg[0]
--register power-up is low

UB2_read_latency_shift_reg[0] = DFFEAS(UB2L4, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB2_mem[0][75] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][75]
--register power-up is low

RB2_mem[0][75] = DFFEAS(RB2L18, CLOCK_50, !AB1_r_sync_rst,  , RB2L15,  ,  ,  ,  );


--RB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

RB2_mem_used[0] = DFFEAS(RB2L13, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|comb~0
QB2L1 = (RB2_mem_used[0] & ((RB2_mem[0][75]) # (UB2_read_latency_shift_reg[0])));


--RB2_mem[0][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][19]
--register power-up is low

RB2_mem[0][19] = DFFEAS(RB2L19, CLOCK_50, !AB1_r_sync_rst,  , RB2L15,  ,  ,  ,  );


--RB2_mem[0][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][76]
--register power-up is low

RB2_mem[0][76] = DFFEAS(RB2L20, CLOCK_50, !AB1_r_sync_rst,  , RB2L15,  ,  ,  ,  );


--RB2_mem[0][42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][42]
--register power-up is low

RB2_mem[0][42] = DFFEAS(RB2L21, CLOCK_50, !AB1_r_sync_rst,  , RB2L15,  ,  ,  ,  );


--TB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|always10~0
TB1L1 = (!RB2_mem[0][76] & RB2_mem[0][42]);


--TB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|out_valid~0
TB1L36 = ( MC2_burst_uncompress_address_offset[1] & ( TB1L1 & ( (!QB2L1 & (UB2_read_latency_shift_reg[0])) # (QB2L1 & ((RB2_mem[0][19]))) ) ) ) # ( !MC2_burst_uncompress_address_offset[1] & ( TB1L1 & ( (!QB2L1 & (UB2_read_latency_shift_reg[0] & ((MC2_burst_uncompress_address_base[1])))) # (QB2L1 & (((RB2_mem[0][19])))) ) ) ) # ( MC2_burst_uncompress_address_offset[1] & ( !TB1L1 & ( (QB2L1) # (UB2_read_latency_shift_reg[0]) ) ) ) # ( !MC2_burst_uncompress_address_offset[1] & ( !TB1L1 & ( (QB2L1) # (UB2_read_latency_shift_reg[0]) ) ) );


--UB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

UB5_read_latency_shift_reg[0] = DFFEAS(UB5L4, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB5_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]
--register power-up is low

RB5_mem[0][74] = DFFEAS(RB5L17, CLOCK_50, !AB1_r_sync_rst,  , RB5L13,  ,  ,  ,  );


--RB5_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]
--register power-up is low

RB5_mem[0][56] = DFFEAS(RB5L18, CLOCK_50, !AB1_r_sync_rst,  , RB5L13,  ,  ,  ,  );


--YB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0
YB3L1 = (UB5_read_latency_shift_reg[0] & ((!RB5_mem[0][74]) # (!RB5_mem[0][56])));


--UB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

UB1_read_latency_shift_reg[0] = DFFEAS(UB1L28, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

UB3_read_latency_shift_reg[0] = DFFEAS(XB1L6, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|read_latency_shift_reg[0]
--register power-up is low

UB6_read_latency_shift_reg[0] = DFFEAS(RB6L7, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

UB4_read_latency_shift_reg[0] = DFFEAS(UB4L36, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]
--register power-up is low

RB4_mem[0][74] = DFFEAS(RB4L13, CLOCK_50, !AB1_r_sync_rst,  , RB4L12,  ,  ,  ,  );


--RB4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]
--register power-up is low

RB4_mem[0][56] = DFFEAS(RB4L14, CLOCK_50, !AB1_r_sync_rst,  , RB4L12,  ,  ,  ,  );


--KC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
KC1L2 = ( RB4_mem[0][74] & ( RB4_mem[0][56] & ( (!UB1_read_latency_shift_reg[0] & (!UB3_read_latency_shift_reg[0] & !UB6_read_latency_shift_reg[0])) ) ) ) # ( !RB4_mem[0][74] & ( RB4_mem[0][56] & ( (!UB1_read_latency_shift_reg[0] & (!UB3_read_latency_shift_reg[0] & (!UB6_read_latency_shift_reg[0] & !UB4_read_latency_shift_reg[0]))) ) ) ) # ( RB4_mem[0][74] & ( !RB4_mem[0][56] & ( (!UB1_read_latency_shift_reg[0] & (!UB3_read_latency_shift_reg[0] & (!UB6_read_latency_shift_reg[0] & !UB4_read_latency_shift_reg[0]))) ) ) ) # ( !RB4_mem[0][74] & ( !RB4_mem[0][56] & ( (!UB1_read_latency_shift_reg[0] & (!UB3_read_latency_shift_reg[0] & (!UB6_read_latency_shift_reg[0] & !UB4_read_latency_shift_reg[0]))) ) ) );


--KC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1
KC1L3 = (!YB3L1 & KC1L2);


--CC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

CC1_end_begintransfer = DFFEAS(CC1L7, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
YC1_E_st_stall = ( XB1L3 & ( CC1L2 & ( (YC1L944) # (YC1_d_write) ) ) ) # ( !XB1L3 & ( CC1L2 & ( (YC1L944) # (YC1_d_write) ) ) ) # ( XB1L3 & ( !CC1L2 & ( ((YC1_d_write & (CC1L1 & !XB1L4))) # (YC1L944) ) ) ) # ( !XB1L3 & ( !CC1L2 & ( YC1L944 ) ) );


--DC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~2
DC1L5 = (!YC1_W_alu_result[4] & (DC1L3 & DC1L4));


--UB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_waitrequest_generated~0
UB6L12 = ( XB1L7 & ( (!UB6_wait_latency_counter[1] & (!UB6_wait_latency_counter[0] $ (((!W1L1) # (!W1L4))))) ) ) # ( !XB1L7 & ( (!UB6_wait_latency_counter[1] & UB6_wait_latency_counter[0]) ) );


--RB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

RB6_mem_used[0] = DFFEAS(RB6L3, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]~0
RB6L5 = ( !UB6_read_latency_shift_reg[0] & ( RB6_mem_used[0] & ( ((DC1L5 & (UB6L12 & UB6L15))) # (RB6_mem_used[1]) ) ) ) # ( UB6_read_latency_shift_reg[0] & ( !RB6_mem_used[0] & ( RB6_mem_used[1] ) ) ) # ( !UB6_read_latency_shift_reg[0] & ( !RB6_mem_used[0] & ( RB6_mem_used[1] ) ) );


--YC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

YC1_R_ctrl_shift_rot = DFFEAS(YC1L250, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

YC1_R_ctrl_logic = DFFEAS(YC1L235, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

YC1_R_logic_op[1] = DFFEAS(YC1L303, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

YC1_R_logic_op[0] = DFFEAS(YC1L302, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

YC1_E_src1[4] = DFFEAS(YC1L683, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

YC1_E_src2[4] = DFFEAS(YC1L719, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~0
YC1L358 = (!YC1_E_src1[4] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src2[4])) # (YC1_R_logic_op[1] & ((YC1_E_src2[4]))))) # (YC1_E_src1[4] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src2[4])))));


--YC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~0
YC1L315 = ( YC1L62 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L358)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[4])))) ) ) # ( !YC1L62 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L358)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[4])))) ) );


--YC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

YC1_R_ctrl_rd_ctl_reg = DFFEAS(YC1_D_op_rdctl, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

YC1_R_ctrl_br_cmp = DFFEAS(YC1L211, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
YC1L343 = (YC1_R_ctrl_br_cmp) # (YC1_R_ctrl_rd_ctl_reg);


--YC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

YC1_E_src1[10] = DFFEAS(YC1L689, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~1
YC1L364 = (!YC1_E_src1[10] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src2[10])) # (YC1_R_logic_op[1] & ((YC1_E_src2[10]))))) # (YC1_E_src1[10] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src2[10])))));


--YC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~2
YC1L321 = ( YC1L66 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L364)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[10])))) ) ) # ( !YC1L66 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L364)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[10])))) ) );


--YC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

YC1_E_src1[12] = DFFEAS(YC1L691, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~2
YC1L366 = (!YC1_E_src1[12] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src2[12])) # (YC1_R_logic_op[1] & ((YC1_E_src2[12]))))) # (YC1_E_src1[12] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src2[12])))));


--YC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~3
YC1L323 = ( YC1L70 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L366)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[12])))) ) ) # ( !YC1L70 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L366)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[12])))) ) );


--YC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

YC1_E_src1[9] = DFFEAS(YC1L688, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~3
YC1L363 = (!YC1_E_src2[9] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[9])) # (YC1_R_logic_op[1] & ((YC1_E_src1[9]))))) # (YC1_E_src2[9] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[9])))));


--YC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~4
YC1L320 = ( YC1L74 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L363)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[9])))) ) ) # ( !YC1L74 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L363)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[9])))) ) );


--YC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

YC1_E_src1[8] = DFFEAS(YC1L687, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~4
YC1L362 = (!YC1_E_src2[8] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[8])) # (YC1_R_logic_op[1] & ((YC1_E_src1[8]))))) # (YC1_E_src2[8] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[8])))));


--YC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~5
YC1L319 = ( YC1L78 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L362)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[8])))) ) ) # ( !YC1L78 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L362)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[8])))) ) );


--YC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

YC1_E_src1[7] = DFFEAS(YC1L686, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~5
YC1L361 = (!YC1_E_src2[7] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[7])) # (YC1_R_logic_op[1] & ((YC1_E_src1[7]))))) # (YC1_E_src2[7] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[7])))));


--YC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~6
YC1L318 = ( YC1L82 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L361)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[7])))) ) ) # ( !YC1L82 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L361)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[7])))) ) );


--YC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

YC1_E_src1[5] = DFFEAS(YC1L684, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~6
YC1L359 = (!YC1_E_src2[5] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[5])) # (YC1_R_logic_op[1] & ((YC1_E_src1[5]))))) # (YC1_E_src2[5] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[5])))));


--YC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~7
YC1L316 = ( YC1L86 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L359)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[5])))) ) ) # ( !YC1L86 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L359)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[5])))) ) );


--YC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

YC1_E_src1[6] = DFFEAS(YC1L685, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~7
YC1L360 = (!YC1_E_src2[6] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[6])) # (YC1_R_logic_op[1] & ((YC1_E_src1[6]))))) # (YC1_E_src2[6] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[6])))));


--YC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~8
YC1L317 = ( YC1L90 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L360)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[6])))) ) ) # ( !YC1L90 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L360)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[6])))) ) );


--YC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

YC1_E_src1[11] = DFFEAS(YC1L690, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~8
YC1L365 = (!YC1_E_src2[11] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[11])) # (YC1_R_logic_op[1] & ((YC1_E_src1[11]))))) # (YC1_E_src2[11] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[11])))));


--YC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~9
YC1L322 = ( YC1L94 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L365)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[11])))) ) ) # ( !YC1L94 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L365)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[11])))) ) );


--YC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

YC1_E_src1[13] = DFFEAS(YC1L692, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~9
YC1L367 = (!YC1_E_src1[13] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src2[13])) # (YC1_R_logic_op[1] & ((YC1_E_src2[13]))))) # (YC1_E_src1[13] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src2[13])))));


--YC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~10
YC1L324 = ( YC1L98 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L367)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[13])))) ) ) # ( !YC1L98 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L367)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[13])))) ) );


--YC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

YC1_E_src1[14] = DFFEAS(YC1L693, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~10
YC1L368 = (!YC1_E_src1[14] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src2[14])) # (YC1_R_logic_op[1] & ((YC1_E_src2[14]))))) # (YC1_E_src1[14] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src2[14])))));


--YC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~11
YC1L325 = ( YC1L102 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L368)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[14])))) ) ) # ( !YC1L102 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L368)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[14])))) ) );


--YC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

YC1_E_src1[15] = DFFEAS(YC1L694, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~11
YC1L369 = (!YC1_E_src1[15] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src2[15])) # (YC1_R_logic_op[1] & ((YC1_E_src2[15]))))) # (YC1_E_src1[15] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src2[15])))));


--YC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~12
YC1L326 = ( YC1L106 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L369)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[15])))) ) ) # ( !YC1L106 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L369)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[15])))) ) );


--YC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

YC1_E_src1[16] = DFFEAS(YC1L695, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~12
YC1L370 = (!YC1_E_src1[16] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src2[16])) # (YC1_R_logic_op[1] & ((YC1_E_src2[16]))))) # (YC1_E_src1[16] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src2[16])))));


--YC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~13
YC1L327 = ( YC1L110 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L370)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[16])))) ) ) # ( !YC1L110 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L370)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[16])))) ) );


--QB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|m0_write~0
QB6L1 = (W1L4 & XB1L7);


--UB6L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter~0
UB6L19 = (QB6L1 & ((!UB6_wait_latency_counter[1] & (UB6_wait_latency_counter[0] & W1L1)) # (UB6_wait_latency_counter[1] & (!UB6_wait_latency_counter[0]))));


--UB6L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter~1
UB6L20 = (!UB6_wait_latency_counter[0] & (QB6L1 & !UB6L12));


--YC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

YC1_E_src1[2] = DFFEAS(YC1L681, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

YC1_E_src2[2] = DFFEAS(YC1L717, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~13
YC1L356 = (!YC1_E_src1[2] & ((!YC1_E_src2[2] & (!YC1_R_logic_op[1] & !YC1_R_logic_op[0])) # (YC1_E_src2[2] & (YC1_R_logic_op[1])))) # (YC1_E_src1[2] & (!YC1_R_logic_op[1] $ (((!YC1_E_src2[2]) # (!YC1_R_logic_op[0])))));


--YC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~14
YC1L313 = ( YC1L114 & ( (!YC1_R_ctrl_shift_rot & (((!YC1_R_ctrl_logic) # (YC1L356)))) # (YC1_R_ctrl_shift_rot & (YC1_E_shift_rot_result[2])) ) ) # ( !YC1L114 & ( (!YC1_R_ctrl_shift_rot & (((YC1_R_ctrl_logic & YC1L356)))) # (YC1_R_ctrl_shift_rot & (YC1_E_shift_rot_result[2])) ) );


--YC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

YC1_E_src1[3] = DFFEAS(YC1L682, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

YC1_E_src2[3] = DFFEAS(YC1L718, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~14
YC1L357 = (!YC1_E_src1[3] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src2[3])) # (YC1_R_logic_op[1] & ((YC1_E_src2[3]))))) # (YC1_E_src1[3] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src2[3])))));


--YC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~15
YC1L314 = ( YC1L118 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L357)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[3])))) ) ) # ( !YC1L118 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L357)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[3])))) ) );


--YC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

YC1_D_iw[4] = DFFEAS(YC1L594, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  ,  ,  );


--YC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

YC1_D_iw[1] = DFFEAS(YC1L591, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  ,  ,  );


--YC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

YC1_D_iw[3] = DFFEAS(YC1L593, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  ,  ,  );


--YC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
YC1L237 = (YC1_D_iw[0] & (!YC1_D_iw[3] & ((YC1_D_iw[2]) # (YC1_D_iw[1]))));


--YC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
YC1L238 = (!YC1L237) # (YC1_D_iw[4]);


--CB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

CB1_state = AMPP_FUNCTION(A1L10, CB1L45, !A1L2);


--CB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

CB1_user_saw_rvalid = AMPP_FUNCTION(A1L10, CB1L81, !A1L2);


--A1L11 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L11 = INPUT();


--CB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
CB1L68 = AMPP_FUNCTION(!A1L4, !CB1_state, !CB1_count[1], !CB1_user_saw_rvalid, !CB1_td_shift[9], !A1L11);


--CB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

CB1_tck_t_dav = AMPP_FUNCTION(A1L10, CB1L54, !A1L2);


--CB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

CB1_td_shift[1] = AMPP_FUNCTION(A1L10, CB1L72, !A1L2, CB1L57);


--CB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

CB1_count[9] = AMPP_FUNCTION(A1L10, CB1L15, !A1L2, CB1L57);


--CB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

CB1_rvalid = AMPP_FUNCTION(CLOCK_50, CB1_rvalid0, !AB1_r_sync_rst);


--CB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
CB1L69 = AMPP_FUNCTION(!CB1_state, !CB1L68, !CB1_tck_t_dav, !CB1_td_shift[1], !CB1_count[9], !CB1_rvalid);


--A1L8 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L8 = INPUT();


--A1L13 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L13 = INPUT();


--A1L3 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L3 = INPUT();


--A1L6 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L6 = INPUT();


--CB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
CB1L57 = AMPP_FUNCTION(!A1L8, !A1L13, !A1L3, !A1L6);


--XD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

XD3_din_s1 = DFFEAS(KD1_monitor_ready, A1L36,  ,  ,  ,  ,  ,  ,  );


--SD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

SD1_MonDReg[0] = DFFEAS(SD1L90, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--VD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
VD1L57 = ( SD1_MonDReg[0] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[0])))) # (TD1L2 & (((VD1_sr[2])))) ) ) # ( !SD1_MonDReg[0] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[0])))) # (TD1L2 & (((VD1_sr[2])))) ) );


--VD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~9
VD1L20 = (A1L16 & ((!A1L29) # ((!A1L15) # (A1L40))));


--VD1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~10
VD1L21 = (!A1L40 & (A1L15 & ((A1L20) # (A1L29))));


--A1L34 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L34 = INPUT();


--TD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
TD1_virtual_state_uir = (A1L40 & (A1L15 & A1L34));


--XD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

XD2_din_s1 = DFFEAS(YC1_hbreak_enabled, A1L36,  ,  ,  ,  ,  ,  ,  );


--YC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

YC1_R_wr_dst_reg = DFFEAS(YC1_D_wr_dst_reg, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

YC1_W_valid = DFFEAS(YC1L824, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
YC1_W_rf_wren = ((YC1_R_wr_dst_reg & YC1_W_valid)) # (AB1_r_sync_rst);


--YC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

YC1_R_ctrl_ld = DFFEAS(YC1L233, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

YC1_W_cmp_result = DFFEAS(YC1L346, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

YC1_W_control_rd_data[0] = DFFEAS(YC1L349, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

YC1_R_dst_regnum[0] = DFFEAS(YC1L259, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

YC1_R_dst_regnum[1] = DFFEAS(YC1L261, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

YC1_R_dst_regnum[2] = DFFEAS(YC1L263, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

YC1_R_dst_regnum[3] = DFFEAS(YC1L265, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

YC1_R_dst_regnum[4] = DFFEAS(YC1L267, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[3] = DFFEAS(AB1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AB1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[2] = DFFEAS(AB1_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AB1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

AB1_r_sync_rst_chain[2] = DFFEAS(AB1L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AB1L17 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0
AB1L17 = (AB1_altera_reset_synchronizer_int_chain[2] & AB1_r_sync_rst_chain[2]);


--YC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

YC1_R_valid = DFFEAS(YC1_D_valid, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
YC1L254 = (YC1_D_iw[0] & (!YC1_D_iw[1] & ((!YC1_D_iw[4]) # (!YC1_D_iw[3]))));


--QB2_rp_valid is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|rp_valid
QB2_rp_valid = ((RB2_mem[0][75] & RB2_mem_used[0])) # (UB2_read_latency_shift_reg[0]);


--MC2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0
MC2L14 = ( MC2_burst_uncompress_address_base[1] & ( MC2_burst_uncompress_address_offset[1] & ( (RB2_mem_used[0] & (!RB2_mem[0][19] & ((RB2_mem[0][75]) # (UB2_read_latency_shift_reg[0])))) ) ) ) # ( !MC2_burst_uncompress_address_base[1] & ( MC2_burst_uncompress_address_offset[1] & ( (RB2_mem_used[0] & (!RB2_mem[0][19] & ((RB2_mem[0][75]) # (UB2_read_latency_shift_reg[0])))) ) ) ) # ( MC2_burst_uncompress_address_base[1] & ( !MC2_burst_uncompress_address_offset[1] & ( (RB2_mem_used[0] & (!RB2_mem[0][19] & ((RB2_mem[0][75]) # (UB2_read_latency_shift_reg[0])))) ) ) ) # ( !MC2_burst_uncompress_address_base[1] & ( !MC2_burst_uncompress_address_offset[1] & ( (!RB2_mem_used[0]) # ((!RB2_mem[0][19]) # ((!UB2_read_latency_shift_reg[0] & !RB2_mem[0][75]))) ) ) );


--KC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
KC1_WideOr1 = ( KC1L2 & ( (!YB3L1 & ((!QB2_rp_valid) # ((MC2L14 & TB1L1)))) ) );


--YC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
YC1_d_read_nxt = (!YC1_d_read & (YC1_E_new_inst & ((YC1_R_ctrl_ld)))) # (YC1_d_read & (((YC1_E_new_inst & YC1_R_ctrl_ld)) # (KC1_WideOr1)));


--RB2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~0
RB2L15 = ((!RB2_mem_used[0]) # (RB2_mem[0][75])) # (UB2_read_latency_shift_reg[0]);


--RB2L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~1
RB2L16 = ( !RB2L15 & ( (!DC1L2 & (!DC1L11 & (DC1L9 & UB6L15))) ) );


--RB2L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~2
RB2L17 = ( QB2L1 & ( RB2L16 & ( (!T1L65) # ((!UB2L3 & !QB2L4)) ) ) ) # ( !QB2L1 & ( RB2L16 & ( ((!T1L65) # ((!UB2L3 & !QB2L4))) # (RB2_mem_used[1]) ) ) ) # ( !QB2L1 & ( !RB2L16 & ( RB2_mem_used[1] ) ) );


--CC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
CC1L9 = ( XB1L3 & ( KC1_WideOr1 & ( ((CB1_rst1 & (YC1_d_read & XB1L4))) # (CC1_read_accepted) ) ) ) # ( !XB1L3 & ( KC1_WideOr1 & ( ((CB1_rst1 & YC1_d_read)) # (CC1_read_accepted) ) ) );


--TB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|use_reg~0
TB2L51 = ( DC1L9 & ( TB2_count[0] & ( (XB1L7 & (!TB2_use_reg & (!DC1L2 & !DC1L11))) ) ) ) # ( DC1L9 & ( !TB2_count[0] & ( ((XB1L7 & (!DC1L2 & !DC1L11))) # (TB2_use_reg) ) ) ) # ( !DC1L9 & ( !TB2_count[0] & ( TB2_use_reg ) ) );


--TB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|use_reg~1
TB2L52 = ( T1L65 & ( TB2L51 & ( ((!RB2_mem_used[1] & (!UB2L3 & !QB2L4))) # (TB2_use_reg) ) ) ) # ( !T1L65 & ( TB2L51 & ( (!RB2_mem_used[1]) # (TB2_use_reg) ) ) ) # ( T1L65 & ( !TB2L51 & ( (TB2_use_reg & (((QB2L4) # (UB2L3)) # (RB2_mem_used[1]))) ) ) ) # ( !T1L65 & ( !TB2L51 & ( (TB2_use_reg & RB2_mem_used[1]) ) ) );


--YC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

YC1_d_byteenable[2] = DFFEAS(YC1L387, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[4]~0
TB2L25 = ( T1L65 & ( (!TB2_use_reg) # ((!RB2_mem_used[1] & (!UB2L3 & !QB2L4))) ) ) # ( !T1L65 & ( (!TB2_use_reg) # (!RB2_mem_used[1]) ) );


--YC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
YC1L239 = (YC1_D_iw[0] & (YC1_D_iw[3] & ((YC1_D_iw[2]) # (YC1_D_iw[1]))));


--YC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
YC1L240 = (!YC1_D_iw[4] & YC1L239);


--YC1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
YC1L389 = (!YC1L238 & (((!YC1L122 & !YC1L126)) # (YC1L240))) # (YC1L238 & ((!YC1L122) # ((!YC1L240))));


--YC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

YC1_d_byteenable[3] = DFFEAS(YC1L388, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1
YC1L386 = (!YC1L238 & (((!YC1L122 & YC1L126)) # (YC1L240))) # (YC1L238 & ((!YC1L122) # ((!YC1L240))));


--T1L80 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[6]~0
T1L80 = ((!T1L65) # ((!UB2L3 & !QB2L4))) # (AB1_r_sync_rst);


--D1_bus_enable_d1 is RAM_controller:u1|bus_enable_d1
--register power-up is low

D1_bus_enable_d1 = DFFEAS(T1_bus_enable, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D1_bus_enable_d2 is RAM_controller:u1|bus_enable_d2
--register power-up is low

D1_bus_enable_d2 = DFFEAS(D1_bus_enable_d1, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D1L1 is RAM_controller:u1|ack_process~0
D1L1 = (D1_bus_enable_d1 & !D1_bus_enable_d2);


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--T1_avalon_waitrequest is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_waitrequest
T1_avalon_waitrequest = (T1L65 & ((QB2L4) # (UB2L3)));


--TB2L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|count[0]~0
TB2L18 = ( T1_avalon_waitrequest & ( TB2_count[0] ) ) # ( !T1_avalon_waitrequest & ( TB2_count[0] & ( (!TB2_use_reg) # (RB2_mem_used[1]) ) ) ) # ( !T1_avalon_waitrequest & ( !TB2_count[0] & ( (!RB2_mem_used[1] & (((XB1L7 & DC1L10)) # (TB2_use_reg))) ) ) );


--RB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

RB3_mem_used[0] = DFFEAS(RB3L3, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
RB3L5 = (!RB3_mem_used[0] & (RB3_mem_used[1])) # (RB3_mem_used[0] & (!UB3_read_latency_shift_reg[0] & ((XB1L5) # (RB3_mem_used[1]))));


--UB3L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0
UB3L7 = ( QB3L1 & ( (DC1L8 & ((!W1L1 $ (UB3_wait_latency_counter[0])) # (UB3_wait_latency_counter[1]))) ) );


--UB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1
UB3L9 = (UB3L7 & (!UB3_wait_latency_counter[1] $ (!UB3_wait_latency_counter[0])));


--UB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2
UB3L10 = (!UB3_wait_latency_counter[0] & UB3L7);


--XB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0
XB1L9 = ( DC1L11 & ( (XB1L7 & DC1L7) ) ) # ( !DC1L11 & ( (XB1L7 & ((!DC1L1) # (DC1L7))) ) );


--YC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

YC1_i_read = DFFEAS(YC1L984, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

CC2_read_accepted = DFFEAS(CC2L3, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0
BC2L1 = (CB1_rst1 & (!YC1_i_read & !CC2_read_accepted));


--YC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

YC1_F_pc[10] = DFFEAS(YC1L639, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid,  ,  ,  ,  );


--EC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal0~0
EC1L1 = ( !YC1_F_pc[11] & ( !YC1_F_pc[13] & ( (!YC1_F_pc[10] & (!YC1_F_pc[12] & (!YC1_F_pc[14] & !YC1_F_pc[9]))) ) ) );


--AC2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1]
--register power-up is low

AC2_saved_grant[1] = DFFEAS(RC2L2, CLOCK_50, !AB1_r_sync_rst,  , AC2L57,  ,  ,  ,  );


--AC2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_valid~0
AC2L56 = (BC2L1 & (!EC1L1 & AC2_saved_grant[1]));


--CC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
CC1L10 = (YC1_d_read & !CC1_read_accepted);


--RB5L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
RB5L16 = ( AC2_saved_grant[1] & ( (!CC1L10 & (((!YC1_i_read & !CC2_read_accepted)))) # (CC1L10 & (((!YC1_i_read & !CC2_read_accepted)) # (AC2_saved_grant[0]))) ) ) # ( !AC2_saved_grant[1] & ( (CC1L10 & AC2_saved_grant[0]) ) );


--RB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

RB5_mem_used[0] = DFFEAS(RB5L10, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
RB5L12 = (RB5_mem_used[1] & ((!UB5_read_latency_shift_reg[0]) # (!RB5_mem_used[0])));


--RB5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
RB5L13 = (!RB5_mem_used[0]) # (UB5_read_latency_shift_reg[0]);


--RB5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2
RB5L14 = (CB1_rst1 & !RB5L13);


--RB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3
RB5L15 = ( RB5L12 & ( RB5L14 ) ) # ( !RB5L12 & ( RB5L14 & ( (RB5L16 & (((AC2_saved_grant[0] & XB1L9)) # (AC2L56))) ) ) ) # ( RB5L12 & ( !RB5L14 ) );


--YB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
YB1L2 = (BC2L1 & !EC1L1);


--RC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

RC2_top_priority_reg[0] = DFFEAS(RC2L6, CLOCK_50, !AB1_r_sync_rst,  , RC2L5,  ,  ,  ,  );


--RC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

RC2_top_priority_reg[1] = DFFEAS(RC2L1, CLOCK_50, !AB1_r_sync_rst,  , RC2L5,  ,  ,  ,  );


--RC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0
RC2L1 = (XB1L9 & ((!RC2_top_priority_reg[0]) # ((!YB1L2 & RC2_top_priority_reg[1]))));


--AC2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress
--register power-up is low

AC2_packet_in_progress = DFFEAS(AC2L2, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
UB5L3 = (CB1_rst1 & !RB5_mem_used[1]);


--AC2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0
AC2L57 = ( AC2_packet_in_progress & ( UB5L3 & ( (!AC2_saved_grant[0] & (((AC2_saved_grant[1] & AC2L56)))) # (AC2_saved_grant[0] & (((AC2L56)) # (XB1L9))) ) ) ) # ( !AC2_packet_in_progress & ( UB5L3 & ( ((!AC2L56) # (AC2_saved_grant[1])) # (AC2_saved_grant[0]) ) ) ) # ( !AC2_packet_in_progress & ( !UB5L3 & ( (!AC2L56 & ((!AC2_saved_grant[0]) # (!XB1L9))) ) ) );


--RB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

RB1_mem_used[0] = DFFEAS(RB1L3, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
RB1L5 = ( !UB1_read_latency_shift_reg[0] & ( RB1_mem_used[0] & ( ((V1_av_waitrequest & (DC1L6 & UB6L15))) # (RB1_mem_used[1]) ) ) ) # ( UB1_read_latency_shift_reg[0] & ( !RB1_mem_used[0] & ( RB1_mem_used[1] ) ) ) # ( !UB1_read_latency_shift_reg[0] & ( !RB1_mem_used[0] & ( RB1_mem_used[1] ) ) );


--V1L67 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
V1L67 = (CB1_rst1 & (!RB1_mem_used[1] & (!V1_av_waitrequest & DC1L6)));


--V1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
V1L68 = (V1L67 & ((CC1L10) # (W1L1)));


--XB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~1
XB1L8 = ( CC1_read_accepted & ( DC1L2 & ( (CB1_rst1 & (YC1_d_write & !CC1_write_accepted)) ) ) ) # ( !CC1_read_accepted & ( DC1L2 & ( (CB1_rst1 & (((YC1_d_write & !CC1_write_accepted)) # (YC1_d_read))) ) ) );


--RC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

RC1_top_priority_reg[0] = DFFEAS(RC1L6, CLOCK_50, !AB1_r_sync_rst,  , RC1L5,  ,  ,  ,  );


--RC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

RC1_top_priority_reg[1] = DFFEAS(RC1L1, CLOCK_50, !AB1_r_sync_rst,  , RC1L5,  ,  ,  ,  );


--YB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
YB1L1 = (BC2L1 & EC1L1);


--RC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
RC1L1 = (XB1L8 & ((!RC1_top_priority_reg[0]) # ((RC1_top_priority_reg[1] & !YB1L1))));


--AC1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress
--register power-up is low

AC1_packet_in_progress = DFFEAS(AC1L3, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]
--register power-up is low

AC1_saved_grant[1] = DFFEAS(RC1L2, CLOCK_50, !AB1_r_sync_rst,  , AC1L54,  ,  ,  ,  );


--AC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|WideOr1
AC1_WideOr1 = ( EC1L1 & ( AC1_saved_grant[1] & ( ((XB1L7 & (DC1L2 & AC1_saved_grant[0]))) # (BC2L1) ) ) ) # ( !EC1L1 & ( AC1_saved_grant[1] & ( (XB1L7 & (DC1L2 & AC1_saved_grant[0])) ) ) ) # ( EC1L1 & ( !AC1_saved_grant[1] & ( (XB1L7 & (DC1L2 & AC1_saved_grant[0])) ) ) ) # ( !EC1L1 & ( !AC1_saved_grant[1] & ( (XB1L7 & (DC1L2 & AC1_saved_grant[0])) ) ) );


--AC1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0
AC1L54 = ( AC1_WideOr1 & ( (RB4L15 & ((AC1_saved_grant[1]) # (AC1_saved_grant[0]))) ) ) # ( !AC1_WideOr1 & ( !AC1_packet_in_progress ) );


--BD1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

BD1_write = DFFEAS(BD1L90, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

BD1_address[8] = DFFEAS(AC1_src_data[46], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

SD1_jtag_ram_access = DFFEAS(SD1L107, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
SD1L163 = (!BD1_address[8] & SD1_jtag_ram_access);


--BD1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

BD1_read = DFFEAS(BD1L55, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

SD1_avalon_ociram_readdata_ready = DFFEAS(SD1L105, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
SD1L164 = ( SD1_avalon_ociram_readdata_ready & ( (!SD1_waitrequest) # ((!BD1_write & ((!BD1_read))) # (BD1_write & (SD1L163))) ) ) # ( !SD1_avalon_ociram_readdata_ready & ( (!SD1_waitrequest) # ((!BD1_write) # (SD1L163)) ) );


--QB4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0
QB4L1 = (CC1L10 & AC1_saved_grant[0]);


--QB4L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~1
QB4L2 = ( QB4L1 & ( AC1_WideOr1 ) ) # ( !QB4L1 & ( (!YC1_i_read & (!CC2_read_accepted & (AC1_saved_grant[1] & AC1_WideOr1))) ) );


--RB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

RB4_mem_used[0] = DFFEAS(RB4L9, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
RB4L11 = ( RB4_mem_used[0] & ( (!UB4_read_latency_shift_reg[0] & (((!SD1_waitrequest & QB4L2)) # (RB4_mem_used[1]))) ) ) # ( !RB4_mem_used[0] & ( RB4_mem_used[1] ) );


--UB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg~1
UB2L4 = (UB2L3 & !T1L65);


--UB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg~2
UB2L5 = ( UB6L15 & ( (!RB2_mem_used[1] & (!DC1L2 & (!DC1L11 & DC1L9))) ) );


--RB2_mem[1][75] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][75]
--register power-up is low

RB2_mem[1][75] = DFFEAS(RB2L18, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB2L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~0
RB2L18 = (!RB2_mem_used[1] & (UB2L5 & (T1_WideOr0))) # (RB2_mem_used[1] & (((UB2L5 & T1_WideOr0)) # (RB2_mem[1][75])));


--T1L66 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_waitrequest~1
T1L66 = ( T1L33 & ( (!D1_bridge_acknowledge & ((!T1_time_out_counter[2]) # ((!T1_time_out_counter[3]) # (!T1_time_out_counter[7])))) ) ) # ( !T1L33 & ( !D1_bridge_acknowledge ) );


--QB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|comb~1
QB2L2 = (RB2_mem[0][75]) # (UB2_read_latency_shift_reg[0]);


--RB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[0]~3
RB2L13 = ( T1_WideOr0 & ( T1L66 & ( ((RB2_mem_used[0] & ((!QB2L2) # (RB2_mem_used[1])))) # (UB2L5) ) ) ) # ( !T1_WideOr0 & ( T1L66 & ( (RB2_mem_used[0] & ((!QB2L2) # (RB2_mem_used[1]))) ) ) ) # ( T1_WideOr0 & ( !T1L66 & ( ((RB2_mem_used[0] & ((!QB2L2) # (RB2_mem_used[1])))) # (UB2L5) ) ) ) # ( !T1_WideOr0 & ( !T1L66 & ( ((RB2_mem_used[0] & ((!QB2L2) # (RB2_mem_used[1])))) # (UB2L5) ) ) );


--RB2_mem[1][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][19]
--register power-up is low

RB2_mem[1][19] = DFFEAS(RB2L19, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[19]~0
TB2L40 = (TB2_use_reg & TB2_address_reg[1]);


--RB2L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~1
RB2L19 = (!RB2_mem_used[1] & ((TB2L40))) # (RB2_mem_used[1] & (RB2_mem[1][19]));


--RB2_mem[1][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][76]
--register power-up is low

RB2_mem[1][76] = DFFEAS(RB2L20, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2_endofpacket_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|endofpacket_reg
--register power-up is low

TB2_endofpacket_reg = DFFEAS(TB2L38, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB2L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~2
RB2L20 = ( TB2_endofpacket_reg & ( (!RB2_mem_used[1] & (TB2_use_reg & (TB2_count[0]))) # (RB2_mem_used[1] & (((RB2_mem[1][76])))) ) ) # ( !TB2_endofpacket_reg & ( (RB2_mem_used[1] & RB2_mem[1][76]) ) );


--RB2_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][73]
--register power-up is low

RB2_mem[1][73] = DFFEAS(RB2L21, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB2L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~3
RB2L21 = (!RB2_mem_used[1]) # (RB2_mem[1][73]);


--UB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1
UB5L4 = ( UB5L3 & ( (RB5L16 & (((AC2_saved_grant[0] & XB1L9)) # (AC2L56))) ) );


--RB5_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]
--register power-up is low

RB5_mem[1][74] = DFFEAS(RB5L17, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB5L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
RB5L17 = (!RB5_mem_used[1] & (AC2_saved_grant[1])) # (RB5_mem_used[1] & ((RB5_mem[1][74])));


--RB5_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]
--register power-up is low

RB5_mem[1][56] = DFFEAS(RB5L18, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB5L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
RB5L18 = (!RB5_mem_used[1] & (RB5L16)) # (RB5_mem_used[1] & ((RB5_mem[1][56])));


--UB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
UB1L27 = (CB1_rst1 & !RB1_mem_used[1]);


--UB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1
UB1L28 = (CC1L10 & (V1_av_waitrequest & (DC1L6 & UB1L27)));


--XB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
XB1L6 = (!RB3_mem_used[1] & XB1L5);


--RB6L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|write~1
RB6L7 = (UB6L15 & RB6L6);


--UB4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
UB4L36 = (CB1_rst1 & (RB4L15 & QB4L2));


--RB4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]
--register power-up is low

RB4_mem[1][74] = DFFEAS(RB4L13, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
RB4L13 = (!RB4_mem_used[1] & (AC1_saved_grant[1])) # (RB4_mem_used[1] & ((RB4_mem[1][74])));


--RB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
RB4L12 = (!RB4_mem_used[0]) # (UB4_read_latency_shift_reg[0]);


--RB4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]
--register power-up is low

RB4_mem[1][56] = DFFEAS(RB4L14, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
RB4L14 = ( QB4L1 & ( RB4_mem[1][56] ) ) # ( !QB4L1 & ( RB4_mem[1][56] & ( ((!YC1_i_read & (!CC2_read_accepted & AC1_saved_grant[1]))) # (RB4_mem_used[1]) ) ) ) # ( QB4L1 & ( !RB4_mem[1][56] & ( !RB4_mem_used[1] ) ) ) # ( !QB4L1 & ( !RB4_mem[1][56] & ( (!RB4_mem_used[1] & (!YC1_i_read & (!CC2_read_accepted & AC1_saved_grant[1]))) ) ) );


--CC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
CC1L7 = ( XB1L4 & ( XB1L3 & ( (!CB1_rst1 & (((CC1_end_begintransfer) # (CC1L10)) # (W1L1))) ) ) ) # ( !XB1L4 & ( XB1L3 & ( ((CC1_end_begintransfer) # (CC1L10)) # (W1L1) ) ) ) # ( XB1L4 & ( !XB1L3 & ( (!CB1_rst1 & (((CC1_end_begintransfer) # (CC1L10)) # (W1L1))) ) ) ) # ( !XB1L4 & ( !XB1L3 & ( (!CB1_rst1 & (((CC1_end_begintransfer) # (CC1L10)) # (W1L1))) ) ) );


--RB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]~1
RB6L3 = ( RB6_mem_used[0] & ( ((!UB6_read_latency_shift_reg[0]) # ((UB6L15 & RB6L6))) # (RB6_mem_used[1]) ) ) # ( !RB6_mem_used[0] & ( (UB6L15 & RB6L6) ) );


--YC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

YC1_D_iw[11] = DFFEAS(YC1L601, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  ,  ,  );


--YC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

YC1_D_iw[13] = DFFEAS(YC1L603, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  ,  ,  );


--YC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

YC1_D_iw[15] = DFFEAS(YC1L605, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  ,  ,  );


--YC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

YC1_D_iw[16] = DFFEAS(YC1L606, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  ,  ,  );


--YC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
YC1L562 = ( YC1_D_iw[15] & ( !YC1_D_iw[16] & ( (!YC1_D_iw[11] & (YC1_D_iw[12] & (!YC1_D_iw[13] & YC1_D_iw[14]))) ) ) );


--YC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

YC1_D_iw[5] = DFFEAS(YC1L595, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  ,  ,  );


--YC1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
YC1L547 = ( YC1_D_iw[4] & ( YC1_D_iw[5] & ( (!YC1_D_iw[0] & (YC1_D_iw[1] & (!YC1_D_iw[2] & YC1_D_iw[3]))) ) ) );


--YC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
YC1L563 = ( !YC1_D_iw[15] & ( !YC1_D_iw[16] & ( (YC1_D_iw[11] & (YC1_D_iw[12] & (!YC1_D_iw[13] & YC1_D_iw[14]))) ) ) );


--YC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
YC1L212 = (!YC1_D_iw[14] & YC1_D_iw[15]);


--YC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
YC1L234 = ( YC1L547 & ( (!YC1_D_iw[11] & (YC1_D_iw[12] & (YC1_D_iw[13] & !YC1_D_iw[16]))) ) );


--YC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

YC1_R_ctrl_shift_rot_right = DFFEAS(YC1L248, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~0
YC1L436 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[3])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[5])));


--YC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
YC1L305 = (!YC1L547 & (YC1_D_iw[4])) # (YC1L547 & ((YC1_D_iw[15])));


--YC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
YC1L564 = ( !YC1_D_iw[15] & ( !YC1_D_iw[16] & ( (!YC1_D_iw[11] & (!YC1_D_iw[12] & (!YC1_D_iw[13] & YC1_D_iw[14]))) ) ) );


--YC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
YC1L548 = ( !YC1_D_iw[4] & ( YC1_D_iw[5] & ( (!YC1_D_iw[0] & (!YC1_D_iw[1] & (!YC1_D_iw[2] & YC1_D_iw[3]))) ) ) );


--YC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
YC1L549 = ( !YC1_D_iw[4] & ( !YC1_D_iw[5] & ( (!YC1_D_iw[0] & (!YC1_D_iw[1] & (!YC1_D_iw[2] & YC1_D_iw[3]))) ) ) );


--YC1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
YC1L550 = ( !YC1_D_iw[4] & ( !YC1_D_iw[5] & ( (!YC1_D_iw[0] & (YC1_D_iw[1] & (YC1_D_iw[2] & YC1_D_iw[3]))) ) ) );


--YC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
YC1L551 = ( !YC1_D_iw[4] & ( !YC1_D_iw[5] & ( (!YC1_D_iw[0] & (YC1_D_iw[1] & (YC1_D_iw[2] & !YC1_D_iw[3]))) ) ) );


--YC1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
YC1L552 = ( YC1_D_iw[4] & ( !YC1_D_iw[5] & ( (!YC1_D_iw[0] & (!YC1_D_iw[1] & (!YC1_D_iw[2] & YC1_D_iw[3]))) ) ) );


--YC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
YC1L553 = ( !YC1_D_iw[4] & ( YC1_D_iw[5] & ( (!YC1_D_iw[0] & (!YC1_D_iw[1] & (!YC1_D_iw[2] & !YC1_D_iw[3]))) ) ) );


--YC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
YC1L303 = (YC1L203) # (YC1L305);


--YC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
YC1L304 = (!YC1L547 & (YC1_D_iw[3])) # (YC1L547 & ((YC1_D_iw[14])));


--YC1L302 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
YC1L302 = (YC1L304) # (YC1L203);


--YC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

YC1_E_valid_from_R = DFFEAS(YC1L546, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

YC1_R_ctrl_br = DFFEAS(YC1L650, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

YC1_R_ctrl_retaddr = DFFEAS(YC1L243, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
YC1L696 = (!YC1_E_valid_from_R & (((YC1_R_valid & YC1_R_ctrl_retaddr)))) # (YC1_E_valid_from_R & (((YC1_R_valid & YC1_R_ctrl_retaddr)) # (YC1_R_ctrl_br)));


--YC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

YC1_R_ctrl_jmp_direct = DFFEAS(YC1L231, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L697 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
YC1L697 = (YC1_E_valid_from_R & YC1_R_ctrl_jmp_direct);


--YC1L683 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~2
YC1L683 = ( ED1_q_b[4] & ( (!YC1L696 & ((!YC1L697) # ((YC1_D_iw[8])))) # (YC1L696 & (((YC1L2)))) ) ) # ( !ED1_q_b[4] & ( (!YC1L696 & (YC1L697 & (YC1_D_iw[8]))) # (YC1L696 & (((YC1L2)))) ) );


--YC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

YC1_R_src2_use_imm = DFFEAS(YC1L722, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

YC1_R_ctrl_src_imm5_shift_rot = DFFEAS(YC1L253, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
YC1L720 = (!YC1_R_src2_use_imm & !YC1_R_ctrl_src_imm5_shift_rot);


--YC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

YC1_R_ctrl_hi_imm16 = DFFEAS(YC1L224, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

YC1_R_ctrl_force_src2_zero = DFFEAS(YC1L223, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1
YC1L719 = ( YC1_D_iw[10] & ( (!YC1_R_ctrl_hi_imm16 & (!YC1_R_ctrl_force_src2_zero & ((!YC1L720) # (ED2_q_b[4])))) ) ) # ( !YC1_D_iw[10] & ( (ED2_q_b[4] & (YC1L720 & (!YC1_R_ctrl_hi_imm16 & !YC1_R_ctrl_force_src2_zero))) ) );


--YC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

YC1_E_alu_sub = DFFEAS(YC1L345, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
YC1L565 = ( !YC1_D_iw[15] & ( YC1_D_iw[16] & ( (!YC1_D_iw[11] & (YC1_D_iw[12] & (YC1_D_iw[13] & !YC1_D_iw[14]))) ) ) );


--YC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
YC1_D_op_rdctl = (YC1L547 & YC1L565);


--YC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
YC1L566 = ( YC1_D_iw[15] & ( !YC1_D_iw[16] & ( (!YC1_D_iw[11] & (!YC1_D_iw[12] & (!YC1_D_iw[13] & !YC1_D_iw[14]))) ) ) );


--YC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
YC1L567 = ( YC1_D_iw[15] & ( YC1_D_iw[16] & ( (!YC1_D_iw[11] & (!YC1_D_iw[12] & (!YC1_D_iw[13] & !YC1_D_iw[14]))) ) ) );


--YC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
YC1L209 = (YC1L547 & (((YC1L567) # (YC1L566)) # (YC1L204)));


--YC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
YC1L554 = ( YC1_D_iw[4] & ( YC1_D_iw[5] & ( (!YC1_D_iw[0] & (!YC1_D_iw[1] & (!YC1_D_iw[2] & !YC1_D_iw[3]))) ) ) );


--YC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
YC1L555 = ( YC1_D_iw[4] & ( !YC1_D_iw[5] & ( (!YC1_D_iw[0] & (!YC1_D_iw[1] & (!YC1_D_iw[2] & !YC1_D_iw[3]))) ) ) );


--YC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
YC1L650 = ( YC1_D_iw[1] & ( YC1_D_iw[2] & ( (!YC1_D_iw[0] & ((!YC1_D_iw[4]) # ((!YC1_D_iw[5]) # (!YC1_D_iw[3])))) ) ) );


--YC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
YC1L210 = (!YC1L549 & (!YC1L555 & !YC1L650));


--YC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2
YC1L211 = ( YC1L554 & ( YC1L210 ) ) # ( !YC1L554 & ( YC1L210 & ( (((YC1L209) # (YC1L553)) # (YC1L552)) # (YC1L548) ) ) ) # ( YC1L554 & ( !YC1L210 ) ) # ( !YC1L554 & ( !YC1L210 ) );


--YC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~1
YC1L442 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[9])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[11])));


--YC1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~3
YC1L689 = ( ED1_q_b[10] & ( (!YC1L696 & (((!YC1L697)) # (YC1_D_iw[14]))) # (YC1L696 & (((YC1L6)))) ) ) # ( !ED1_q_b[10] & ( (!YC1L696 & (YC1_D_iw[14] & (YC1L697))) # (YC1L696 & (((YC1L6)))) ) );


--YC1L515 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~0
YC1L515 = ((YC1_R_ctrl_force_src2_zero) # (YC1_R_ctrl_hi_imm16)) # (YC1_R_ctrl_src_imm5_shift_rot);


--YC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~2
YC1L444 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[11])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[13])));


--YC1L691 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~4
YC1L691 = ( ED1_q_b[12] & ( (!YC1L696 & (((!YC1L697)) # (YC1_D_iw[16]))) # (YC1L696 & (((YC1L10)))) ) ) # ( !ED1_q_b[12] & ( (!YC1L696 & (YC1_D_iw[16] & (YC1L697))) # (YC1L696 & (((YC1L10)))) ) );


--YC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

YC1_D_iw[18] = DFFEAS(YC1L608, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  ,  ,  );


--YC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~3
YC1L441 = (!YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[8]))) # (YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[10]));


--YC1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~5
YC1L688 = ( ED1_q_b[9] & ( (!YC1L696 & (((!YC1L697)) # (YC1_D_iw[13]))) # (YC1L696 & (((YC1L14)))) ) ) # ( !ED1_q_b[9] & ( (!YC1L696 & (YC1_D_iw[13] & (YC1L697))) # (YC1L696 & (((YC1L14)))) ) );


--YC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~4
YC1L440 = (!YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[7]))) # (YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[9]));


--YC1L687 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~6
YC1L687 = ( ED1_q_b[8] & ( (!YC1L696 & (((!YC1L697)) # (YC1_D_iw[12]))) # (YC1L696 & (((YC1L18)))) ) ) # ( !ED1_q_b[8] & ( (!YC1L696 & (YC1_D_iw[12] & (YC1L697))) # (YC1L696 & (((YC1L18)))) ) );


--YC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~5
YC1L439 = (!YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[6]))) # (YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[8]));


--YC1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~7
YC1L686 = ( ED1_q_b[7] & ( (!YC1L696 & (((!YC1L697)) # (YC1_D_iw[11]))) # (YC1L696 & (((YC1L22)))) ) ) # ( !ED1_q_b[7] & ( (!YC1L696 & (YC1_D_iw[11] & (YC1L697))) # (YC1L696 & (((YC1L22)))) ) );


--YC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~6
YC1L437 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[4])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[6])));


--YC1L684 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~8
YC1L684 = ( ED1_q_b[5] & ( (!YC1L696 & ((!YC1L697) # ((YC1_D_iw[9])))) # (YC1L696 & (((YC1L26)))) ) ) # ( !ED1_q_b[5] & ( (!YC1L696 & (YC1L697 & (YC1_D_iw[9]))) # (YC1L696 & (((YC1L26)))) ) );


--YC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~7
YC1L438 = (!YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[5]))) # (YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[7]));


--YC1L685 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~9
YC1L685 = ( ED1_q_b[6] & ( (!YC1L696 & ((!YC1L697) # ((YC1_D_iw[10])))) # (YC1L696 & (((YC1L30)))) ) ) # ( !ED1_q_b[6] & ( (!YC1L696 & (YC1L697 & (YC1_D_iw[10]))) # (YC1L696 & (((YC1L30)))) ) );


--YC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~8
YC1L443 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[10])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[12])));


--YC1L690 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~10
YC1L690 = ( ED1_q_b[11] & ( (!YC1L696 & (((!YC1L697)) # (YC1_D_iw[15]))) # (YC1L696 & (((YC1L34)))) ) ) # ( !ED1_q_b[11] & ( (!YC1L696 & (YC1_D_iw[15] & (YC1L697))) # (YC1L696 & (((YC1L34)))) ) );


--YC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~9
YC1L445 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[12])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[14])));


--YC1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~11
YC1L692 = ( ED1_q_b[13] & ( (!YC1L696 & ((!YC1L697) # ((YC1_D_iw[17])))) # (YC1L696 & (((YC1L38)))) ) ) # ( !ED1_q_b[13] & ( (!YC1L696 & (YC1L697 & (YC1_D_iw[17]))) # (YC1L696 & (((YC1L38)))) ) );


--YC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

YC1_D_iw[19] = DFFEAS(YC1L609, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  ,  ,  );


--YC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~10
YC1L446 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[13])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[15])));


--YC1L693 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~12
YC1L693 = ( ED1_q_b[14] & ( (!YC1L696 & ((!YC1L697) # ((YC1_D_iw[18])))) # (YC1L696 & (((YC1L42)))) ) ) # ( !ED1_q_b[14] & ( (!YC1L696 & (YC1L697 & (YC1_D_iw[18]))) # (YC1L696 & (((YC1L42)))) ) );


--YC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

YC1_D_iw[20] = DFFEAS(YC1L610, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  ,  ,  );


--YC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~11
YC1L447 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[14])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[16])));


--YC1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~13
YC1L694 = ( ED1_q_b[15] & ( (!YC1L696 & ((!YC1L697) # ((YC1_D_iw[19])))) # (YC1L696 & (((YC1L46)))) ) ) # ( !ED1_q_b[15] & ( (!YC1L696 & (YC1L697 & (YC1_D_iw[19]))) # (YC1L696 & (((YC1L46)))) ) );


--YC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

YC1_D_iw[21] = DFFEAS(YC1L611, CLOCK_50, !AB1_r_sync_rst,  , YC1L643,  ,  ,  ,  );


--YC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~12
YC1L448 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[15])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[17])));


--YC1L695 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~14
YC1L695 = ( ED1_q_b[16] & ( (!YC1L696 & ((!YC1L697) # ((YC1_D_iw[20])))) # (YC1L696 & (((YC1L50)))) ) ) # ( !ED1_q_b[16] & ( (!YC1L696 & (YC1L697 & (YC1_D_iw[20]))) # (YC1L696 & (((YC1L50)))) ) );


--YC1L698 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0
YC1L698 = ( ED2_q_b[16] & ( (!YC1_R_ctrl_hi_imm16 & (((!YC1_R_src2_use_imm) # (YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[6])) ) ) # ( !ED2_q_b[16] & ( (!YC1_R_ctrl_hi_imm16 & (((YC1_R_src2_use_imm & YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[6])) ) );


--YC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

YC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(YC1L257, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
YC1L714 = (YC1_R_ctrl_unsigned_lo_imm16) # (YC1_R_ctrl_force_src2_zero);


--YC1L434 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~13
YC1L434 = (!YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[1]))) # (YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[3]));


--YC1L681 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~15
YC1L681 = ( ED1_q_b[2] & ( (!YC1L696 & (((!YC1L697) # (YC1_D_iw[6])))) # (YC1L696 & (YC1L54)) ) ) # ( !ED1_q_b[2] & ( (!YC1L696 & (((YC1L697 & YC1_D_iw[6])))) # (YC1L696 & (YC1L54)) ) );


--YC1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2
YC1L717 = ( !YC1_R_ctrl_force_src2_zero & ( (!YC1_R_ctrl_hi_imm16 & ((!YC1L720 & ((YC1_D_iw[8]))) # (YC1L720 & (ED2_q_b[2])))) ) );


--YC1L435 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~14
YC1L435 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[2])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[4])));


--YC1L682 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~16
YC1L682 = ( ED1_q_b[3] & ( (!YC1L696 & ((!YC1L697) # ((YC1_D_iw[7])))) # (YC1L696 & (((YC1L58)))) ) ) # ( !ED1_q_b[3] & ( (!YC1L696 & (YC1L697 & ((YC1_D_iw[7])))) # (YC1L696 & (((YC1L58)))) ) );


--YC1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3
YC1L718 = ( YC1_D_iw[9] & ( (!YC1_R_ctrl_hi_imm16 & (!YC1_R_ctrl_force_src2_zero & ((!YC1L720) # (ED2_q_b[3])))) ) ) # ( !YC1_D_iw[9] & ( (ED2_q_b[3] & (YC1L720 & (!YC1_R_ctrl_hi_imm16 & !YC1_R_ctrl_force_src2_zero))) ) );


--YC1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]
--register power-up is low

YC1_W_control_rd_data[1] = DFFEAS(YC1L350, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L785 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0
YC1L785 = ( YC1_W_control_rd_data[1] & ( YC1_W_alu_result[1] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_br_cmp)) # (YC1_R_ctrl_ld & ((YC1_av_ld_byte0_data[1]))) ) ) ) # ( !YC1_W_control_rd_data[1] & ( YC1_W_alu_result[1] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte0_data[1])))) ) ) ) # ( YC1_W_control_rd_data[1] & ( !YC1_W_alu_result[1] & ( (!YC1_R_ctrl_ld & (YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte0_data[1])))) ) ) ) # ( !YC1_W_control_rd_data[1] & ( !YC1_W_alu_result[1] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte0_data[1]) ) ) );


--YC1L786 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1
YC1L786 = ( YC1_av_ld_byte0_data[2] & ( ((YC1_W_alu_result[2] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte0_data[2] & ( (YC1_W_alu_result[2] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--YC1L787 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
YC1L787 = ( YC1_av_ld_byte0_data[3] & ( ((YC1_W_alu_result[3] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte0_data[3] & ( (YC1_W_alu_result[3] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--YC1L788 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3
YC1L788 = ( YC1_av_ld_byte0_data[4] & ( ((YC1_W_alu_result[4] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte0_data[4] & ( (YC1_W_alu_result[4] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--YC1L789 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4
YC1L789 = ( YC1_av_ld_byte0_data[5] & ( ((YC1_W_alu_result[5] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte0_data[5] & ( (YC1_W_alu_result[5] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--YC1L790 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5
YC1L790 = ( YC1_av_ld_byte0_data[6] & ( ((YC1_W_alu_result[6] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte0_data[6] & ( (YC1_W_alu_result[6] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--YC1L791 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6
YC1L791 = ( YC1_av_ld_byte0_data[7] & ( ((YC1_W_alu_result[7] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte0_data[7] & ( (YC1_W_alu_result[7] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--YC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

YC1_av_ld_byte1_data[0] = DFFEAS(YC1L855, CLOCK_50, !AB1_r_sync_rst,  , YC1L853,  ,  ,  ,  );


--YC1L792 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~7
YC1L792 = ( YC1_av_ld_byte1_data[0] & ( ((YC1_W_alu_result[8] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte1_data[0] & ( (YC1_W_alu_result[8] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--UB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

UB4_av_readdata_pre[4] = DFFEAS(BD1_readdata[4], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0
YB2L2 = (UB4_read_latency_shift_reg[0] & (RB4_mem[0][74] & RB4_mem[0][56]));


--YB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0
YB3L2 = (UB5_read_latency_shift_reg[0] & (RB5_mem[0][74] & RB5_mem[0][56]));


--YC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

YC1_W_status_reg_pie = DFFEAS(YC1L819, CLOCK_50, !AB1_r_sync_rst,  , YC1_E_valid_from_R,  ,  ,  ,  );


--YC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

YC1_W_ipending_reg[0] = DFFEAS(YC1L780, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req
YC1_intr_req = (YC1_W_status_reg_pie & YC1_W_ipending_reg[0]);


--YC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

YC1_hbreak_enabled = DFFEAS(YC1L979, CLOCK_50, !AB1_r_sync_rst,  , YC1_E_valid_from_R,  ,  ,  ,  );


--YC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

YC1_hbreak_pending = DFFEAS(YC1L981, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

KD1_jtag_break = DFFEAS(KD1L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

YC1_wait_for_one_post_bret_inst = DFFEAS(YC1L987, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L982 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
YC1L982 = ( YC1_wait_for_one_post_bret_inst & ( (YC1_W_valid & (!YC1_hbreak_enabled & ((KD1_jtag_break) # (YC1_hbreak_pending)))) ) ) # ( !YC1_wait_for_one_post_bret_inst & ( (!YC1_hbreak_enabled & ((KD1_jtag_break) # (YC1_hbreak_pending))) ) );


--YC1L271 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]~0
YC1L271 = (!YC1_intr_req & !YC1L982);


--YC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~0
YC1L594 = ( YC1L271 & ( (!UB4_av_readdata_pre[4] & (((EE1_q_a[4] & YB3L2)))) # (UB4_av_readdata_pre[4] & (((EE1_q_a[4] & YB3L2)) # (YB2L2))) ) ) # ( !YC1L271 );


--YC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
YC1L643 = (!YC1_i_read & ((YB3L2) # (YB2L2)));


--UB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

UB4_av_readdata_pre[0] = DFFEAS(BD1_readdata[0], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~1
YC1L590 = ( EE1_q_a[0] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[0])) # (YB3L2))) ) ) # ( !EE1_q_a[0] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[0])) ) );


--UB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

UB4_av_readdata_pre[1] = DFFEAS(BD1_readdata[1], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~2
YC1L591 = ( EE1_q_a[1] & ( ((!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[1]))) # (YB3L2) ) ) # ( !EE1_q_a[1] & ( (!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[1])) ) );


--UB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

UB4_av_readdata_pre[2] = DFFEAS(BD1_readdata[2], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~3
YC1L592 = ( EE1_q_a[2] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[2])) # (YB3L2))) ) ) # ( !EE1_q_a[2] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[2])) ) );


--UB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

UB4_av_readdata_pre[3] = DFFEAS(BD1_readdata[3], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~4
YC1L593 = ( EE1_q_a[3] & ( ((!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[3]))) # (YB3L2) ) ) # ( !EE1_q_a[3] & ( (!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[3])) ) );


--YC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

YC1_av_ld_byte1_data[1] = DFFEAS(YC1L860, CLOCK_50, !AB1_r_sync_rst,  , YC1L853,  ,  ,  ,  );


--YC1L793 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~8
YC1L793 = ( YC1_av_ld_byte1_data[1] & ( ((YC1_W_alu_result[9] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte1_data[1] & ( (YC1_W_alu_result[9] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--CB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
CB1L44 = AMPP_FUNCTION(!A1L8, !A1L13, !A1L3);


--CB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
CB1L81 = AMPP_FUNCTION(!A1L4, !CB1_td_shift[0], !CB1_state, !CB1_user_saw_rvalid, !CB1L44, !CB1_count[0]);


--CB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

CB1_rdata[7] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[7], !AB1_r_sync_rst, CB1L22);


--CB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
CB1L70 = AMPP_FUNCTION(!CB1_count[9], !CB1_td_shift[10], !CB1_rdata[7]);


--V1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

V1_t_dav = DFFEAS(LB2_b_full, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

CB1_write_stalled = AMPP_FUNCTION(A1L10, CB1L96, !A1L2, CB1L97);


--CB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
CB1L71 = AMPP_FUNCTION(!A1L4, !CB1_state, !CB1_count[1], !CB1_user_saw_rvalid, !CB1_td_shift[9]);


--CB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

CB1_td_shift[2] = AMPP_FUNCTION(A1L10, CB1L73, !A1L2, CB1L57);


--CB1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
CB1L72 = AMPP_FUNCTION(!A1L4, !CB1_count[9], !A1L8, !CB1_write_stalled, !CB1L71, !CB1_td_shift[2]);


--CB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
CB1L15 = AMPP_FUNCTION(!A1L4, !CB1_state, !A1L11, !A1L8, !CB1_count[8]);


--CB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

CB1_rvalid0 = AMPP_FUNCTION(CLOCK_50, CB1L42, !AB1_r_sync_rst);


--KD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

KD1_monitor_ready = DFFEAS(KD1L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
VD1L58 = ( SD1_MonDReg[1] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[1])))) # (TD1L2 & (((VD1_sr[3])))) ) ) # ( !SD1_MonDReg[1] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[1])))) # (TD1L2 & (((VD1_sr[3])))) ) );


--UD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

UD1_jdo[0] = DFFEAS(VD1_sr[0], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

UD1_jdo[36] = DFFEAS(VD1_sr[36], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

UD1_jdo[37] = DFFEAS(VD1_sr[37], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

UD1_ir[1] = DFFEAS(A1L17, CLOCK_50,  ,  , UD1_jxuir,  ,  ,  ,  );


--UD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

UD1_ir[0] = DFFEAS(A1L16, CLOCK_50,  ,  , UD1_jxuir,  ,  ,  ,  );


--UD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

UD1_enable_action_strobe = DFFEAS(UD1_update_jdo_strobe, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~0
HD1L33 = (UD1_ir[1] & (!UD1_ir[0] & UD1_enable_action_strobe));


--HD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~1
HD1L34 = (!UD1_jdo[36] & (!UD1_jdo[37] & HD1L33));


--UD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

UD1_jdo[35] = DFFEAS(VD1_sr[35], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
UD1_take_action_ocimem_b = (!UD1_ir[1] & (!UD1_ir[0] & (UD1_enable_action_strobe & UD1_jdo[35])));


--UD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

UD1_jdo[3] = DFFEAS(VD1_sr[3], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

SD1_jtag_ram_rd_d1 = DFFEAS(SD1_jtag_ram_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0
SD1L89 = (!SD1_jtag_ram_rd_d1 & (SD1_MonAReg[2] & (!SD1_MonAReg[4] & !SD1_MonAReg[3])));


--SD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1
SD1L90 = ( SD1L89 & ( (!UD1_take_action_ocimem_b) # (UD1_jdo[3]) ) ) # ( !SD1L89 & ( (!UD1_take_action_ocimem_b & (((SD1_jtag_ram_rd_d1 & DE1_q_a[0])))) # (UD1_take_action_ocimem_b & (UD1_jdo[3])) ) );


--SD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

SD1_jtag_rd_d1 = DFFEAS(SD1_jtag_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2
SD1L50 = ( SD1_jtag_rd_d1 & ( (((!UD1_enable_action_strobe) # (UD1_jdo[35])) # (UD1_ir[0])) # (UD1_ir[1]) ) ) # ( !SD1_jtag_rd_d1 & ( (!UD1_ir[1] & (!UD1_ir[0] & (UD1_enable_action_strobe & UD1_jdo[35]))) ) );


--YC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
YC1L556 = ( !YC1_D_iw[4] & ( !YC1_D_iw[5] & ( (!YC1_D_iw[0] & (!YC1_D_iw[1] & (!YC1_D_iw[2] & !YC1_D_iw[3]))) ) ) );


--YC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
YC1L568 = ( YC1_D_iw[15] & ( YC1_D_iw[16] & ( (!YC1_D_iw[11] & (YC1_D_iw[12] & (YC1_D_iw[13] & YC1_D_iw[14]))) ) ) );


--YC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
YC1L569 = ( YC1_D_iw[15] & ( YC1_D_iw[16] & ( (YC1_D_iw[11] & (YC1_D_iw[12] & (YC1_D_iw[13] & YC1_D_iw[14]))) ) ) );


--YC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
YC1L557 = ( !YC1_D_iw[4] & ( !YC1_D_iw[5] & ( (!YC1_D_iw[0] & (YC1_D_iw[1] & (!YC1_D_iw[2] & !YC1_D_iw[3]))) ) ) );


--YC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
YC1L558 = ( !YC1_D_iw[4] & ( YC1_D_iw[5] & ( (!YC1_D_iw[0] & (!YC1_D_iw[1] & (YC1_D_iw[2] & !YC1_D_iw[3]))) ) ) );


--YC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
YC1L559 = ( !YC1_D_iw[4] & ( YC1_D_iw[5] & ( (!YC1_D_iw[0] & (YC1_D_iw[1] & (!YC1_D_iw[2] & YC1_D_iw[3]))) ) ) );


--YC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
YC1L214 = ( !YC1L219 & ( !YC1L218 & ( (!YC1L557 & (!YC1L558 & (!YC1L559 & !YC1L220))) ) ) );


--YC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
YC1L208 = ( YC1_D_iw[5] & ( YC1_D_iw[4] & ( (!YC1_D_iw[1] & (!YC1_D_iw[0] & ((!YC1_D_iw[3]) # (YC1_D_iw[2])))) # (YC1_D_iw[1] & (YC1_D_iw[0] & ((!YC1_D_iw[3]) # (!YC1_D_iw[2])))) ) ) ) # ( !YC1_D_iw[5] & ( YC1_D_iw[4] & ( (!YC1_D_iw[1] & (((!YC1_D_iw[0])))) # (YC1_D_iw[1] & (YC1_D_iw[0] & ((!YC1_D_iw[3]) # (!YC1_D_iw[2])))) ) ) ) # ( YC1_D_iw[5] & ( !YC1_D_iw[4] & ( (!YC1_D_iw[1] & (!YC1_D_iw[0] & ((!YC1_D_iw[2]) # (YC1_D_iw[3])))) # (YC1_D_iw[1] & (((YC1_D_iw[0])))) ) ) ) # ( !YC1_D_iw[5] & ( !YC1_D_iw[4] & ( (!YC1_D_iw[1] & ((!YC1_D_iw[0]) # ((!YC1_D_iw[3] & !YC1_D_iw[2])))) # (YC1_D_iw[1] & (((YC1_D_iw[0])))) ) ) );


--YC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
YC1L260 = (!YC1L208 & ((YC1_D_iw[18]))) # (YC1L208 & (YC1_D_iw[23]));


--YC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
YC1L261 = ( YC1L214 & ( YC1L260 & ( (!YC1L547) # (((!YC1L227 & !YC1L226)) # (YC1L556)) ) ) ) # ( !YC1L214 & ( YC1L260 & ( YC1L556 ) ) ) # ( YC1L214 & ( !YC1L260 & ( YC1L556 ) ) ) # ( !YC1L214 & ( !YC1L260 & ( YC1L556 ) ) );


--YC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~2
YC1L262 = (!YC1L208 & ((YC1_D_iw[19]))) # (YC1L208 & (YC1_D_iw[24]));


--YC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~3
YC1L263 = ( YC1L214 & ( YC1L262 ) ) # ( !YC1L214 & ( YC1L262 ) ) # ( YC1L214 & ( !YC1L262 & ( ((YC1L547 & ((YC1L226) # (YC1L227)))) # (YC1L556) ) ) ) # ( !YC1L214 & ( !YC1L262 ) );


--YC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~4
YC1L258 = (!YC1L208 & ((YC1_D_iw[17]))) # (YC1L208 & (YC1_D_iw[22]));


--YC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~5
YC1L259 = ( YC1L214 & ( YC1L258 ) ) # ( !YC1L214 & ( YC1L258 ) ) # ( YC1L214 & ( !YC1L258 & ( ((YC1L547 & ((YC1L226) # (YC1L227)))) # (YC1L556) ) ) ) # ( !YC1L214 & ( !YC1L258 ) );


--YC1L266 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~6
YC1L266 = (!YC1L208 & ((YC1_D_iw[21]))) # (YC1L208 & (YC1_D_iw[26]));


--YC1L267 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~7
YC1L267 = ( YC1L214 & ( YC1L266 ) ) # ( !YC1L214 & ( YC1L266 ) ) # ( YC1L214 & ( !YC1L266 & ( ((YC1L547 & ((YC1L226) # (YC1L227)))) # (YC1L556) ) ) ) # ( !YC1L214 & ( !YC1L266 ) );


--YC1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8
YC1L264 = (!YC1L208 & ((YC1_D_iw[20]))) # (YC1L208 & (YC1_D_iw[25]));


--YC1L265 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9
YC1L265 = ( YC1L214 & ( YC1L264 ) ) # ( !YC1L214 & ( YC1L264 ) ) # ( YC1L214 & ( !YC1L264 & ( ((YC1L547 & ((YC1L226) # (YC1L227)))) # (YC1L556) ) ) ) # ( !YC1L214 & ( !YC1L264 ) );


--YC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13
YC1L560 = ( !YC1_D_iw[4] & ( !YC1_D_iw[5] & ( (YC1_D_iw[0] & (!YC1_D_iw[1] & (!YC1_D_iw[2] & !YC1_D_iw[3]))) ) ) );


--YC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
YC1L310 = (!YC1L560 & (!YC1L650 & !YC1L727));


--YC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
YC1_D_wr_dst_reg = ( YC1L265 & ( YC1L310 ) ) # ( !YC1L265 & ( YC1L310 & ( (((YC1L267) # (YC1L259)) # (YC1L263)) # (YC1L261) ) ) );


--YC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
YC1L241 = (YC1_D_iw[4] & (YC1_D_iw[0] & (YC1_D_iw[2] & !YC1_D_iw[3])));


--YC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

YC1_av_ld_aligning_data = DFFEAS(YC1L833, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

YC1_av_ld_align_cycle[1] = DFFEAS(YC1L830, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

YC1_av_ld_align_cycle[0] = DFFEAS(YC1L829, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
YC1L832 = (YC1_av_ld_align_cycle[1] & (!YC1_av_ld_align_cycle[0] $ (((!YC1L239) # (YC1_D_iw[4])))));


--YC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
YC1L833 = ( YC1L241 & ( (YC1_av_ld_aligning_data & !YC1L832) ) ) # ( !YC1L241 & ( (!YC1_av_ld_aligning_data & (YC1_d_read & (!KC1_WideOr1))) # (YC1_av_ld_aligning_data & (((!YC1L832)))) ) );


--YC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

YC1_av_ld_waiting_for_data = DFFEAS(YC1L935, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L935 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
YC1L935 = ( YC1_R_ctrl_ld & ( YC1_av_ld_waiting_for_data & ( (!YC1_d_read) # ((!TB1L36 & KC1L3)) ) ) ) # ( !YC1_R_ctrl_ld & ( YC1_av_ld_waiting_for_data & ( (!YC1_d_read) # ((!TB1L36 & KC1L3)) ) ) ) # ( YC1_R_ctrl_ld & ( !YC1_av_ld_waiting_for_data & ( YC1_E_new_inst ) ) );


--YC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
YC1L542 = ( YC1L833 & ( YC1L935 & ( (YC1_R_ctrl_ld & ((YC1_E_valid_from_R) # (YC1_E_new_inst))) ) ) ) # ( !YC1L833 & ( YC1L935 & ( (YC1_R_ctrl_ld & ((YC1_E_valid_from_R) # (YC1_E_new_inst))) ) ) ) # ( YC1L833 & ( !YC1L935 & ( (YC1_R_ctrl_ld & (((YC1_E_valid_from_R & !YC1L241)) # (YC1_E_new_inst))) ) ) ) # ( !YC1L833 & ( !YC1L935 & ( (YC1_E_new_inst & YC1_R_ctrl_ld) ) ) );


--YC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
YC1L543 = (!YC1_E_shift_rot_cnt[3] & (!YC1_E_shift_rot_cnt[2] & (!YC1_E_shift_rot_cnt[1] & !YC1_E_shift_rot_cnt[0])));


--YC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
YC1L544 = ( YC1L543 & ( (YC1_R_ctrl_shift_rot & (YC1_E_valid_from_R & ((YC1_E_shift_rot_cnt[4]) # (YC1_E_new_inst)))) ) ) # ( !YC1L543 & ( (YC1_R_ctrl_shift_rot & YC1_E_valid_from_R) ) );


--YC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
YC1L824 = (!YC1_E_st_stall & (YC1_E_valid_from_R & (!YC1L542 & !YC1L544)));


--YC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
YC1L232 = ( YC1_D_iw[2] & ( (YC1_D_iw[0] & (YC1_D_iw[1] & ((!YC1_D_iw[4]) # (!YC1_D_iw[3])))) ) );


--KC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0
KC1L4 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[0]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[0])) # (TB1_data_reg[0])));


--YB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0
YB2L1 = (UB4_read_latency_shift_reg[0] & ((!RB4_mem[0][74]) # (!RB4_mem[0][56])));


--UB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[0]
--register power-up is low

UB6_av_readdata_pre[0] = DFFEAS(W1_readdata[0], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
--register power-up is low

UB3_av_readdata_pre[30] = DFFEAS(YC1_W_alu_result[2], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1
KC1L5 = (!UB1_read_latency_shift_reg[0] & (UB3_read_latency_shift_reg[0] & ((UB3_av_readdata_pre[30])))) # (UB1_read_latency_shift_reg[0] & (((UB3_read_latency_shift_reg[0] & UB3_av_readdata_pre[30])) # (UB1_av_readdata_pre[0])));


--KC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~2
KC1L6 = ( !KC1L5 & ( (!UB6_read_latency_shift_reg[0] & ((!YB2L1) # ((!UB4_av_readdata_pre[0])))) # (UB6_read_latency_shift_reg[0] & (!UB6_av_readdata_pre[0] & ((!YB2L1) # (!UB4_av_readdata_pre[0])))) ) );


--KC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~3
KC1L7 = ( KC1L6 & ( (!TB1L36 & (YB3L1 & (EE1_q_a[0]))) # (TB1L36 & (((YB3L1 & EE1_q_a[0])) # (KC1L4))) ) ) # ( !KC1L6 );


--YC1L933 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
YC1L933 = ( YC1_av_ld_align_cycle[0] & ( (YC1_W_alu_result[1] & (YC1_av_ld_aligning_data & !YC1_av_ld_align_cycle[1])) ) ) # ( !YC1_av_ld_align_cycle[0] & ( (YC1_av_ld_aligning_data & ((!YC1_W_alu_result[0] & (YC1_W_alu_result[1] & !YC1_av_ld_align_cycle[1])) # (YC1_W_alu_result[0] & ((!YC1_av_ld_align_cycle[1]) # (YC1_W_alu_result[1]))))) ) );


--YC1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]~0
YC1L841 = ( YC1_av_ld_align_cycle[0] & ( (!YC1_av_ld_aligning_data) # ((YC1_W_alu_result[1] & !YC1_av_ld_align_cycle[1])) ) ) # ( !YC1_av_ld_align_cycle[0] & ( (!YC1_av_ld_aligning_data) # ((!YC1_W_alu_result[0] & (YC1_W_alu_result[1] & !YC1_av_ld_align_cycle[1])) # (YC1_W_alu_result[0] & ((!YC1_av_ld_align_cycle[1]) # (YC1_W_alu_result[1])))) ) );


--YC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

YC1_R_compare_op[0] = DFFEAS(YC1L304, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~15
YC1L380 = (!YC1_E_src2[26] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[26])) # (YC1_R_logic_op[1] & ((YC1_E_src1[26]))))) # (YC1_E_src2[26] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[26])))));


--YC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~16
YC1L379 = (!YC1_E_src2[25] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[25])) # (YC1_R_logic_op[1] & ((YC1_E_src1[25]))))) # (YC1_E_src2[25] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[25])))));


--YC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~17
YC1L378 = (!YC1_E_src2[24] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[24])) # (YC1_R_logic_op[1] & ((YC1_E_src1[24]))))) # (YC1_E_src2[24] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[24])))));


--YC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~18
YC1L377 = (!YC1_E_src2[23] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[23])) # (YC1_R_logic_op[1] & ((YC1_E_src1[23]))))) # (YC1_E_src2[23] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[23])))));


--YC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

YC1_E_src2[31] = DFFEAS(YC1L713, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~19
YC1L385 = (!YC1_E_src2[31] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[31])) # (YC1_R_logic_op[1] & ((YC1_E_src1[31]))))) # (YC1_E_src2[31] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[31])))));


--YC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~20
YC1L384 = (!YC1_E_src2[30] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[30])) # (YC1_R_logic_op[1] & ((YC1_E_src1[30]))))) # (YC1_E_src2[30] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[30])))));


--YC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~21
YC1L383 = (!YC1_E_src2[29] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[29])) # (YC1_R_logic_op[1] & ((YC1_E_src1[29]))))) # (YC1_E_src2[29] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[29])))));


--YC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~22
YC1L382 = (!YC1_E_src2[28] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[28])) # (YC1_R_logic_op[1] & ((YC1_E_src1[28]))))) # (YC1_E_src2[28] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[28])))));


--YC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
YC1L579 = (!YC1L385 & (!YC1L384 & (!YC1L383 & !YC1L382)));


--YC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
YC1L580 = ( YC1L579 & ( (!YC1L380 & (!YC1L379 & (!YC1L378 & !YC1L377))) ) );


--YC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
YC1L581 = (!YC1L360 & !YC1L370);


--YC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
YC1L582 = ( !YC1L362 & ( !YC1L361 & ( (!YC1L358 & (!YC1L364 & (!YC1L366 & !YC1L363))) ) ) );


--YC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
YC1L583 = ( YC1L581 & ( YC1L582 & ( (!YC1L359 & (!YC1L367 & (!YC1L368 & !YC1L369))) ) ) );


--YC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~23
YC1L374 = (!YC1_E_src2[20] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[20])) # (YC1_R_logic_op[1] & ((YC1_E_src1[20]))))) # (YC1_E_src2[20] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[20])))));


--YC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~24
YC1L373 = (!YC1_E_src2[19] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[19])) # (YC1_R_logic_op[1] & ((YC1_E_src1[19]))))) # (YC1_E_src2[19] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[19])))));


--YC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~25
YC1L372 = (!YC1_E_src2[18] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[18])) # (YC1_R_logic_op[1] & ((YC1_E_src1[18]))))) # (YC1_E_src2[18] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[18])))));


--YC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~26
YC1L371 = (!YC1_E_src2[17] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[17])) # (YC1_R_logic_op[1] & ((YC1_E_src1[17]))))) # (YC1_E_src2[17] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[17])))));


--YC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

YC1_E_src2[1] = DFFEAS(YC1L716, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~27
YC1L355 = (!YC1_E_src2[1] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[1])) # (YC1_R_logic_op[1] & ((YC1_E_src1[1]))))) # (YC1_E_src2[1] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[1])))));


--YC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~28
YC1L381 = (!YC1_E_src2[27] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[27])) # (YC1_R_logic_op[1] & ((YC1_E_src1[27]))))) # (YC1_E_src2[27] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[27])))));


--YC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
YC1L584 = (!YC1L355 & !YC1L381);


--YC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

YC1_E_src2[0] = DFFEAS(YC1L715, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~29
YC1L354 = (!YC1_E_src2[0] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[0])) # (YC1_R_logic_op[1] & ((YC1_E_src1[0]))))) # (YC1_E_src2[0] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[0])))));


--YC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~30
YC1L376 = (!YC1_E_src2[22] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[22])) # (YC1_R_logic_op[1] & ((YC1_E_src1[22]))))) # (YC1_E_src2[22] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[22])))));


--YC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~31
YC1L375 = (!YC1_E_src2[21] & ((!YC1_R_logic_op[1] & (!YC1_R_logic_op[0] & !YC1_E_src1[21])) # (YC1_R_logic_op[1] & ((YC1_E_src1[21]))))) # (YC1_E_src2[21] & (!YC1_R_logic_op[1] $ (((!YC1_R_logic_op[0]) # (!YC1_E_src1[21])))));


--YC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
YC1L585 = ( !YC1L376 & ( !YC1L375 & ( (!YC1L356 & (!YC1L357 & (!YC1L365 & !YC1L354))) ) ) );


--YC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
YC1L586 = ( YC1L584 & ( YC1L585 & ( (!YC1L374 & (!YC1L373 & (!YC1L372 & !YC1L371))) ) ) );


--YC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

YC1_R_compare_op[1] = DFFEAS(YC1L305, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
YC1L346 = ( YC1L586 & ( YC1_R_compare_op[1] & ( (!YC1_R_compare_op[0] & (YC1L130)) # (YC1_R_compare_op[0] & (((!YC1L580) # (!YC1L583)))) ) ) ) # ( !YC1L586 & ( YC1_R_compare_op[1] & ( (YC1_R_compare_op[0]) # (YC1L130) ) ) ) # ( YC1L586 & ( !YC1_R_compare_op[1] & ( (!YC1_R_compare_op[0] & (((YC1L580 & YC1L583)))) # (YC1_R_compare_op[0] & (!YC1L130)) ) ) ) # ( !YC1L586 & ( !YC1_R_compare_op[1] & ( (!YC1L130 & YC1_R_compare_op[0]) ) ) );


--YC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
YC1L587 = ( !YC1_D_iw[10] & ( (!YC1_D_iw[6] & (!YC1_D_iw[8] & (!YC1_D_iw[7] & !YC1_D_iw[9]))) ) );


--YC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

YC1_W_estatus_reg = DFFEAS(YC1L773, CLOCK_50, !AB1_r_sync_rst,  , YC1_E_valid_from_R,  ,  ,  ,  );


--YC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
YC1L588 = ( !YC1_D_iw[10] & ( (YC1_D_iw[6] & (!YC1_D_iw[8] & (!YC1_D_iw[7] & !YC1_D_iw[9]))) ) );


--YC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

YC1_W_bstatus_reg = DFFEAS(YC1L764, CLOCK_50, !AB1_r_sync_rst,  , YC1_E_valid_from_R,  ,  ,  ,  );


--YC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
YC1L589 = (!YC1_D_iw[8] & (YC1_D_iw[7] & (!YC1_D_iw[9] & !YC1_D_iw[10])));


--YC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

YC1_W_ienable_reg[0] = DFFEAS(YC1_E_src1[0], CLOCK_50, !AB1_r_sync_rst,  , YC1L777,  ,  ,  ,  );


--YC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
YC1L347 = ( !YC1_D_iw[10] & ( YC1_W_ipending_reg[0] & ( (!YC1_D_iw[6] & (YC1_D_iw[8] & (!YC1_D_iw[7] & !YC1_D_iw[9]))) ) ) );


--YC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
YC1L348 = ( YC1L347 & ( (!YC1_D_iw[6] & (!YC1_W_bstatus_reg & YC1L589)) ) ) # ( !YC1L347 & ( (!YC1L589) # ((!YC1_D_iw[6] & (!YC1_W_bstatus_reg)) # (YC1_D_iw[6] & ((!YC1_W_ienable_reg[0])))) ) );


--YC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
YC1L349 = ( YC1L348 & ( (!YC1L587 & (((YC1_W_estatus_reg & YC1L588)))) # (YC1L587 & (YC1_W_status_reg_pie)) ) ) # ( !YC1L348 & ( (!YC1L587 & (((!YC1L588) # (YC1_W_estatus_reg)))) # (YC1L587 & (YC1_W_status_reg_pie)) ) );


--YC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16
YC1L311 = ( YC1_E_shift_rot_result[0] & ( ((!YC1_R_ctrl_logic & (YC1L126)) # (YC1_R_ctrl_logic & ((YC1L354)))) # (YC1_R_ctrl_shift_rot) ) ) # ( !YC1_E_shift_rot_result[0] & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic & (YC1L126)) # (YC1_R_ctrl_logic & ((YC1L354))))) ) );


--UB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

UB4_av_readdata_pre[22] = DFFEAS(BD1_readdata[22], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~5
YC1L612 = ( EE1_q_a[22] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[22])) # (YB3L2))) ) ) # ( !EE1_q_a[22] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[22])) ) );


--UB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

UB4_av_readdata_pre[23] = DFFEAS(BD1_readdata[23], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~6
YC1L613 = ( EE1_q_a[23] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[23])) # (YB3L2))) ) ) # ( !EE1_q_a[23] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[23])) ) );


--UB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

UB4_av_readdata_pre[24] = DFFEAS(BD1_readdata[24], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~7
YC1L614 = ( EE1_q_a[24] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[24])) # (YB3L2))) ) ) # ( !EE1_q_a[24] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[24])) ) );


--UB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

UB4_av_readdata_pre[25] = DFFEAS(BD1_readdata[25], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~8
YC1L615 = ( EE1_q_a[25] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[25])) # (YB3L2))) ) ) # ( !EE1_q_a[25] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[25])) ) );


--UB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

UB4_av_readdata_pre[26] = DFFEAS(BD1_readdata[26], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~9
YC1L616 = ( EE1_q_a[26] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[26])) # (YB3L2))) ) ) # ( !EE1_q_a[26] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[26])) ) );


--AB1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[1] = DFFEAS(AB1_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AB1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

AB1_r_sync_rst_chain[3] = DFFEAS(AB1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AB1L18 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1
AB1L18 = (AB1_altera_reset_synchronizer_int_chain[2] & AB1_r_sync_rst_chain[3]);


--YC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

YC1_D_valid = DFFEAS(YC1L643, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2
YC1L387 = (!YC1L238 & (((YC1L122 & !YC1L126)) # (YC1L240))) # (YC1L238 & (((!YC1L240)) # (YC1L122)));


--YC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3
YC1L388 = (!YC1L238 & (((YC1L122 & YC1L126)) # (YC1L240))) # (YC1L238 & (((!YC1L240)) # (YC1L122)));


--RB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1
RB3L3 = (!RB3_mem_used[1] & (((!UB3_read_latency_shift_reg[0] & RB3_mem_used[0])) # (XB1L5))) # (RB3_mem_used[1] & (((RB3_mem_used[0]))));


--YC1L984 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
YC1L984 = (!YC1_W_valid & (((YB3L2) # (YB2L2)) # (YC1_i_read)));


--CC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
CC2L2 = ( AC2_saved_grant[1] & ( (!EC1L1 & (((!RB5_mem_used[1])))) # (EC1L1 & (RB4L15 & ((AC1_saved_grant[1])))) ) ) # ( !AC2_saved_grant[1] & ( (RB4L15 & (EC1L1 & AC1_saved_grant[1])) ) );


--CC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
CC2L3 = ( !YB3L2 & ( CC2L2 & ( (!YB2L2 & (((CB1_rst1 & !YC1_i_read)) # (CC2_read_accepted))) ) ) ) # ( !YB3L2 & ( !CC2L2 & ( (CC2_read_accepted & !YB2L2) ) ) );


--YC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

YC1_R_ctrl_uncond_cti_non_br = DFFEAS(YC1L256, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

YC1_R_ctrl_br_uncond = DFFEAS(YC1L551, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
YC1L642 = (!YC1_R_ctrl_uncond_cti_non_br & (!YC1_R_ctrl_br_uncond & ((!YC1_W_cmp_result) # (!YC1_R_ctrl_br))));


--YC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

YC1_R_ctrl_exception = DFFEAS(YC1L216, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

YC1_R_ctrl_break = DFFEAS(YC1L213, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
YC1L640 = (!YC1_R_ctrl_exception & !YC1_R_ctrl_break);


--YC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~0
YC1L639 = (YC1L640 & ((!YC1L642 & (!YC1L70)) # (YC1L642 & ((!YC1L10)))));


--YC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1
YC1L641 = (!YC1L640) # (YC1L642);


--RC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1
RC2L2 = (YB1L2 & (((!XB1L9 & !RC2_top_priority_reg[0])) # (RC2_top_priority_reg[1])));


--RB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4
RB5L9 = (RB5_mem_used[0] & ((!UB5_read_latency_shift_reg[0]) # (RB5_mem_used[1])));


--RB5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5
RB5L10 = ( UB5L3 & ( RB5L9 ) ) # ( !UB5L3 & ( RB5L9 ) ) # ( UB5L3 & ( !RB5L9 & ( (RB5L16 & (((AC2_saved_grant[0] & XB1L9)) # (AC2L56))) ) ) );


--RC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
RC2L5 = ( AC2_packet_in_progress & ( UB5L3 & ( (!AC2_saved_grant[0] & (((AC2_saved_grant[1] & YB1L2)))) # (AC2_saved_grant[0] & (((AC2_saved_grant[1] & YB1L2)) # (XB1L9))) ) ) ) # ( !AC2_packet_in_progress & ( UB5L3 & ( (YB1L2) # (XB1L9) ) ) ) # ( !AC2_packet_in_progress & ( !UB5L3 & ( (!XB1L9 & (((!AC2_saved_grant[1] & YB1L2)))) # (XB1L9 & (!AC2_saved_grant[0] & ((!AC2_saved_grant[1]) # (!YB1L2)))) ) ) );


--RB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
RB1L3 = ((RB1_mem_used[0] & ((!UB1_read_latency_shift_reg[0]) # (RB1_mem_used[1])))) # (UB1L28);


--RC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
RC1L2 = (YB1L1 & (((!XB1L8 & !RC1_top_priority_reg[0])) # (RC1_top_priority_reg[1])));


--RC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
RC1L5 = ( AC1_packet_in_progress & ( AC1_saved_grant[1] & ( (RB4L15 & (((AC1_saved_grant[0] & XB1L8)) # (YB1L1))) ) ) ) # ( !AC1_packet_in_progress & ( AC1_saved_grant[1] & ( (!YB1L1 & (XB1L8 & ((!AC1_saved_grant[0]) # (RB4L15)))) # (YB1L1 & (((RB4L15)))) ) ) ) # ( AC1_packet_in_progress & ( !AC1_saved_grant[1] & ( (AC1_saved_grant[0] & (RB4L15 & XB1L8)) ) ) ) # ( !AC1_packet_in_progress & ( !AC1_saved_grant[1] & ( (!XB1L8 & (((YB1L1)))) # (XB1L8 & ((!AC1_saved_grant[0]) # ((RB4L15)))) ) ) );


--BD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
BD1L90 = ( AC1_WideOr1 & ( BD1_write & ( SD1_waitrequest ) ) ) # ( !AC1_WideOr1 & ( BD1_write & ( SD1_waitrequest ) ) ) # ( AC1_WideOr1 & ( !BD1_write & ( (W1L1 & (AC1_saved_grant[0] & !RB4_mem_used[1])) ) ) );


--AC1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46]
AC1_src_data[46] = (!YC1_W_alu_result[10] & (((AC1_saved_grant[1] & YC1_F_pc[8])))) # (YC1_W_alu_result[10] & (((AC1_saved_grant[1] & YC1_F_pc[8])) # (AC1_saved_grant[0])));


--UD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
UD1L49 = (!UD1_ir[1] & (!UD1_ir[0] & UD1_enable_action_strobe));


--UD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

UD1_jdo[34] = DFFEAS(VD1_sr[34], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

UD1_jdo[17] = DFFEAS(VD1_sr[17], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
SD1L107 = ( SD1L2 & ( (UD1L49 & (((!UD1_jdo[34]) # (!UD1_jdo[17])) # (UD1_jdo[35]))) ) ) # ( !SD1L2 & ( (UD1L49 & (!UD1_jdo[35] & (UD1_jdo[34] & !UD1_jdo[17]))) ) );


--BD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
BD1L55 = (!BD1_read & (((!RB4_mem_used[1] & QB4L2)))) # (BD1_read & (SD1_waitrequest));


--SD1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
SD1L105 = ( SD1_avalon_ociram_readdata_ready & ( (SD1_waitrequest & (((!SD1L163 & BD1_read)) # (BD1_write))) ) ) # ( !SD1_avalon_ociram_readdata_ready & ( (SD1_waitrequest & (!BD1_write & (!SD1L163 & BD1_read))) ) );


--RB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
RB4L9 = ( RB4_mem_used[0] & ( ((!UB4_read_latency_shift_reg[0]) # ((!SD1_waitrequest & QB4L2))) # (RB4_mem_used[1]) ) ) # ( !RB4_mem_used[0] & ( (!SD1_waitrequest & (!RB4_mem_used[1] & QB4L2)) ) );


--TB2L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg~0
TB2L12 = ( TB2_address_reg[1] & ( ((T1L65 & ((QB2L4) # (UB2L3)))) # (RB2_mem_used[1]) ) ) # ( !TB2_address_reg[1] & ( (!RB2_mem_used[1] & ((!T1L65) # ((!UB2L3 & !QB2L4)))) ) );


--TB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|endofpacket_reg~0
TB2L38 = (!TB2_use_reg) # (TB2_endofpacket_reg);


--UB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

UB4_av_readdata_pre[11] = DFFEAS(BD1_readdata[11], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~10
YC1L601 = ( EE1_q_a[11] & ( ((!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[11]))) # (YB3L2) ) ) # ( !EE1_q_a[11] & ( (!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[11])) ) );


--UB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

UB4_av_readdata_pre[12] = DFFEAS(BD1_readdata[12], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~11
YC1L602 = ( EE1_q_a[12] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[12])) # (YB3L2))) ) ) # ( !EE1_q_a[12] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[12])) ) );


--UB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

UB4_av_readdata_pre[13] = DFFEAS(BD1_readdata[13], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~12
YC1L603 = ( EE1_q_a[13] & ( ((!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[13]))) # (YB3L2) ) ) # ( !EE1_q_a[13] & ( (!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[13])) ) );


--UB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

UB4_av_readdata_pre[14] = DFFEAS(BD1_readdata[14], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~13
YC1L604 = ( EE1_q_a[14] & ( (((YB2L2 & UB4_av_readdata_pre[14])) # (YC1_intr_req)) # (YB3L2) ) ) # ( !EE1_q_a[14] & ( ((YB2L2 & UB4_av_readdata_pre[14])) # (YC1_intr_req) ) );


--UB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

UB4_av_readdata_pre[15] = DFFEAS(BD1_readdata[15], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~14
YC1L605 = ( EE1_q_a[15] & ( ((!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[15]))) # (YB3L2) ) ) # ( !EE1_q_a[15] & ( (!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[15])) ) );


--UB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

UB4_av_readdata_pre[16] = DFFEAS(BD1_readdata[16], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~15
YC1L606 = ( EE1_q_a[16] & ( ((!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[16]))) # (YB3L2) ) ) # ( !EE1_q_a[16] & ( (!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[16])) ) );


--UB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

UB4_av_readdata_pre[5] = DFFEAS(BD1_readdata[5], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16
YC1L595 = ( EE1_q_a[5] & ( ((!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[5]))) # (YB3L2) ) ) # ( !EE1_q_a[5] & ( (!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[5])) ) );


--YC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
YC1L247 = (YC1_D_iw[12] & (((YC1_D_iw[11] & !YC1_D_iw[16])) # (YC1_D_iw[15])));


--YC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
YC1L248 = (!YC1_D_iw[13] & (YC1_D_iw[14] & (YC1L547 & YC1L247)));


--YC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
YC1L546 = (((YC1L544) # (YC1L542)) # (YC1_R_valid)) # (YC1_E_st_stall);


--YC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
YC1L215 = (!YC1L559 & (!YC1L220 & (!YC1L219 & !YC1L218)));


--YC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
YC1L570 = ( YC1_D_iw[15] & ( YC1_D_iw[16] & ( (!YC1_D_iw[11] & (!YC1_D_iw[12] & (YC1_D_iw[13] & !YC1_D_iw[14]))) ) ) );


--YC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
YC1L571 = ( YC1_D_iw[15] & ( YC1_D_iw[16] & ( (YC1_D_iw[11] & (!YC1_D_iw[12] & (YC1_D_iw[13] & !YC1_D_iw[14]))) ) ) );


--YC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
YC1L572 = ( YC1_D_iw[15] & ( YC1_D_iw[16] & ( (YC1_D_iw[11] & (!YC1_D_iw[12] & (YC1_D_iw[13] & YC1_D_iw[14]))) ) ) );


--YC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
YC1L573 = ( YC1_D_iw[15] & ( !YC1_D_iw[16] & ( (YC1_D_iw[11] & (!YC1_D_iw[12] & (YC1_D_iw[13] & YC1_D_iw[14]))) ) ) );


--YC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
YC1L242 = (!YC1L556 & (!YC1L557 & ((!YC1L547) # (!YC1L244))));


--YC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
YC1L243 = ( YC1L245 & ( YC1L242 & ( ((!YC1L215) # (YC1L558)) # (YC1L547) ) ) ) # ( !YC1L245 & ( YC1L242 & ( ((!YC1L215) # ((YC1L547 & YC1L227))) # (YC1L558) ) ) ) # ( YC1L245 & ( !YC1L242 ) ) # ( !YC1L245 & ( !YC1L242 ) );


--YC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
YC1L231 = ( !YC1_D_iw[5] & ( (!YC1_D_iw[4] & (!YC1_D_iw[1] & (!YC1_D_iw[2] & !YC1_D_iw[3]))) ) );


--UB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

UB4_av_readdata_pre[8] = DFFEAS(BD1_readdata[8], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~17
YC1L598 = ( EE1_q_a[8] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[8])) # (YB3L2))) ) ) # ( !EE1_q_a[8] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[8])) ) );


--YC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
YC1L722 = ( YC1L727 ) # ( !YC1L727 & ( (((YC1_R_valid & YC1L650)) # (YC1L723)) # (YC1L208) ) );


--YC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
YC1L252 = (!YC1_D_iw[11] & ((!YC1_D_iw[14] & ((!YC1_D_iw[16]))) # (YC1_D_iw[14] & (YC1_D_iw[15]))));


--YC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
YC1L253 = (YC1_D_iw[12] & (!YC1_D_iw[13] & (YC1L547 & YC1L252)));


--YC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
YC1L224 = ( YC1_D_iw[2] & ( YC1_D_iw[5] & ( (!YC1_D_iw[0] & (!YC1_D_iw[1] & ((YC1_D_iw[3]) # (YC1_D_iw[4])))) ) ) );


--YC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
YC1L225 = ( !YC1L228 & ( (!YC1L568 & (!YC1L569 & (!YC1L230 & !YC1L229))) ) );


--YC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
YC1L574 = ( !YC1_D_iw[15] & ( !YC1_D_iw[16] & ( (YC1_D_iw[11] & (!YC1_D_iw[12] & (YC1_D_iw[13] & !YC1_D_iw[14]))) ) ) );


--YC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
YC1L575 = ( !YC1_D_iw[15] & ( !YC1_D_iw[16] & ( (YC1_D_iw[11] & (!YC1_D_iw[12] & (YC1_D_iw[13] & YC1_D_iw[14]))) ) ) );


--YC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
YC1L221 = ( !YC1L575 & ( (!YC1L570 & (!YC1L571 & (!YC1L572 & !YC1L574))) ) );


--YC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
YC1L576 = ( !YC1_D_iw[15] & ( !YC1_D_iw[16] & ( (YC1_D_iw[11] & (!YC1_D_iw[12] & (!YC1_D_iw[13] & !YC1_D_iw[14]))) ) ) );


--YC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
YC1L577 = ( !YC1_D_iw[15] & ( !YC1_D_iw[16] & ( (YC1_D_iw[11] & (!YC1_D_iw[12] & (!YC1_D_iw[13] & YC1_D_iw[14]))) ) ) );


--YC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
YC1L222 = (!YC1L560 & ((!YC1L547) # ((!YC1L576 & !YC1L577))));


--YC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
YC1L223 = ( YC1L242 & ( YC1L222 & ( (!YC1L215) # ((YC1L547 & ((!YC1L225) # (!YC1L221)))) ) ) ) # ( !YC1L242 & ( YC1L222 ) ) # ( YC1L242 & ( !YC1L222 ) ) # ( !YC1L242 & ( !YC1L222 ) );


--UB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

UB4_av_readdata_pre[10] = DFFEAS(BD1_readdata[10], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18
YC1L600 = ( EE1_q_a[10] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[10])) # (YB3L2))) ) ) # ( !EE1_q_a[10] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[10])) ) );


--YC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14
YC1L561 = ( YC1_D_iw[4] & ( !YC1_D_iw[5] & ( (!YC1_D_iw[0] & (YC1_D_iw[1] & (YC1_D_iw[2] & !YC1_D_iw[3]))) ) ) );


--YC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
YC1L345 = ( YC1L205 & ( YC1_R_valid ) ) # ( !YC1L205 & ( (YC1_R_valid & (((YC1L547 & YC1L206)) # (YC1L207))) ) );


--YC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

YC1_av_ld_byte1_data[2] = DFFEAS(YC1L865, CLOCK_50, !AB1_r_sync_rst,  , YC1L853,  ,  ,  ,  );


--YC1L794 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~9
YC1L794 = ( YC1_av_ld_byte1_data[2] & ( ((YC1_W_alu_result[10] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte1_data[2] & ( (YC1_W_alu_result[10] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--YC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

YC1_av_ld_byte1_data[4] = DFFEAS(YC1L873, CLOCK_50, !AB1_r_sync_rst,  , YC1L853,  ,  ,  ,  );


--YC1L796 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~10
YC1L796 = ( YC1_av_ld_byte1_data[4] & ( ((YC1_W_alu_result[12] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte1_data[4] & ( (YC1_W_alu_result[12] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--UB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

UB4_av_readdata_pre[18] = DFFEAS(BD1_readdata[18], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~19
YC1L608 = ( UB4_av_readdata_pre[18] & ( EE1_q_a[18] & ( ((!YC1_intr_req & ((YB3L2) # (YB2L2)))) # (YC1L982) ) ) ) # ( !UB4_av_readdata_pre[18] & ( EE1_q_a[18] & ( ((YB3L2 & !YC1_intr_req)) # (YC1L982) ) ) ) # ( UB4_av_readdata_pre[18] & ( !EE1_q_a[18] & ( ((YB2L2 & !YC1_intr_req)) # (YC1L982) ) ) ) # ( !UB4_av_readdata_pre[18] & ( !EE1_q_a[18] & ( YC1L982 ) ) );


--UB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

UB4_av_readdata_pre[9] = DFFEAS(BD1_readdata[9], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~20
YC1L599 = ( EE1_q_a[9] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[9])) # (YB3L2))) ) ) # ( !EE1_q_a[9] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[9])) ) );


--YC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

YC1_F_pc[3] = DFFEAS(YC1L638, CLOCK_50, !AB1_r_sync_rst,  , YC1_W_valid,  ,  ,  ,  );


--UB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

UB4_av_readdata_pre[17] = DFFEAS(BD1_readdata[17], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~21
YC1L607 = ( EE1_q_a[17] & ( (((YB2L2 & UB4_av_readdata_pre[17])) # (YC1_intr_req)) # (YB3L2) ) ) # ( !EE1_q_a[17] & ( ((YB2L2 & UB4_av_readdata_pre[17])) # (YC1_intr_req) ) );


--YC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

YC1_av_ld_byte1_data[3] = DFFEAS(YC1L869, CLOCK_50, !AB1_r_sync_rst,  , YC1L853,  ,  ,  ,  );


--YC1L795 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~11
YC1L795 = ( YC1_av_ld_byte1_data[3] & ( ((YC1_W_alu_result[11] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte1_data[3] & ( (YC1_W_alu_result[11] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--YC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

YC1_av_ld_byte1_data[5] = DFFEAS(YC1L877, CLOCK_50, !AB1_r_sync_rst,  , YC1L853,  ,  ,  ,  );


--YC1L797 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~12
YC1L797 = ( YC1_av_ld_byte1_data[5] & ( ((YC1_W_alu_result[13] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte1_data[5] & ( (YC1_W_alu_result[13] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--UB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

UB4_av_readdata_pre[19] = DFFEAS(BD1_readdata[19], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~22
YC1L609 = ( EE1_q_a[19] & ( ((!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[19]))) # (YB3L2) ) ) # ( !EE1_q_a[19] & ( (!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[19])) ) );


--YC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

YC1_av_ld_byte1_data[6] = DFFEAS(YC1L881, CLOCK_50, !AB1_r_sync_rst,  , YC1L853,  ,  ,  ,  );


--YC1L798 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13
YC1L798 = ( YC1_av_ld_byte1_data[6] & ( ((YC1_W_alu_result[14] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte1_data[6] & ( (YC1_W_alu_result[14] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--UB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

UB4_av_readdata_pre[20] = DFFEAS(BD1_readdata[20], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~23
YC1L610 = ( EE1_q_a[20] & ( ((!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[20]))) # (YB3L2) ) ) # ( !EE1_q_a[20] & ( (!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[20])) ) );


--YC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

YC1_av_ld_byte1_data[7] = DFFEAS(YC1L885, CLOCK_50, !AB1_r_sync_rst,  , YC1L853,  ,  ,  ,  );


--YC1L799 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~14
YC1L799 = ( YC1_av_ld_byte1_data[7] & ( ((YC1_W_alu_result[15] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte1_data[7] & ( (YC1_W_alu_result[15] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--UB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

UB4_av_readdata_pre[21] = DFFEAS(BD1_readdata[21], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~24
YC1L611 = ( EE1_q_a[21] & ( ((!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[21]))) # (YB3L2) ) ) # ( !EE1_q_a[21] & ( (!YC1L271) # ((YB2L2 & UB4_av_readdata_pre[21])) ) );


--YC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15
YC1L449 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[16])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[18])));


--YC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

YC1_av_ld_byte2_data[0] = DFFEAS(YC1L898, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L800 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15
YC1L800 = ( YC1_av_ld_byte2_data[0] & ( ((YC1_W_alu_result[16] & (!YC1_R_ctrl_rd_ctl_reg & !YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld) ) ) # ( !YC1_av_ld_byte2_data[0] & ( (YC1_W_alu_result[16] & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp & !YC1_R_ctrl_ld))) ) );


--UB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

UB4_av_readdata_pre[6] = DFFEAS(BD1_readdata[6], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~25
YC1L596 = ( EE1_q_a[6] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[6])) # (YB3L2))) ) ) # ( !EE1_q_a[6] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[6])) ) );


--YC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
YC1L257 = (((YC1L236) # (YC1L723)) # (YC1L554)) # (YC1L548);


--YC1L433 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~16
YC1L433 = (!YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[0]))) # (YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[2]));


--UB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

UB4_av_readdata_pre[7] = DFFEAS(BD1_readdata[7], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~26
YC1L597 = ( EE1_q_a[7] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[7])) # (YB3L2))) ) ) # ( !EE1_q_a[7] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[7])) ) );


--KC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~4
KC1L8 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[1]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[1])) # (TB1_data_reg[1])));


--UB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[1]
--register power-up is low

UB6_av_readdata_pre[1] = DFFEAS(W1_readdata[1], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~5
KC1L9 = (!UB1_read_latency_shift_reg[0] & (UB3_read_latency_shift_reg[0] & (UB3_av_readdata_pre[30]))) # (UB1_read_latency_shift_reg[0] & (((UB3_read_latency_shift_reg[0] & UB3_av_readdata_pre[30])) # (UB1_av_readdata_pre[1])));


--KC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~6
KC1L10 = ( !KC1L9 & ( (!UB6_read_latency_shift_reg[0] & ((!YB2L1) # ((!UB4_av_readdata_pre[1])))) # (UB6_read_latency_shift_reg[0] & (!UB6_av_readdata_pre[1] & ((!YB2L1) # (!UB4_av_readdata_pre[1])))) ) );


--KC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~7
KC1L11 = ( KC1L10 & ( (!TB1L36 & (YB3L1 & (EE1_q_a[1]))) # (TB1L36 & (((YB3L1 & EE1_q_a[1])) # (KC1L8))) ) ) # ( !KC1L10 );


--YC1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]
--register power-up is low

YC1_W_ienable_reg[1] = DFFEAS(YC1_E_src1[1], CLOCK_50, !AB1_r_sync_rst,  , YC1L777,  ,  ,  ,  );


--YC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3
YC1L350 = (YC1_D_iw[6] & (YC1L589 & YC1_W_ienable_reg[1]));


--YC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17
YC1L312 = ( YC1L355 & ( (!YC1_R_ctrl_shift_rot & (((YC1L122)) # (YC1_R_ctrl_logic))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[1])))) ) ) # ( !YC1L355 & ( (!YC1_R_ctrl_shift_rot & (!YC1_R_ctrl_logic & ((YC1L122)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[1])))) ) );


--UB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[2]
--register power-up is low

UB6_av_readdata_pre[2] = DFFEAS(W1_readdata[2], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~8
KC1L12 = ( KC1L14 & ( ((!KC1L13) # ((YB3L1 & EE1_q_a[2]))) # (TB1L36) ) ) # ( !KC1L14 & ( (!KC1L13) # ((YB3L1 & EE1_q_a[2])) ) );


--UB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[3]
--register power-up is low

UB6_av_readdata_pre[3] = DFFEAS(W1_readdata[3], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~9
KC1L15 = ( KC1L17 & ( ((!KC1L16) # ((YB3L1 & EE1_q_a[3]))) # (TB1L36) ) ) # ( !KC1L17 & ( (!KC1L16) # ((YB3L1 & EE1_q_a[3])) ) );


--UB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[4]
--register power-up is low

UB6_av_readdata_pre[4] = DFFEAS(W1_readdata[4], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~10
KC1L18 = ( KC1L20 & ( ((!KC1L19) # ((YB3L1 & EE1_q_a[4]))) # (TB1L36) ) ) # ( !KC1L20 & ( (!KC1L19) # ((YB3L1 & EE1_q_a[4])) ) );


--KC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~11
KC1L21 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[5]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[5])) # (TB1_data_reg[5])));


--UB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[5]
--register power-up is low

UB6_av_readdata_pre[5] = DFFEAS(W1_readdata[5], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~12
KC1L22 = (!UB1_read_latency_shift_reg[0] & (UB3_read_latency_shift_reg[0] & (UB3_av_readdata_pre[30]))) # (UB1_read_latency_shift_reg[0] & (((UB3_read_latency_shift_reg[0] & UB3_av_readdata_pre[30])) # (UB1_av_readdata_pre[5])));


--KC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~13
KC1L23 = ( !KC1L22 & ( (!UB6_read_latency_shift_reg[0] & ((!YB2L1) # ((!UB4_av_readdata_pre[5])))) # (UB6_read_latency_shift_reg[0] & (!UB6_av_readdata_pre[5] & ((!YB2L1) # (!UB4_av_readdata_pre[5])))) ) );


--KC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~14
KC1L24 = ( KC1L23 & ( (!TB1L36 & (YB3L1 & (EE1_q_a[5]))) # (TB1L36 & (((YB3L1 & EE1_q_a[5])) # (KC1L21))) ) ) # ( !KC1L23 );


--UB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[6]
--register power-up is low

UB6_av_readdata_pre[6] = DFFEAS(W1_readdata[6], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~15
KC1L25 = ( KC1L27 & ( ((!KC1L26) # ((YB3L1 & EE1_q_a[6]))) # (TB1L36) ) ) # ( !KC1L27 & ( (!KC1L26) # ((YB3L1 & EE1_q_a[6])) ) );


--KC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~16
KC1L28 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[7]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[7])) # (TB1_data_reg[7])));


--UB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[7]
--register power-up is low

UB6_av_readdata_pre[7] = DFFEAS(W1_readdata[7], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~17
KC1L29 = (!UB1_read_latency_shift_reg[0] & (UB3_read_latency_shift_reg[0] & (UB3_av_readdata_pre[30]))) # (UB1_read_latency_shift_reg[0] & (((UB3_read_latency_shift_reg[0] & UB3_av_readdata_pre[30])) # (UB1_av_readdata_pre[7])));


--KC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~18
KC1L30 = ( !KC1L29 & ( (!UB6_read_latency_shift_reg[0] & ((!YB2L1) # ((!UB4_av_readdata_pre[7])))) # (UB6_read_latency_shift_reg[0] & (!UB6_av_readdata_pre[7] & ((!YB2L1) # (!UB4_av_readdata_pre[7])))) ) );


--KC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~19
KC1L31 = ( KC1L30 & ( (!TB1L36 & (YB3L1 & (EE1_q_a[7]))) # (TB1L36 & (((YB3L1 & EE1_q_a[7])) # (KC1L28))) ) ) # ( !KC1L30 );


--YC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
YC1L644 = (!YC1_W_alu_result[1] & (YC1_W_alu_result[0] & (!YC1_av_ld_align_cycle[1] & !YC1_av_ld_align_cycle[0]))) # (YC1_W_alu_result[1] & ((!YC1_av_ld_align_cycle[1]) # ((YC1_W_alu_result[0] & !YC1_av_ld_align_cycle[0]))));


--UB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

UB1_av_readdata_pre[8] = DFFEAS(V1L64, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB6_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[8]
--register power-up is low

UB6_av_readdata_pre[8] = DFFEAS(W1_readdata[8], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~0
YC1L854 = (!UB1_read_latency_shift_reg[0] & (UB6_read_latency_shift_reg[0] & ((UB6_av_readdata_pre[8])))) # (UB1_read_latency_shift_reg[0] & (((UB6_read_latency_shift_reg[0] & UB6_av_readdata_pre[8])) # (UB1_av_readdata_pre[8])));


--YC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

YC1_R_ctrl_ld_signed = DFFEAS(YC1L232, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
YC1L825 = (YC1_R_ctrl_ld_signed & ((!YC1L240 & (YC1_av_ld_byte0_data[7])) # (YC1L240 & ((YC1_av_ld_byte1_data[7])))));


--YC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1
YC1L855 = ( YC1L858 & ( ((!YC1L857) # ((YB3L1 & EE1_q_a[8]))) # (YC1_av_ld_aligning_data) ) ) # ( !YC1L858 & ( (!YC1_av_ld_aligning_data & ((!YC1L857) # ((YB3L1 & EE1_q_a[8])))) ) );


--YC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
YC1L853 = ((!YC1L239) # (YC1L841)) # (YC1_D_iw[4]);


--Z1L1 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0
Z1L1 = ( AC2L56 & ( (!W1L1) # ((!AC2_saved_grant[0]) # (RB5_mem_used[1])) ) ) # ( !AC2L56 & ( (!W1L1) # (((!AC2_saved_grant[0]) # (!XB1L9)) # (RB5_mem_used[1])) ) );


--AB1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

AB1_r_early_rst = DFFEAS(AB1L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AC2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~0
AC2L24 = (YC1_d_writedata[4] & AC2_saved_grant[0]);


--AC2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[38]
AC2_src_data[38] = (!YC1_W_alu_result[2] & (((YC1_F_pc[0] & AC2_saved_grant[1])))) # (YC1_W_alu_result[2] & (((YC1_F_pc[0] & AC2_saved_grant[1])) # (AC2_saved_grant[0])));


--AC2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39]
AC2_src_data[39] = (!YC1_W_alu_result[3] & (((YC1_F_pc[1] & AC2_saved_grant[1])))) # (YC1_W_alu_result[3] & (((YC1_F_pc[1] & AC2_saved_grant[1])) # (AC2_saved_grant[0])));


--AC2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[40]
AC2_src_data[40] = (!YC1_W_alu_result[4] & (((AC2_saved_grant[1] & YC1_F_pc[2])))) # (YC1_W_alu_result[4] & (((AC2_saved_grant[1] & YC1_F_pc[2])) # (AC2_saved_grant[0])));


--AC2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[41]
AC2_src_data[41] = (!YC1_W_alu_result[5] & (((AC2_saved_grant[1] & YC1_F_pc[3])))) # (YC1_W_alu_result[5] & (((AC2_saved_grant[1] & YC1_F_pc[3])) # (AC2_saved_grant[0])));


--AC2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[42]
AC2_src_data[42] = (!YC1_W_alu_result[6] & (((AC2_saved_grant[1] & YC1_F_pc[4])))) # (YC1_W_alu_result[6] & (((AC2_saved_grant[1] & YC1_F_pc[4])) # (AC2_saved_grant[0])));


--AC2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[43]
AC2_src_data[43] = (!YC1_W_alu_result[7] & (((AC2_saved_grant[1] & YC1_F_pc[5])))) # (YC1_W_alu_result[7] & (((AC2_saved_grant[1] & YC1_F_pc[5])) # (AC2_saved_grant[0])));


--AC2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[44]
AC2_src_data[44] = (!YC1_W_alu_result[8] & (((AC2_saved_grant[1] & YC1_F_pc[6])))) # (YC1_W_alu_result[8] & (((AC2_saved_grant[1] & YC1_F_pc[6])) # (AC2_saved_grant[0])));


--AC2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[45]
AC2_src_data[45] = (!YC1_W_alu_result[9] & (((AC2_saved_grant[1] & YC1_F_pc[7])))) # (YC1_W_alu_result[9] & (((AC2_saved_grant[1] & YC1_F_pc[7])) # (AC2_saved_grant[0])));


--AC2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[46]
AC2_src_data[46] = (!YC1_W_alu_result[10] & (((AC2_saved_grant[1] & YC1_F_pc[8])))) # (YC1_W_alu_result[10] & (((AC2_saved_grant[1] & YC1_F_pc[8])) # (AC2_saved_grant[0])));


--AC2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[47]
AC2_src_data[47] = (!YC1_W_alu_result[11] & (((YC1_F_pc[9] & AC2_saved_grant[1])))) # (YC1_W_alu_result[11] & (((YC1_F_pc[9] & AC2_saved_grant[1])) # (AC2_saved_grant[0])));


--AC2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[48]
AC2_src_data[48] = (!YC1_W_alu_result[12] & (((!YC1_F_pc[10] & AC2_saved_grant[1])))) # (YC1_W_alu_result[12] & (((!YC1_F_pc[10] & AC2_saved_grant[1])) # (AC2_saved_grant[0])));


--AC2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[49]
AC2_src_data[49] = (!YC1_W_alu_result[13] & (((YC1_F_pc[11] & AC2_saved_grant[1])))) # (YC1_W_alu_result[13] & (((YC1_F_pc[11] & AC2_saved_grant[1])) # (AC2_saved_grant[0])));


--AC2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[50]
AC2_src_data[50] = (!YC1_W_alu_result[14] & (((YC1_F_pc[12] & AC2_saved_grant[1])))) # (YC1_W_alu_result[14] & (((YC1_F_pc[12] & AC2_saved_grant[1])) # (AC2_saved_grant[0])));


--AC2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[32]
AC2_src_data[32] = ((YC1_d_byteenable[0] & AC2_saved_grant[0])) # (AC2_saved_grant[1]);


--YC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

YC1_R_ctrl_wrctl_inst = DFFEAS(YC1_D_op_wrctl, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
YC1L818 = (!YC1L587 & (((YC1_W_status_reg_pie)))) # (YC1L587 & ((!YC1_R_ctrl_wrctl_inst & ((YC1_W_status_reg_pie))) # (YC1_R_ctrl_wrctl_inst & (YC1_E_src1[0]))));


--GD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

GD1_oci_ienable[0] = DFFEAS(GD1L5, CLOCK_50, !AB1_r_sync_rst,  , GD1L12,  ,  ,  ,  );


--V1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

V1_fifo_AE = DFFEAS(V1L58, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

V1_ien_AE = DFFEAS(YC1_d_writedata[1], CLOCK_50, !AB1_r_sync_rst,  , V1L77,  ,  ,  ,  );


--V1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
V1_av_readdata[9] = (V1_fifo_AE & V1_ien_AE);


--V1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

V1_ien_AF = DFFEAS(YC1_d_writedata[0], CLOCK_50, !AB1_r_sync_rst,  , V1L77,  ,  ,  ,  );


--V1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

V1_pause_irq = DFFEAS(V1L80, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

V1_fifo_AF = DFFEAS(V1L60, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
V1L64 = (V1_ien_AF & ((V1_fifo_AF) # (V1_pause_irq)));


--YC1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0
YC1L780 = (YC1_W_ienable_reg[0] & (!GD1_oci_ienable[0] & ((V1L64) # (V1_av_readdata[9]))));


--YC1L979 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
YC1L979 = ((YC1_hbreak_enabled & ((!YC1L547) # (!YC1L577)))) # (YC1_R_ctrl_break);


--YC1L981 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
YC1L981 = (!YC1_hbreak_pending & ((YC1L982))) # (YC1_hbreak_pending & (!YC1_hbreak_enabled));


--UD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
UD1_take_action_ocimem_a = ( UD1_jdo[34] & ( (!UD1_ir[1] & (!UD1_ir[0] & (UD1_enable_action_strobe & !UD1_jdo[35]))) ) );


--UD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

UD1_jdo[21] = DFFEAS(VD1_sr[21], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

UD1_jdo[20] = DFFEAS(VD1_sr[20], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

KD1_break_on_reset = DFFEAS(KD1L2, CLOCK_50,  ,  , UD1_take_action_ocimem_a,  ,  ,  ,  );


--XD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

XD1_dreg[0] = DFFEAS(XD1_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
KD1L4 = ( KD1_break_on_reset & ( XD1_dreg[0] & ( (!UD1_take_action_ocimem_a) # (((KD1_jtag_break & !UD1_jdo[20])) # (UD1_jdo[21])) ) ) ) # ( !KD1_break_on_reset & ( XD1_dreg[0] & ( (UD1_take_action_ocimem_a & (((KD1_jtag_break & !UD1_jdo[20])) # (UD1_jdo[21]))) ) ) ) # ( KD1_break_on_reset & ( !XD1_dreg[0] & ( (!UD1_take_action_ocimem_a & (KD1_jtag_break)) # (UD1_take_action_ocimem_a & (((KD1_jtag_break & !UD1_jdo[20])) # (UD1_jdo[21]))) ) ) ) # ( !KD1_break_on_reset & ( !XD1_dreg[0] & ( (!UD1_take_action_ocimem_a & (KD1_jtag_break)) # (UD1_take_action_ocimem_a & (((KD1_jtag_break & !UD1_jdo[20])) # (UD1_jdo[21]))) ) ) );


--GD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

GD1_oci_single_step_mode = DFFEAS(GD1L11, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L987 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
YC1L987 = (GD1_oci_single_step_mode & (((YC1_wait_for_one_post_bret_inst & !YC1L643)) # (YC1_hbreak_enabled)));


--BD1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

BD1_readdata[0] = DFFEAS(BD1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AC2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~1
AC2L25 = (YC1_d_writedata[0] & AC2_saved_grant[0]);


--BD1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

BD1_readdata[1] = DFFEAS(BD1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AC2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~2
AC2L26 = (YC1_d_writedata[1] & AC2_saved_grant[0]);


--AC2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~3
AC2L27 = (YC1_d_writedata[2] & AC2_saved_grant[0]);


--AC2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~4
AC2L28 = (YC1_d_writedata[3] & AC2_saved_grant[0]);


--UB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

UB1_av_readdata_pre[9] = DFFEAS(V1_av_readdata[9], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB6_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[9]
--register power-up is low

UB6_av_readdata_pre[9] = DFFEAS(W1_readdata[9], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~2
YC1L859 = (!UB1_read_latency_shift_reg[0] & (UB6_read_latency_shift_reg[0] & ((UB6_av_readdata_pre[9])))) # (UB1_read_latency_shift_reg[0] & (((UB6_read_latency_shift_reg[0] & UB6_av_readdata_pre[9])) # (UB1_av_readdata_pre[9])));


--YC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

YC1_av_ld_byte2_data[1] = DFFEAS(YC1L901, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~3
YC1L860 = ( YC1L863 & ( ((!YC1L862) # ((YB3L1 & EE1_q_a[9]))) # (YC1_av_ld_aligning_data) ) ) # ( !YC1L863 & ( (!YC1_av_ld_aligning_data & ((!YC1L862) # ((YB3L1 & EE1_q_a[9])))) ) );


--V1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

V1_r_val = DFFEAS(V1L82, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

CB1_r_ena1 = AMPP_FUNCTION(CLOCK_50, CB1L41, !AB1_r_sync_rst);


--CB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
CB1L22 = AMPP_FUNCTION(!V1_r_val, !CB1_r_ena1);


--LB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

LB2_b_full = DFFEAS(LB2L6, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
CB1L96 = AMPP_FUNCTION(!A1L11, !CB1_tck_t_dav, !CB1_td_shift[10], !CB1_write_stalled);


--CB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
CB1L97 = AMPP_FUNCTION(!A1L4, !CB1_state, !CB1_count[1], !A1L8, !A1L13, !A1L3);


--CB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

CB1_rdata[0] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[0], !AB1_r_sync_rst, CB1L22);


--CB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

CB1_td_shift[3] = AMPP_FUNCTION(A1L10, CB1L74, !A1L2, CB1L57);


--CB1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
CB1L73 = AMPP_FUNCTION(!A1L4, !CB1_count[9], !A1L8, !CB1L71, !CB1_rdata[0], !CB1_td_shift[3]);


--CB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
CB1L41 = AMPP_FUNCTION(!CB1_rvalid0, !V1_r_val, !CB1_r_ena1);


--CB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

CB1_read_req = AMPP_FUNCTION(A1L10, CB1_td_shift[9], !A1L2, CB1L97);


--CB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

CB1_read1 = AMPP_FUNCTION(CLOCK_50, CB1_read, !AB1_r_sync_rst);


--CB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

CB1_read2 = AMPP_FUNCTION(CLOCK_50, CB1_read1, !AB1_r_sync_rst);


--CB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

CB1_rst2 = AMPP_FUNCTION(CLOCK_50, CB1_rst1, !AB1_r_sync_rst);


--CB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
CB1L42 = AMPP_FUNCTION(!CB1_user_saw_rvalid, !CB1L41, !CB1_read_req, !CB1_read1, !CB1_read2, !CB1_rst2);


--UD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

UD1_jdo[25] = DFFEAS(VD1_sr[25], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--BD1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

BD1_writedata[0] = DFFEAS(AC1L21, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

BD1_address[0] = DFFEAS(AC1_src_data[38], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

BD1_address[3] = DFFEAS(AC1_src_data[41], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

BD1_address[2] = DFFEAS(AC1_src_data[40], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

BD1_address[1] = DFFEAS(AC1_src_data[39], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

BD1_address[7] = DFFEAS(AC1_src_data[45], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

BD1_address[6] = DFFEAS(AC1_src_data[44], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

BD1_address[5] = DFFEAS(AC1_src_data[43], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

BD1_address[4] = DFFEAS(AC1_src_data[42], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--GD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
GD1L1 = ( !BD1_address[4] & ( (BD1_address[8] & (!BD1_address[7] & (!BD1_address[6] & !BD1_address[5]))) ) );


--GD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
GD1L2 = (!BD1_address[3] & (!BD1_address[2] & (!BD1_address[1] & GD1L1)));


--BD1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

BD1_debugaccess = DFFEAS(AC1L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
SD1L160 = (BD1_write & BD1_debugaccess);


--GD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
GD1L13 = (!BD1_address[0] & (GD1L2 & SD1L160));


--KD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
KD1L10 = ( GD1L13 & ( (!KD1_monitor_ready & (BD1_writedata[0] & ((!UD1_take_action_ocimem_a) # (!UD1_jdo[25])))) # (KD1_monitor_ready & ((!UD1_take_action_ocimem_a) # ((!UD1_jdo[25])))) ) ) # ( !GD1L13 & ( (KD1_monitor_ready & ((!UD1_take_action_ocimem_a) # (!UD1_jdo[25]))) ) );


--VD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
VD1L59 = ( SD1_MonDReg[2] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[2])))) # (TD1L2 & (((VD1_sr[4])))) ) ) # ( !SD1_MonDReg[2] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[2])))) # (TD1L2 & (((VD1_sr[4])))) ) );


--UD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

UD1_jdo[1] = DFFEAS(VD1_sr[1], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

UD1_jdo[4] = DFFEAS(VD1_sr[4], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~3
SD1L73 = (!UD1_take_action_ocimem_b & !SD1_jtag_ram_rd_d1);


--UD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

UD1_update_jdo_strobe = DFFEAS(UD1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

VD1_sr[36] = DFFEAS(VD1L61, A1L36,  ,  , VD1L53,  ,  ,  ,  );


--VD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

VD1_sr[37] = DFFEAS(VD1L62, A1L36,  ,  , VD1L53,  ,  ,  ,  );


--UD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

UD1_jxuir = DFFEAS(UD1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

VD1_sr[35] = DFFEAS(VD1L63, A1L36,  ,  ,  ,  ,  ,  ,  );


--SD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

SD1_jtag_ram_rd = DFFEAS(SD1L110, CLOCK_50,  ,  , !UD1_take_action_ocimem_b,  ,  ,  ,  );


--SD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

SD1_jtag_ram_wr = DFFEAS(SD1L112, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1
SD1L161 = ( SD1_jtag_ram_wr & ( ((BD1_write & (!BD1_address[8] & BD1_debugaccess))) # (SD1_jtag_ram_access) ) ) # ( !SD1_jtag_ram_wr & ( (BD1_write & (!BD1_address[8] & (!SD1_jtag_ram_access & BD1_debugaccess))) ) );


--SD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
SD1_ociram_reset_req = (!AB1_r_early_rst) # (SD1_jtag_ram_access);


--SD1L128 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
SD1L128 = (!SD1_jtag_ram_access & ((BD1_writedata[0]))) # (SD1_jtag_ram_access & (SD1_MonDReg[0]));


--SD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
SD1L115 = (!SD1_jtag_ram_access & ((BD1_address[0]))) # (SD1_jtag_ram_access & (SD1_MonAReg[2]));


--SD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
SD1L116 = (!SD1_jtag_ram_access & ((BD1_address[1]))) # (SD1_jtag_ram_access & (SD1_MonAReg[3]));


--SD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
SD1L117 = (!SD1_jtag_ram_access & ((BD1_address[2]))) # (SD1_jtag_ram_access & (SD1_MonAReg[4]));


--SD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
SD1L118 = (!SD1_jtag_ram_access & ((BD1_address[3]))) # (SD1_jtag_ram_access & (SD1_MonAReg[5]));


--SD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
SD1L119 = (!SD1_jtag_ram_access & ((BD1_address[4]))) # (SD1_jtag_ram_access & (SD1_MonAReg[6]));


--SD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
SD1L120 = (!SD1_jtag_ram_access & ((BD1_address[5]))) # (SD1_jtag_ram_access & (SD1_MonAReg[7]));


--SD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
SD1L121 = (!SD1_jtag_ram_access & ((BD1_address[6]))) # (SD1_jtag_ram_access & (SD1_MonAReg[8]));


--SD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
SD1L122 = (!SD1_jtag_ram_access & ((BD1_address[7]))) # (SD1_jtag_ram_access & (SD1_MonAReg[9]));


--BD1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

BD1_byteenable[0] = DFFEAS(AC1_src_data[32], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
SD1L123 = (BD1_byteenable[0]) # (SD1_jtag_ram_access);


--UD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

UD1_jdo[26] = DFFEAS(VD1_sr[26], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

UD1_jdo[28] = DFFEAS(VD1_sr[28], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

UD1_jdo[27] = DFFEAS(VD1_sr[27], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

SD1_jtag_rd = DFFEAS(UD1L50, CLOCK_50,  ,  , !UD1_take_action_ocimem_b,  ,  ,  ,  );


--YC1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
YC1L830 = (!YC1_d_read & ((!YC1_av_ld_align_cycle[1] $ (!YC1_av_ld_align_cycle[0])))) # (YC1_d_read & (KC1_WideOr1 & (!YC1_av_ld_align_cycle[1] $ (!YC1_av_ld_align_cycle[0]))));


--YC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
YC1L829 = (!YC1_av_ld_align_cycle[0] & ((!YC1_d_read) # (KC1_WideOr1)));


--YC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
YC1L197 = !YC1_E_shift_rot_cnt[4] $ (!YC1L543);


--YC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
YC1L198 = !YC1_E_shift_rot_cnt[3] $ ((((YC1_E_shift_rot_cnt[0]) # (YC1_E_shift_rot_cnt[1])) # (YC1_E_shift_rot_cnt[2])));


--YC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
YC1L199 = !YC1_E_shift_rot_cnt[2] $ (((YC1_E_shift_rot_cnt[0]) # (YC1_E_shift_rot_cnt[1])));


--YC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
YC1L200 = !YC1_E_shift_rot_cnt[1] $ (YC1_E_shift_rot_cnt[0]);


--T1L48 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[0]~0
T1L48 = (!T1L66) # (AB1_r_sync_rst);


--TB1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~0
TB1L20 = ((MC2L14 & T1_avalon_readdata[0])) # (TB1_data_reg[0]);


--TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|always10~1
TB1L2 = ( TB1L1 & ( (!QB2L1 & (((MC2_burst_uncompress_address_offset[1]) # (MC2_burst_uncompress_address_base[1])))) # (QB2L1 & (RB2_mem[0][19])) ) ) # ( !TB1L1 );


--W1_readdata[0] is nios_system:u0|nios_system_LEDR:ledr|readdata[0]
W1_readdata[0] = (W1_data_out[0] & (!YC1_W_alu_result[2] & !YC1_W_alu_result[3]));


--V1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

V1_read_0 = DFFEAS(V1L73, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~2
YC1L708 = ( ED2_q_b[26] & ( (!YC1_R_ctrl_hi_imm16 & (((!YC1_R_src2_use_imm) # (YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[16])) ) ) # ( !ED2_q_b[26] & ( (!YC1_R_ctrl_hi_imm16 & (((YC1_R_src2_use_imm & YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[16])) ) );


--YC1L496 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]~0
YC1L496 = (YC1L697) # (YC1L696);


--YC1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~3
YC1L707 = ( ED2_q_b[25] & ( (!YC1_R_ctrl_hi_imm16 & (((!YC1_R_src2_use_imm) # (YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[15])) ) ) # ( !ED2_q_b[25] & ( (!YC1_R_ctrl_hi_imm16 & (((YC1_R_src2_use_imm & YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[15])) ) );


--YC1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~4
YC1L706 = ( ED2_q_b[24] & ( (!YC1_R_ctrl_hi_imm16 & (((!YC1_R_src2_use_imm) # (YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[14])) ) ) # ( !ED2_q_b[24] & ( (!YC1_R_ctrl_hi_imm16 & (((YC1_R_src2_use_imm & YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[14])) ) );


--YC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~5
YC1L705 = ( ED2_q_b[23] & ( (!YC1_R_ctrl_hi_imm16 & (((!YC1_R_src2_use_imm) # (YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[13])) ) ) # ( !ED2_q_b[23] & ( (!YC1_R_ctrl_hi_imm16 & (((YC1_R_src2_use_imm & YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[13])) ) );


--YC1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~6
YC1L713 = ( ED2_q_b[31] & ( (!YC1L714 & (((!YC1_R_src2_use_imm & !YC1_R_ctrl_hi_imm16)) # (YC1_D_iw[21]))) ) ) # ( !ED2_q_b[31] & ( (YC1_D_iw[21] & (!YC1L714 & ((YC1_R_ctrl_hi_imm16) # (YC1_R_src2_use_imm)))) ) );


--YC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~7
YC1L712 = ( ED2_q_b[30] & ( (!YC1_R_ctrl_hi_imm16 & ((!YC1_R_src2_use_imm) # ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[20])))) ) ) # ( !ED2_q_b[30] & ( (!YC1_R_ctrl_hi_imm16 & (YC1_R_src2_use_imm & ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[20])))) ) );


--YC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~8
YC1L711 = ( ED2_q_b[29] & ( (!YC1_R_ctrl_hi_imm16 & ((!YC1_R_src2_use_imm) # ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[19])))) ) ) # ( !ED2_q_b[29] & ( (!YC1_R_ctrl_hi_imm16 & (YC1_R_src2_use_imm & ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[19])))) ) );


--YC1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~9
YC1L710 = ( ED2_q_b[28] & ( (!YC1_R_ctrl_hi_imm16 & ((!YC1_R_src2_use_imm) # ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[18])))) ) ) # ( !ED2_q_b[28] & ( (!YC1_R_ctrl_hi_imm16 & (YC1_R_src2_use_imm & ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[18])))) ) );


--YC1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~10
YC1L702 = ( ED2_q_b[20] & ( (!YC1_R_ctrl_hi_imm16 & ((!YC1_R_src2_use_imm) # ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[10])))) ) ) # ( !ED2_q_b[20] & ( (!YC1_R_ctrl_hi_imm16 & (YC1_R_src2_use_imm & ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[10])))) ) );


--YC1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~11
YC1L701 = ( ED2_q_b[19] & ( (!YC1_R_ctrl_hi_imm16 & ((!YC1_R_src2_use_imm) # ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[9])))) ) ) # ( !ED2_q_b[19] & ( (!YC1_R_ctrl_hi_imm16 & (YC1_R_src2_use_imm & ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[9])))) ) );


--YC1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~12
YC1L700 = ( ED2_q_b[18] & ( (!YC1_R_ctrl_hi_imm16 & ((!YC1_R_src2_use_imm) # ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[8])))) ) ) # ( !ED2_q_b[18] & ( (!YC1_R_ctrl_hi_imm16 & (YC1_R_src2_use_imm & ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[8])))) ) );


--YC1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~13
YC1L699 = ( ED2_q_b[17] & ( (!YC1_R_ctrl_hi_imm16 & ((!YC1_R_src2_use_imm) # ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[7])))) ) ) # ( !ED2_q_b[17] & ( (!YC1_R_ctrl_hi_imm16 & (YC1_R_src2_use_imm & ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[7])))) ) );


--YC1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
YC1L716 = ( YC1_D_iw[7] & ( (!YC1_R_ctrl_hi_imm16 & (!YC1_R_ctrl_force_src2_zero & ((!YC1L720) # (ED2_q_b[1])))) ) ) # ( !YC1_D_iw[7] & ( (ED2_q_b[1] & (YC1L720 & (!YC1_R_ctrl_hi_imm16 & !YC1_R_ctrl_force_src2_zero))) ) );


--YC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~14
YC1L709 = ( ED2_q_b[27] & ( (!YC1_R_ctrl_hi_imm16 & ((!YC1_R_src2_use_imm) # ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[17])))) ) ) # ( !ED2_q_b[27] & ( (!YC1_R_ctrl_hi_imm16 & (YC1_R_src2_use_imm & ((YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (((YC1_D_iw[17])))) ) );


--YC1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
YC1L715 = ( !YC1_R_ctrl_force_src2_zero & ( (!YC1_R_ctrl_hi_imm16 & ((!YC1L720 & ((YC1_D_iw[6]))) # (YC1L720 & (ED2_q_b[0])))) ) );


--YC1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~15
YC1L704 = ( ED2_q_b[22] & ( (!YC1_R_ctrl_hi_imm16 & (((!YC1_R_src2_use_imm) # (YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[12])) ) ) # ( !ED2_q_b[22] & ( (!YC1_R_ctrl_hi_imm16 & (((YC1_R_src2_use_imm & YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[12])) ) );


--YC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~16
YC1L703 = ( ED2_q_b[21] & ( (!YC1_R_ctrl_hi_imm16 & (((!YC1_R_src2_use_imm) # (YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[11])) ) ) # ( !ED2_q_b[21] & ( (!YC1_R_ctrl_hi_imm16 & (((YC1_R_src2_use_imm & YC1_D_iw[21])))) # (YC1_R_ctrl_hi_imm16 & (YC1_D_iw[11])) ) );


--YC1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
YC1L773 = ( YC1_R_ctrl_exception & ( YC1_R_ctrl_wrctl_inst & ( YC1_W_status_reg_pie ) ) ) # ( !YC1_R_ctrl_exception & ( YC1_R_ctrl_wrctl_inst & ( (!YC1L588 & ((YC1_W_estatus_reg))) # (YC1L588 & (YC1_E_src1[0])) ) ) ) # ( YC1_R_ctrl_exception & ( !YC1_R_ctrl_wrctl_inst & ( YC1_W_status_reg_pie ) ) ) # ( !YC1_R_ctrl_exception & ( !YC1_R_ctrl_wrctl_inst & ( YC1_W_estatus_reg ) ) );


--YC1L777 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0
YC1L777 = (YC1_E_valid_from_R & (YC1_D_iw[6] & (YC1L589 & YC1_R_ctrl_wrctl_inst)));


--YC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

YC1_R_ctrl_shift_logical = DFFEAS(YC1L246, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

YC1_R_ctrl_rot_right = DFFEAS(YC1_R_ctrl_rot_right_nxt, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L398 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
YC1L398 = (!YC1_R_ctrl_shift_logical & ((!YC1_R_ctrl_rot_right & ((YC1_E_shift_rot_result[31]))) # (YC1_R_ctrl_rot_right & (YC1_E_shift_rot_result[0]))));


--YC1L432 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17
YC1L432 = (!YC1_R_ctrl_shift_rot_right & ((YC1L398))) # (YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[1]));


--AC2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~5
AC2L29 = (AC2_saved_grant[0] & YC1_d_writedata[22]);


--AC2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[34]
AC2_src_data[34] = ((AC2_saved_grant[0] & YC1_d_byteenable[2])) # (AC2_saved_grant[1]);


--AC2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~6
AC2L30 = (AC2_saved_grant[0] & YC1_d_writedata[23]);


--YC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

YC1_d_writedata[24] = DFFEAS(YC1L533, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~7
AC2L31 = (AC2_saved_grant[0] & YC1_d_writedata[24]);


--AC2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[35]
AC2_src_data[35] = ((AC2_saved_grant[0] & YC1_d_byteenable[3])) # (AC2_saved_grant[1]);


--YC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

YC1_d_writedata[25] = DFFEAS(YC1L534, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~8
AC2L32 = (AC2_saved_grant[0] & YC1_d_writedata[25]);


--YC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

YC1_d_writedata[26] = DFFEAS(YC1L535, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~9
AC2L33 = (AC2_saved_grant[0] & YC1_d_writedata[26]);


--AB1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[0] = DFFEAS(FE1_altera_reset_synchronizer_int_chain_out, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
YC1L255 = (!YC1L573 & (!YC1L574 & !YC1L575));


--YC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
YC1L256 = ( YC1L231 ) # ( !YC1L231 & ( (YC1L547 & (((!YC1L255) # (YC1L577)) # (YC1L576))) ) );


--YC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
YC1L216 = (!YC1L214) # ((YC1L547 & ((YC1L217) # (YC1L227))));


--YC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1
YC1L213 = ( YC1L547 & ( (!YC1_D_iw[12] & (YC1_D_iw[13] & (YC1_D_iw[16] & YC1L212))) ) );


--VD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

VD1_sr[34] = DFFEAS(VD1L64, A1L36,  ,  , VD1L33,  ,  ,  ,  );


--AC2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~10
AC2L34 = (AC2_saved_grant[0] & YC1_d_writedata[11]);


--AC2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[33]
AC2_src_data[33] = ((YC1_d_byteenable[1] & AC2_saved_grant[0])) # (AC2_saved_grant[1]);


--AC2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~11
AC2L35 = (AC2_saved_grant[0] & YC1_d_writedata[12]);


--AC2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~12
AC2L36 = (AC2_saved_grant[0] & YC1_d_writedata[13]);


--AC2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~13
AC2L37 = (AC2_saved_grant[0] & YC1_d_writedata[14]);


--AC2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~14
AC2L38 = (AC2_saved_grant[0] & YC1_d_writedata[15]);


--AC2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~15
AC2L39 = (AC2_saved_grant[0] & YC1_d_writedata[16]);


--AC2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~16
AC2L40 = (YC1_d_writedata[5] & AC2_saved_grant[0]);


--AC2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~17
AC2L41 = (YC1_d_writedata[8] & AC2_saved_grant[0]);


--UB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

UB4_av_readdata_pre[27] = DFFEAS(BD1_readdata[27], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27
YC1L617 = ( EE1_q_a[27] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[27])) # (YB3L2))) ) ) # ( !EE1_q_a[27] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[27])) ) );


--UB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

UB4_av_readdata_pre[28] = DFFEAS(BD1_readdata[28], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
YC1L618 = ( EE1_q_a[28] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[28])) # (YB3L2))) ) ) # ( !EE1_q_a[28] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[28])) ) );


--UB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

UB4_av_readdata_pre[29] = DFFEAS(BD1_readdata[29], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29
YC1L619 = ( EE1_q_a[29] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[29])) # (YB3L2))) ) ) # ( !EE1_q_a[29] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[29])) ) );


--UB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

UB4_av_readdata_pre[30] = DFFEAS(BD1_readdata[30], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30
YC1L620 = ( EE1_q_a[30] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[30])) # (YB3L2))) ) ) # ( !EE1_q_a[30] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[30])) ) );


--UB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

UB4_av_readdata_pre[31] = DFFEAS(BD1_readdata[31], CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31
YC1L621 = ( EE1_q_a[31] & ( (!YC1_intr_req & (((YB2L2 & UB4_av_readdata_pre[31])) # (YB3L2))) ) ) # ( !EE1_q_a[31] & ( (YB2L2 & (!YC1_intr_req & UB4_av_readdata_pre[31])) ) );


--AC2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~18
AC2L42 = (AC2_saved_grant[0] & YC1_d_writedata[10]);


--UB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

UB1_av_readdata_pre[10] = DFFEAS(V1_ac, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~4
YC1L864 = (!UB1_read_latency_shift_reg[0] & (UB3_read_latency_shift_reg[0] & (UB3_av_readdata_pre[30]))) # (UB1_read_latency_shift_reg[0] & (((UB3_read_latency_shift_reg[0] & UB3_av_readdata_pre[30])) # (UB1_av_readdata_pre[10])));


--YC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

YC1_av_ld_byte2_data[2] = DFFEAS(YC1L904, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~5
YC1L865 = ( YC1L868 & ( ((!YC1L867) # ((YB3L1 & EE1_q_a[10]))) # (YC1_av_ld_aligning_data) ) ) # ( !YC1L868 & ( (!YC1_av_ld_aligning_data & ((!YC1L867) # ((YB3L1 & EE1_q_a[10])))) ) );


--UB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

UB1_av_readdata_pre[12] = DFFEAS(LB2_b_non_empty, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

YC1_av_ld_byte2_data[4] = DFFEAS(YC1L910, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~6
YC1L873 = ( EE1_q_a[12] & ( YC1L876 & ( (!YC1_av_ld_aligning_data & (((YB3L1)))) # (YC1_av_ld_aligning_data & (!YC1L644 & (YC1L825))) ) ) ) # ( !EE1_q_a[12] & ( YC1L876 & ( (YC1_av_ld_aligning_data & (!YC1L644 & YC1L825)) ) ) ) # ( EE1_q_a[12] & ( !YC1L876 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) ) # ( !EE1_q_a[12] & ( !YC1L876 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) );


--AC2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~19
AC2L43 = (AC2_saved_grant[0] & YC1_d_writedata[18]);


--AC2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~20
AC2L44 = (YC1_d_writedata[9] & AC2_saved_grant[0]);


--YC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[3]~1
YC1L638 = (!YC1L640) # ((!YC1L642 & (YC1L86)) # (YC1L642 & ((YC1L26))));


--AC2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~21
AC2L45 = (AC2_saved_grant[0] & YC1_d_writedata[17]);


--YC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

YC1_av_ld_byte2_data[3] = DFFEAS(YC1L907, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~7
YC1L869 = ( YC1L872 & ( (((YB3L1 & EE1_q_a[11])) # (YC1L871)) # (YC1_av_ld_aligning_data) ) ) # ( !YC1L872 & ( (!YC1_av_ld_aligning_data & (((YB3L1 & EE1_q_a[11])) # (YC1L871))) ) );


--UB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

UB1_av_readdata_pre[13] = DFFEAS(UB1L15, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

YC1_av_ld_byte2_data[5] = DFFEAS(YC1L913, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~8
YC1L877 = ( EE1_q_a[13] & ( YC1L880 & ( (!YC1_av_ld_aligning_data & (((YB3L1)))) # (YC1_av_ld_aligning_data & (!YC1L644 & (YC1L825))) ) ) ) # ( !EE1_q_a[13] & ( YC1L880 & ( (YC1_av_ld_aligning_data & (!YC1L644 & YC1L825)) ) ) ) # ( EE1_q_a[13] & ( !YC1L880 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) ) # ( !EE1_q_a[13] & ( !YC1L880 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) );


--AC2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~22
AC2L46 = (AC2_saved_grant[0] & YC1_d_writedata[19]);


--UB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

UB1_av_readdata_pre[14] = DFFEAS(V1_woverflow, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

YC1_av_ld_byte2_data[6] = DFFEAS(YC1L916, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~9
YC1L881 = ( EE1_q_a[14] & ( YC1L884 & ( (!YC1_av_ld_aligning_data & (((YB3L1)))) # (YC1_av_ld_aligning_data & (!YC1L644 & (YC1L825))) ) ) ) # ( !EE1_q_a[14] & ( YC1L884 & ( (YC1_av_ld_aligning_data & (!YC1L644 & YC1L825)) ) ) ) # ( EE1_q_a[14] & ( !YC1L884 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) ) # ( !EE1_q_a[14] & ( !YC1L884 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) );


--AC2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~23
AC2L47 = (AC2_saved_grant[0] & YC1_d_writedata[20]);


--UB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

UB1_av_readdata_pre[15] = DFFEAS(V1_rvalid, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

YC1_av_ld_byte2_data[7] = DFFEAS(YC1L920, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~10
YC1L885 = ( EE1_q_a[15] & ( YC1L888 & ( (!YC1_av_ld_aligning_data & (((YB3L1)))) # (YC1_av_ld_aligning_data & (!YC1L644 & (YC1L825))) ) ) ) # ( !EE1_q_a[15] & ( YC1L888 & ( (YC1_av_ld_aligning_data & (!YC1L644 & YC1L825)) ) ) ) # ( EE1_q_a[15] & ( !YC1L888 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) ) # ( !EE1_q_a[15] & ( !YC1L888 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) );


--AC2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~24
AC2L48 = (AC2_saved_grant[0] & YC1_d_writedata[21]);


--YC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18
YC1L450 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[17])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[19])));


--KC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
KC1L32 = (QB2_rp_valid & !MC2L14);


--YC1L898 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0
YC1L898 = ( EE1_q_a[16] & ( YC1L900 & ( (!YC1_av_ld_aligning_data & (((YB3L1)))) # (YC1_av_ld_aligning_data & (!YC1L644 & (YC1L825))) ) ) ) # ( !EE1_q_a[16] & ( YC1L900 & ( (YC1_av_ld_aligning_data & (!YC1L644 & YC1L825)) ) ) ) # ( EE1_q_a[16] & ( !YC1L900 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) ) # ( !EE1_q_a[16] & ( !YC1L900 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) );


--AC2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~25
AC2L49 = (YC1_d_writedata[6] & AC2_saved_grant[0]);


--AC2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~26
AC2L50 = (YC1_d_writedata[7] & AC2_saved_grant[0]);


--TB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~1
TB1L21 = ((MC2L14 & T1_avalon_readdata[1])) # (TB1_data_reg[1]);


--W1_readdata[1] is nios_system:u0|nios_system_LEDR:ledr|readdata[1]
W1_readdata[1] = (W1_data_out[1] & (!YC1_W_alu_result[2] & !YC1_W_alu_result[3]));


--TB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~2
TB1L22 = ((MC2L14 & T1_avalon_readdata[2])) # (TB1_data_reg[2]);


--W1_readdata[2] is nios_system:u0|nios_system_LEDR:ledr|readdata[2]
W1_readdata[2] = (W1_data_out[2] & (!YC1_W_alu_result[2] & !YC1_W_alu_result[3]));


--TB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~3
TB1L23 = ((MC2L14 & T1_avalon_readdata[3])) # (TB1_data_reg[3]);


--W1_readdata[3] is nios_system:u0|nios_system_LEDR:ledr|readdata[3]
W1_readdata[3] = (W1_data_out[3] & (!YC1_W_alu_result[2] & !YC1_W_alu_result[3]));


--TB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~4
TB1L24 = ((MC2L14 & T1_avalon_readdata[4])) # (TB1_data_reg[4]);


--W1_readdata[4] is nios_system:u0|nios_system_LEDR:ledr|readdata[4]
W1_readdata[4] = (W1_data_out[4] & (!YC1_W_alu_result[2] & !YC1_W_alu_result[3]));


--TB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~5
TB1L25 = ((MC2L14 & T1_avalon_readdata[5])) # (TB1_data_reg[5]);


--W1_readdata[5] is nios_system:u0|nios_system_LEDR:ledr|readdata[5]
W1_readdata[5] = (W1_data_out[5] & (!YC1_W_alu_result[2] & !YC1_W_alu_result[3]));


--TB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~6
TB1L26 = ((MC2L14 & T1_avalon_readdata[6])) # (TB1_data_reg[6]);


--W1_readdata[6] is nios_system:u0|nios_system_LEDR:ledr|readdata[6]
W1_readdata[6] = (W1_data_out[6] & (!YC1_W_alu_result[2] & !YC1_W_alu_result[3]));


--TB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~7
TB1L27 = ((MC2L14 & T1_avalon_readdata[7])) # (TB1_data_reg[7]);


--W1_readdata[7] is nios_system:u0|nios_system_LEDR:ledr|readdata[7]
W1_readdata[7] = (W1_data_out[7] & (!YC1_W_alu_result[2] & !YC1_W_alu_result[3]));


--TB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~8
TB1L28 = ((MC2L14 & T1_avalon_readdata[8])) # (TB1_data_reg[8]);


--W1_readdata[8] is nios_system:u0|nios_system_LEDR:ledr|readdata[8]
W1_readdata[8] = (W1_data_out[8] & (!YC1_W_alu_result[2] & !YC1_W_alu_result[3]));


--GD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

GD1_oci_ienable[31] = DFFEAS(VCC, CLOCK_50, !AB1_r_sync_rst,  , GD1L12,  ,  ,  ,  );


--GD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0
GD1L9 = (BD1_address[0] & (GD1L2 & GD1_oci_ienable[31]));


--FE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

FE2_altera_reset_synchronizer_int_chain_out = DFFEAS(FE2_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AB1L9 is nios_system:u0|altera_reset_controller:rst_controller|always2~0
AB1L9 = (!AB1_r_sync_rst_chain[2]) # (FE2_altera_reset_synchronizer_int_chain_out);


--YC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16
YC1L578 = ( !YC1_D_iw[15] & ( YC1_D_iw[16] & ( (!YC1_D_iw[11] & (YC1_D_iw[12] & (YC1_D_iw[13] & YC1_D_iw[14]))) ) ) );


--YC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
YC1_D_op_wrctl = (YC1L547 & YC1L578);


--GD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
GD1L12 = ( GD1L1 & ( SD1L160 & ( (BD1_address[0] & (!BD1_address[3] & (!BD1_address[2] & !BD1_address[1]))) ) ) );


--LB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

LB1_b_full = DFFEAS(LB1L4, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

PB1_counter_reg_bit[3] = DFFEAS(PB1_counter_comb_bita3, CLOCK_50, !AB1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

PB1_counter_reg_bit[0] = DFFEAS(PB1_counter_comb_bita0, CLOCK_50, !AB1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

PB1_counter_reg_bit[2] = DFFEAS(PB1_counter_comb_bita2, CLOCK_50, !AB1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

PB1_counter_reg_bit[1] = DFFEAS(PB1_counter_comb_bita1, CLOCK_50, !AB1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--V1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
V1L57 = (PB1_counter_reg_bit[3] & (((PB1_counter_reg_bit[1]) # (PB1_counter_reg_bit[2])) # (PB1_counter_reg_bit[0])));


--PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

PB1_counter_reg_bit[5] = DFFEAS(PB1_counter_comb_bita5, CLOCK_50, !AB1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

PB1_counter_reg_bit[4] = DFFEAS(PB1_counter_comb_bita4, CLOCK_50, !AB1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--V1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
V1L58 = (!LB1_b_full & (!V1L57 & (!PB1_counter_reg_bit[5] & !PB1_counter_reg_bit[4])));


--V1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
V1L77 = ( UB1L27 & ( (YC1_W_alu_result[2] & (W1L1 & (!V1_av_waitrequest & DC1L6))) ) );


--LB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

LB2_b_non_empty = DFFEAS(LB2L8, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

CB1L52Q = AMPP_FUNCTION(CLOCK_50, CB1L51, !AB1_r_sync_rst);


--V1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
V1L80 = (!V1_pause_irq & (((LB2_b_non_empty & CB1L52Q)))) # (V1_pause_irq & ((!V1_read_0) # ((LB2_b_non_empty & CB1L52Q))));


--PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

PB2_counter_reg_bit[0] = DFFEAS(PB2_counter_comb_bita0, CLOCK_50, !AB1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--V1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
V1L59 = (V1L18 & (((V1L26) # (V1L22)) # (PB2_counter_reg_bit[0])));


--V1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
V1L60 = ( !V1L59 & ( (!V1L2 & (!V1L6 & (!V1L10 & !V1L14))) ) );


--UD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

UD1_jdo[19] = DFFEAS(VD1_sr[19], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

UD1_jdo[18] = DFFEAS(VD1_sr[18], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
KD1L2 = ((KD1_break_on_reset & !UD1_jdo[18])) # (UD1_jdo[19]);


--XD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

XD1_din_s1 = DFFEAS(AB1_r_sync_rst, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

BD1_writedata[3] = DFFEAS(AC1L23, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--GD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
GD1L11 = (!GD1L13 & (GD1_oci_single_step_mode)) # (GD1L13 & ((BD1_writedata[3])));


--KD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

KD1_monitor_error = DFFEAS(KD1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
BD1L51 = ( GD1L2 & ( KD1_monitor_error & ( (!BD1_address[8] & (DE1_q_a[0])) # (BD1_address[8] & (((!GD1_oci_ienable[0]) # (!BD1_address[0])))) ) ) ) # ( !GD1L2 & ( KD1_monitor_error & ( (!BD1_address[8] & DE1_q_a[0]) ) ) ) # ( GD1L2 & ( !KD1_monitor_error & ( (!BD1_address[8] & (DE1_q_a[0])) # (BD1_address[8] & (((!GD1_oci_ienable[0] & BD1_address[0])))) ) ) ) # ( !GD1L2 & ( !KD1_monitor_error & ( (!BD1_address[8] & DE1_q_a[0]) ) ) );


--GD1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]
--register power-up is low

GD1_oci_ienable[1] = DFFEAS(GD1L7, CLOCK_50, !AB1_r_sync_rst,  , GD1L12,  ,  ,  ,  );


--BD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
BD1L52 = ( DE1_q_a[1] & ( GD1_oci_ienable[1] & ( (!BD1_address[8]) # ((KD1_monitor_ready & (!BD1_address[0] & GD1L2))) ) ) ) # ( !DE1_q_a[1] & ( GD1_oci_ienable[1] & ( (BD1_address[8] & (KD1_monitor_ready & (!BD1_address[0] & GD1L2))) ) ) ) # ( DE1_q_a[1] & ( !GD1_oci_ienable[1] & ( (!BD1_address[8]) # ((GD1L2 & ((BD1_address[0]) # (KD1_monitor_ready)))) ) ) ) # ( !DE1_q_a[1] & ( !GD1_oci_ienable[1] & ( (BD1_address[8] & (GD1L2 & ((BD1_address[0]) # (KD1_monitor_ready)))) ) ) );


--KD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

KD1_monitor_go = DFFEAS(KD1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
BD1L53 = (GD1L2 & ((!BD1_address[0] & ((KD1_monitor_go))) # (BD1_address[0] & (GD1_oci_ienable[31]))));


--BD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3
BD1L54 = (GD1L2 & ((!BD1_address[0] & (GD1_oci_single_step_mode)) # (BD1_address[0] & ((GD1_oci_ienable[31])))));


--TB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~9
TB1L29 = ((MC2L14 & T1_avalon_readdata[9])) # (TB1_data_reg[9]);


--W1_readdata[9] is nios_system:u0|nios_system_LEDR:ledr|readdata[9]
W1_readdata[9] = (W1_data_out[9] & (!YC1_W_alu_result[2] & !YC1_W_alu_result[3]));


--KC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
KC1L33 = (UB3_read_latency_shift_reg[0] & UB3_av_readdata_pre[30]);


--YC1L901 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~1
YC1L901 = ( EE1_q_a[17] & ( YC1L903 & ( (!YC1_av_ld_aligning_data & (((YB3L1)))) # (YC1_av_ld_aligning_data & (!YC1L644 & (YC1L825))) ) ) ) # ( !EE1_q_a[17] & ( YC1L903 & ( (YC1_av_ld_aligning_data & (!YC1L644 & YC1L825)) ) ) ) # ( EE1_q_a[17] & ( !YC1L903 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) ) # ( !EE1_q_a[17] & ( !YC1L903 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) );


--V1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

V1_fifo_wr = DFFEAS(V1L75, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

LB1_b_non_empty = DFFEAS(LB1L8, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
V1L82 = (!CB1_rvalid0 & (LB1_b_non_empty & ((!V1_r_val) # (!CB1_r_ena1))));


--NB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

NB2_counter_reg_bit[0] = DFFEAS(NB2_counter_comb_bita0, CLOCK_50, !AB1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

NB2_counter_reg_bit[1] = DFFEAS(NB2_counter_comb_bita1, CLOCK_50, !AB1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

NB2_counter_reg_bit[2] = DFFEAS(NB2_counter_comb_bita2, CLOCK_50, !AB1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

NB2_counter_reg_bit[3] = DFFEAS(NB2_counter_comb_bita3, CLOCK_50, !AB1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

NB2_counter_reg_bit[4] = DFFEAS(NB2_counter_comb_bita4, CLOCK_50, !AB1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

NB2_counter_reg_bit[5] = DFFEAS(NB2_counter_comb_bita5, CLOCK_50, !AB1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--NB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

NB1_counter_reg_bit[0] = DFFEAS(NB1_counter_comb_bita0, CLOCK_50, !AB1_r_sync_rst,  , V1L82,  ,  ,  ,  );


--NB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

NB1_counter_reg_bit[1] = DFFEAS(NB1_counter_comb_bita1, CLOCK_50, !AB1_r_sync_rst,  , V1L82,  ,  ,  ,  );


--NB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

NB1_counter_reg_bit[2] = DFFEAS(NB1_counter_comb_bita2, CLOCK_50, !AB1_r_sync_rst,  , V1L82,  ,  ,  ,  );


--NB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

NB1_counter_reg_bit[3] = DFFEAS(NB1_counter_comb_bita3, CLOCK_50, !AB1_r_sync_rst,  , V1L82,  ,  ,  ,  );


--NB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

NB1_counter_reg_bit[4] = DFFEAS(NB1_counter_comb_bita4, CLOCK_50, !AB1_r_sync_rst,  , V1L82,  ,  ,  ,  );


--NB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

NB1_counter_reg_bit[5] = DFFEAS(NB1_counter_comb_bita5, CLOCK_50, !AB1_r_sync_rst,  , V1L82,  ,  ,  ,  );


--PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

PB2_counter_reg_bit[1] = DFFEAS(PB2_counter_comb_bita1, CLOCK_50, !AB1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--V1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
V1L71 = (!YC1_W_alu_result[2] & (YC1_d_read & !CC1_read_accepted));


--V1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
V1L72 = ( V1L71 & ( (!V1_av_waitrequest & (DC1L6 & (UB1L27 & LB2_b_non_empty))) ) );


--CB1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

CB1L50Q = AMPP_FUNCTION(CLOCK_50, CB1L49, !AB1_r_sync_rst);


--PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

PB2_counter_reg_bit[4] = DFFEAS(PB2_counter_comb_bita4, CLOCK_50, !AB1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

PB2_counter_reg_bit[3] = DFFEAS(PB2_counter_comb_bita3, CLOCK_50, !AB1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

PB2_counter_reg_bit[2] = DFFEAS(PB2_counter_comb_bita2, CLOCK_50, !AB1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

PB2_counter_reg_bit[5] = DFFEAS(PB2_counter_comb_bita5, CLOCK_50, !AB1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--LB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
LB2L5 = ( PB2_counter_reg_bit[5] & ( (LB2_b_non_empty & (PB2_counter_reg_bit[4] & (PB2_counter_reg_bit[3] & PB2_counter_reg_bit[2]))) ) );


--LB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
LB2L6 = ( CB1L50Q & ( LB2L5 & ( (!V1L72 & (((PB2_counter_reg_bit[0] & PB2_counter_reg_bit[1])) # (LB2_b_full))) ) ) ) # ( !CB1L50Q & ( LB2L5 & ( (LB2_b_full & !V1L72) ) ) ) # ( CB1L50Q & ( !LB2L5 & ( (LB2_b_full & !V1L72) ) ) ) # ( !CB1L50Q & ( !LB2L5 & ( (LB2_b_full & !V1L72) ) ) );


--CB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

CB1_td_shift[4] = AMPP_FUNCTION(A1L10, CB1L75, !A1L2, CB1L57);


--CB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

CB1_rdata[1] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[1], !AB1_r_sync_rst, CB1L22);


--CB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
CB1L74 = AMPP_FUNCTION(!CB1_count[9], !A1L8, !CB1L71, !CB1_td_shift[4], !CB1_rdata[1]);


--CB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

CB1_read = AMPP_FUNCTION(A1L10, CB1L36, !A1L2, CB1L97);


--AC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0
AC1L21 = (YC1_d_writedata[0] & AC1_saved_grant[0]);


--AC1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38]
AC1_src_data[38] = (!YC1_W_alu_result[2] & (((YC1_F_pc[0] & AC1_saved_grant[1])))) # (YC1_W_alu_result[2] & (((YC1_F_pc[0] & AC1_saved_grant[1])) # (AC1_saved_grant[0])));


--AC1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41]
AC1_src_data[41] = (!YC1_W_alu_result[5] & (((AC1_saved_grant[1] & YC1_F_pc[3])))) # (YC1_W_alu_result[5] & (((AC1_saved_grant[1] & YC1_F_pc[3])) # (AC1_saved_grant[0])));


--AC1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40]
AC1_src_data[40] = (!YC1_W_alu_result[4] & (((AC1_saved_grant[1] & YC1_F_pc[2])))) # (YC1_W_alu_result[4] & (((AC1_saved_grant[1] & YC1_F_pc[2])) # (AC1_saved_grant[0])));


--AC1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39]
AC1_src_data[39] = (!YC1_W_alu_result[3] & (((YC1_F_pc[1] & AC1_saved_grant[1])))) # (YC1_W_alu_result[3] & (((YC1_F_pc[1] & AC1_saved_grant[1])) # (AC1_saved_grant[0])));


--AC1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45]
AC1_src_data[45] = (!YC1_W_alu_result[9] & (((AC1_saved_grant[1] & YC1_F_pc[7])))) # (YC1_W_alu_result[9] & (((AC1_saved_grant[1] & YC1_F_pc[7])) # (AC1_saved_grant[0])));


--AC1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44]
AC1_src_data[44] = (!YC1_W_alu_result[8] & (((AC1_saved_grant[1] & YC1_F_pc[6])))) # (YC1_W_alu_result[8] & (((AC1_saved_grant[1] & YC1_F_pc[6])) # (AC1_saved_grant[0])));


--AC1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43]
AC1_src_data[43] = (!YC1_W_alu_result[7] & (((AC1_saved_grant[1] & YC1_F_pc[5])))) # (YC1_W_alu_result[7] & (((AC1_saved_grant[1] & YC1_F_pc[5])) # (AC1_saved_grant[0])));


--AC1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42]
AC1_src_data[42] = (!YC1_W_alu_result[6] & (((AC1_saved_grant[1] & YC1_F_pc[4])))) # (YC1_W_alu_result[6] & (((AC1_saved_grant[1] & YC1_F_pc[4])) # (AC1_saved_grant[0])));


--AC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1
AC1L22 = (AC1_saved_grant[0] & YC1_hbreak_enabled);


--VD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
VD1L60 = ( SD1_MonDReg[3] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[3])))) # (TD1L2 & (((VD1_sr[5])))) ) ) # ( !SD1_MonDReg[3] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[3])))) # (TD1L2 & (((VD1_sr[5])))) ) );


--UD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

UD1_jdo[2] = DFFEAS(VD1_sr[2], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

UD1_jdo[5] = DFFEAS(VD1_sr[5], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--BD1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

BD1_writedata[1] = DFFEAS(AC1L24, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
SD1L129 = (!SD1_jtag_ram_access & ((BD1_writedata[1]))) # (SD1_jtag_ram_access & (SD1_MonDReg[1]));


--UD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

UD1_sync2_udr = DFFEAS(XD4_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

XD4_dreg[0] = DFFEAS(XD4_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
UD1L53 = (!UD1_sync2_udr & XD4_dreg[0]);


--VD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
VD1L61 = (A1L29 & (!A1L40 & (A1L15 & VD1_sr[37])));


--VD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15
VD1L53 = ( A1L16 & ( A1L17 & ( (A1L29 & (!A1L40 & A1L15)) ) ) ) # ( !A1L16 & ( A1L17 & ( (!A1L40 & (A1L15 & ((A1L20) # (A1L29)))) ) ) ) # ( A1L16 & ( !A1L17 & ( (!A1L40 & (A1L15 & ((A1L20) # (A1L29)))) ) ) ) # ( !A1L16 & ( !A1L17 & ( (A1L29 & (!A1L40 & A1L15)) ) ) );


--VD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
VD1L62 = (A1L29 & (!A1L40 & (A1L15 & A1L38)));


--UD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

UD1_sync2_uir = DFFEAS(XD5_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

XD5_dreg[0] = DFFEAS(XD5_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
UD1L45 = (!UD1_sync2_uir & XD5_dreg[0]);


--TD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
TD1_virtual_state_cdr = (!A1L40 & (A1L15 & A1L20));


--VD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

VD1_DRsize.100 = DFFEAS(VD1L4, A1L36,  ,  , TD1_virtual_state_uir,  ,  ,  ,  );


--VD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
VD1L63 = ( VD1L98 & ( (!TD1L2) # ((!VD1_DRsize.100 & ((VD1_sr[36]))) # (VD1_DRsize.100 & (A1L38))) ) ) # ( !VD1L98 & ( (TD1L2 & ((!VD1_DRsize.100 & ((VD1_sr[36]))) # (VD1_DRsize.100 & (A1L38)))) ) );


--UD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
UD1L50 = (!UD1_ir[1] & (!UD1_ir[0] & (UD1_enable_action_strobe & !UD1_jdo[35])));


--SD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
SD1L110 = (UD1L50 & ((!UD1_jdo[34] & ((SD1L2))) # (UD1_jdo[34] & (!UD1_jdo[17]))));


--SD1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
SD1L112 = (UD1L49 & ((!UD1_jdo[35] & ((SD1_jtag_ram_wr))) # (UD1_jdo[35] & (SD1L2))));


--UD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

UD1_jdo[29] = DFFEAS(VD1_sr[29], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

UD1_jdo[30] = DFFEAS(VD1_sr[30], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

UD1_jdo[31] = DFFEAS(VD1_sr[31], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

UD1_jdo[32] = DFFEAS(VD1_sr[32], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

UD1_jdo[33] = DFFEAS(VD1_sr[33], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--AC1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32]
AC1_src_data[32] = ((YC1_d_byteenable[0] & AC1_saved_grant[0])) # (AC1_saved_grant[1]);


--D1_ram_wren is RAM_controller:u1|ram_wren
D1_ram_wren = (T1_bus_enable & !T1_rw);


--V1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
V1_wr_rfifo = (!LB2_b_full & CB1L50Q);


--CB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

CB1_wdata[0] = AMPP_FUNCTION(A1L10, A1L11, !A1L2, CB1L97);


--NB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

NB4_counter_reg_bit[0] = DFFEAS(NB4_counter_comb_bita0, CLOCK_50, !AB1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

NB4_counter_reg_bit[1] = DFFEAS(NB4_counter_comb_bita1, CLOCK_50, !AB1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

NB4_counter_reg_bit[2] = DFFEAS(NB4_counter_comb_bita2, CLOCK_50, !AB1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

NB4_counter_reg_bit[3] = DFFEAS(NB4_counter_comb_bita3, CLOCK_50, !AB1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

NB4_counter_reg_bit[4] = DFFEAS(NB4_counter_comb_bita4, CLOCK_50, !AB1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

NB4_counter_reg_bit[5] = DFFEAS(NB4_counter_comb_bita5, CLOCK_50, !AB1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--NB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

NB3_counter_reg_bit[0] = DFFEAS(NB3_counter_comb_bita0, CLOCK_50, !AB1_r_sync_rst,  , V1L72,  ,  ,  ,  );


--NB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

NB3_counter_reg_bit[1] = DFFEAS(NB3_counter_comb_bita1, CLOCK_50, !AB1_r_sync_rst,  , V1L72,  ,  ,  ,  );


--NB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

NB3_counter_reg_bit[2] = DFFEAS(NB3_counter_comb_bita2, CLOCK_50, !AB1_r_sync_rst,  , V1L72,  ,  ,  ,  );


--NB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

NB3_counter_reg_bit[3] = DFFEAS(NB3_counter_comb_bita3, CLOCK_50, !AB1_r_sync_rst,  , V1L72,  ,  ,  ,  );


--NB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

NB3_counter_reg_bit[4] = DFFEAS(NB3_counter_comb_bita4, CLOCK_50, !AB1_r_sync_rst,  , V1L72,  ,  ,  ,  );


--NB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

NB3_counter_reg_bit[5] = DFFEAS(NB3_counter_comb_bita5, CLOCK_50, !AB1_r_sync_rst,  , V1L72,  ,  ,  ,  );


--V1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
V1L73 = (!V1_av_waitrequest & (DC1L6 & (UB1L27 & V1L71)));


--YC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

YC1_E_invert_arith_src_msb = DFFEAS(YC1L353, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L810 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~16
YC1L810 = ( YC1_W_alu_result[26] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte3_data[2])))) ) ) # ( !YC1_W_alu_result[26] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte3_data[2]) ) );


--YC1L809 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~17
YC1L809 = ( YC1_W_alu_result[25] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte3_data[1])))) ) ) # ( !YC1_W_alu_result[25] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte3_data[1]) ) );


--YC1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~18
YC1L808 = ( YC1_W_alu_result[24] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte3_data[0])))) ) ) # ( !YC1_W_alu_result[24] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte3_data[0]) ) );


--YC1L807 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~19
YC1L807 = ( YC1_W_alu_result[23] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte2_data[7])))) ) ) # ( !YC1_W_alu_result[23] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte2_data[7]) ) );


--YC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~20
YC1L815 = ( YC1_W_alu_result[31] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte3_data[7])))) ) ) # ( !YC1_W_alu_result[31] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte3_data[7]) ) );


--YC1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~21
YC1L814 = ( YC1_W_alu_result[30] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte3_data[6])))) ) ) # ( !YC1_W_alu_result[30] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte3_data[6]) ) );


--YC1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~22
YC1L813 = ( YC1_W_alu_result[29] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte3_data[5])))) ) ) # ( !YC1_W_alu_result[29] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte3_data[5]) ) );


--YC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~23
YC1L812 = ( YC1_W_alu_result[28] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte3_data[4])))) ) ) # ( !YC1_W_alu_result[28] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte3_data[4]) ) );


--YC1L804 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~24
YC1L804 = ( YC1_W_alu_result[20] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte2_data[4])))) ) ) # ( !YC1_W_alu_result[20] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte2_data[4]) ) );


--YC1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~25
YC1L803 = ( YC1_W_alu_result[19] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte2_data[3])))) ) ) # ( !YC1_W_alu_result[19] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte2_data[3]) ) );


--YC1L802 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~26
YC1L802 = ( YC1_W_alu_result[18] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte2_data[2])))) ) ) # ( !YC1_W_alu_result[18] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte2_data[2]) ) );


--YC1L801 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~27
YC1L801 = ( YC1_W_alu_result[17] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte2_data[1])))) ) ) # ( !YC1_W_alu_result[17] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte2_data[1]) ) );


--YC1L811 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~28
YC1L811 = ( YC1_W_alu_result[27] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte3_data[3])))) ) ) # ( !YC1_W_alu_result[27] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte3_data[3]) ) );


--YC1L806 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~29
YC1L806 = ( YC1_W_alu_result[22] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte2_data[6])))) ) ) # ( !YC1_W_alu_result[22] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte2_data[6]) ) );


--YC1L805 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~30
YC1L805 = ( YC1_W_alu_result[21] & ( (!YC1_R_ctrl_ld & (!YC1_R_ctrl_rd_ctl_reg & (!YC1_R_ctrl_br_cmp))) # (YC1_R_ctrl_ld & (((YC1_av_ld_byte2_data[5])))) ) ) # ( !YC1_W_alu_result[21] & ( (YC1_R_ctrl_ld & YC1_av_ld_byte2_data[5]) ) );


--YC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
YC1L246 = (YC1L547 & ((YC1L251) # (YC1L562)));


--YC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
YC1_R_ctrl_rot_right_nxt = (YC1L563 & YC1L547);


--YC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19
YC1L463 = (!YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[30]))) # (YC1_R_ctrl_shift_rot_right & (YC1L398));


--YC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
YC1L532 = ((!YC1L237 & !YC1L239)) # (YC1_D_iw[4]);


--YC1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
YC1L533 = ( ED2_q_b[24] & ( (!YC1L238 & (ED2_q_b[0])) # (YC1L238 & (((!YC1L240) # (ED2_q_b[8])))) ) ) # ( !ED2_q_b[24] & ( (!YC1L238 & (ED2_q_b[0])) # (YC1L238 & (((ED2_q_b[8] & YC1L240)))) ) );


--YC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2
YC1L534 = ( ED2_q_b[25] & ( (!YC1L238 & (ED2_q_b[1])) # (YC1L238 & (((!YC1L240) # (ED2_q_b[9])))) ) ) # ( !ED2_q_b[25] & ( (!YC1L238 & (ED2_q_b[1])) # (YC1L238 & (((ED2_q_b[9] & YC1L240)))) ) );


--YC1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3
YC1L535 = ( ED2_q_b[26] & ( (!YC1L238 & (ED2_q_b[2])) # (YC1L238 & (((!YC1L240) # (ED2_q_b[10])))) ) ) # ( !ED2_q_b[26] & ( (!YC1L238 & (ED2_q_b[2])) # (YC1L238 & (((YC1L240 & ED2_q_b[10])))) ) );


--FE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

FE1_altera_reset_synchronizer_int_chain_out = DFFEAS(FE1_altera_reset_synchronizer_int_chain[0], CLOCK_50, !AB1L10,  ,  ,  ,  ,  ,  );


--VD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
VD1L4 = (!A1L16 & !A1L17);


--VD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
VD1L64 = (!TD1L2 & (VD1L4 & ((KD1_monitor_error)))) # (TD1L2 & (((VD1_sr[35]))));


--VD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~19
VD1L33 = ( A1L16 & ( A1L17 & ( (A1L29 & (!A1L40 & A1L15)) ) ) ) # ( !A1L16 & ( A1L17 & ( (!A1L40 & (A1L15 & ((A1L20) # (A1L29)))) ) ) ) # ( A1L16 & ( !A1L17 & ( (!A1L40 & (A1L15 & ((A1L20) # (A1L29)))) ) ) ) # ( !A1L16 & ( !A1L17 & ( (!A1L40 & (A1L15 & ((A1L20) # (A1L29)))) ) ) );


--VD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20
VD1L65 = ( SD1_MonDReg[16] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[16])))) # (TD1L2 & (((VD1_sr[18])))) ) ) # ( !SD1_MonDReg[16] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[16])))) # (TD1L2 & (((VD1_sr[18])))) ) );


--VD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~21
VD1L34 = ( !A1L17 & ( (A1L16 & ((!A1L29) # ((!A1L15) # (A1L40)))) ) );


--YC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

YC1_d_writedata[27] = DFFEAS(YC1L536, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~27
AC2L51 = (AC2_saved_grant[0] & YC1_d_writedata[27]);


--YC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

YC1_d_writedata[28] = DFFEAS(YC1L537, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~28
AC2L52 = (AC2_saved_grant[0] & YC1_d_writedata[28]);


--YC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

YC1_d_writedata[29] = DFFEAS(YC1L538, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~29
AC2L53 = (AC2_saved_grant[0] & YC1_d_writedata[29]);


--YC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

YC1_d_writedata[30] = DFFEAS(YC1L539, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~30
AC2L54 = (AC2_saved_grant[0] & YC1_d_writedata[30]);


--YC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

YC1_d_writedata[31] = DFFEAS(YC1L540, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~31
AC2L55 = (AC2_saved_grant[0] & YC1_d_writedata[31]);


--TB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~10
TB1L30 = ((MC2L14 & T1_avalon_readdata[10])) # (TB1_data_reg[10]);


--V1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

V1_ac = DFFEAS(V1L62, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~2
YC1L904 = ( EE1_q_a[18] & ( YC1L906 & ( (!YC1_av_ld_aligning_data & (((YB3L1)))) # (YC1_av_ld_aligning_data & (!YC1L644 & (YC1L825))) ) ) ) # ( !EE1_q_a[18] & ( YC1L906 & ( (YC1_av_ld_aligning_data & (!YC1L644 & YC1L825)) ) ) ) # ( EE1_q_a[18] & ( !YC1L906 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) ) # ( !EE1_q_a[18] & ( !YC1L906 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) );


--TB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~11
TB1L31 = ((MC2L14 & T1_avalon_readdata[12])) # (TB1_data_reg[12]);


--YC1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~3
YC1L910 = ( EE1_q_a[20] & ( YC1L912 & ( (!YC1_av_ld_aligning_data & (((YB3L1)))) # (YC1_av_ld_aligning_data & (!YC1L644 & (YC1L825))) ) ) ) # ( !EE1_q_a[20] & ( YC1L912 & ( (YC1_av_ld_aligning_data & (!YC1L644 & YC1L825)) ) ) ) # ( EE1_q_a[20] & ( !YC1L912 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) ) # ( !EE1_q_a[20] & ( !YC1L912 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) );


--TB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~12
TB1L32 = ((MC2L14 & T1_avalon_readdata[11])) # (TB1_data_reg[11]);


--YC1L907 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~4
YC1L907 = ( EE1_q_a[19] & ( YC1L909 & ( (!YC1_av_ld_aligning_data & (((YB3L1)))) # (YC1_av_ld_aligning_data & (!YC1L644 & (YC1L825))) ) ) ) # ( !EE1_q_a[19] & ( YC1L909 & ( (YC1_av_ld_aligning_data & (!YC1L644 & YC1L825)) ) ) ) # ( EE1_q_a[19] & ( !YC1L909 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) ) # ( !EE1_q_a[19] & ( !YC1L909 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) );


--TB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~13
TB1L33 = ((MC2L14 & T1_avalon_readdata[13])) # (TB1_data_reg[13]);


--YC1L913 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~5
YC1L913 = ( EE1_q_a[21] & ( YC1L915 & ( (!YC1_av_ld_aligning_data & (((YB3L1)))) # (YC1_av_ld_aligning_data & (!YC1L644 & (YC1L825))) ) ) ) # ( !EE1_q_a[21] & ( YC1L915 & ( (YC1_av_ld_aligning_data & (!YC1L644 & YC1L825)) ) ) ) # ( EE1_q_a[21] & ( !YC1L915 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) ) # ( !EE1_q_a[21] & ( !YC1L915 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) );


--TB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~14
TB1L34 = ((MC2L14 & T1_avalon_readdata[14])) # (TB1_data_reg[14]);


--V1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

V1_woverflow = DFFEAS(V1L88, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~6
YC1L916 = ( EE1_q_a[22] & ( YC1L918 & ( (!YC1_av_ld_aligning_data & (((YB3L1)))) # (YC1_av_ld_aligning_data & (!YC1L644 & (YC1L825))) ) ) ) # ( !EE1_q_a[22] & ( YC1L918 & ( (YC1_av_ld_aligning_data & (!YC1L644 & YC1L825)) ) ) ) # ( EE1_q_a[22] & ( !YC1L918 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) ) # ( !EE1_q_a[22] & ( !YC1L918 & ( (!YC1_av_ld_aligning_data) # ((YC1L825) # (YC1L644)) ) ) );


--TB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~15
TB1L35 = ((MC2L14 & T1_avalon_readdata[15])) # (TB1_data_reg[15]);


--V1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

V1_rvalid = DFFEAS(V1L85, CLOCK_50, !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20
YC1L451 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[18])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[20])));


--KC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
KC1L34 = (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[24])));


--KC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3
KC1L35 = ( KC1L34 & ( (!YB3L1 & (((T1_avalon_readdata[8] & KC1L32)))) # (YB3L1 & (((T1_avalon_readdata[8] & KC1L32)) # (EE1_q_a[24]))) ) ) # ( !KC1L34 );


--CB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

CB1_wdata[1] = AMPP_FUNCTION(A1L10, CB1_td_shift[5], !A1L2, CB1L85);


--CB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

CB1_wdata[2] = AMPP_FUNCTION(A1L10, CB1_td_shift[6], !A1L2, CB1L85);


--CB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

CB1_wdata[3] = AMPP_FUNCTION(A1L10, CB1_td_shift[7], !A1L2, CB1L85);


--CB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

CB1_wdata[4] = AMPP_FUNCTION(A1L10, CB1_td_shift[8], !A1L2, CB1L85);


--CB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

CB1_wdata[5] = AMPP_FUNCTION(A1L10, CB1_td_shift[9], !A1L2, CB1L85);


--CB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

CB1_wdata[6] = AMPP_FUNCTION(A1L10, CB1_td_shift[10], !A1L2, CB1L85);


--CB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

CB1_wdata[7] = AMPP_FUNCTION(A1L10, A1L11, !A1L2, CB1L85);


--SD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

SD1_MonDReg[4] = DFFEAS(SD1L91, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--BD1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

BD1_writedata[4] = DFFEAS(AC1L25, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2
SD1L132 = (!SD1_jtag_ram_access & ((BD1_writedata[4]))) # (SD1_jtag_ram_access & (SD1_MonDReg[4]));


--FE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

FE2_altera_reset_synchronizer_int_chain[0] = DFFEAS(FE2_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
LB1L3 = ( LB1_b_non_empty & ( (PB1_counter_reg_bit[3] & (PB1_counter_reg_bit[5] & (PB1_counter_reg_bit[4] & V1_fifo_wr))) ) );


--LB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
LB1L4 = ( !V1L82 & ( LB1L3 & ( ((PB1_counter_reg_bit[0] & (PB1_counter_reg_bit[2] & PB1_counter_reg_bit[1]))) # (LB1_b_full) ) ) ) # ( !V1L82 & ( !LB1L3 & ( LB1_b_full ) ) );


--LB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
LB1L1 = ( LB1_b_non_empty & ( !V1_fifo_wr $ ((((V1_r_val & CB1_r_ena1)) # (CB1_rvalid0))) ) ) # ( !LB1_b_non_empty & ( V1_fifo_wr ) );


--LB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
LB2L1 = (!PB2_counter_reg_bit[4] & (!PB2_counter_reg_bit[5] & !V1_wr_rfifo));


--LB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
LB2L2 = ( LB2L1 & ( (!PB2_counter_reg_bit[3] & (!PB2_counter_reg_bit[2] & (PB2_counter_reg_bit[0] & !PB2_counter_reg_bit[1]))) ) );


--LB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
LB2L8 = ( LB2L2 & ( ((!LB2_b_non_empty & ((CB1L50Q))) # (LB2_b_non_empty & (!V1L72))) # (LB2_b_full) ) ) # ( !LB2L2 & ( ((CB1L50Q) # (LB2_b_non_empty)) # (LB2_b_full) ) );


--CB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

CB1_jupdate1 = AMPP_FUNCTION(CLOCK_50, CB1_jupdate, !AB1_r_sync_rst);


--CB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

CB1_jupdate2 = AMPP_FUNCTION(CLOCK_50, CB1_jupdate1, !AB1_r_sync_rst);


--CB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
CB1L2 = AMPP_FUNCTION(!CB1_jupdate1, !CB1_jupdate2);


--CB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

CB1_write1 = AMPP_FUNCTION(CLOCK_50, CB1_write, !AB1_r_sync_rst);


--CB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

CB1_write2 = AMPP_FUNCTION(CLOCK_50, CB1_write1, !AB1_r_sync_rst);


--CB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
CB1L3 = AMPP_FUNCTION(!CB1_write1, !CB1_write2);


--CB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

CB1_write_valid = AMPP_FUNCTION(A1L10, CB1_td_shift[10], !A1L2, CB1L97);


--CB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
CB1L51 = AMPP_FUNCTION(!V1_t_dav, !CB1_write_stalled, !CB1_rst2, !CB1L2, !CB1L3, !CB1_write_valid);


--LB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
LB2L3 = ( V1L71 & ( V1_wr_rfifo & ( ((!DC1L6) # ((!UB1L27) # (!LB2_b_non_empty))) # (V1_av_waitrequest) ) ) ) # ( !V1L71 & ( V1_wr_rfifo ) ) # ( V1L71 & ( !V1_wr_rfifo & ( (!V1_av_waitrequest & (DC1L6 & (UB1L27 & LB2_b_non_empty))) ) ) );


--VD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
VD1L66 = ( SD1_MonDReg[20] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[20])))) # (TD1L2 & (((VD1_sr[22])))) ) ) # ( !SD1_MonDReg[20] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[20])))) # (TD1L2 & (((VD1_sr[22])))) ) );


--VD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
VD1L67 = ( SD1_MonDReg[19] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[19])))) # (TD1L2 & (((VD1_sr[21])))) ) ) # ( !SD1_MonDReg[19] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[19])))) # (TD1L2 & (((VD1_sr[21])))) ) );


--AC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2
AC1L23 = (YC1_d_writedata[3] & AC1_saved_grant[0]);


--KD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
KD1L6 = ( BD1_writedata[1] & ( (!UD1_take_action_ocimem_a & (((KD1_monitor_error) # (GD1L13)))) # (UD1_take_action_ocimem_a & (!UD1_jdo[25] & ((KD1_monitor_error) # (GD1L13)))) ) ) # ( !BD1_writedata[1] & ( (KD1_monitor_error & ((!UD1_take_action_ocimem_a) # (!UD1_jdo[25]))) ) );


--UD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

UD1_jdo[23] = DFFEAS(VD1_sr[23], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--A1L28 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L28 = INPUT();


--KD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
KD1L8 = (!UD1_take_action_ocimem_a & (KD1_monitor_go & ((!A1L28)))) # (UD1_take_action_ocimem_a & (((KD1_monitor_go & !A1L28)) # (UD1_jdo[23])));


--BD1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

BD1_writedata[2] = DFFEAS(AC1L26, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3
SD1L130 = (!SD1_jtag_ram_access & ((BD1_writedata[2]))) # (SD1_jtag_ram_access & (SD1_MonDReg[2]));


--SD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4
SD1L131 = (!SD1_jtag_ram_access & (BD1_writedata[3])) # (SD1_jtag_ram_access & ((SD1_MonDReg[3])));


--KC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4
KC1L36 = (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[25])));


--KC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5
KC1L37 = ( KC1L36 & ( (!YB3L1 & (((T1_avalon_readdata[9] & KC1L32)))) # (YB3L1 & (((T1_avalon_readdata[9] & KC1L32)) # (EE1_q_a[25]))) ) ) # ( !KC1L36 );


--V1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
V1L75 = (!YC1_W_alu_result[2] & (W1L1 & (V1L67 & !LB1_b_full)));


--LB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
LB1L6 = (!PB1_counter_reg_bit[2] & (!PB1_counter_reg_bit[1] & (!PB1_counter_reg_bit[5] & !PB1_counter_reg_bit[4])));


--LB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
LB1L7 = (!PB1_counter_reg_bit[3] & (PB1_counter_reg_bit[0] & (V1L82 & LB1L6)));


--LB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
LB1L8 = (((LB1_b_non_empty & !LB1L7)) # (V1_fifo_wr)) # (LB1_b_full);


--CB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
CB1L49 = AMPP_FUNCTION(!V1_t_dav, !CB1_write_stalled, !CB1_rst2, !CB1L50Q, !CB1L3, !CB1_write_valid);


--CB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

CB1_td_shift[5] = AMPP_FUNCTION(A1L10, CB1L76, !A1L2, CB1L57);


--CB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

CB1_rdata[2] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[2], !AB1_r_sync_rst, CB1L22);


--CB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
CB1L75 = AMPP_FUNCTION(!CB1_count[9], !A1L8, !CB1L71, !CB1_td_shift[5], !CB1_rdata[2]);


--VD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
VD1L68 = ( SD1_MonDReg[24] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[24])))) # (TD1L2 & (((VD1_sr[26])))) ) ) # ( !SD1_MonDReg[24] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[24])))) # (TD1L2 & (((VD1_sr[26])))) ) );


--VD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
VD1L69 = ( HD1_break_readreg[4] & ( (!TD1L2 & (((SD1_MonDReg[4])) # (A1L17))) # (TD1L2 & (((VD1_sr[6])))) ) ) # ( !HD1_break_readreg[4] & ( (!TD1L2 & (!A1L17 & (SD1_MonDReg[4]))) # (TD1L2 & (((VD1_sr[6])))) ) );


--UD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

UD1_jdo[6] = DFFEAS(VD1_sr[6], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--AC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3
AC1L24 = (YC1_d_writedata[1] & AC1_saved_grant[0]);


--XD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

XD4_din_s1 = DFFEAS(TD1L3, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

XD5_din_s1 = DFFEAS(TD1_virtual_state_uir, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

VD1_sr[31] = DFFEAS(VD1L81, A1L36,  ,  ,  ,  ,  ,  ,  );


--VD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

VD1_sr[33] = DFFEAS(VD1L83, A1L36,  ,  , VD1L33,  ,  ,  ,  );


--VD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
VD1L70 = ( SD1_MonDReg[25] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[25])))) # (TD1L2 & (((VD1_sr[27])))) ) ) # ( !SD1_MonDReg[25] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[25])))) # (TD1L2 & (((VD1_sr[27])))) ) );


--VD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
VD1L71 = ( SD1_MonDReg[27] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[27])))) # (TD1L2 & (((VD1_sr[29])))) ) ) # ( !SD1_MonDReg[27] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[27])))) # (TD1L2 & (((VD1_sr[29])))) ) );


--VD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
VD1L72 = ( SD1_MonDReg[26] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[26])))) # (TD1L2 & (((VD1_sr[28])))) ) ) # ( !SD1_MonDReg[26] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[26])))) # (TD1L2 & (((VD1_sr[28])))) ) );


--T1L71 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|rw~0
T1L71 = (!QB2L4) # (UB2L3);


--TB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[17]~1
TB2L39 = (!TB2_use_reg & ((YC1_d_byteenable[1]))) # (TB2_use_reg & (TB2_byteen_reg[1]));


--TB2_address_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[2]
--register power-up is low

TB2_address_reg[2] = DFFEAS(YC1_W_alu_result[2], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  ,  ,  );


--TB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[20]~2
TB2L41 = (!TB2_use_reg & (YC1_W_alu_result[2])) # (TB2_use_reg & ((TB2_address_reg[2])));


--TB2_address_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[3]
--register power-up is low

TB2_address_reg[3] = DFFEAS(YC1_W_alu_result[3], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  ,  ,  );


--TB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[21]~3
TB2L42 = (!TB2_use_reg & (YC1_W_alu_result[3])) # (TB2_use_reg & ((TB2_address_reg[3])));


--TB2_address_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[4]
--register power-up is low

TB2_address_reg[4] = DFFEAS(YC1_W_alu_result[4], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  ,  ,  );


--TB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[22]~4
TB2L43 = (!TB2_use_reg & (YC1_W_alu_result[4])) # (TB2_use_reg & ((TB2_address_reg[4])));


--TB2_address_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[5]
--register power-up is low

TB2_address_reg[5] = DFFEAS(YC1_W_alu_result[5], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  ,  ,  );


--TB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[23]~5
TB2L44 = (!TB2_use_reg & (YC1_W_alu_result[5])) # (TB2_use_reg & ((TB2_address_reg[5])));


--TB2_address_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[6]
--register power-up is low

TB2_address_reg[6] = DFFEAS(YC1_W_alu_result[6], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  ,  ,  );


--TB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[24]~6
TB2L45 = (!TB2_use_reg & (YC1_W_alu_result[6])) # (TB2_use_reg & ((TB2_address_reg[6])));


--TB2_address_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[7]
--register power-up is low

TB2_address_reg[7] = DFFEAS(YC1_W_alu_result[7], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  ,  ,  );


--TB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[25]~7
TB2L46 = (!TB2_use_reg & (YC1_W_alu_result[7])) # (TB2_use_reg & ((TB2_address_reg[7])));


--TB2_address_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[8]
--register power-up is low

TB2_address_reg[8] = DFFEAS(YC1_W_alu_result[8], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  ,  ,  );


--TB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[26]~8
TB2L47 = (!TB2_use_reg & (YC1_W_alu_result[8])) # (TB2_use_reg & ((TB2_address_reg[8])));


--TB2_address_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[9]
--register power-up is low

TB2_address_reg[9] = DFFEAS(YC1_W_alu_result[9], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  ,  ,  );


--TB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[27]~9
TB2L48 = (!TB2_use_reg & (YC1_W_alu_result[9])) # (TB2_use_reg & ((TB2_address_reg[9])));


--TB2_address_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[10]
--register power-up is low

TB2_address_reg[10] = DFFEAS(YC1_W_alu_result[10], CLOCK_50, !AB1_r_sync_rst,  , TB2L25,  ,  ,  ,  );


--TB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[28]~10
TB2L49 = (!TB2_use_reg & (YC1_W_alu_result[10])) # (TB2_use_reg & ((TB2_address_reg[10])));


--YC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
YC1L352 = ( YC1L566 & ( (!YC1L547 & (!YC1L549 & !YC1L550)) ) ) # ( !YC1L566 & ( (!YC1L549 & (!YC1L550 & ((!YC1L547) # (!YC1L564)))) ) );


--YC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
YC1L353 = (YC1_R_valid & (((!YC1L352) # (YC1L561)) # (YC1L555)));


--KC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6
KC1L38 = (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[26])));


--KC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7
KC1L39 = ( KC1L38 & ( (!YB3L1 & (((T1_avalon_readdata[10] & KC1L32)))) # (YB3L1 & (((T1_avalon_readdata[10] & KC1L32)) # (EE1_q_a[26]))) ) ) # ( !KC1L38 );


--YC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~18
YC1L337 = ( YC1L150 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L380)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[26])))) ) ) # ( !YC1L150 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & (YC1L380))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[26])))) ) );


--YC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~19
YC1L336 = ( YC1L154 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L379)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[25])))) ) ) # ( !YC1L154 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & (YC1L379))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[25])))) ) );


--YC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~20
YC1L335 = ( YC1L158 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L378)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[24])))) ) ) # ( !YC1L158 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & (YC1L378))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[24])))) ) );


--YC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~21
YC1L334 = ( YC1L162 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L377)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[23])))) ) ) # ( !YC1L162 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & (YC1L377))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[23])))) ) );


--KC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8
KC1L40 = ( T1_avalon_readdata[15] & ( KC1L32 ) ) # ( !T1_avalon_readdata[15] & ( KC1L32 & ( (!YB2L1 & (YB3L1 & ((EE1_q_a[31])))) # (YB2L1 & (((YB3L1 & EE1_q_a[31])) # (UB4_av_readdata_pre[31]))) ) ) ) # ( T1_avalon_readdata[15] & ( !KC1L32 & ( (!YB2L1 & (YB3L1 & ((EE1_q_a[31])))) # (YB2L1 & (((YB3L1 & EE1_q_a[31])) # (UB4_av_readdata_pre[31]))) ) ) ) # ( !T1_avalon_readdata[15] & ( !KC1L32 & ( (!YB2L1 & (YB3L1 & ((EE1_q_a[31])))) # (YB2L1 & (((YB3L1 & EE1_q_a[31])) # (UB4_av_readdata_pre[31]))) ) ) );


--YC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~22
YC1L342 = ( YC1_E_shift_rot_result[31] & ( ((!YC1_R_ctrl_logic & ((YC1L138))) # (YC1_R_ctrl_logic & (YC1L385))) # (YC1_R_ctrl_shift_rot) ) ) # ( !YC1_E_shift_rot_result[31] & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic & ((YC1L138))) # (YC1_R_ctrl_logic & (YC1L385)))) ) );


--KC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9
KC1L41 = (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[30])));


--KC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10
KC1L42 = ( KC1L41 & ( (!YB3L1 & (((T1_avalon_readdata[14] & KC1L32)))) # (YB3L1 & (((T1_avalon_readdata[14] & KC1L32)) # (EE1_q_a[30]))) ) ) # ( !KC1L41 );


--YC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~23
YC1L341 = ( YC1_E_shift_rot_result[30] & ( ((!YC1_R_ctrl_logic & ((YC1L142))) # (YC1_R_ctrl_logic & (YC1L384))) # (YC1_R_ctrl_shift_rot) ) ) # ( !YC1_E_shift_rot_result[30] & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic & ((YC1L142))) # (YC1_R_ctrl_logic & (YC1L384)))) ) );


--KC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11
KC1L43 = (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[29])));


--KC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12
KC1L44 = ( KC1L43 & ( (!YB3L1 & (((T1_avalon_readdata[13] & KC1L32)))) # (YB3L1 & (((T1_avalon_readdata[13] & KC1L32)) # (EE1_q_a[29]))) ) ) # ( !KC1L43 );


--YC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~24
YC1L340 = ( YC1_E_shift_rot_result[29] & ( ((!YC1_R_ctrl_logic & ((YC1L146))) # (YC1_R_ctrl_logic & (YC1L383))) # (YC1_R_ctrl_shift_rot) ) ) # ( !YC1_E_shift_rot_result[29] & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic & ((YC1L146))) # (YC1_R_ctrl_logic & (YC1L383)))) ) );


--KC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13
KC1L45 = ( T1_avalon_readdata[12] & ( KC1L32 ) ) # ( !T1_avalon_readdata[12] & ( KC1L32 & ( (!YB2L1 & (YB3L1 & ((EE1_q_a[28])))) # (YB2L1 & (((YB3L1 & EE1_q_a[28])) # (UB4_av_readdata_pre[28]))) ) ) ) # ( T1_avalon_readdata[12] & ( !KC1L32 & ( (!YB2L1 & (YB3L1 & ((EE1_q_a[28])))) # (YB2L1 & (((YB3L1 & EE1_q_a[28])) # (UB4_av_readdata_pre[28]))) ) ) ) # ( !T1_avalon_readdata[12] & ( !KC1L32 & ( (!YB2L1 & (YB3L1 & ((EE1_q_a[28])))) # (YB2L1 & (((YB3L1 & EE1_q_a[28])) # (UB4_av_readdata_pre[28]))) ) ) );


--YC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~25
YC1L339 = ( YC1L166 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L382)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[28])))) ) ) # ( !YC1L166 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & (YC1L382))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[28])))) ) );


--YC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~26
YC1L331 = ( YC1L170 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L374)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[20])))) ) ) # ( !YC1L170 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & (YC1L374))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[20])))) ) );


--YC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~27
YC1L330 = ( YC1L174 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L373)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[19])))) ) ) # ( !YC1L174 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & (YC1L373))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[19])))) ) );


--YC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~28
YC1L329 = ( YC1L178 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L372)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[18])))) ) ) # ( !YC1L178 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & (YC1L372))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[18])))) ) );


--YC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~29
YC1L328 = ( YC1L182 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L371)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[17])))) ) ) # ( !YC1L182 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & ((YC1L371)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[17])))) ) );


--KC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14
KC1L46 = ( T1_avalon_readdata[11] & ( KC1L32 ) ) # ( !T1_avalon_readdata[11] & ( KC1L32 & ( (!YB2L1 & (YB3L1 & ((EE1_q_a[27])))) # (YB2L1 & (((YB3L1 & EE1_q_a[27])) # (UB4_av_readdata_pre[27]))) ) ) ) # ( T1_avalon_readdata[11] & ( !KC1L32 & ( (!YB2L1 & (YB3L1 & ((EE1_q_a[27])))) # (YB2L1 & (((YB3L1 & EE1_q_a[27])) # (UB4_av_readdata_pre[27]))) ) ) ) # ( !T1_avalon_readdata[11] & ( !KC1L32 & ( (!YB2L1 & (YB3L1 & ((EE1_q_a[27])))) # (YB2L1 & (((YB3L1 & EE1_q_a[27])) # (UB4_av_readdata_pre[27]))) ) ) );


--YC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~30
YC1L338 = ( YC1L186 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L381)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[27])))) ) ) # ( !YC1L186 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & (YC1L381))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[27])))) ) );


--YC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~31
YC1L333 = ( YC1L190 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L376)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[22])))) ) ) # ( !YC1L190 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & (YC1L376))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[22])))) ) );


--YC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~32
YC1L332 = ( YC1L194 & ( (!YC1_R_ctrl_shift_rot & ((!YC1_R_ctrl_logic) # ((YC1L375)))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[21])))) ) ) # ( !YC1L194 & ( (!YC1_R_ctrl_shift_rot & (YC1_R_ctrl_logic & (YC1L375))) # (YC1_R_ctrl_shift_rot & (((YC1_E_shift_rot_result[21])))) ) );


--YC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21
YC1L462 = (!YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[29]))) # (YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[31]));


--BD1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

BD1_writedata[22] = DFFEAS(AC1L27, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5
SD1L150 = (!SD1_jtag_ram_access & ((BD1_writedata[22]))) # (SD1_jtag_ram_access & (SD1_MonDReg[22]));


--BD1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

BD1_byteenable[2] = DFFEAS(AC1_src_data[34], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1
SD1L125 = (BD1_byteenable[2]) # (SD1_jtag_ram_access);


--BD1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

BD1_writedata[23] = DFFEAS(AC1L28, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6
SD1L151 = (!SD1_jtag_ram_access & ((BD1_writedata[23]))) # (SD1_jtag_ram_access & (SD1_MonDReg[23]));


--BD1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

BD1_writedata[24] = DFFEAS(AC1L29, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7
SD1L152 = (!SD1_jtag_ram_access & ((BD1_writedata[24]))) # (SD1_jtag_ram_access & (SD1_MonDReg[24]));


--BD1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

BD1_byteenable[3] = DFFEAS(AC1_src_data[35], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2
SD1L126 = (BD1_byteenable[3]) # (SD1_jtag_ram_access);


--BD1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

BD1_writedata[25] = DFFEAS(AC1L30, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8
SD1L153 = (!SD1_jtag_ram_access & ((BD1_writedata[25]))) # (SD1_jtag_ram_access & (SD1_MonDReg[25]));


--BD1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

BD1_writedata[26] = DFFEAS(AC1L31, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9
SD1L154 = (!SD1_jtag_ram_access & ((BD1_writedata[26]))) # (SD1_jtag_ram_access & (SD1_MonDReg[26]));


--FE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

FE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(FE1_altera_reset_synchronizer_int_chain[1], CLOCK_50, !AB1L10,  ,  ,  ,  ,  ,  );


--KD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

KD1_resetrequest = DFFEAS(UD1_jdo[22], CLOCK_50,  ,  , UD1_take_action_ocimem_a,  ,  ,  ,  );


--AB1L10 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0
AB1L10 = (!KEY[0]) # (KD1_resetrequest);


--VD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
VD1L73 = ( SD1_MonDReg[17] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[17])))) # (TD1L2 & (((VD1_sr[19])))) ) ) # ( !SD1_MonDReg[17] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[17])))) # (TD1L2 & (((VD1_sr[19])))) ) );


--UD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

UD1_jdo[16] = DFFEAS(VD1_sr[16], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--BD1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

BD1_writedata[11] = DFFEAS(AC1L32, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10
SD1L139 = (!SD1_jtag_ram_access & ((BD1_writedata[11]))) # (SD1_jtag_ram_access & (SD1_MonDReg[11]));


--BD1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

BD1_byteenable[1] = DFFEAS(AC1_src_data[33], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3
SD1L124 = (BD1_byteenable[1]) # (SD1_jtag_ram_access);


--SD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

SD1_MonDReg[12] = DFFEAS(SD1L65, CLOCK_50,  ,  , SD1L64,  ,  ,  ,  );


--BD1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

BD1_writedata[12] = DFFEAS(AC1L33, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11
SD1L140 = (!SD1_jtag_ram_access & ((BD1_writedata[12]))) # (SD1_jtag_ram_access & (SD1_MonDReg[12]));


--BD1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

BD1_writedata[13] = DFFEAS(AC1L34, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~12
SD1L141 = (!SD1_jtag_ram_access & ((BD1_writedata[13]))) # (SD1_jtag_ram_access & (SD1_MonDReg[13]));


--BD1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

BD1_writedata[14] = DFFEAS(AC1L35, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~13
SD1L142 = (!SD1_jtag_ram_access & ((BD1_writedata[14]))) # (SD1_jtag_ram_access & (SD1_MonDReg[14]));


--BD1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

BD1_writedata[15] = DFFEAS(AC1L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~14
SD1L143 = (!SD1_jtag_ram_access & ((BD1_writedata[15]))) # (SD1_jtag_ram_access & (SD1_MonDReg[15]));


--BD1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

BD1_writedata[16] = DFFEAS(AC1L37, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15
SD1L144 = (!SD1_jtag_ram_access & ((BD1_writedata[16]))) # (SD1_jtag_ram_access & (SD1_MonDReg[16]));


--SD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

SD1_MonDReg[5] = DFFEAS(SD1L100, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--BD1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

BD1_writedata[5] = DFFEAS(AC1L38, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16
SD1L133 = (!SD1_jtag_ram_access & ((BD1_writedata[5]))) # (SD1_jtag_ram_access & (SD1_MonDReg[5]));


--SD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

SD1_MonDReg[8] = DFFEAS(SD1L59, CLOCK_50,  ,  , SD1L64,  ,  ,  ,  );


--BD1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

BD1_writedata[8] = DFFEAS(AC1L39, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~17
SD1L136 = (!SD1_jtag_ram_access & ((BD1_writedata[8]))) # (SD1_jtag_ram_access & (SD1_MonDReg[8]));


--YC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4
YC1L536 = ( ED2_q_b[27] & ( (!YC1L238 & (ED2_q_b[3])) # (YC1L238 & (((!YC1L240) # (ED2_q_b[11])))) ) ) # ( !ED2_q_b[27] & ( (!YC1L238 & (ED2_q_b[3])) # (YC1L238 & (((YC1L240 & ED2_q_b[11])))) ) );


--YC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5
YC1L537 = ( ED2_q_b[28] & ( (!YC1L238 & (ED2_q_b[4])) # (YC1L238 & (((!YC1L240) # (ED2_q_b[12])))) ) ) # ( !ED2_q_b[28] & ( (!YC1L238 & (ED2_q_b[4])) # (YC1L238 & (((YC1L240 & ED2_q_b[12])))) ) );


--YC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6
YC1L538 = ( ED2_q_b[29] & ( (!YC1L238 & (ED2_q_b[5])) # (YC1L238 & (((!YC1L240) # (ED2_q_b[13])))) ) ) # ( !ED2_q_b[29] & ( (!YC1L238 & (ED2_q_b[5])) # (YC1L238 & (((YC1L240 & ED2_q_b[13])))) ) );


--YC1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
YC1L539 = ( ED2_q_b[30] & ( (!YC1L238 & (ED2_q_b[6])) # (YC1L238 & (((!YC1L240) # (ED2_q_b[14])))) ) ) # ( !ED2_q_b[30] & ( (!YC1L238 & (ED2_q_b[6])) # (YC1L238 & (((YC1L240 & ED2_q_b[14])))) ) );


--YC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
YC1L540 = ( ED2_q_b[31] & ( (!YC1L238 & (ED2_q_b[7])) # (YC1L238 & (((!YC1L240) # (ED2_q_b[15])))) ) ) # ( !ED2_q_b[31] & ( (!YC1L238 & (ED2_q_b[7])) # (YC1L238 & (((YC1L240 & ED2_q_b[15])))) ) );


--BD1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

BD1_writedata[10] = DFFEAS(AC1L40, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18
SD1L138 = (!SD1_jtag_ram_access & ((BD1_writedata[10]))) # (SD1_jtag_ram_access & (SD1_MonDReg[10]));


--V1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
V1L62 = ( V1_ac & ( (!YC1_d_writedata[10]) # ((!V1L77) # ((CB1L50Q) # (CB1L52Q))) ) ) # ( !V1_ac & ( (CB1L50Q) # (CB1L52Q) ) );


--SD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

SD1_MonDReg[18] = DFFEAS(SD1L96, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--BD1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

BD1_writedata[18] = DFFEAS(AC1L41, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~19
SD1L146 = (!SD1_jtag_ram_access & ((BD1_writedata[18]))) # (SD1_jtag_ram_access & (SD1_MonDReg[18]));


--BD1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

BD1_writedata[9] = DFFEAS(AC1L42, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~20
SD1L137 = (!SD1_jtag_ram_access & ((BD1_writedata[9]))) # (SD1_jtag_ram_access & (SD1_MonDReg[9]));


--BD1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

BD1_writedata[17] = DFFEAS(AC1L43, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21
SD1L145 = (!SD1_jtag_ram_access & ((BD1_writedata[17]))) # (SD1_jtag_ram_access & (SD1_MonDReg[17]));


--BD1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

BD1_writedata[19] = DFFEAS(AC1L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~22
SD1L147 = (!SD1_jtag_ram_access & ((BD1_writedata[19]))) # (SD1_jtag_ram_access & (SD1_MonDReg[19]));


--V1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
V1L88 = ( V1_woverflow & ( ((!W1L1) # ((!V1L67) # (LB1_b_full))) # (YC1_W_alu_result[2]) ) ) # ( !V1_woverflow & ( (!YC1_W_alu_result[2] & (W1L1 & (V1L67 & LB1_b_full))) ) );


--BD1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

BD1_writedata[20] = DFFEAS(AC1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23
SD1L148 = (!SD1_jtag_ram_access & ((BD1_writedata[20]))) # (SD1_jtag_ram_access & (SD1_MonDReg[20]));


--V1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
V1L85 = (!V1L73 & ((V1_rvalid))) # (V1L73 & (LB2_b_non_empty));


--BD1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

BD1_writedata[21] = DFFEAS(AC1L46, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~24
SD1L149 = (!SD1_jtag_ram_access & ((BD1_writedata[21]))) # (SD1_jtag_ram_access & (SD1_MonDReg[21]));


--YC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~22
YC1L452 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[19])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[21])));


--BD1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

BD1_writedata[6] = DFFEAS(AC1L47, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~25
SD1L134 = (!SD1_jtag_ram_access & ((BD1_writedata[6]))) # (SD1_jtag_ram_access & (SD1_MonDReg[6]));


--BD1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

BD1_writedata[7] = DFFEAS(AC1L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26
SD1L135 = (!SD1_jtag_ram_access & ((BD1_writedata[7]))) # (SD1_jtag_ram_access & (SD1_MonDReg[7]));


--CB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
CB1L85 = AMPP_FUNCTION(!A1L4, !CB1_state, !A1L8, !A1L13, !A1L3, !CB1_count[8]);


--CB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

CB1_td_shift[6] = AMPP_FUNCTION(A1L10, CB1L77, !A1L2, CB1L57);


--CB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

CB1_td_shift[7] = AMPP_FUNCTION(A1L10, CB1L78, !A1L2, CB1L57);


--UD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

UD1_jdo[7] = DFFEAS(VD1_sr[7], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
SD1L91 = ( UD1_jdo[7] & ( (((SD1_jtag_ram_rd_d1 & DE1_q_a[4])) # (SD1L89)) # (UD1_take_action_ocimem_b) ) ) # ( !UD1_jdo[7] & ( (!UD1_take_action_ocimem_b & (((SD1_jtag_ram_rd_d1 & DE1_q_a[4])) # (SD1L89))) ) );


--AC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4
AC1L25 = (YC1_d_writedata[4] & AC1_saved_grant[0]);


--FE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

FE2_altera_reset_synchronizer_int_chain[1] = DFFEAS(FE2L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

CB1_jupdate = AMPP_FUNCTION(!A1L10, CB1L20, !A1L2);


--CB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

CB1_write = AMPP_FUNCTION(A1L10, CB1L99, !A1L2, CB1L85);


--VD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
VD1L74 = ( HD1_break_readreg[21] & ( (!TD1L2 & (((SD1_MonDReg[21])) # (A1L17))) # (TD1L2 & (((VD1_sr[23])))) ) ) # ( !HD1_break_readreg[21] & ( (!TD1L2 & (!A1L17 & (SD1_MonDReg[21]))) # (TD1L2 & (((VD1_sr[23])))) ) );


--UD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

UD1_jdo[22] = DFFEAS(VD1_sr[22], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--VD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
VD1L75 = ( HD1_break_readreg[18] & ( (!TD1L2 & (((SD1_MonDReg[18])) # (A1L17))) # (TD1L2 & (((VD1_sr[20])))) ) ) # ( !HD1_break_readreg[18] & ( (!TD1L2 & (!A1L17 & ((SD1_MonDReg[18])))) # (TD1L2 & (((VD1_sr[20])))) ) );


--AC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5
AC1L26 = (YC1_d_writedata[2] & AC1_saved_grant[0]);


--CB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

CB1_rdata[3] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[3], !AB1_r_sync_rst, CB1L22);


--CB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
CB1L76 = AMPP_FUNCTION(!A1L4, !CB1_count[9], !A1L8, !CB1L71, !CB1_td_shift[6], !CB1_rdata[3]);


--UD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

UD1_jdo[24] = DFFEAS(VD1_sr[24], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

VD1_sr[7] = DFFEAS(VD1L86, A1L36,  ,  ,  ,  ,  ,  ,  );


--VD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
VD1L76 = ( HD1_break_readreg[5] & ( (!TD1L2 & (((SD1_MonDReg[5])) # (A1L17))) # (TD1L2 & (((VD1_sr[7])))) ) ) # ( !HD1_break_readreg[5] & ( (!TD1L2 & (!A1L17 & (SD1_MonDReg[5]))) # (TD1L2 & (((VD1_sr[7])))) ) );


--TD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
TD1L3 = (!A1L40 & (A1L15 & A1L34));


--VD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33
VD1L77 = ( SD1_MonDReg[28] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[28])))) # (TD1L2 & (((VD1_sr[30])))) ) ) # ( !SD1_MonDReg[28] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[28])))) # (TD1L2 & (((VD1_sr[30])))) ) );


--SD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

SD1_MonDReg[29] = DFFEAS(SD1L92, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--VD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
VD1L78 = ( SD1_MonDReg[29] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[29])))) # (TD1L2 & (((VD1_sr[31])))) ) ) # ( !SD1_MonDReg[29] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[29])))) # (TD1L2 & (((VD1_sr[31])))) ) );


--VD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~35
VD1L35 = ( A1L17 & ( (!A1L40 & (A1L15 & (A1L20 & !A1L16))) ) ) # ( !A1L17 & ( (!A1L40 & (A1L15 & A1L20)) ) );


--VD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
VD1L79 = (!A1L17 & (SD1_MonDReg[30])) # (A1L17 & ((HD1_break_readreg[30])));


--VD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
VD1L80 = (!A1L40 & (A1L15 & (A1L20 & !A1L16)));


--VD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
VD1L81 = ( VD1L79 & ( VD1L80 & ( (!TD1L2) # (VD1_sr[32]) ) ) ) # ( !VD1L79 & ( VD1L80 & ( (!TD1L2 & (!VD1L35 & (VD1_sr[31]))) # (TD1L2 & (((VD1_sr[32])))) ) ) ) # ( VD1L79 & ( !VD1L80 & ( (!TD1L2 & (!VD1L35 & (VD1_sr[31]))) # (TD1L2 & (((VD1_sr[32])))) ) ) ) # ( !VD1L79 & ( !VD1L80 & ( (!TD1L2 & (!VD1L35 & (VD1_sr[31]))) # (TD1L2 & (((VD1_sr[32])))) ) ) );


--VD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
VD1L82 = ( SD1_MonDReg[31] & ( (!TD1L2 & ((!A1L17) # ((HD1_break_readreg[31])))) # (TD1L2 & (((VD1_sr[33])))) ) ) # ( !SD1_MonDReg[31] & ( (!TD1L2 & (A1L17 & ((HD1_break_readreg[31])))) # (TD1L2 & (((VD1_sr[33])))) ) );


--KD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

KD1_resetlatch = DFFEAS(KD1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
VD1L83 = (!TD1L2 & (VD1L4 & ((KD1_resetlatch)))) # (TD1L2 & (((VD1_sr[34]))));


--YC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~23
YC1L458 = (!YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[25]))) # (YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[27]));


--YC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~24
YC1L457 = (!YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[24]))) # (YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[26]));


--YC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~25
YC1L456 = (!YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[23]))) # (YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[25]));


--YC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~26
YC1L455 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[22])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[24])));


--YC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~27
YC1L461 = (!YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[28]))) # (YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[30]));


--YC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~28
YC1L460 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[27])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[29])));


--YC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~29
YC1L459 = (!YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[26]))) # (YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[28]));


--YC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~30
YC1L454 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[21])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[23])));


--YC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~31
YC1L453 = (!YC1_R_ctrl_shift_rot_right & (YC1_E_shift_rot_result[20])) # (YC1_R_ctrl_shift_rot_right & ((YC1_E_shift_rot_result[22])));


--AC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6
AC1L27 = (AC1_saved_grant[0] & YC1_d_writedata[22]);


--AC1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34]
AC1_src_data[34] = ((AC1_saved_grant[0] & YC1_d_byteenable[2])) # (AC1_saved_grant[1]);


--AC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7
AC1L28 = (AC1_saved_grant[0] & YC1_d_writedata[23]);


--AC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8
AC1L29 = (AC1_saved_grant[0] & YC1_d_writedata[24]);


--AC1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35]
AC1_src_data[35] = ((AC1_saved_grant[0] & YC1_d_byteenable[3])) # (AC1_saved_grant[1]);


--AC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9
AC1L30 = (AC1_saved_grant[0] & YC1_d_writedata[25]);


--AC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10
AC1L31 = (AC1_saved_grant[0] & YC1_d_writedata[26]);


--FE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

FE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !AB1L10,  ,  ,  ,  ,  ,  );


--UD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

UD1_jdo[14] = DFFEAS(VD1_sr[14], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--AC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11
AC1L32 = (AC1_saved_grant[0] & YC1_d_writedata[11]);


--AC1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33]
AC1_src_data[33] = ((YC1_d_byteenable[1] & AC1_saved_grant[0])) # (AC1_saved_grant[1]);


--UD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

UD1_jdo[15] = DFFEAS(VD1_sr[15], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5
SD1L64 = ( SD1_jtag_rd_d1 & ( (((!UD1_enable_action_strobe) # (UD1_jdo[35])) # (UD1_ir[0])) # (UD1_ir[1]) ) ) # ( !SD1_jtag_rd_d1 & ( (!UD1_ir[1] & (!UD1_ir[0] & (UD1_enable_action_strobe & UD1_jdo[35]))) ) );


--AC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12
AC1L33 = (AC1_saved_grant[0] & YC1_d_writedata[12]);


--AC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13
AC1L34 = (AC1_saved_grant[0] & YC1_d_writedata[13]);


--AC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14
AC1L35 = (AC1_saved_grant[0] & YC1_d_writedata[14]);


--AC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15
AC1L36 = (AC1_saved_grant[0] & YC1_d_writedata[15]);


--AC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16
AC1L37 = (AC1_saved_grant[0] & YC1_d_writedata[16]);


--UD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

UD1_jdo[8] = DFFEAS(VD1_sr[8], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--AC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17
AC1L38 = (YC1_d_writedata[5] & AC1_saved_grant[0]);


--UD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

UD1_jdo[11] = DFFEAS(VD1_sr[11], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~6
SD1L59 = ( DE1_q_a[8] & ( UD1_jdo[11] & ( (((SD1_MonAReg[2] & !SD1_MonAReg[4])) # (SD1_jtag_ram_rd_d1)) # (UD1_take_action_ocimem_b) ) ) ) # ( !DE1_q_a[8] & ( UD1_jdo[11] & ( ((!SD1_jtag_ram_rd_d1 & (SD1_MonAReg[2] & !SD1_MonAReg[4]))) # (UD1_take_action_ocimem_b) ) ) ) # ( DE1_q_a[8] & ( !UD1_jdo[11] & ( (!UD1_take_action_ocimem_b & (((SD1_MonAReg[2] & !SD1_MonAReg[4])) # (SD1_jtag_ram_rd_d1))) ) ) ) # ( !DE1_q_a[8] & ( !UD1_jdo[11] & ( (!UD1_take_action_ocimem_b & (!SD1_jtag_ram_rd_d1 & (SD1_MonAReg[2] & !SD1_MonAReg[4]))) ) ) );


--AC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18
AC1L39 = (YC1_d_writedata[8] & AC1_saved_grant[0]);


--BD1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

BD1_writedata[27] = DFFEAS(AC1L49, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27
SD1L155 = (!SD1_jtag_ram_access & ((BD1_writedata[27]))) # (SD1_jtag_ram_access & (SD1_MonDReg[27]));


--BD1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

BD1_writedata[28] = DFFEAS(AC1L50, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28
SD1L156 = (!SD1_jtag_ram_access & ((BD1_writedata[28]))) # (SD1_jtag_ram_access & (SD1_MonDReg[28]));


--BD1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

BD1_writedata[29] = DFFEAS(AC1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29
SD1L157 = (!SD1_jtag_ram_access & ((BD1_writedata[29]))) # (SD1_jtag_ram_access & (SD1_MonDReg[29]));


--BD1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

BD1_writedata[30] = DFFEAS(AC1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30
SD1L158 = (!SD1_jtag_ram_access & ((BD1_writedata[30]))) # (SD1_jtag_ram_access & (SD1_MonDReg[30]));


--BD1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

BD1_writedata[31] = DFFEAS(AC1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
SD1L159 = (!SD1_jtag_ram_access & ((BD1_writedata[31]))) # (SD1_jtag_ram_access & (SD1_MonDReg[31]));


--UD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

UD1_jdo[13] = DFFEAS(VD1_sr[13], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--AC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19
AC1L40 = (AC1_saved_grant[0] & YC1_d_writedata[10]);


--AC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20
AC1L41 = (AC1_saved_grant[0] & YC1_d_writedata[18]);


--UD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

UD1_jdo[12] = DFFEAS(VD1_sr[12], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--AC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21
AC1L42 = (YC1_d_writedata[9] & AC1_saved_grant[0]);


--AC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22
AC1L43 = (AC1_saved_grant[0] & YC1_d_writedata[17]);


--AC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23
AC1L44 = (AC1_saved_grant[0] & YC1_d_writedata[19]);


--AC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24
AC1L45 = (AC1_saved_grant[0] & YC1_d_writedata[20]);


--AC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25
AC1L46 = (AC1_saved_grant[0] & YC1_d_writedata[21]);


--UD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

UD1_jdo[9] = DFFEAS(VD1_sr[9], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--AC1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26
AC1L47 = (YC1_d_writedata[6] & AC1_saved_grant[0]);


--UD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

UD1_jdo[10] = DFFEAS(VD1_sr[10], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--AC1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27
AC1L48 = (YC1_d_writedata[7] & AC1_saved_grant[0]);


--CB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

CB1_rdata[4] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[4], !AB1_r_sync_rst, CB1L22);


--CB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
CB1L77 = AMPP_FUNCTION(!A1L4, !CB1_count[9], !A1L8, !CB1L71, !CB1_td_shift[7], !CB1_rdata[4]);


--CB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

CB1_rdata[5] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[5], !AB1_r_sync_rst, CB1L22);


--CB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
CB1L78 = AMPP_FUNCTION(!CB1_count[9], !A1L8, !CB1L71, !CB1_td_shift[8], !CB1_rdata[5]);


--CB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

CB1_rdata[6] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[6], !AB1_r_sync_rst, CB1L22);


--CB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
CB1L79 = AMPP_FUNCTION(!CB1_td_shift[9], !CB1_count[9], !CB1_rdata[6]);


--A1L9 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L9 = INPUT();


--CB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
CB1L20 = AMPP_FUNCTION(!A1L4, !A1L13, !A1L3, !CB1_jupdate, !A1L9);


--VD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
VD1L84 = ( HD1_break_readreg[22] & ( (!TD1L2 & (((SD1_MonDReg[22])) # (A1L17))) # (TD1L2 & (((VD1_sr[24])))) ) ) # ( !HD1_break_readreg[22] & ( (!TD1L2 & (!A1L17 & (SD1_MonDReg[22]))) # (TD1L2 & (((VD1_sr[24])))) ) );


--VD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
VD1L85 = (!A1L17 & (SD1_MonDReg[6])) # (A1L17 & ((HD1_break_readreg[6])));


--VD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
VD1L86 = ( VD1_sr[8] & ( VD1L85 & ( ((!TD1_virtual_state_cdr & ((VD1_sr[7]))) # (TD1_virtual_state_cdr & (!A1L16))) # (TD1L2) ) ) ) # ( !VD1_sr[8] & ( VD1L85 & ( (!TD1L2 & ((!TD1_virtual_state_cdr & ((VD1_sr[7]))) # (TD1_virtual_state_cdr & (!A1L16)))) ) ) ) # ( VD1_sr[8] & ( !VD1L85 & ( ((!TD1_virtual_state_cdr & VD1_sr[7])) # (TD1L2) ) ) ) # ( !VD1_sr[8] & ( !VD1L85 & ( (!TD1L2 & (!TD1_virtual_state_cdr & VD1_sr[7])) ) ) );


--KD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
KD1L12 = (!UD1_take_action_ocimem_a & (((KD1_resetlatch)) # (XD1_dreg[0]))) # (UD1_take_action_ocimem_a & (((!UD1_jdo[24] & KD1_resetlatch))));


--VD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
VD1L87 = ( HD1_break_readreg[15] & ( (!TD1L2 & (((SD1_MonDReg[15])) # (A1L17))) # (TD1L2 & (((VD1_sr[17])))) ) ) # ( !HD1_break_readreg[15] & ( (!TD1L2 & (!A1L17 & ((SD1_MonDReg[15])))) # (TD1L2 & (((VD1_sr[17])))) ) );


--VD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

VD1_sr[15] = DFFEAS(VD1L92, A1L36,  ,  ,  ,  ,  ,  ,  );


--AC1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28
AC1L49 = (AC1_saved_grant[0] & YC1_d_writedata[27]);


--AC1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29
AC1L50 = (AC1_saved_grant[0] & YC1_d_writedata[28]);


--AC1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30
AC1L51 = (AC1_saved_grant[0] & YC1_d_writedata[29]);


--AC1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31
AC1L52 = (AC1_saved_grant[0] & YC1_d_writedata[30]);


--AC1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32
AC1L53 = (AC1_saved_grant[0] & YC1_d_writedata[31]);


--VD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
VD1L88 = ( HD1_break_readreg[23] & ( (!TD1L2 & (((SD1_MonDReg[23])) # (A1L17))) # (TD1L2 & (((VD1_sr[25])))) ) ) # ( !HD1_break_readreg[23] & ( (!TD1L2 & (!A1L17 & ((SD1_MonDReg[23])))) # (TD1L2 & (((VD1_sr[25])))) ) );


--VD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
VD1L89 = ( HD1_break_readreg[7] & ( (!TD1L2 & (((SD1_MonDReg[7])) # (A1L17))) # (TD1L2 & (((VD1_sr[9])))) ) ) # ( !HD1_break_readreg[7] & ( (!TD1L2 & (!A1L17 & (SD1_MonDReg[7]))) # (TD1L2 & (((VD1_sr[9])))) ) );


--VD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
VD1L90 = ( HD1_break_readreg[13] & ( (!TD1L2 & (((SD1_MonDReg[13])) # (A1L17))) # (TD1L2 & (((VD1_sr[15])))) ) ) # ( !HD1_break_readreg[13] & ( (!TD1L2 & (!A1L17 & (SD1_MonDReg[13]))) # (TD1L2 & (((VD1_sr[15])))) ) );


--VD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

VD1_DRsize.010 = DFFEAS(VD1L36, A1L36,  ,  , TD1_virtual_state_uir,  ,  ,  ,  );


--VD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
VD1L91 = ( VD1_sr[15] & ( HD1_break_readreg[14] & ( (!TD1_virtual_state_cdr) # ((!A1L16 & ((SD1_MonDReg[14]) # (A1L17)))) ) ) ) # ( !VD1_sr[15] & ( HD1_break_readreg[14] & ( (TD1_virtual_state_cdr & (!A1L16 & ((SD1_MonDReg[14]) # (A1L17)))) ) ) ) # ( VD1_sr[15] & ( !HD1_break_readreg[14] & ( (!TD1_virtual_state_cdr) # ((!A1L16 & (!A1L17 & SD1_MonDReg[14]))) ) ) ) # ( !VD1_sr[15] & ( !HD1_break_readreg[14] & ( (TD1_virtual_state_cdr & (!A1L16 & (!A1L17 & SD1_MonDReg[14]))) ) ) );


--VD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
VD1L92 = ( VD1L91 & ( (!TD1L2) # ((!VD1_DRsize.010 & ((VD1_sr[16]))) # (VD1_DRsize.010 & (A1L38))) ) ) # ( !VD1L91 & ( (TD1L2 & ((!VD1_DRsize.010 & ((VD1_sr[16]))) # (VD1_DRsize.010 & (A1L38)))) ) );


--VD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
VD1L93 = ( HD1_break_readreg[10] & ( (!TD1L2 & (((SD1_MonDReg[10])) # (A1L17))) # (TD1L2 & (((VD1_sr[12])))) ) ) # ( !HD1_break_readreg[10] & ( (!TD1L2 & (!A1L17 & (SD1_MonDReg[10]))) # (TD1L2 & (((VD1_sr[12])))) ) );


--VD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
VD1L94 = ( HD1_break_readreg[12] & ( (!TD1L2 & (((SD1_MonDReg[12])) # (A1L17))) # (TD1L2 & (((VD1_sr[14])))) ) ) # ( !HD1_break_readreg[12] & ( (!TD1L2 & (!A1L17 & (SD1_MonDReg[12]))) # (TD1L2 & (((VD1_sr[14])))) ) );


--VD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
VD1L95 = ( HD1_break_readreg[11] & ( (!TD1L2 & (((SD1_MonDReg[11])) # (A1L17))) # (TD1L2 & (((VD1_sr[13])))) ) ) # ( !HD1_break_readreg[11] & ( (!TD1L2 & (!A1L17 & (SD1_MonDReg[11]))) # (TD1L2 & (((VD1_sr[13])))) ) );


--VD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
VD1L96 = ( HD1_break_readreg[8] & ( (!TD1L2 & (((SD1_MonDReg[8])) # (A1L17))) # (TD1L2 & (((VD1_sr[10])))) ) ) # ( !HD1_break_readreg[8] & ( (!TD1L2 & (!A1L17 & (SD1_MonDReg[8]))) # (TD1L2 & (((VD1_sr[10])))) ) );


--VD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
VD1L97 = ( HD1_break_readreg[9] & ( (!TD1L2 & (((SD1_MonDReg[9])) # (A1L17))) # (TD1L2 & (((VD1_sr[11])))) ) ) # ( !HD1_break_readreg[9] & ( (!TD1L2 & (!A1L17 & (SD1_MonDReg[9]))) # (TD1L2 & (((VD1_sr[11])))) ) );


--VD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~55
VD1L36 = (A1L16 & A1L17);


--YC1L899 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~7
YC1L899 = (!UB1_read_latency_shift_reg[0] & (YB2L1 & (UB4_av_readdata_pre[16]))) # (UB1_read_latency_shift_reg[0] & (((YB2L1 & UB4_av_readdata_pre[16])) # (UB1_av_readdata_pre[16])));


--YC1L900 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~8
YC1L900 = ( YC1L899 & ( (YC1_av_ld_aligning_data & !YC1_av_ld_byte3_data[0]) ) ) # ( !YC1L899 & ( (!YC1_av_ld_aligning_data & (((!T1_avalon_readdata[0]) # (!KC1L32)))) # (YC1_av_ld_aligning_data & (!YC1_av_ld_byte3_data[0])) ) );


--YC1L902 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~9
YC1L902 = ( UB1_av_readdata_pre[17] & ( (!UB1_read_latency_shift_reg[0] & (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[17])))) ) ) # ( !UB1_av_readdata_pre[17] & ( (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[17]))) ) );


--YC1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~10
YC1L903 = ( YC1L902 & ( (!YC1_av_ld_aligning_data & (((!T1_avalon_readdata[1]) # (!KC1L32)))) # (YC1_av_ld_aligning_data & (!YC1_av_ld_byte3_data[1])) ) ) # ( !YC1L902 & ( (YC1_av_ld_aligning_data & !YC1_av_ld_byte3_data[1]) ) );


--VD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
VD1L98 = ( XD2_dreg[0] & ( (!TD1_virtual_state_cdr & (VD1_sr[35])) # (TD1_virtual_state_cdr & ((!A1L16 & ((!A1L17))) # (A1L16 & (VD1_sr[35] & A1L17)))) ) ) # ( !XD2_dreg[0] & ( (VD1_sr[35] & ((!TD1_virtual_state_cdr) # ((A1L16 & A1L17)))) ) );


--YC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~11
YC1L905 = ( UB1_av_readdata_pre[18] & ( (!UB1_read_latency_shift_reg[0] & (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[18])))) ) ) # ( !UB1_av_readdata_pre[18] & ( (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[18]))) ) );


--YC1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~12
YC1L906 = ( YC1L905 & ( (!YC1_av_ld_aligning_data & (((!T1_avalon_readdata[2]) # (!KC1L32)))) # (YC1_av_ld_aligning_data & (!YC1_av_ld_byte3_data[2])) ) ) # ( !YC1L905 & ( (YC1_av_ld_aligning_data & !YC1_av_ld_byte3_data[2]) ) );


--YC1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~13
YC1L911 = ( UB1_av_readdata_pre[20] & ( (!UB1_read_latency_shift_reg[0] & (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[20])))) ) ) # ( !UB1_av_readdata_pre[20] & ( (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[20]))) ) );


--YC1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~14
YC1L912 = ( YC1L911 & ( (!YC1_av_ld_aligning_data & (((!T1_avalon_readdata[4]) # (!KC1L32)))) # (YC1_av_ld_aligning_data & (!YC1_av_ld_byte3_data[4])) ) ) # ( !YC1L911 & ( (YC1_av_ld_aligning_data & !YC1_av_ld_byte3_data[4]) ) );


--YC1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~15
YC1L908 = (!UB1_read_latency_shift_reg[0] & (YB2L1 & (UB4_av_readdata_pre[19]))) # (UB1_read_latency_shift_reg[0] & (((YB2L1 & UB4_av_readdata_pre[19])) # (UB1_av_readdata_pre[19])));


--YC1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~16
YC1L909 = ( YC1L908 & ( (YC1_av_ld_aligning_data & !YC1_av_ld_byte3_data[3]) ) ) # ( !YC1L908 & ( (!YC1_av_ld_aligning_data & (((!T1_avalon_readdata[3]) # (!KC1L32)))) # (YC1_av_ld_aligning_data & (!YC1_av_ld_byte3_data[3])) ) );


--YC1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~17
YC1L914 = ( UB1_av_readdata_pre[21] & ( (!UB1_read_latency_shift_reg[0] & (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[21])))) ) ) # ( !UB1_av_readdata_pre[21] & ( (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[21]))) ) );


--YC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~18
YC1L915 = ( YC1L914 & ( (!YC1_av_ld_aligning_data & (((!T1_avalon_readdata[5]) # (!KC1L32)))) # (YC1_av_ld_aligning_data & (!YC1_av_ld_byte3_data[5])) ) ) # ( !YC1L914 & ( (YC1_av_ld_aligning_data & !YC1_av_ld_byte3_data[5]) ) );


--YC1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~19
YC1L917 = ( UB1_av_readdata_pre[22] & ( (!UB1_read_latency_shift_reg[0] & (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[22])))) ) ) # ( !UB1_av_readdata_pre[22] & ( (!KC1L33 & ((!YB2L1) # (!UB4_av_readdata_pre[22]))) ) );


--YC1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~20
YC1L918 = ( YC1L917 & ( (!YC1_av_ld_aligning_data & (((!T1_avalon_readdata[6]) # (!KC1L32)))) # (YC1_av_ld_aligning_data & (!YC1_av_ld_byte3_data[6])) ) ) # ( !YC1L917 & ( (YC1_av_ld_aligning_data & !YC1_av_ld_byte3_data[6]) ) );


--YC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~21
YC1L919 = ( UB4_av_readdata_pre[23] & ( (((T1_avalon_readdata[7] & KC1L32)) # (KC1L33)) # (YB2L1) ) ) # ( !UB4_av_readdata_pre[23] & ( ((T1_avalon_readdata[7] & KC1L32)) # (KC1L33) ) );


--KC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~20
KC1L13 = ( UB1_av_readdata_pre[2] & ( UB6_av_readdata_pre[2] & ( (!UB1_read_latency_shift_reg[0] & (!UB6_read_latency_shift_reg[0] & ((!YB2L1) # (!UB4_av_readdata_pre[2])))) ) ) ) # ( !UB1_av_readdata_pre[2] & ( UB6_av_readdata_pre[2] & ( (!UB6_read_latency_shift_reg[0] & ((!YB2L1) # (!UB4_av_readdata_pre[2]))) ) ) ) # ( UB1_av_readdata_pre[2] & ( !UB6_av_readdata_pre[2] & ( (!UB1_read_latency_shift_reg[0] & ((!YB2L1) # (!UB4_av_readdata_pre[2]))) ) ) ) # ( !UB1_av_readdata_pre[2] & ( !UB6_av_readdata_pre[2] & ( (!YB2L1) # (!UB4_av_readdata_pre[2]) ) ) );


--KC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~21
KC1L14 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[2]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[2])) # (TB1_data_reg[2])));


--KC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~22
KC1L16 = ( UB1_av_readdata_pre[3] & ( UB6_av_readdata_pre[3] & ( (!UB1_read_latency_shift_reg[0] & (!UB6_read_latency_shift_reg[0] & ((!YB2L1) # (!UB4_av_readdata_pre[3])))) ) ) ) # ( !UB1_av_readdata_pre[3] & ( UB6_av_readdata_pre[3] & ( (!UB6_read_latency_shift_reg[0] & ((!YB2L1) # (!UB4_av_readdata_pre[3]))) ) ) ) # ( UB1_av_readdata_pre[3] & ( !UB6_av_readdata_pre[3] & ( (!UB1_read_latency_shift_reg[0] & ((!YB2L1) # (!UB4_av_readdata_pre[3]))) ) ) ) # ( !UB1_av_readdata_pre[3] & ( !UB6_av_readdata_pre[3] & ( (!YB2L1) # (!UB4_av_readdata_pre[3]) ) ) );


--KC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~23
KC1L17 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[3]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[3])) # (TB1_data_reg[3])));


--KC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~24
KC1L19 = ( UB1_av_readdata_pre[4] & ( UB6_av_readdata_pre[4] & ( (!UB1_read_latency_shift_reg[0] & (!UB6_read_latency_shift_reg[0] & ((!YB2L1) # (!UB4_av_readdata_pre[4])))) ) ) ) # ( !UB1_av_readdata_pre[4] & ( UB6_av_readdata_pre[4] & ( (!UB6_read_latency_shift_reg[0] & ((!YB2L1) # (!UB4_av_readdata_pre[4]))) ) ) ) # ( UB1_av_readdata_pre[4] & ( !UB6_av_readdata_pre[4] & ( (!UB1_read_latency_shift_reg[0] & ((!YB2L1) # (!UB4_av_readdata_pre[4]))) ) ) ) # ( !UB1_av_readdata_pre[4] & ( !UB6_av_readdata_pre[4] & ( (!YB2L1) # (!UB4_av_readdata_pre[4]) ) ) );


--KC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~25
KC1L20 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[4]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[4])) # (TB1_data_reg[4])));


--KC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~26
KC1L26 = ( UB1_av_readdata_pre[6] & ( UB6_av_readdata_pre[6] & ( (!UB1_read_latency_shift_reg[0] & (!UB6_read_latency_shift_reg[0] & ((!YB2L1) # (!UB4_av_readdata_pre[6])))) ) ) ) # ( !UB1_av_readdata_pre[6] & ( UB6_av_readdata_pre[6] & ( (!UB6_read_latency_shift_reg[0] & ((!YB2L1) # (!UB4_av_readdata_pre[6]))) ) ) ) # ( UB1_av_readdata_pre[6] & ( !UB6_av_readdata_pre[6] & ( (!UB1_read_latency_shift_reg[0] & ((!YB2L1) # (!UB4_av_readdata_pre[6]))) ) ) ) # ( !UB1_av_readdata_pre[6] & ( !UB6_av_readdata_pre[6] & ( (!YB2L1) # (!UB4_av_readdata_pre[6]) ) ) );


--KC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~27
KC1L27 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[6]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[6])) # (TB1_data_reg[6])));


--YC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~11
YC1L856 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[8]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[8])) # (TB1_data_reg[8])));


--YC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~12
YC1L857 = ( YC1L856 & ( (!YC1L854 & (!TB1L36 & ((!YB2L1) # (!UB4_av_readdata_pre[8])))) ) ) # ( !YC1L856 & ( (!YC1L854 & ((!YB2L1) # (!UB4_av_readdata_pre[8]))) ) );


--YC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~13
YC1L858 = (!YC1L644 & ((YC1L825))) # (YC1L644 & (YC1_av_ld_byte2_data[0]));


--YC1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~14
YC1L861 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[9]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[9])) # (TB1_data_reg[9])));


--YC1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~15
YC1L862 = ( YC1L861 & ( (!YC1L859 & (!TB1L36 & ((!YB2L1) # (!UB4_av_readdata_pre[9])))) ) ) # ( !YC1L861 & ( (!YC1L859 & ((!YB2L1) # (!UB4_av_readdata_pre[9]))) ) );


--YC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~16
YC1L863 = (!YC1L644 & (YC1L825)) # (YC1L644 & ((YC1_av_ld_byte2_data[1])));


--YC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~17
YC1L866 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[10]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[10])) # (TB1_data_reg[10])));


--YC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~18
YC1L867 = ( YC1L866 & ( (!YC1L864 & (!TB1L36 & ((!YB2L1) # (!UB4_av_readdata_pre[10])))) ) ) # ( !YC1L866 & ( (!YC1L864 & ((!YB2L1) # (!UB4_av_readdata_pre[10]))) ) );


--YC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~19
YC1L868 = (!YC1L644 & (YC1L825)) # (YC1L644 & ((YC1_av_ld_byte2_data[2])));


--YC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~20
YC1L874 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[12]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[12])) # (TB1_data_reg[12])));


--YC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~21
YC1L875 = (!UB1_read_latency_shift_reg[0] & (YB2L1 & (UB4_av_readdata_pre[12]))) # (UB1_read_latency_shift_reg[0] & (((YB2L1 & UB4_av_readdata_pre[12])) # (UB1_av_readdata_pre[12])));


--YC1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~22
YC1L876 = ( YC1L875 & ( (YC1_av_ld_aligning_data & !YC1_av_ld_byte2_data[4]) ) ) # ( !YC1L875 & ( (!YC1_av_ld_aligning_data & (((!TB1L36) # (!YC1L874)))) # (YC1_av_ld_aligning_data & (!YC1_av_ld_byte2_data[4])) ) );


--YC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~23
YC1L870 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[11]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[11])) # (TB1_data_reg[11])));


--YC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~24
YC1L871 = (!YB2L1 & (((TB1L36 & YC1L870)))) # (YB2L1 & (((TB1L36 & YC1L870)) # (UB4_av_readdata_pre[11])));


--YC1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~25
YC1L872 = (!YC1L644 & (YC1L825)) # (YC1L644 & ((YC1_av_ld_byte2_data[3])));


--YC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~26
YC1L878 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[13]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[13])) # (TB1_data_reg[13])));


--YC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~27
YC1L879 = (!UB1_read_latency_shift_reg[0] & (YB2L1 & (UB4_av_readdata_pre[13]))) # (UB1_read_latency_shift_reg[0] & (((YB2L1 & UB4_av_readdata_pre[13])) # (UB1_av_readdata_pre[13])));


--YC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~28
YC1L880 = ( YC1L879 & ( (YC1_av_ld_aligning_data & !YC1_av_ld_byte2_data[5]) ) ) # ( !YC1L879 & ( (!YC1_av_ld_aligning_data & (((!TB1L36) # (!YC1L878)))) # (YC1_av_ld_aligning_data & (!YC1_av_ld_byte2_data[5])) ) );


--YC1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~29
YC1L882 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[14]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[14])) # (TB1_data_reg[14])));


--YC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~30
YC1L883 = (!UB1_read_latency_shift_reg[0] & (YB2L1 & (UB4_av_readdata_pre[14]))) # (UB1_read_latency_shift_reg[0] & (((YB2L1 & UB4_av_readdata_pre[14])) # (UB1_av_readdata_pre[14])));


--YC1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~31
YC1L884 = ( YC1L883 & ( (YC1_av_ld_aligning_data & !YC1_av_ld_byte2_data[6]) ) ) # ( !YC1L883 & ( (!YC1_av_ld_aligning_data & (((!TB1L36) # (!YC1L882)))) # (YC1_av_ld_aligning_data & (!YC1_av_ld_byte2_data[6])) ) );


--YC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~32
YC1L886 = (!RB2_mem[0][42] & (MC2L14 & (T1_avalon_readdata[15]))) # (RB2_mem[0][42] & (((MC2L14 & T1_avalon_readdata[15])) # (TB1_data_reg[15])));


--YC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~33
YC1L887 = (!UB1_read_latency_shift_reg[0] & (YB2L1 & (UB4_av_readdata_pre[15]))) # (UB1_read_latency_shift_reg[0] & (((YB2L1 & UB4_av_readdata_pre[15])) # (UB1_av_readdata_pre[15])));


--YC1L888 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~34
YC1L888 = ( YC1L887 & ( (YC1_av_ld_aligning_data & !YC1_av_ld_byte2_data[7]) ) ) # ( !YC1L887 & ( (!YC1_av_ld_aligning_data & (((!TB1L36) # (!YC1L886)))) # (YC1_av_ld_aligning_data & (!YC1_av_ld_byte2_data[7])) ) );


--YC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
YC1L217 = ( YC1_D_iw[16] & ( YC1_D_iw[15] & ( (YC1_D_iw[14] & (YC1_D_iw[13] & (!YC1_D_iw[12] & YC1_D_iw[11]))) ) ) ) # ( YC1_D_iw[16] & ( !YC1_D_iw[15] & ( (YC1_D_iw[13] & ((!YC1_D_iw[12]) # ((!YC1_D_iw[14] & YC1_D_iw[11])))) ) ) );


--YC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
YC1L205 = ( !YC1_D_iw[0] & ( (YC1_D_iw[4] & (!YC1_D_iw[3] & (!YC1_D_iw[2] $ (YC1_D_iw[1])))) ) );


--YC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
YC1L206 = ( !YC1_D_iw[12] & ( YC1_D_iw[11] & ( (YC1_D_iw[16] & (YC1_D_iw[15] & (YC1_D_iw[14] & !YC1_D_iw[13]))) ) ) ) # ( !YC1_D_iw[12] & ( !YC1_D_iw[11] & ( (!YC1_D_iw[13] & (!YC1_D_iw[15] $ (!YC1_D_iw[14]))) ) ) );


--YC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
YC1L244 = ( !YC1_D_iw[12] & ( (YC1_D_iw[14] & (YC1_D_iw[13] & (!YC1_D_iw[16] $ (!YC1_D_iw[15])))) ) );


--YC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
YC1L245 = ( YC1_D_iw[12] & ( YC1_D_iw[11] & ( (YC1_D_iw[16] & (!YC1_D_iw[15] & (!YC1_D_iw[14] & YC1_D_iw[13]))) ) ) ) # ( !YC1_D_iw[12] & ( YC1_D_iw[11] & ( (YC1_D_iw[16] & (YC1_D_iw[13] & ((!YC1_D_iw[14]) # (YC1_D_iw[15])))) ) ) ) # ( !YC1_D_iw[12] & ( !YC1_D_iw[11] & ( (YC1_D_iw[16] & (!YC1_D_iw[14] & YC1_D_iw[13])) ) ) );


--YC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
YC1L233 = ( YC1_D_iw[0] & ( (YC1_D_iw[1] & ((!YC1_D_iw[4]) # ((!YC1_D_iw[3] & YC1_D_iw[2])))) ) );


--YC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~5
YC1L727 = ( YC1_D_iw[0] & ( (YC1_D_iw[2] & (!YC1_D_iw[1] & ((!YC1_D_iw[4]) # (!YC1_D_iw[3])))) ) );


--YC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
YC1L218 = ( YC1_D_iw[1] & ( YC1_D_iw[0] & ( (!YC1_D_iw[5] & (YC1_D_iw[4] & (YC1_D_iw[3] & YC1_D_iw[2]))) ) ) ) # ( !YC1_D_iw[1] & ( YC1_D_iw[0] & ( (!YC1_D_iw[5] & (YC1_D_iw[4] & (YC1_D_iw[3] & YC1_D_iw[2]))) # (YC1_D_iw[5] & (!YC1_D_iw[4] & ((!YC1_D_iw[2])))) ) ) ) # ( YC1_D_iw[1] & ( !YC1_D_iw[0] & ( (YC1_D_iw[5] & (!YC1_D_iw[4] & (!YC1_D_iw[3] & !YC1_D_iw[2]))) ) ) );


--YC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
YC1L219 = ( !YC1_D_iw[1] & ( YC1_D_iw[0] & ( (!YC1_D_iw[5] & (!YC1_D_iw[2] & ((YC1_D_iw[3]) # (YC1_D_iw[4])))) ) ) ) # ( YC1_D_iw[1] & ( !YC1_D_iw[0] & ( (!YC1_D_iw[5] & (!YC1_D_iw[2] & ((YC1_D_iw[3]) # (YC1_D_iw[4])))) ) ) );


--YC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
YC1L220 = ( YC1_D_iw[1] & ( YC1_D_iw[0] & ( (YC1_D_iw[5] & (YC1_D_iw[4] & (YC1_D_iw[3] & YC1_D_iw[2]))) ) ) ) # ( !YC1_D_iw[1] & ( YC1_D_iw[0] & ( (YC1_D_iw[5] & (YC1_D_iw[4] & ((!YC1_D_iw[2]) # (YC1_D_iw[3])))) ) ) ) # ( YC1_D_iw[1] & ( !YC1_D_iw[0] & ( (YC1_D_iw[5] & (YC1_D_iw[4] & (YC1_D_iw[3] & YC1_D_iw[2]))) ) ) ) # ( !YC1_D_iw[1] & ( !YC1_D_iw[0] & ( (YC1_D_iw[5] & (YC1_D_iw[4] & (YC1_D_iw[3] & !YC1_D_iw[2]))) ) ) );


--YC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
YC1L226 = ( YC1_D_iw[16] & ( !YC1_D_iw[15] & ( (YC1_D_iw[13] & ((!YC1_D_iw[11] & ((!YC1_D_iw[12]))) # (YC1_D_iw[11] & (!YC1_D_iw[14])))) ) ) );


--YC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
YC1L227 = ( YC1_D_iw[12] & ( YC1_D_iw[11] & ( (!YC1_D_iw[16] & (((YC1_D_iw[13])))) # (YC1_D_iw[16] & ((!YC1_D_iw[15] & ((!YC1_D_iw[13]) # (YC1_D_iw[14]))) # (YC1_D_iw[15] & ((!YC1_D_iw[14]) # (YC1_D_iw[13]))))) ) ) ) # ( !YC1_D_iw[12] & ( YC1_D_iw[11] & ( (!YC1_D_iw[16] & (YC1_D_iw[15] & ((!YC1_D_iw[14]) # (!YC1_D_iw[13])))) # (YC1_D_iw[16] & (!YC1_D_iw[15] & (!YC1_D_iw[14] & !YC1_D_iw[13]))) ) ) ) # ( YC1_D_iw[12] & ( !YC1_D_iw[11] & ( (!YC1_D_iw[16] & (!YC1_D_iw[15] & (YC1_D_iw[14] & !YC1_D_iw[13]))) # (YC1_D_iw[16] & (!YC1_D_iw[13] $ (((YC1_D_iw[15] & YC1_D_iw[14]))))) ) ) ) # ( !YC1_D_iw[12] & ( !YC1_D_iw[11] & ( (!YC1_D_iw[16] & (!YC1_D_iw[14] & (!YC1_D_iw[15] $ (YC1_D_iw[13])))) # (YC1_D_iw[16] & (YC1_D_iw[15] & (YC1_D_iw[14]))) ) ) );


--YC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
YC1L228 = ( YC1_D_iw[12] & ( YC1_D_iw[11] & ( (YC1_D_iw[16] & (!YC1_D_iw[15] & !YC1_D_iw[13])) ) ) ) # ( !YC1_D_iw[12] & ( YC1_D_iw[11] & ( (!YC1_D_iw[13] & ((!YC1_D_iw[16] & (YC1_D_iw[15] & YC1_D_iw[14])) # (YC1_D_iw[16] & (!YC1_D_iw[15] & !YC1_D_iw[14])))) ) ) ) # ( YC1_D_iw[12] & ( !YC1_D_iw[11] & ( (YC1_D_iw[16] & (!YC1_D_iw[15] & !YC1_D_iw[13])) ) ) );


--YC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
YC1L229 = ( YC1_D_iw[12] & ( YC1_D_iw[11] & ( (!YC1_D_iw[16] & (!YC1_D_iw[15] & (YC1_D_iw[14] & YC1_D_iw[13]))) ) ) ) # ( !YC1_D_iw[12] & ( YC1_D_iw[11] & ( (!YC1_D_iw[16] & (YC1_D_iw[15] & !YC1_D_iw[14])) ) ) ) # ( YC1_D_iw[12] & ( !YC1_D_iw[11] & ( (!YC1_D_iw[16] & (!YC1_D_iw[15] & (YC1_D_iw[14] & !YC1_D_iw[13]))) ) ) ) # ( !YC1_D_iw[12] & ( !YC1_D_iw[11] & ( (!YC1_D_iw[16] & (!YC1_D_iw[14] & (!YC1_D_iw[15] $ (YC1_D_iw[13])))) ) ) );


--YC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
YC1L230 = ( YC1_D_iw[12] & ( YC1_D_iw[11] & ( (YC1_D_iw[16] & ((!YC1_D_iw[15] & (YC1_D_iw[14] & YC1_D_iw[13])) # (YC1_D_iw[15] & (!YC1_D_iw[14])))) ) ) ) # ( YC1_D_iw[12] & ( !YC1_D_iw[11] & ( (YC1_D_iw[16] & (YC1_D_iw[15] & (!YC1_D_iw[14] & !YC1_D_iw[13]))) ) ) ) # ( !YC1_D_iw[12] & ( !YC1_D_iw[11] & ( (YC1_D_iw[16] & (YC1_D_iw[15] & YC1_D_iw[14])) ) ) );


--YC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
YC1L201 = ( YC1_D_iw[1] & ( !YC1_D_iw[0] & ( (!YC1_D_iw[4] & (((YC1_D_iw[2])))) # (YC1_D_iw[4] & (YC1_D_iw[3] & (!YC1_D_iw[5] $ (!YC1_D_iw[2])))) ) ) ) # ( !YC1_D_iw[1] & ( !YC1_D_iw[0] & ( (!YC1_D_iw[2] & ((!YC1_D_iw[5] & ((YC1_D_iw[3]))) # (YC1_D_iw[5] & (!YC1_D_iw[4])))) ) ) );


--YC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
YC1L202 = ( YC1_D_iw[1] & ( !YC1_D_iw[0] & ( (YC1_D_iw[2] & ((!YC1_D_iw[4]) # ((!YC1_D_iw[5] & YC1_D_iw[3])))) ) ) ) # ( !YC1_D_iw[1] & ( !YC1_D_iw[0] & ( (!YC1_D_iw[2] & ((!YC1_D_iw[5] & ((YC1_D_iw[3]))) # (YC1_D_iw[5] & (!YC1_D_iw[4])))) ) ) );


--YC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2
YC1L203 = (!YC1L204 & ((YC1L202))) # (YC1L204 & (YC1L201));


--YC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
YC1L207 = ( !YC1_D_iw[0] & ( (!YC1_D_iw[4] & (YC1_D_iw[3] & (!YC1_D_iw[2] $ (YC1_D_iw[1])))) ) );


--YC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3
YC1L204 = ( !YC1_D_iw[12] & ( !YC1_D_iw[11] & ( (!YC1_D_iw[13] & ((!YC1_D_iw[16] & ((YC1_D_iw[14]))) # (YC1_D_iw[16] & (!YC1_D_iw[15])))) ) ) );


--YC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
YC1L235 = ( YC1_D_iw[0] & ( YC1L234 ) ) # ( !YC1_D_iw[0] & ( YC1L234 ) ) # ( !YC1_D_iw[0] & ( !YC1L234 & ( (YC1_D_iw[2] & (!YC1_D_iw[1] & ((YC1_D_iw[3]) # (YC1_D_iw[4])))) ) ) );


--YC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
YC1L236 = ( !YC1_D_iw[1] & ( !YC1_D_iw[0] & ( (!YC1_D_iw[5] & (YC1_D_iw[2] & ((YC1_D_iw[3]) # (YC1_D_iw[4])))) ) ) );


--YC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
YC1L249 = ( YC1_D_iw[12] & ( YC1_D_iw[11] & ( (!YC1_D_iw[13] & ((!YC1_D_iw[16]) # ((YC1_D_iw[15] & YC1_D_iw[14])))) ) ) ) # ( YC1_D_iw[12] & ( !YC1_D_iw[11] & ( (!YC1_D_iw[13] & ((!YC1_D_iw[14] & (!YC1_D_iw[16])) # (YC1_D_iw[14] & ((YC1_D_iw[15]))))) ) ) );


--YC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
YC1L250 = (YC1L249 & YC1L547);


--YC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2
YC1L251 = ( !YC1_D_iw[13] & ( YC1_D_iw[12] & ( (YC1_D_iw[15] & (!YC1_D_iw[16] & ((!YC1_D_iw[14]) # (YC1_D_iw[11])))) ) ) );


--CC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
CC1L12 = ( XB1L3 & ( XB1L4 & ( (CC1L2 & (((YC1_d_write & CB1_rst1)) # (CC1_write_accepted))) ) ) ) # ( !XB1L3 & ( XB1L4 & ( (CC1L2 & (((YC1_d_write & CB1_rst1)) # (CC1_write_accepted))) ) ) ) # ( XB1L3 & ( !XB1L4 & ( (CC1_write_accepted & CC1L2) ) ) ) # ( !XB1L3 & ( !XB1L4 & ( (CC1L2 & (((YC1_d_write & CB1_rst1)) # (CC1_write_accepted))) ) ) );


--AB1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
AB1L8 = !AB1_altera_reset_synchronizer_int_chain[3];


--CB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
CB1L54 = AMPP_FUNCTION(!V1_t_dav);


--RC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
RC2L6 = !RC2L2;


--AC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~0
AC2L2 = !AC2L57;


--RC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
RC1L6 = !RC1L2;


--AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0
AC1L3 = !AC1L54;


--GD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0
GD1L5 = !BD1_writedata[0];


--UB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
UB1L15 = !LB1_b_full;


--GD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1
GD1L7 = !BD1_writedata[1];


--CB1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
CB1L36 = AMPP_FUNCTION(!CB1_read);


--FE2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
FE2L4 = GND;


--CB1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
CB1L99 = AMPP_FUNCTION(!CB1_write);


--A1L57 is ~GND
A1L57 = GND;


--CB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
CB1L16 = AMPP_FUNCTION(!CB1_count[9]);


--YC1L393 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
YC1L393 = !YC1_E_shift_rot_cnt[0];


--SD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
SD1L3 = !SD1L2;


