PERIPHERAL ${BASE} PREFETCH

REG ${BASE} PRECON CLR SET INV
BIT 26      PFMSECEN
BIT 5-4     PREFEN
BIT 2-0     PFMWS

REG ${rpn ${BASE} 0x10 +} PRESTAT CLR SET INV
BIT 27      PFMDED
BIT 26      PFMSEC
BIT 7-0     PFMSECCNT
