
ubuntu-preinstalled/systemd-tmpfiles:     file format elf32-littlearm


Disassembly of section .init:

0000210c <.init>:
    210c:	push	{r3, lr}
    2110:	bl	3324 <log_oom_internal@plt+0xa98>
    2114:	pop	{r3, pc}

Disassembly of section .plt:

00002118 <path_is_absolute@plt-0x14>:
    2118:	push	{lr}		; (str lr, [sp, #-4]!)
    211c:	ldr	lr, [pc, #4]	; 2128 <path_is_absolute@plt-0x4>
    2120:	add	lr, pc, lr
    2124:	ldr	pc, [lr, #8]!
    2128:	andeq	fp, r1, r0, lsl ip

0000212c <path_is_absolute@plt>:
    212c:	add	ip, pc, #0, 12
    2130:	add	ip, ip, #110592	; 0x1b000
    2134:	ldr	pc, [ip, #3088]!	; 0xc10

00002138 <fnmatch@plt>:
    2138:	add	ip, pc, #0, 12
    213c:	add	ip, ip, #110592	; 0x1b000
    2140:	ldr	pc, [ip, #3080]!	; 0xc08

00002144 <have_effective_cap@plt>:
    2144:	add	ip, pc, #0, 12
    2148:	add	ip, ip, #110592	; 0x1b000
    214c:	ldr	pc, [ip, #3072]!	; 0xc00

00002150 <ftruncate64@plt>:
    2150:	add	ip, pc, #0, 12
    2154:	add	ip, ip, #110592	; 0x1b000
    2158:	ldr	pc, [ip, #3064]!	; 0xbf8

0000215c <strv_find@plt>:
    215c:	add	ip, pc, #0, 12
    2160:	add	ip, ip, #110592	; 0x1b000
    2164:	ldr	pc, [ip, #3056]!	; 0xbf0

00002168 <dirfd@plt>:
    2168:	add	ip, pc, #0, 12
    216c:	add	ip, ip, #110592	; 0x1b000
    2170:	ldr	pc, [ip, #3048]!	; 0xbe8

00002174 <acl_dup@plt>:
    2174:	add	ip, pc, #0, 12
    2178:	add	ip, ip, #110592	; 0x1b000
    217c:	ldr	pc, [ip, #3040]!	; 0xbe0

00002180 <path_is_normalized@plt>:
    2180:	add	ip, pc, #0, 12
    2184:	add	ip, ip, #110592	; 0x1b000
    2188:	ldr	pc, [ip, #3032]!	; 0xbd8

0000218c <__xmknodat@plt>:
    218c:	add	ip, pc, #0, 12
    2190:	add	ip, ip, #110592	; 0x1b000
    2194:	ldr	pc, [ip, #3024]!	; 0xbd0

00002198 <version@plt>:
    2198:	add	ip, pc, #0, 12
    219c:	add	ip, ip, #110592	; 0x1b000
    21a0:	ldr	pc, [ip, #3016]!	; 0xbc8

000021a4 <path_startswith@plt>:
    21a4:	add	ip, pc, #0, 12
    21a8:	add	ip, ip, #110592	; 0x1b000
    21ac:	ldr	pc, [ip, #3008]!	; 0xbc0

000021b0 <calc_acl_mask_if_needed@plt>:
    21b0:	add	ip, pc, #0, 12
    21b4:	add	ip, ip, #110592	; 0x1b000
    21b8:	ldr	pc, [ip, #3000]!	; 0xbb8

000021bc <free@plt>:
    21bc:			; <UNDEFINED> instruction: 0xe7fd4778
    21c0:	add	ip, pc, #0, 12
    21c4:	add	ip, ip, #110592	; 0x1b000
    21c8:	ldr	pc, [ip, #2988]!	; 0xbac

000021cc <__xstat64@plt>:
    21cc:	add	ip, pc, #0, 12
    21d0:	add	ip, ip, #110592	; 0x1b000
    21d4:	ldr	pc, [ip, #2980]!	; 0xba4

000021d8 <qsort@plt>:
    21d8:	add	ip, pc, #0, 12
    21dc:	add	ip, ip, #110592	; 0x1b000
    21e0:	ldr	pc, [ip, #2972]!	; 0xb9c

000021e4 <sd_path_home@plt>:
    21e4:			; <UNDEFINED> instruction: 0xe7fd4778
    21e8:	add	ip, pc, #0, 12
    21ec:	add	ip, ip, #110592	; 0x1b000
    21f0:	ldr	pc, [ip, #2960]!	; 0xb90

000021f4 <log_assert_failed_unreachable_realm@plt>:
    21f4:	add	ip, pc, #0, 12
    21f8:	add	ip, ip, #110592	; 0x1b000
    21fc:	ldr	pc, [ip, #2952]!	; 0xb88

00002200 <mkdirat_label@plt>:
    2200:	add	ip, pc, #0, 12
    2204:	add	ip, ip, #110592	; 0x1b000
    2208:	ldr	pc, [ip, #2944]!	; 0xb80

0000220c <label_fix@plt>:
    220c:	add	ip, pc, #0, 12
    2210:	add	ip, ip, #110592	; 0x1b000
    2214:	ldr	pc, [ip, #2936]!	; 0xb78

00002218 <parse_path_argument_and_warn@plt>:
    2218:	add	ip, pc, #0, 12
    221c:	add	ip, ip, #110592	; 0x1b000
    2220:	ldr	pc, [ip, #2928]!	; 0xb70

00002224 <strcspn@plt>:
    2224:	add	ip, pc, #0, 12
    2228:	add	ip, ip, #110592	; 0x1b000
    222c:	ldr	pc, [ip, #2920]!	; 0xb68

00002230 <path_join_internal@plt>:
    2230:	add	ip, pc, #0, 12
    2234:	add	ip, ip, #110592	; 0x1b000
    2238:	ldr	pc, [ip, #2912]!	; 0xb60

0000223c <internal_hashmap_iterate@plt>:
    223c:	add	ip, pc, #0, 12
    2240:	add	ip, ip, #110592	; 0x1b000
    2244:	ldr	pc, [ip, #2904]!	; 0xb58

00002248 <closedir@plt>:
    2248:	add	ip, pc, #0, 12
    224c:	add	ip, ip, #110592	; 0x1b000
    2250:	ldr	pc, [ip, #2896]!	; 0xb50

00002254 <strcmp_ptr@plt>:
    2254:	add	ip, pc, #0, 12
    2258:	add	ip, ip, #110592	; 0x1b000
    225c:	ldr	pc, [ip, #2888]!	; 0xb48

00002260 <ask_password_agent_close@plt>:
    2260:	add	ip, pc, #0, 12
    2264:	add	ip, ip, #110592	; 0x1b000
    2268:	ldr	pc, [ip, #2880]!	; 0xb40

0000226c <fchownat@plt>:
    226c:	add	ip, pc, #0, 12
    2270:	add	ip, ip, #110592	; 0x1b000
    2274:	ldr	pc, [ip, #2872]!	; 0xb38

00002278 <polkit_agent_close@plt>:
    2278:	add	ip, pc, #0, 12
    227c:	add	ip, ip, #110592	; 0x1b000
    2280:	ldr	pc, [ip, #2864]!	; 0xb30

00002284 <mac_selinux_finish@plt>:
    2284:	add	ip, pc, #0, 12
    2288:	add	ip, ip, #110592	; 0x1b000
    228c:	ldr	pc, [ip, #2856]!	; 0xb28

00002290 <timespec_load@plt>:
    2290:	add	ip, pc, #0, 12
    2294:	add	ip, ip, #110592	; 0x1b000
    2298:	ldr	pc, [ip, #2848]!	; 0xb20

0000229c <xdg_user_runtime_dir@plt>:
    229c:	add	ip, pc, #0, 12
    22a0:	add	ip, ip, #110592	; 0x1b000
    22a4:	ldr	pc, [ip, #2840]!	; 0xb18

000022a8 <cat_files@plt>:
    22a8:	add	ip, pc, #0, 12
    22ac:	add	ip, ip, #110592	; 0x1b000
    22b0:	ldr	pc, [ip, #2832]!	; 0xb10

000022b4 <sd_notifyf@plt>:
    22b4:	add	ip, pc, #0, 12
    22b8:	add	ip, ip, #110592	; 0x1b000
    22bc:	ldr	pc, [ip, #2824]!	; 0xb08

000022c0 <is_dir_fd@plt>:
    22c0:	add	ip, pc, #0, 12
    22c4:	add	ip, ip, #110592	; 0x1b000
    22c8:	ldr	pc, [ip, #2816]!	; 0xb00

000022cc <get_user_creds@plt>:
    22cc:	add	ip, pc, #0, 12
    22d0:	add	ip, ip, #110592	; 0x1b000
    22d4:	ldr	pc, [ip, #2808]!	; 0xaf8

000022d8 <is_dir@plt>:
    22d8:	add	ip, pc, #0, 12
    22dc:	add	ip, ip, #110592	; 0x1b000
    22e0:	ldr	pc, [ip, #2800]!	; 0xaf0

000022e4 <flock@plt>:
    22e4:	add	ip, pc, #0, 12
    22e8:	add	ip, ip, #110592	; 0x1b000
    22ec:	ldr	pc, [ip, #2792]!	; 0xae8

000022f0 <mac_selinux_init@plt>:
    22f0:	add	ip, pc, #0, 12
    22f4:	add	ip, ip, #110592	; 0x1b000
    22f8:	ldr	pc, [ip, #2784]!	; 0xae0

000022fc <internal_set_new@plt>:
    22fc:	add	ip, pc, #0, 12
    2300:	add	ip, ip, #110592	; 0x1b000
    2304:	ldr	pc, [ip, #2776]!	; 0xad8

00002308 <dirname_malloc@plt>:
    2308:	add	ip, pc, #0, 12
    230c:	add	ip, ip, #110592	; 0x1b000
    2310:	ldr	pc, [ip, #2768]!	; 0xad0

00002314 <readdir64@plt>:
    2314:	add	ip, pc, #0, 12
    2318:	add	ip, ip, #110592	; 0x1b000
    231c:	ldr	pc, [ip, #2760]!	; 0xac8

00002320 <mknod_atomic@plt>:
    2320:	add	ip, pc, #0, 12
    2324:	add	ip, ip, #110592	; 0x1b000
    2328:	ldr	pc, [ip, #2752]!	; 0xac0

0000232c <unlinkat@plt>:
    232c:	add	ip, pc, #0, 12
    2330:	add	ip, ip, #110592	; 0x1b000
    2334:	ldr	pc, [ip, #2744]!	; 0xab8

00002338 <setxattr@plt>:
    2338:	add	ip, pc, #0, 12
    233c:	add	ip, ip, #110592	; 0x1b000
    2340:	ldr	pc, [ip, #2736]!	; 0xab0

00002344 <set_put@plt>:
    2344:	add	ip, pc, #0, 12
    2348:	add	ip, ip, #110592	; 0x1b000
    234c:	ldr	pc, [ip, #2728]!	; 0xaa8

00002350 <memset@plt>:
    2350:	add	ip, pc, #0, 12
    2354:	add	ip, ip, #110592	; 0x1b000
    2358:	ldr	pc, [ip, #2720]!	; 0xaa0

0000235c <btrfs_subvol_make_fd@plt>:
    235c:	add	ip, pc, #0, 12
    2360:	add	ip, ip, #110592	; 0x1b000
    2364:	ldr	pc, [ip, #2712]!	; 0xa98

00002368 <__fxstat64@plt>:
    2368:	add	ip, pc, #0, 12
    236c:	add	ip, ip, #110592	; 0x1b000
    2370:	ldr	pc, [ip, #2704]!	; 0xa90

00002374 <strspn@plt>:
    2374:	add	ip, pc, #0, 12
    2378:	add	ip, ip, #110592	; 0x1b000
    237c:	ldr	pc, [ip, #2696]!	; 0xa88

00002380 <opendir@plt>:
    2380:	add	ip, pc, #0, 12
    2384:	add	ip, ip, #110592	; 0x1b000
    2388:	ldr	pc, [ip, #2688]!	; 0xa80

0000238c <path_equal@plt>:
    238c:	add	ip, pc, #0, 12
    2390:	add	ip, ip, #110592	; 0x1b000
    2394:	ldr	pc, [ip, #2680]!	; 0xa78

00002398 <btrfs_is_subvol@plt>:
    2398:	add	ip, pc, #0, 12
    239c:	add	ip, ip, #110592	; 0x1b000
    23a0:	ldr	pc, [ip, #2672]!	; 0xa70

000023a4 <chattr_fd@plt>:
    23a4:	add	ip, pc, #0, 12
    23a8:	add	ip, ip, #110592	; 0x1b000
    23ac:	ldr	pc, [ip, #2664]!	; 0xa68

000023b0 <endswith@plt>:
    23b0:	add	ip, pc, #0, 12
    23b4:	add	ip, ip, #110592	; 0x1b000
    23b8:	ldr	pc, [ip, #2656]!	; 0xa60

000023bc <log_get_max_level_realm@plt>:
    23bc:	add	ip, pc, #0, 12
    23c0:	add	ip, ip, #110592	; 0x1b000
    23c4:	ldr	pc, [ip, #2648]!	; 0xa58

000023c8 <remove@plt>:
    23c8:	add	ip, pc, #0, 12
    23cc:	add	ip, ip, #110592	; 0x1b000
    23d0:	ldr	pc, [ip, #2640]!	; 0xa50

000023d4 <strv_push@plt>:
    23d4:	add	ip, pc, #0, 12
    23d8:	add	ip, ip, #110592	; 0x1b000
    23dc:	ldr	pc, [ip, #2632]!	; 0xa48

000023e0 <dot_or_dot_dot@plt>:
    23e0:	add	ip, pc, #0, 12
    23e4:	add	ip, ip, #110592	; 0x1b000
    23e8:	ldr	pc, [ip, #2624]!	; 0xa40

000023ec <path_simplify@plt>:
    23ec:	add	ip, pc, #0, 12
    23f0:	add	ip, ip, #110592	; 0x1b000
    23f4:	ldr	pc, [ip, #2616]!	; 0xa38

000023f8 <safe_glob@plt>:
    23f8:	add	ip, pc, #0, 12
    23fc:	add	ip, ip, #110592	; 0x1b000
    2400:	ldr	pc, [ip, #2608]!	; 0xa30

00002404 <acl_free@plt>:
    2404:			; <UNDEFINED> instruction: 0xe7fd4778
    2408:	add	ip, pc, #0, 12
    240c:	add	ip, ip, #110592	; 0x1b000
    2410:	ldr	pc, [ip, #2596]!	; 0xa24

00002414 <abort@plt>:
    2414:	add	ip, pc, #0, 12
    2418:	add	ip, ip, #110592	; 0x1b000
    241c:	ldr	pc, [ip, #2588]!	; 0xa1c

00002420 <mkfifoat_atomic@plt>:
    2420:	add	ip, pc, #0, 12
    2424:	add	ip, ip, #110592	; 0x1b000
    2428:	ldr	pc, [ip, #2580]!	; 0xa14

0000242c <search_and_fopen@plt>:
    242c:	add	ip, pc, #0, 12
    2430:	add	ip, ip, #110592	; 0x1b000
    2434:	ldr	pc, [ip, #2572]!	; 0xa0c

00002438 <globfree64@plt>:
    2438:	add	ip, pc, #0, 12
    243c:	add	ip, ip, #110592	; 0x1b000
    2440:	ldr	pc, [ip, #2564]!	; 0xa04

00002444 <log_setup_service@plt>:
    2444:	add	ip, pc, #0, 12
    2448:	add	ip, ip, #110592	; 0x1b000
    244c:	ldr	pc, [ip, #2556]!	; 0x9fc

00002450 <fd_is_mount_point@plt>:
    2450:	add	ip, pc, #0, 12
    2454:	add	ip, ip, #110592	; 0x1b000
    2458:	ldr	pc, [ip, #2548]!	; 0x9f4

0000245c <open64@plt>:
    245c:	add	ip, pc, #0, 12
    2460:	add	ip, ip, #110592	; 0x1b000
    2464:	ldr	pc, [ip, #2540]!	; 0x9ec

00002468 <futimens@plt>:
    2468:	add	ip, pc, #0, 12
    246c:	add	ip, ip, #110592	; 0x1b000
    2470:	ldr	pc, [ip, #2532]!	; 0x9e4

00002474 <strv_split_nulstr@plt>:
    2474:	add	ip, pc, #0, 12
    2478:	add	ip, ip, #110592	; 0x1b000
    247c:	ldr	pc, [ip, #2524]!	; 0x9dc

00002480 <openat64@plt>:
    2480:	add	ip, pc, #0, 12
    2484:	add	ip, ip, #110592	; 0x1b000
    2488:	ldr	pc, [ip, #2516]!	; 0x9d4

0000248c <format_timestamp_us@plt>:
    248c:	add	ip, pc, #0, 12
    2490:	add	ip, ip, #110592	; 0x1b000
    2494:	ldr	pc, [ip, #2508]!	; 0x9cc

00002498 <copy_tree_at_full@plt>:
    2498:	add	ip, pc, #0, 12
    249c:	add	ip, ip, #110592	; 0x1b000
    24a0:	ldr	pc, [ip, #2500]!	; 0x9c4

000024a4 <acls_for_file@plt>:
    24a4:	add	ip, pc, #0, 12
    24a8:	add	ip, ip, #110592	; 0x1b000
    24ac:	ldr	pc, [ip, #2492]!	; 0x9bc

000024b0 <greedy_realloc@plt>:
    24b0:	add	ip, pc, #0, 12
    24b4:	add	ip, ip, #110592	; 0x1b000
    24b8:	ldr	pc, [ip, #2484]!	; 0x9b4

000024bc <safe_close@plt>:
    24bc:	add	ip, pc, #0, 12
    24c0:	add	ip, ip, #110592	; 0x1b000
    24c4:	ldr	pc, [ip, #2476]!	; 0x9ac

000024c8 <readlink_malloc@plt>:
    24c8:	add	ip, pc, #0, 12
    24cc:	add	ip, ip, #110592	; 0x1b000
    24d0:	ldr	pc, [ip, #2468]!	; 0x9a4

000024d4 <rm_rf@plt>:
    24d4:	add	ip, pc, #0, 12
    24d8:	add	ip, ip, #110592	; 0x1b000
    24dc:	ldr	pc, [ip, #2460]!	; 0x99c

000024e0 <__stack_chk_fail@plt>:
    24e0:	add	ip, pc, #0, 12
    24e4:	add	ip, ip, #110592	; 0x1b000
    24e8:	ldr	pc, [ip, #2452]!	; 0x994

000024ec <terminal_urlify_man@plt>:
    24ec:	add	ip, pc, #0, 12
    24f0:	add	ip, ip, #110592	; 0x1b000
    24f4:	ldr	pc, [ip, #2444]!	; 0x98c

000024f8 <xdg_user_config_dir@plt>:
    24f8:	add	ip, pc, #0, 12
    24fc:	add	ip, ip, #110592	; 0x1b000
    2500:	ldr	pc, [ip, #2436]!	; 0x984

00002504 <loop_write@plt>:
    2504:	add	ip, pc, #0, 12
    2508:	add	ip, ip, #110592	; 0x1b000
    250c:	ldr	pc, [ip, #2428]!	; 0x97c

00002510 <set_consume@plt>:
    2510:	add	ip, pc, #0, 12
    2514:	add	ip, ip, #110592	; 0x1b000
    2518:	ldr	pc, [ip, #2420]!	; 0x974

0000251c <internal_hashmap_free@plt>:
    251c:			; <UNDEFINED> instruction: 0xe7fd4778
    2520:	add	ip, pc, #0, 12
    2524:	add	ip, ip, #110592	; 0x1b000
    2528:	ldr	pc, [ip, #2408]!	; 0x968

0000252c <extract_first_word@plt>:
    252c:	add	ip, pc, #0, 12
    2530:	add	ip, ip, #110592	; 0x1b000
    2534:	ldr	pc, [ip, #2400]!	; 0x960

00002538 <parse_sec@plt>:
    2538:	add	ip, pc, #0, 12
    253c:	add	ip, ip, #110592	; 0x1b000
    2540:	ldr	pc, [ip, #2392]!	; 0x958

00002544 <internal_hashmap_size@plt>:
    2544:	add	ip, pc, #0, 12
    2548:	add	ip, ip, #110592	; 0x1b000
    254c:	ldr	pc, [ip, #2384]!	; 0x950

00002550 <set_iterate@plt>:
    2550:	add	ip, pc, #0, 12
    2554:	add	ip, ip, #110592	; 0x1b000
    2558:	ldr	pc, [ip, #2376]!	; 0x948

0000255c <log_syntax_internal@plt>:
    255c:	add	ip, pc, #0, 12
    2560:	add	ip, ip, #110592	; 0x1b000
    2564:	ldr	pc, [ip, #2368]!	; 0x940

00002568 <strstrip@plt>:
    2568:	add	ip, pc, #0, 12
    256c:	add	ip, ip, #110592	; 0x1b000
    2570:	ldr	pc, [ip, #2360]!	; 0x938

00002574 <parse_boolean@plt>:
    2574:	add	ip, pc, #0, 12
    2578:	add	ip, ip, #110592	; 0x1b000
    257c:	ldr	pc, [ip, #2352]!	; 0x930

00002580 <acl_to_any_text@plt>:
    2580:	add	ip, pc, #0, 12
    2584:	add	ip, ip, #110592	; 0x1b000
    2588:	ldr	pc, [ip, #2344]!	; 0x928

0000258c <extract_many_words@plt>:
    258c:	add	ip, pc, #0, 12
    2590:	add	ip, ip, #110592	; 0x1b000
    2594:	ldr	pc, [ip, #2336]!	; 0x920

00002598 <basename@plt>:
    2598:	add	ip, pc, #0, 12
    259c:	add	ip, ip, #110592	; 0x1b000
    25a0:	ldr	pc, [ip, #2328]!	; 0x918

000025a4 <getopt_long@plt>:
    25a4:	add	ip, pc, #0, 12
    25a8:	add	ip, ip, #110592	; 0x1b000
    25ac:	ldr	pc, [ip, #2320]!	; 0x910

000025b0 <symlink@plt>:
    25b0:	add	ip, pc, #0, 12
    25b4:	add	ip, ip, #110592	; 0x1b000
    25b8:	ldr	pc, [ip, #2312]!	; 0x908

000025bc <pager_close@plt>:
    25bc:	add	ip, pc, #0, 12
    25c0:	add	ip, ip, #110592	; 0x1b000
    25c4:	ldr	pc, [ip, #2304]!	; 0x900

000025c8 <path_strv_make_absolute_cwd@plt>:
    25c8:	add	ip, pc, #0, 12
    25cc:	add	ip, ip, #110592	; 0x1b000
    25d0:	ldr	pc, [ip, #2296]!	; 0x8f8

000025d4 <specifier_machine_id@plt>:
    25d4:	add	ip, pc, #0, 12
    25d8:	add	ip, ip, #110592	; 0x1b000
    25dc:	ldr	pc, [ip, #2288]!	; 0x8f0

000025e0 <read_line_full@plt>:
    25e0:	add	ip, pc, #0, 12
    25e4:	add	ip, ip, #110592	; 0x1b000
    25e8:	ldr	pc, [ip, #2280]!	; 0x8e8

000025ec <calloc@plt>:
    25ec:	add	ip, pc, #0, 12
    25f0:	add	ip, ip, #110592	; 0x1b000
    25f4:	ldr	pc, [ip, #2272]!	; 0x8e0

000025f8 <conf_files_list_with_replacement@plt>:
    25f8:	add	ip, pc, #0, 12
    25fc:	add	ip, ip, #110592	; 0x1b000
    2600:	ldr	pc, [ip, #2264]!	; 0x8d8

00002604 <ferror@plt>:
    2604:	add	ip, pc, #0, 12
    2608:	add	ip, ip, #110592	; 0x1b000
    260c:	ldr	pc, [ip, #2256]!	; 0x8d0

00002610 <chase_symlinks@plt>:
    2610:	add	ip, pc, #0, 12
    2614:	add	ip, ip, #110592	; 0x1b000
    2618:	ldr	pc, [ip, #2248]!	; 0x8c8

0000261c <memcpy@plt>:
    261c:	add	ip, pc, #0, 12
    2620:	add	ip, ip, #110592	; 0x1b000
    2624:	ldr	pc, [ip, #2240]!	; 0x8c0

00002628 <umask@plt>:
    2628:	add	ip, pc, #0, 12
    262c:	add	ip, ip, #110592	; 0x1b000
    2630:	ldr	pc, [ip, #2232]!	; 0x8b8

00002634 <strv_extend@plt>:
    2634:	add	ip, pc, #0, 12
    2638:	add	ip, ip, #110592	; 0x1b000
    263c:	ldr	pc, [ip, #2224]!	; 0x8b0

00002640 <__fxstatat64@plt>:
    2640:	add	ip, pc, #0, 12
    2644:	add	ip, ip, #110592	; 0x1b000
    2648:	ldr	pc, [ip, #2216]!	; 0x8a8

0000264c <safe_fclose@plt>:
    264c:	add	ip, pc, #0, 12
    2650:	add	ip, ip, #110592	; 0x1b000
    2654:	ldr	pc, [ip, #2208]!	; 0x8a0

00002658 <strlen@plt>:
    2658:	add	ip, pc, #0, 12
    265c:	add	ip, ip, #110592	; 0x1b000
    2660:	ldr	pc, [ip, #2200]!	; 0x898

00002664 <internal_hashmap_get@plt>:
    2664:	add	ip, pc, #0, 12
    2668:	add	ip, ip, #110592	; 0x1b000
    266c:	ldr	pc, [ip, #2192]!	; 0x890

00002670 <__snprintf_chk@plt>:
    2670:	add	ip, pc, #0, 12
    2674:	add	ip, ip, #110592	; 0x1b000
    2678:	ldr	pc, [ip, #2184]!	; 0x888

0000267c <internal_ordered_hashmap_new@plt>:
    267c:	add	ip, pc, #0, 12
    2680:	add	ip, ip, #110592	; 0x1b000
    2684:	ldr	pc, [ip, #2176]!	; 0x880

00002688 <xopendirat@plt>:
    2688:	add	ip, pc, #0, 12
    268c:	add	ip, ip, #110592	; 0x1b000
    2690:	ldr	pc, [ip, #2168]!	; 0x878

00002694 <strv_push_pair@plt>:
    2694:	add	ip, pc, #0, 12
    2698:	add	ip, ip, #110592	; 0x1b000
    269c:	ldr	pc, [ip, #2160]!	; 0x870

000026a0 <parse_acl@plt>:
    26a0:	add	ip, pc, #0, 12
    26a4:	add	ip, ip, #110592	; 0x1b000
    26a8:	ldr	pc, [ip, #2152]!	; 0x868

000026ac <mkfifoat@plt>:
    26ac:	add	ip, pc, #0, 12
    26b0:	add	ip, ip, #110592	; 0x1b000
    26b4:	ldr	pc, [ip, #2144]!	; 0x860

000026b8 <cunescape_length_with_prefix@plt>:
    26b8:	add	ip, pc, #0, 12
    26bc:	add	ip, ip, #110592	; 0x1b000
    26c0:	ldr	pc, [ip, #2136]!	; 0x858

000026c4 <rlimit_nofile_bump@plt>:
    26c4:	add	ip, pc, #0, 12
    26c8:	add	ip, ip, #110592	; 0x1b000
    26cc:	ldr	pc, [ip, #2128]!	; 0x850

000026d0 <xdg_user_dirs@plt>:
    26d0:	add	ip, pc, #0, 12
    26d4:	add	ip, ip, #110592	; 0x1b000
    26d8:	ldr	pc, [ip, #2120]!	; 0x848

000026dc <now@plt>:
    26dc:	add	ip, pc, #0, 12
    26e0:	add	ip, ip, #110592	; 0x1b000
    26e4:	ldr	pc, [ip, #2112]!	; 0x840

000026e8 <parse_dev@plt>:
    26e8:	add	ip, pc, #0, 12
    26ec:	add	ip, ip, #110592	; 0x1b000
    26f0:	ldr	pc, [ip, #2104]!	; 0x838

000026f4 <faccessat@plt>:
    26f4:	add	ip, pc, #0, 12
    26f8:	add	ip, ip, #110592	; 0x1b000
    26fc:	ldr	pc, [ip, #2096]!	; 0x830

00002700 <xdg_user_data_dir@plt>:
    2700:	add	ip, pc, #0, 12
    2704:	add	ip, ip, #110592	; 0x1b000
    2708:	ldr	pc, [ip, #2088]!	; 0x828

0000270c <btrfs_subvol_auto_qgroup_fd@plt>:
    270c:	add	ip, pc, #0, 12
    2710:	add	ip, ip, #110592	; 0x1b000
    2714:	ldr	pc, [ip, #2080]!	; 0x820

00002718 <mac_selinux_create_file_clear@plt>:
    2718:	add	ip, pc, #0, 12
    271c:	add	ip, ip, #110592	; 0x1b000
    2720:	ldr	pc, [ip, #2072]!	; 0x818

00002724 <strcmp@plt>:
    2724:	add	ip, pc, #0, 12
    2728:	add	ip, ip, #110592	; 0x1b000
    272c:	ldr	pc, [ip, #2064]!	; 0x810

00002730 <acl_set_file@plt>:
    2730:	add	ip, pc, #0, 12
    2734:	add	ip, ip, #110592	; 0x1b000
    2738:	ldr	pc, [ip, #2056]!	; 0x808

0000273c <__errno_location@plt>:
    273c:	add	ip, pc, #0, 12
    2740:	add	ip, ip, #110592	; 0x1b000
    2744:	ldr	pc, [ip, #2048]!	; 0x800

00002748 <fopen64@plt>:
    2748:	add	ip, pc, #0, 12
    274c:	add	ip, ip, #110592	; 0x1b000
    2750:	ldr	pc, [ip, #2040]!	; 0x7f8

00002754 <mac_selinux_create_file_prepare@plt>:
    2754:	add	ip, pc, #0, 12
    2758:	add	ip, ip, #110592	; 0x1b000
    275c:	ldr	pc, [ip, #2032]!	; 0x7f0

00002760 <fd_reopen@plt>:
    2760:	add	ip, pc, #0, 12
    2764:	add	ip, ip, #110592	; 0x1b000
    2768:	ldr	pc, [ip, #2024]!	; 0x7e8

0000276c <strv_extend_strv_concat@plt>:
    276c:	add	ip, pc, #0, 12
    2770:	add	ip, ip, #110592	; 0x1b000
    2774:	ldr	pc, [ip, #2016]!	; 0x7e0

00002778 <log_assert_failed_realm@plt>:
    2778:	add	ip, pc, #0, 12
    277c:	add	ip, ip, #110592	; 0x1b000
    2780:	ldr	pc, [ip, #2008]!	; 0x7d8

00002784 <get_group_creds@plt>:
    2784:	add	ip, pc, #0, 12
    2788:	add	ip, ip, #110592	; 0x1b000
    278c:	ldr	pc, [ip, #2000]!	; 0x7d0

00002790 <log_internal_realm@plt>:
    2790:	add	ip, pc, #0, 12
    2794:	add	ip, ip, #110592	; 0x1b000
    2798:	ldr	pc, [ip, #1992]!	; 0x7c8

0000279c <strrchr@plt>:
    279c:	add	ip, pc, #0, 12
    27a0:	add	ip, ip, #110592	; 0x1b000
    27a4:	ldr	pc, [ip, #1984]!	; 0x7c0

000027a8 <strv_free@plt>:
    27a8:	add	ip, pc, #0, 12
    27ac:	add	ip, ip, #110592	; 0x1b000
    27b0:	ldr	pc, [ip, #1976]!	; 0x7b8

000027b4 <specifier_printf@plt>:
    27b4:	add	ip, pc, #0, 12
    27b8:	add	ip, ip, #110592	; 0x1b000
    27bc:	ldr	pc, [ip, #1968]!	; 0x7b0

000027c0 <pager_open@plt>:
    27c0:	add	ip, pc, #0, 12
    27c4:	add	ip, ip, #110592	; 0x1b000
    27c8:	ldr	pc, [ip, #1960]!	; 0x7a8

000027cc <__libc_start_main@plt>:
    27cc:	add	ip, pc, #0, 12
    27d0:	add	ip, ip, #110592	; 0x1b000
    27d4:	ldr	pc, [ip, #1952]!	; 0x7a0

000027d8 <parse_mode@plt>:
    27d8:	add	ip, pc, #0, 12
    27dc:	add	ip, ip, #110592	; 0x1b000
    27e0:	ldr	pc, [ip, #1944]!	; 0x798

000027e4 <__gmon_start__@plt>:
    27e4:	add	ip, pc, #0, 12
    27e8:	add	ip, ip, #110592	; 0x1b000
    27ec:	ldr	pc, [ip, #1936]!	; 0x790

000027f0 <add_base_acls_if_needed@plt>:
    27f0:	add	ip, pc, #0, 12
    27f4:	add	ip, ip, #110592	; 0x1b000
    27f8:	ldr	pc, [ip, #1928]!	; 0x788

000027fc <mkdir_parents_label@plt>:
    27fc:	add	ip, pc, #0, 12
    2800:	add	ip, ip, #110592	; 0x1b000
    2804:	ldr	pc, [ip, #1920]!	; 0x780

00002808 <read_one_line_file@plt>:
    2808:	add	ip, pc, #0, 12
    280c:	add	ip, ip, #110592	; 0x1b000
    2810:	ldr	pc, [ip, #1912]!	; 0x778

00002814 <strchr@plt>:
    2814:	add	ip, pc, #0, 12
    2818:	add	ip, ip, #110592	; 0x1b000
    281c:	ldr	pc, [ip, #1904]!	; 0x770

00002820 <__cxa_finalize@plt>:
    2820:	add	ip, pc, #0, 12
    2824:	add	ip, ip, #110592	; 0x1b000
    2828:	ldr	pc, [ip, #1896]!	; 0x768

0000282c <split_pair@plt>:
    282c:	add	ip, pc, #0, 12
    2830:	add	ip, ip, #110592	; 0x1b000
    2834:	ldr	pc, [ip, #1888]!	; 0x760

00002838 <symlink_atomic@plt>:
    2838:	add	ip, pc, #0, 12
    283c:	add	ip, ip, #110592	; 0x1b000
    2840:	ldr	pc, [ip, #1880]!	; 0x758

00002844 <fchmod_opath@plt>:
    2844:	add	ip, pc, #0, 12
    2848:	add	ip, ip, #110592	; 0x1b000
    284c:	ldr	pc, [ip, #1872]!	; 0x750

00002850 <strv_join_prefix@plt>:
    2850:	add	ip, pc, #0, 12
    2854:	add	ip, ip, #110592	; 0x1b000
    2858:	ldr	pc, [ip, #1864]!	; 0x748

0000285c <strdup@plt>:
    285c:	add	ip, pc, #0, 12
    2860:	add	ip, ip, #110592	; 0x1b000
    2864:	ldr	pc, [ip, #1856]!	; 0x740

00002868 <internal_set_ensure_allocated@plt>:
    2868:	add	ip, pc, #0, 12
    286c:	add	ip, ip, #110592	; 0x1b000
    2870:	ldr	pc, [ip, #1848]!	; 0x738

00002874 <__printf_chk@plt>:
    2874:	add	ip, pc, #0, 12
    2878:	add	ip, ip, #110592	; 0x1b000
    287c:	ldr	pc, [ip, #1840]!	; 0x730

00002880 <hashmap_put@plt>:
    2880:	add	ip, pc, #0, 12
    2884:	add	ip, ip, #110592	; 0x1b000
    2888:	ldr	pc, [ip, #1832]!	; 0x728

0000288c <log_oom_internal@plt>:
    288c:	add	ip, pc, #0, 12
    2890:	add	ip, ip, #110592	; 0x1b000
    2894:	ldr	pc, [ip, #1824]!	; 0x720

Disassembly of section .text:

00002898 <.text>:
    2898:	stmiacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    289c:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    28a0:	push	{r1, r3, r4, r5, r6, sl, lr}
    28a4:			; <UNDEFINED> instruction: 0xb0914ff0
    28a8:	pkhtbmi	r5, r1, r3, asr #17
    28ac:	stmiavs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    28b0:			; <UNDEFINED> instruction: 0xf8df2000
    28b4:	ldmdavs	fp, {r5, r6, r7, fp, sp}
    28b8:			; <UNDEFINED> instruction: 0xf04f930f
    28bc:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    28c0:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    28c4:	ldmpl	r2!, {r0, r7, r8, sl, lr}
    28c8:	andls	pc, r0, r2, asr #17
    28cc:			; <UNDEFINED> instruction: 0xf88d58f3
    28d0:	andsvs	r0, r9, pc, lsl r0
    28d4:	adcshi	pc, r5, #192, 4
    28d8:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    28dc:	sbchi	pc, r2, #0
    28e0:	ldmvc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    28e4:	ldmge	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    28e8:	ldmhi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    28ec:			; <UNDEFINED> instruction: 0xf8df447f
    28f0:	ldrbtmi	fp, [sl], #2232	; 0x8b8
    28f4:	smmlsrcc	r0, r8, r4, r4
    28f8:	beq	33ed28 <log_oom_internal@plt+0x33c49c>
    28fc:			; <UNDEFINED> instruction: 0xf10844fb
    2900:	strcs	r0, [r0], #-2068	; 0xfffff7ec
    2904:			; <UNDEFINED> instruction: 0x465a463b
    2908:	strbmi	r4, [r8], -r9, lsr #12
    290c:			; <UNDEFINED> instruction: 0xf7ff9400
    2910:	stmdacs	r0, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    2914:	sbchi	pc, r0, #192, 4
    2918:	svcvc	0x0086f5b0
    291c:	ldrhi	pc, [r7], #-640	; 0xfffffd80
    2920:	ldcle	8, cr2, [r2, #-1020]	; 0xfffffc04
    2924:	cfstrsvc	mvf15, [r0], {111}	; 0x6f
    2928:	stmdacs	sl, {r5, r6, sl, lr}
    292c:	strthi	pc, [r7], #-512	; 0xfffffe00
    2930:			; <UNDEFINED> instruction: 0xf010e8df
    2934:	strdeq	r0, [fp], #1	; <UNPREDICTABLE>
    2938:	sbcseq	r0, fp, r3, ror #1
    293c:	ldrdeq	r0, [sp], #3
    2940:	ldrheq	r0, [sp], r7
    2944:			; <UNDEFINED> instruction: 0x00780090
    2948:	ldmdacs	pc!, {r3, r4, r5, r6, r7}	; <UNPREDICTABLE>
    294c:			; <UNDEFINED> instruction: 0xf06fd12e
    2950:			; <UNDEFINED> instruction: 0xf8df0415
    2954:	rsbmi	r1, r2, #88, 16	; 0x580000
    2958:	ldrbtmi	r2, [r9], #-0
    295c:	stc	7, cr15, [sl], #1020	; 0x3fc
    2960:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    2964:	stc	7, cr15, [r8], {255}	; 0xff
    2968:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    296c:	stc	7, cr15, [sl], {255}	; 0xff
    2970:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2974:	teqlt	sp, r5	; <illegal shifter operand>
    2978:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    297c:			; <UNDEFINED> instruction: 0xf0253503
    2980:	ldmpl	r6!, {r0, r1, r8, sl}^
    2984:	movtle	r4, #17077	; 0x42b5
    2988:			; <UNDEFINED> instruction: 0xf8df2401
    298c:			; <UNDEFINED> instruction: 0xf8df282c
    2990:	ldrbtmi	r3, [sl], #-2044	; 0xfffff804
    2994:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2998:	subsmi	r9, sl, pc, lsl #22
    299c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    29a0:	mvnhi	pc, #64	; 0x40
    29a4:	andslt	r4, r1, r0, lsr #12
    29a8:	svchi	0x00f0e8bd
    29ac:			; <UNDEFINED> instruction: 0xf0402868
    29b0:			; <UNDEFINED> instruction: 0xf8df83ce
    29b4:	bge	3489dc <log_oom_internal@plt+0x346150>
    29b8:	stmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    29bc:	strls	r4, [sp], #-1145	; 0xfffffb87
    29c0:			; <UNDEFINED> instruction: 0xf7ff4478
    29c4:	stmdacs	r0, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
    29c8:	adcshi	pc, r4, r0, asr #5
    29cc:	ubfxcs	pc, pc, #17, #21
    29d0:			; <UNDEFINED> instruction: 0xf8df2001
    29d4:	blls	3489ac <log_oom_internal@plt+0x346120>
    29d8:	ldrbtmi	r5, [r9], #-2226	; 0xfffff74e
    29dc:			; <UNDEFINED> instruction: 0xf7ff6812
    29e0:	stmdals	sp, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    29e4:	bl	ffb409e8 <log_oom_internal@plt+0xffb3e15c>
    29e8:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    29ec:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    29f0:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    29f4:	mcrr	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    29f8:	sbfxcc	pc, pc, #17, #21
    29fc:	stccs	8, cr5, [r0, #-980]	; 0xfffffc2c
    2a00:			; <UNDEFINED> instruction: 0xf8dfd0c3
    2a04:	strcc	r3, [r3, #-1968]	; 0xfffff850
    2a08:	streq	pc, [r3, #-37]	; 0xffffffdb
    2a0c:	adcsmi	r5, r5, #16121856	; 0xf60000
    2a10:	ldmib	r5, {r0, r1, r3, r4, r5, r7, r9, ip, lr, pc}^
    2a14:	strcc	r0, [r8, #-768]	; 0xfffffd00
    2a18:	adcsmi	r4, r5, #152, 14	; 0x2600000
    2a1c:	stccs	3, cr13, [r0], {249}	; 0xf9
    2a20:			; <UNDEFINED> instruction: 0xe7b1dab3
    2a24:	sbfxcc	pc, pc, #17, #5
    2a28:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2a2c:			; <UNDEFINED> instruction: 0xf7ff4620
    2a30:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    2a34:	cmphi	r8, #0	; <UNPREDICTABLE>
    2a38:			; <UNDEFINED> instruction: 0x1794f8df
    2a3c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2a40:	ldc	7, cr15, [r6], #1020	; 0x3fc
    2a44:			; <UNDEFINED> instruction: 0xf0002800
    2a48:			; <UNDEFINED> instruction: 0xf8df834f
    2a4c:	ldrbtmi	r3, [fp], #-1928	; 0xfffff878
    2a50:			; <UNDEFINED> instruction: 0xe756629c
    2a54:			; <UNDEFINED> instruction: 0x3774f8df
    2a58:	tstcs	r1, r2, asr r6
    2a5c:	stmdavs	r0, {r4, r5, r6, r7, fp, ip, lr}
    2a60:	bl	ff6c0a64 <log_oom_internal@plt+0xff6be1d8>
    2a64:			; <UNDEFINED> instruction: 0xf6bf2800
    2a68:	strmi	sl, [r4], -ip, asr #30
    2a6c:			; <UNDEFINED> instruction: 0xf8dfe771
    2a70:			; <UNDEFINED> instruction: 0x4640375c
    2a74:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2a78:	stc	7, cr15, [ip], #1020	; 0x3fc
    2a7c:			; <UNDEFINED> instruction: 0xf6bf2800
    2a80:			; <UNDEFINED> instruction: 0xf8dfaf40
    2a84:			; <UNDEFINED> instruction: 0xf6403754
    2a88:			; <UNDEFINED> instruction: 0xf8df327e
    2a8c:	ldrbtmi	r1, [fp], #-1872	; 0xfffff8b0
    2a90:			; <UNDEFINED> instruction: 0xf5034479
    2a94:			; <UNDEFINED> instruction: 0x310363b6
    2a98:			; <UNDEFINED> instruction: 0xf7ff2000
    2a9c:			; <UNDEFINED> instruction: 0x4604eef8
    2aa0:			; <UNDEFINED> instruction: 0xf8dfe05a
    2aa4:			; <UNDEFINED> instruction: 0xf8df3728
    2aa8:	ldmpl	r3!, {r3, r4, r5, r8, r9, sl}^
    2aac:	andscc	r4, r8, r8, ror r4
    2ab0:			; <UNDEFINED> instruction: 0xf7ff6819
    2ab4:	stmdacs	r0, {r4, r7, sl, fp, sp, lr, pc}
    2ab8:	svcge	0x0023f6bf
    2abc:			; <UNDEFINED> instruction: 0x3724f8df
    2ac0:	rsbscc	pc, r9, #64, 12	; 0x4000000
    2ac4:			; <UNDEFINED> instruction: 0x1720f8df
    2ac8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2acc:			; <UNDEFINED> instruction: 0xf8dfe7e1
    2ad0:	andcs	r3, r1, #28, 14	; 0x700000
    2ad4:	ldrvc	r4, [sl], #-1147	; 0xfffffb85
    2ad8:			; <UNDEFINED> instruction: 0xf8dfe713
    2adc:	ldrbtmi	r2, [sl], #-1812	; 0xfffff8ec
    2ae0:			; <UNDEFINED> instruction: 0xf0436a53
    2ae4:	subsvs	r0, r3, #134217728	; 0x8000000
    2ae8:			; <UNDEFINED> instruction: 0xf8dfe70b
    2aec:	ldrbtmi	r2, [sl], #-1800	; 0xfffff8f8
    2af0:			; <UNDEFINED> instruction: 0xf0436a53
    2af4:	subsvs	r0, r3, #4, 6	; 0x10000000
    2af8:			; <UNDEFINED> instruction: 0xf8dfe703
    2afc:	ldrbtmi	r2, [sl], #-1788	; 0xfffff904
    2b00:			; <UNDEFINED> instruction: 0xf0436a53
    2b04:	subsvs	r0, r3, #67108864	; 0x4000000
    2b08:			; <UNDEFINED> instruction: 0xf8dfe6fb
    2b0c:	andcs	r3, r1, #240, 12	; 0xf000000
    2b10:	subsvc	r4, sl, fp, ror r4
    2b14:			; <UNDEFINED> instruction: 0xf8dfe6f5
    2b18:	andcs	r3, r1, #232, 12	; 0xe800000
    2b1c:			; <UNDEFINED> instruction: 0xf883447b
    2b20:	strbt	r2, [lr], r0, lsr #32
    2b24:			; <UNDEFINED> instruction: 0x26dcf8df
    2b28:	bvs	ff4d3d18 <log_oom_internal@plt+0xff4d148c>
    2b2c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    2b30:	usat	r6, #6, r3, asr #5
    2b34:			; <UNDEFINED> instruction: 0x36d0f8df
    2b38:			; <UNDEFINED> instruction: 0xf8df4620
    2b3c:			; <UNDEFINED> instruction: 0xf64016d0
    2b40:	ldrbtmi	r3, [fp], #-533	; 0xfffffdeb
    2b44:			; <UNDEFINED> instruction: 0xf5034479
    2b48:			; <UNDEFINED> instruction: 0x310363b5
    2b4c:	mrc	7, 4, APSR_nzcv, cr14, cr15, {7}
    2b50:	stmdals	sp, {r2, r9, sl, lr}
    2b54:	bl	d40b58 <log_oom_internal@plt+0xd3e2cc>
    2b58:			; <UNDEFINED> instruction: 0xf3402c00
    2b5c:			; <UNDEFINED> instruction: 0xf7ff812c
    2b60:			; <UNDEFINED> instruction: 0xf44fec72
    2b64:			; <UNDEFINED> instruction: 0xf7ff2000
    2b68:			; <UNDEFINED> instruction: 0xf8dfedae
    2b6c:	ldrbtmi	r3, [fp], #-1700	; 0xfffff95c
    2b70:	blcs	20ce4 <log_oom_internal@plt+0x1e458>
    2b74:	msrhi	CPSR_xc, r0
    2b78:	stmdage	r8, {r0, r3, r8, fp, sp, pc}
    2b7c:	stmib	sp, {r8, r9, sp}^
    2b80:	stmib	sp, {r3, r8, r9, ip, sp}^
    2b84:	stmib	sp, {r1, r3, r8, r9, ip, sp}^
    2b88:			; <UNDEFINED> instruction: 0xf7ff330c
    2b8c:	cdpne	13, 0, cr14, cr4, cr2, {5}
    2b90:			; <UNDEFINED> instruction: 0xf8dfdb0b
    2b94:	stmdage	sl, {r7, r9, sl, ip}
    2b98:			; <UNDEFINED> instruction: 0xf7ff4479
    2b9c:	cdpne	12, 0, cr14, cr4, cr14, {5}
    2ba0:			; <UNDEFINED> instruction: 0x81bbf280
    2ba4:			; <UNDEFINED> instruction: 0xf0001da7
    2ba8:	svcls	0x000d81b8
    2bac:			; <UNDEFINED> instruction: 0x4638b11f
    2bb0:			; <UNDEFINED> instruction: 0xf7ff2700
    2bb4:	stmdals	ip, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2bb8:	bl	c0bbc <log_oom_internal@plt+0xbe330>
    2bbc:			; <UNDEFINED> instruction: 0xf7ff980b
    2bc0:	stmdals	sl, {r8, r9, fp, sp, lr, pc}
    2bc4:	b	fff40bc8 <log_oom_internal@plt+0xfff3e33c>
    2bc8:	tstlt	r8, r9, lsl #16
    2bcc:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
    2bd0:	tstlt	r8, r8, lsl #16
    2bd4:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
    2bd8:			; <UNDEFINED> instruction: 0xf0402c00
    2bdc:	andcs	r8, r0, r5, ror #3
    2be0:	bl	ffb40be4 <log_oom_internal@plt+0xffb3e358>
    2be4:	vsub.i8	d2, d0, d6
    2be8:			; <UNDEFINED> instruction: 0xf8df821d
    2bec:	ldrbtmi	r8, [r8], #1580	; 0x62c
    2bf0:	mlacc	r0, r8, r8, pc	; <UNPREDICTABLE>
    2bf4:			; <UNDEFINED> instruction: 0xf0402b00
    2bf8:			; <UNDEFINED> instruction: 0xf8df8106
    2bfc:	andscs	r4, r2, r0, lsr #12
    2c00:	ldc	7, cr15, [r2, #-1020]	; 0xfffffc04
    2c04:			; <UNDEFINED> instruction: 0xf7ff447c
    2c08:	strbcc	lr, [r0], #2932	; 0xb74
    2c0c:			; <UNDEFINED> instruction: 0xf7ff4620
    2c10:			; <UNDEFINED> instruction: 0x4603ed36
    2c14:			; <UNDEFINED> instruction: 0xf8c84620
    2c18:			; <UNDEFINED> instruction: 0xf7ff3008
    2c1c:			; <UNDEFINED> instruction: 0xf8d8ed30
    2c20:			; <UNDEFINED> instruction: 0xf8c83008
    2c24:	blcs	2c3c <log_oom_internal@plt+0x3b0>
    2c28:	msrhi	SPSR_sx, r0
    2c2c:			; <UNDEFINED> instruction: 0xf0002800
    2c30:			; <UNDEFINED> instruction: 0xf8df8163
    2c34:			; <UNDEFINED> instruction: 0xf8d835ec
    2c38:	ldmpl	r3!, {r3, r5, sp}^
    2c3c:	bl	15ccb0 <log_oom_internal@plt+0x15a424>
    2c40:	bcs	4254 <log_oom_internal@plt+0x19c8>
    2c44:	tsthi	sp, r0	; <UNPREDICTABLE>
    2c48:	ldrbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    2c4c:	ldmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2c50:			; <UNDEFINED> instruction: 0xf8cdab0c
    2c54:	ldrbtmi	r8, [r8], #-0
    2c58:	strcs	r4, [r0], #-1593	; 0xfffff9c7
    2c5c:	strmi	lr, [ip], #-2509	; 0xfffff633
    2c60:			; <UNDEFINED> instruction: 0xf7ff68c0
    2c64:	cdpne	12, 0, cr14, cr4, cr10, {6}
    2c68:	blls	339930 <log_oom_internal@plt+0x3370a4>
    2c6c:			; <UNDEFINED> instruction: 0xf0002b00
    2c70:			; <UNDEFINED> instruction: 0xf8df81a7
    2c74:			; <UNDEFINED> instruction: 0xf1a3a5b4
    2c78:			; <UNDEFINED> instruction: 0xf8df0804
    2c7c:			; <UNDEFINED> instruction: 0xf10db5b0
    2c80:			; <UNDEFINED> instruction: 0xf8df091f
    2c84:	ldrbtmi	r3, [sl], #1452	; 0x5ac
    2c88:	beq	ff0b8 <log_oom_internal@plt+0xfc82c>
    2c8c:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    2c90:	bicvs	pc, r4, #12582912	; 0xc00000
    2c94:			; <UNDEFINED> instruction: 0xf8589304
    2c98:	stmdbls	sp, {r2, r8, r9, sl, fp, lr}
    2c9c:			; <UNDEFINED> instruction: 0xf0002c00
    2ca0:	stmdbcs	r0, {r0, r1, r2, r3, r7, r8, pc}
    2ca4:			; <UNDEFINED> instruction: 0x4620d07a
    2ca8:	bl	1c40cac <log_oom_internal@plt+0x1c3e420>
    2cac:	rsbsle	r2, r5, r0, lsl #16
    2cb0:			; <UNDEFINED> instruction: 0xf7ff2000
    2cb4:	stmdacs	r6, {r2, r7, r8, r9, fp, sp, lr, pc}
    2cb8:	addshi	pc, r8, r0, lsl #6
    2cbc:	strtmi	r4, [r9], -sl, asr #12
    2cc0:			; <UNDEFINED> instruction: 0xf0024638
    2cc4:	stmdacs	r0, {r0, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    2cc8:	strmi	sp, [r4], -r5, ror #21
    2ccc:			; <UNDEFINED> instruction: 0xf7ff980d
    2cd0:	stmdals	ip, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    2cd4:			; <UNDEFINED> instruction: 0xf7ffb108
    2cd8:	stccs	13, cr14, [r0], {104}	; 0x68
    2cdc:			; <UNDEFINED> instruction: 0xf8dfdb65
    2ce0:			; <UNDEFINED> instruction: 0xf06f9554
    2ce4:	movwcs	r0, #513	; 0x201
    2ce8:	ldmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2cec:	ldrbtmi	sl, [r9], #3340	; 0xd0c
    2cf0:	movwls	r9, #57869	; 0xe20d
    2cf4:	stmdals	ip, {r2, sp, lr, pc}
    2cf8:	ldc2	0, cr15, [r6], #-0
    2cfc:	blle	150a514 <log_oom_internal@plt+0x1507c88>
    2d00:	ldrdeq	pc, [r8], -r9
    2d04:	strtmi	r2, [sl], -r0, lsl #6
    2d08:			; <UNDEFINED> instruction: 0xf7ff4641
    2d0c:	stmdacs	r0, {r3, r4, r7, r9, fp, sp, lr, pc}
    2d10:			; <UNDEFINED> instruction: 0xf8dfd1f1
    2d14:			; <UNDEFINED> instruction: 0xf06f9524
    2d18:	andls	r0, lr, r1, lsl #6
    2d1c:	movwls	r4, #54521	; 0xd4f9
    2d20:	stmdals	ip, {r2, sp, lr, pc}
    2d24:	stc2	0, cr15, [r0], #-0
    2d28:	blle	f8a540 <log_oom_internal@plt+0xf87cb4>
    2d2c:	ldrdeq	pc, [r4], -r9
    2d30:	strtmi	r2, [sl], -r0, lsl #6
    2d34:			; <UNDEFINED> instruction: 0xf7ff4641
    2d38:	stmdacs	r0, {r1, r7, r9, fp, sp, lr, pc}
    2d3c:			; <UNDEFINED> instruction: 0xf8dfd1f1
    2d40:			; <UNDEFINED> instruction: 0xf8dfb4fc
    2d44:			; <UNDEFINED> instruction: 0xf8dfa4fc
    2d48:	ldrbtmi	r3, [fp], #1276	; 0x4fc
    2d4c:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    2d50:	strcc	lr, [r4], -sp, asr #19
    2d54:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    2d58:			; <UNDEFINED> instruction: 0x81adf000
    2d5c:	bvs	16e9974 <log_oom_internal@plt+0x16e70e8>
    2d60:	stmdbeq	r1, {r0, r1, r4, ip, sp, lr, pc}
    2d64:	msrhi	SPSR_fsxc, r0, asr #32
    2d68:	mvnvc	lr, #132, 20	; 0x84000
    2d6c:	bl	fe8ea588 <log_oom_internal@plt+0xfe8e7cfc>
    2d70:	blcs	31fd08 <log_oom_internal@plt+0x31d47c>
    2d74:	blcc	5f6f04 <log_oom_internal@plt+0x5f4678>
    2d78:	ldmdble	pc, {r0, r8, r9, fp, sp}^	; <UNPREDICTABLE>
    2d7c:	mulscc	pc, sp, r8	; <UNPREDICTABLE>
    2d80:			; <UNDEFINED> instruction: 0xf0402b00
    2d84:	stfcsd	f0, [r0], {216}	; 0xd8
    2d88:	bicshi	pc, fp, r0, asr #5
    2d8c:			; <UNDEFINED> instruction: 0xf0002f00
    2d90:	ldrtmi	r8, [r8], -lr, ror #3
    2d94:			; <UNDEFINED> instruction: 0xf7ff461c
    2d98:	strt	lr, [r5], -r8, lsl #26
    2d9c:	strbmi	r4, [fp], -r1, lsr #12
    2da0:	ldrtmi	r2, [r8], -r1, lsl #4
    2da4:	stc2l	0, cr15, [r8]
    2da8:	svccs	0x0000e775
    2dac:	cfldrdge	mvd15, [r1, #252]	; 0xfc
    2db0:			; <UNDEFINED> instruction: 0xf7ff4638
    2db4:	stccs	12, cr14, [r0], {250}	; 0xfa
    2db8:	mrcge	6, 0, APSR_nzcv, cr6, cr15, {5}
    2dbc:			; <UNDEFINED> instruction: 0xf8dfe5c9
    2dc0:	ldrbtmi	r4, [ip], #-1160	; 0xfffffb78
    2dc4:	adcsvs	pc, r8, r4, lsl #10
    2dc8:	bl	1540dcc <log_oom_internal@plt+0x153e540>
    2dcc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2dd0:	svcge	0x0005f47f
    2dd4:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2dd8:			; <UNDEFINED> instruction: 0x53bcf204
    2ddc:	rsbsmi	pc, r4, #64, 12	; 0x4000000
    2de0:	tstcc	r3, r9, ror r4
    2de4:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    2de8:	strb	r4, [r4, r4, lsl #12]!
    2dec:			; <UNDEFINED> instruction: 0xf6409904
    2df0:	ldrbmi	r4, [r2], -r1, lsr #6
    2df4:			; <UNDEFINED> instruction: 0xf8cd9402
    2df8:	andcs	fp, r7, r4
    2dfc:	mrscs	r9, (UNDEF: 16)
    2e00:	stcl	7, cr15, [r6], {255}	; 0xff
    2e04:			; <UNDEFINED> instruction: 0xf8d8e75a
    2e08:	strcs	r0, [r0, #-44]	; 0xffffffd4
    2e0c:	ldcl	7, cr15, [r8], {255}	; 0xff
    2e10:	blge	368218 <log_oom_internal@plt+0x36598c>
    2e14:	ldrdcs	pc, [r8], -r8	; <UNPREDICTABLE>
    2e18:	ldrdeq	pc, [ip], -r8
    2e1c:	strls	r4, [sp, #-1593]	; 0xfffff9c7
    2e20:	bl	ffac0e24 <log_oom_internal@plt+0xffabe598>
    2e24:	blle	14a63c <log_oom_internal@plt+0x147db0>
    2e28:	strtmi	r9, [sl], -sp, lsl #18
    2e2c:			; <UNDEFINED> instruction: 0xf7ff4628
    2e30:			; <UNDEFINED> instruction: 0x4604ea3c
    2e34:	tstlt	r8, sp, lsl #16
    2e38:	ldc	7, cr15, [r6], #1020	; 0x3fc
    2e3c:			; <UNDEFINED> instruction: 0xd1b72f00
    2e40:			; <UNDEFINED> instruction: 0xf8dfe7b9
    2e44:			; <UNDEFINED> instruction: 0xf640440c
    2e48:			; <UNDEFINED> instruction: 0xf8df3352
    2e4c:			; <UNDEFINED> instruction: 0xf8df2408
    2e50:	ldrbtmi	r1, [ip], #-1032	; 0xfffffbf8
    2e54:	vqshl.s8	q2, q13, q2
    2e58:	ldrbtmi	r5, [r9], #-1180	; 0xfffffb64
    2e5c:	strls	r3, [r0], #-515	; 0xfffffdfd
    2e60:	stc	7, cr15, [sl], {255}	; 0xff
    2e64:			; <UNDEFINED> instruction: 0x46084cfd
    2e68:			; <UNDEFINED> instruction: 0xf6404afd
    2e6c:	ldmibmi	sp!, {r0, r1, r4, r6, r8, r9, ip, sp}^
    2e70:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2e74:	ldrpl	pc, [ip], #516	; 0x204
    2e78:	andcc	r4, r3, #2030043136	; 0x79000000
    2e7c:			; <UNDEFINED> instruction: 0xf7ff9400
    2e80:	ldrmi	lr, [r9, #3196]	; 0xc7c
    2e84:	mcrge	7, 7, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    2e88:	andseq	pc, pc, #1073741827	; 0x40000003
    2e8c:	ldrtmi	r4, [r8], -r9, lsr #12
    2e90:	blx	cbeea0 <log_oom_internal@plt+0xcbc614>
    2e94:	str	r4, [r0, -r4, lsl #12]!
    2e98:	ldrbtmi	r4, [fp], #-3059	; 0xfffff40d
    2e9c:	bcs	1d80c <log_oom_internal@plt+0x1af80>
    2ea0:	addshi	pc, r0, r0
    2ea4:	bcs	1d914 <log_oom_internal@plt+0x1b088>
    2ea8:	mrcge	4, 2, APSR_nzcv, cr9, cr15, {1}
    2eac:	mlaeq	r0, r3, r8, pc	; <UNPREDICTABLE>
    2eb0:			; <UNDEFINED> instruction: 0xf0402800
    2eb4:	blmi	ff6a30f8 <log_oom_internal@plt+0xff6a086c>
    2eb8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2ebc:			; <UNDEFINED> instruction: 0xf73f4599
    2ec0:			; <UNDEFINED> instruction: 0xf7ffae4e
    2ec4:	stmdacs	r2, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    2ec8:	stclge	7, cr15, [r1, #-508]	; 0xfffffe04
    2ecc:	tstcs	r6, r7, ror #25
    2ed0:	vmull.s<illegal width 8>	q10, d20, d3[5]
    2ed4:	stmiami	r7!, {r8}^
    2ed8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2edc:			; <UNDEFINED> instruction: 0x33a4f640
    2ee0:			; <UNDEFINED> instruction: 0xf5024478
    2ee4:	stmib	sp, {r1, r2, r4, r5, r7, r9, sp, lr}^
    2ee8:	strmi	r2, [r2], -r0, lsl #8
    2eec:	andcc	r2, r3, #3
    2ef0:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    2ef4:	strt	r4, [pc], -r4, lsl #12
    2ef8:			; <UNDEFINED> instruction: 0xf6404bdf
    2efc:	ldmibmi	pc, {r2, r3, r7, r9, lr}^	; <UNPREDICTABLE>
    2f00:	ldrbtmi	r2, [fp], #-0
    2f04:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q1.5>
    2f08:			; <UNDEFINED> instruction: 0x310353bc
    2f0c:	ldc	7, cr15, [lr], #1020	; 0x3fc
    2f10:	svccs	0x00004604
    2f14:	svcge	0x004cf47f
    2f18:	ldmibmi	r9, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}^
    2f1c:	ldrbtmi	sl, [r9], #-2059	; 0xfffff7f5
    2f20:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f24:	ble	8a73c <log_oom_internal@plt+0x87eb0>
    2f28:			; <UNDEFINED> instruction: 0xf47f1da0
    2f2c:	ldmibmi	r5, {r1, r2, r3, r4, r5, r9, sl, fp, sp, pc}^
    2f30:	ldrbtmi	sl, [r9], #-2060	; 0xfffff7f4
    2f34:	bl	ff940f38 <log_oom_internal@plt+0xff93e6ac>
    2f38:	ble	8a750 <log_oom_internal@plt+0x87ec4>
    2f3c:			; <UNDEFINED> instruction: 0xf47f1da1
    2f40:	svcmi	0x00d1ae34
    2f44:	ldmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2f48:	ldrbtmi	r9, [pc], #-2312	; 2f50 <log_oom_internal@plt+0x6c4>
    2f4c:	ldrtmi	r4, [sl], -r0, asr #12
    2f50:	stc	7, cr15, [ip], {255}	; 0xff
    2f54:			; <UNDEFINED> instruction: 0xf6ff1e04
    2f58:	stmdbls	sl, {r3, r5, r9, sl, fp, sp, pc}
    2f5c:			; <UNDEFINED> instruction: 0xf7ff4640
    2f60:	vmlsne.f64	d14, d4, d26
    2f64:	mcrge	6, 1, pc, cr1, cr15, {7}	; <UNPREDICTABLE>
    2f68:	strbmi	r9, [r0], -fp, lsl #18
    2f6c:	bl	18c0f70 <log_oom_internal@plt+0x18be6e4>
    2f70:			; <UNDEFINED> instruction: 0xf6ff1e04
    2f74:	stmdbls	ip, {r1, r3, r4, r9, sl, fp, sp, pc}
    2f78:			; <UNDEFINED> instruction: 0xf7ff4640
    2f7c:			; <UNDEFINED> instruction: 0x1e04eb5c
    2f80:	mrcge	6, 0, APSR_nzcv, cr3, cr15, {7}
    2f84:	ldrtmi	r9, [sl], -r9, lsl #18
    2f88:			; <UNDEFINED> instruction: 0xf7ff4640
    2f8c:	vmovne.16	d20[1], lr
    2f90:	mcrge	6, 0, pc, cr11, cr15, {7}	; <UNPREDICTABLE>
    2f94:			; <UNDEFINED> instruction: 0xf7ff980d
    2f98:	vmovne.32	d4[0], lr
    2f9c:	mcrge	6, 0, pc, cr5, cr15, {7}	; <UNPREDICTABLE>
    2fa0:	strcs	r9, [r0], #-3853	; 0xfffff0f3
    2fa4:	str	r9, [r6], -sp, lsl #8
    2fa8:			; <UNDEFINED> instruction: 0xf7ff2000
    2fac:	stmdacs	r2, {r3, r9, fp, sp, lr, pc}
    2fb0:	rsbmi	sp, r4, #8704	; 0x2200
    2fb4:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    2fb8:			; <UNDEFINED> instruction: 0xf47f2f00
    2fbc:			; <UNDEFINED> instruction: 0xe6faaef9
    2fc0:	str	r2, [r3], r0, lsl #8
    2fc4:	mlaeq	r0, r3, r8, pc	; <UNPREDICTABLE>
    2fc8:	rsbsle	r2, ip, r0, lsl #16
    2fcc:	blcs	1da40 <log_oom_internal@plt+0x1b1b4>
    2fd0:	cfstrdge	mvd15, [r5, #252]	; 0xfc
    2fd4:			; <UNDEFINED> instruction: 0xf7ff2000
    2fd8:	stmdacs	r2, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    2fdc:	ldcge	7, cr15, [r7], #508	; 0x1fc
    2fe0:	tstcs	r6, sl, lsr #25
    2fe4:	vmlsl.s8	q10, d20, d26
    2fe8:	stmiami	sl!, {r8}
    2fec:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2ff0:	teqvs	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2ff4:			; <UNDEFINED> instruction: 0xe7744478
    2ff8:	strtmi	r4, [r1], -r7, lsr #21
    2ffc:	vst2.32	{d20-d21}, [pc :128], r7
    3000:	stcmi	3, cr6, [r7, #284]!	; 0x11c
    3004:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3008:	adcspl	pc, ip, #536870912	; 0x20000000
    300c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    3010:	cfstr64ne	mvdx2, [r2], {0}
    3014:			; <UNDEFINED> instruction: 0xf7ff2003
    3018:			; <UNDEFINED> instruction: 0x4604ebbc
    301c:			; <UNDEFINED> instruction: 0xf47f2f00
    3020:	strb	sl, [r8], r7, asr #29
    3024:	andcs	r4, r0, #2605056	; 0x27c000
    3028:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    302c:	ldc	7, cr15, [r0], {255}	; 0xff
    3030:			; <UNDEFINED> instruction: 0xb1204604
    3034:			; <UNDEFINED> instruction: 0xf7ff2000
    3038:	stmdacs	r6, {r1, r6, r7, r8, fp, sp, lr, pc}
    303c:	strtmi	sp, [r0], -r6, ror #24
    3040:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3044:			; <UNDEFINED> instruction: 0xf06fe5d1
    3048:	movwcs	r0, #513	; 0x201
    304c:	movwcs	lr, #55757	; 0xd9cd
    3050:	ldrdeq	pc, [r8], -fp
    3054:	strtmi	r2, [sl], -r0, lsl #6
    3058:			; <UNDEFINED> instruction: 0xf7ff4641
    305c:	strdlt	lr, [r0, #-128]!	; 0xffffff80
    3060:	strbmi	r9, [r9], -ip, lsl #16
    3064:	stc2	0, cr15, [sl], {5}
    3068:	ble	cd070 <log_oom_internal@plt+0xca7e4>
    306c:	blle	4e074 <log_oom_internal@plt+0x4b7e8>
    3070:	strb	r4, [sp, r4, lsl #12]!
    3074:	strmi	r4, [r4], -r0, lsr #12
    3078:			; <UNDEFINED> instruction: 0xf06fe7ea
    307c:	andls	r0, lr, r1, lsl #6
    3080:			; <UNDEFINED> instruction: 0xf8da930d
    3084:	movwcs	r0, #4
    3088:	strbmi	r4, [r1], -sl, lsr #12
    308c:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3090:	stmdals	ip, {r5, r6, r8, ip, sp, pc}
    3094:			; <UNDEFINED> instruction: 0xf0054649
    3098:	stmdacs	r0, {r0, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    309c:			; <UNDEFINED> instruction: 0x2c00da03
    30a0:	strmi	sp, [r4], -r1, lsl #22
    30a4:	strtmi	lr, [r0], -sp, ror #15
    30a8:	strb	r4, [sl, r4, lsl #12]!
    30ac:	cfmadd32cs	mvax0, mvfx3, mvfx1, mvfx1
    30b0:	mrcge	6, 2, APSR_nzcv, cr1, cr15, {3}
    30b4:	blmi	1f3ca1c <log_oom_internal@plt+0x1f3a190>
    30b8:	bvs	16d42ac <log_oom_internal@plt+0x16d1a20>
    30bc:	stmdbeq	r6, {r0, r1, r4, ip, sp, lr, pc}
    30c0:	strcs	sp, [r1], -r1, asr #3
    30c4:			; <UNDEFINED> instruction: 0xf7ffe647
    30c8:	stmdacs	r2, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    30cc:	ldcge	7, cr15, [pc], #-508	; 2ed8 <log_oom_internal@plt+0x64c>
    30d0:	tstcs	r6, r6, ror ip
    30d4:	vmvn.i16	q10, #17920	; 0x4600
    30d8:	ldmdami	r6!, {r8}^
    30dc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    30e0:	orrscc	pc, ip, #64, 12	; 0x4000000
    30e4:	uxtah	r4, ip, r8, ror #8
    30e8:			; <UNDEFINED> instruction: 0xf7ff2000
    30ec:	stmdacs	r2, {r3, r5, r6, r8, fp, sp, lr, pc}
    30f0:	stcge	7, cr15, [sp], #-508	; 0xfffffe04
    30f4:	tstcs	r6, r0, ror ip
    30f8:	vmvn.i16	q10, #16384	; 0x4000
    30fc:	ldmdami	r0!, {r8}^
    3100:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3104:	orrcc	pc, sl, #64, 12	; 0x4000000
    3108:	uxtab	r4, sl, r8, ror #8
    310c:			; <UNDEFINED> instruction: 0xf640486d
    3110:	bmi	1b53f08 <log_oom_internal@plt+0x1b5167c>
    3114:			; <UNDEFINED> instruction: 0xf8df2100
    3118:	ldrbtmi	ip, [r8], #-436	; 0xfffffe4c
    311c:	vqshl.s8	q2, q13, q0
    3120:	ldrbtmi	r5, [ip], #188	; 0xbc
    3124:	andcc	r9, r3, #0
    3128:			; <UNDEFINED> instruction: 0xf8cd9402
    312c:	andcs	ip, r7, r4
    3130:	bl	bc1134 <log_oom_internal@plt+0xbbe8a8>
    3134:	mvnlt	lr, r3, lsl #15
    3138:	strbcs	r4, [r1], #-1592	; 0xfffff9c8
    313c:	bl	d41140 <log_oom_internal@plt+0xd3e8b4>
    3140:	biclt	lr, r7, r2, asr r4
    3144:	strbcs	r4, [r9], #-1592	; 0xfffff9c8
    3148:	bl	bc114c <log_oom_internal@plt+0xbbe8c0>
    314c:	cfstrdmi	mvd14, [r0], #-304	; 0xfffffed0
    3150:	orrscc	pc, r8, #64, 12	; 0x4000000
    3154:	andcs	r4, r0, pc, asr sl
    3158:	ldrbtmi	r4, [ip], #-2399	; 0xfffff6a1
    315c:	vqshl.s8	q2, q13, q1
    3160:	ldrbtmi	r5, [r9], #-668	; 0xfffffd64
    3164:	strtmi	r9, [r2], -r0, lsl #4
    3168:			; <UNDEFINED> instruction: 0xf7ff3203
    316c:	ldrtmi	lr, [ip], -r4, asr #16
    3170:	strbcs	lr, [r1], #-1082	; 0xfffffbc6
    3174:	strbcs	lr, [r9], #-1080	; 0xfffffbc8
    3178:			; <UNDEFINED> instruction: 0xf7ffe436
    317c:			; <UNDEFINED> instruction: 0xf7ffe9b2
    3180:	strmi	lr, [r4], -ip, lsl #16
    3184:	svclt	0x0000e4e8
    3188:	muleq	r1, r4, r4
    318c:	andeq	r0, r0, r8, lsl #5
    3190:	andeq	fp, r1, r6, ror r4
    3194:	andeq	r0, r0, r0, lsr #5
    3198:	muleq	r0, r4, r2
    319c:	andeq	fp, r1, r0, lsr r1
    31a0:	andeq	fp, r1, r6, asr r7
    31a4:	andeq	fp, r1, r4, asr r7
    31a8:	andeq	r8, r0, r8, lsr r1
    31ac:	andeq	sl, r0, r6, ror r1
    31b0:	andeq	r0, r0, r4, lsr #5
    31b4:	andeq	r0, r0, r8, lsr #5
    31b8:	andeq	fp, r1, r2, lsr #7
    31bc:	andeq	r9, r0, r8, lsl #23
    31c0:	andeq	r9, r0, r8, lsl #23
    31c4:			; <UNDEFINED> instruction: 0x000002b8
    31c8:	andeq	r9, r0, r2, lsl #23
    31cc:	muleq	r0, ip, r2
    31d0:			; <UNDEFINED> instruction: 0x00009eb6
    31d4:	strdeq	fp, [r1], -sl
    31d8:	andeq	sl, r0, lr, ror #1
    31dc:	andeq	r7, r0, r0, asr sp
    31e0:	muleq	r1, ip, r5
    31e4:	strheq	sl, [r0], -r4
    31e8:	andeq	r7, r0, r6, lsl sp
    31ec:	andeq	fp, r1, r4, ror r5
    31f0:	andeq	fp, r1, sl, ror #10
    31f4:	andeq	fp, r1, sl, asr r5
    31f8:	andeq	fp, r1, sl, asr #10
    31fc:	andeq	fp, r1, r8, lsr r5
    3200:	andeq	fp, r1, ip, lsr #10
    3204:	andeq	fp, r1, r0, lsr #10
    3208:	andeq	sl, r0, sl, lsr r0
    320c:	muleq	r0, ip, ip
    3210:	ldrdeq	fp, [r1], -sl
    3214:	andeq	r9, r0, r0, lsl #29
    3218:	andeq	fp, r1, sl, asr r4
    321c:	andeq	sl, r1, r8, asr #30
    3220:	muleq	r0, r0, r2
    3224:	strdeq	fp, [r1], -r2
    3228:	andeq	r7, r0, sl, asr fp
    322c:	andeq	r9, r0, ip, lsl lr
    3230:	andeq	r9, r0, lr, ror #29
    3234:	andeq	fp, r1, sl, asr r3
    3238:	andeq	fp, r1, ip, lsr #6
    323c:	strdeq	fp, [r1], -lr
    3240:	strdeq	fp, [r1], -ip
    3244:	strdeq	fp, [r1], -sl
    3248:			; <UNDEFINED> instruction: 0x00009dba
    324c:	andeq	r7, r0, r0, lsl #20
    3250:	andeq	r9, r0, sl, lsr #26
    3254:	andeq	r7, r0, ip, lsl #19
    3258:	ldrdeq	r9, [r0], -r6
    325c:	andeq	r9, r0, ip, lsl #26
    3260:	andeq	r7, r0, lr, ror #18
    3264:	andeq	r9, r0, r4, asr #13
    3268:	andeq	fp, r1, lr, lsr #3
    326c:	strdeq	r9, [r0], -r8
    3270:	andeq	r9, r0, r2, lsr #25
    3274:	andeq	r7, r0, r0, lsl #18
    3278:	andeq	r9, r0, sl, ror ip
    327c:	ldrdeq	r7, [r0], -ip
    3280:	strdeq	r9, [r0], -sl
    3284:	andeq	r9, r0, r6, ror #21
    3288:	andeq	r9, r0, lr, asr #21
    328c:	andeq	r9, r0, ip, lsr #19
    3290:	andeq	r9, r0, lr, lsl #23
    3294:	andeq	r7, r0, ip, ror #15
    3298:	andeq	r9, r0, r8, ror fp
    329c:	ldrdeq	r7, [r0], -sl
    32a0:	andeq	r9, r0, r0, lsr #20
    32a4:	andeq	r9, r0, sl, lsr sl
    32a8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    32ac:	andeq	r9, r0, r8, ror r8
    32b0:	muleq	r0, lr, sl
    32b4:	strdeq	r7, [r0], -ip
    32b8:	strdeq	r9, [r0], -ip
    32bc:	andeq	r9, r0, sl, ror sl
    32c0:	ldrdeq	r7, [r0], -r8
    32c4:	andeq	r9, r0, r2, ror #20
    32c8:	andeq	r7, r0, r4, asr #13
    32cc:	andeq	r9, r0, r6, asr #18
    32d0:	andeq	r7, r0, r6, lsl #13
    32d4:	andeq	r9, r0, r0, lsr #20
    32d8:	ldrdeq	r9, [r0], -lr
    32dc:	bleq	3f420 <log_oom_internal@plt+0x3cb94>
    32e0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    32e4:	strbtmi	fp, [sl], -r2, lsl #24
    32e8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    32ec:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    32f0:	ldrmi	sl, [sl], #776	; 0x308
    32f4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    32f8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    32fc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3300:			; <UNDEFINED> instruction: 0xf85a4b06
    3304:	stmdami	r6, {r0, r1, ip, sp}
    3308:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    330c:	b	17c1310 <log_oom_internal@plt+0x17bea84>
    3310:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3314:	andeq	sl, r1, r4, lsr #20
    3318:			; <UNDEFINED> instruction: 0x000002b4
    331c:	andeq	r0, r0, ip, lsr #5
    3320:	muleq	r0, r8, r2
    3324:	ldr	r3, [pc, #20]	; 3340 <log_oom_internal@plt+0xab4>
    3328:	ldr	r2, [pc, #20]	; 3344 <log_oom_internal@plt+0xab8>
    332c:	add	r3, pc, r3
    3330:	ldr	r2, [r3, r2]
    3334:	cmp	r2, #0
    3338:	bxeq	lr
    333c:	b	27e4 <__gmon_start__@plt>
    3340:	andeq	sl, r1, r4, lsl #20
    3344:			; <UNDEFINED> instruction: 0x000002bc
    3348:	blmi	1d5368 <log_oom_internal@plt+0x1d2adc>
    334c:	bmi	1d4534 <log_oom_internal@plt+0x1d1ca8>
    3350:	addmi	r4, r3, #2063597568	; 0x7b000000
    3354:	andle	r4, r3, sl, ror r4
    3358:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    335c:	ldrmi	fp, [r8, -r3, lsl #2]
    3360:	svclt	0x00004770
    3364:	andeq	sl, r1, r8, asr #25
    3368:	andeq	sl, r1, r4, asr #25
    336c:	andeq	sl, r1, r0, ror #19
    3370:			; <UNDEFINED> instruction: 0x000002b0
    3374:	stmdbmi	r9, {r3, fp, lr}
    3378:	bmi	254560 <log_oom_internal@plt+0x251cd4>
    337c:	bne	254568 <log_oom_internal@plt+0x251cdc>
    3380:	svceq	0x00cb447a
    3384:			; <UNDEFINED> instruction: 0x01a1eb03
    3388:	andle	r1, r3, r9, asr #32
    338c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3390:	ldrmi	fp, [r8, -r3, lsl #2]
    3394:	svclt	0x00004770
    3398:	muleq	r1, ip, ip
    339c:	muleq	r1, r8, ip
    33a0:			; <UNDEFINED> instruction: 0x0001a9b4
    33a4:	andeq	r0, r0, r0, asr #5
    33a8:	blmi	2b07d0 <log_oom_internal@plt+0x2adf44>
    33ac:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    33b0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    33b4:	blmi	271968 <log_oom_internal@plt+0x26f0dc>
    33b8:	ldrdlt	r5, [r3, -r3]!
    33bc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    33c0:			; <UNDEFINED> instruction: 0xf7ff6818
    33c4:			; <UNDEFINED> instruction: 0xf7ffea2e
    33c8:	blmi	1c32cc <log_oom_internal@plt+0x1c0a40>
    33cc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    33d0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    33d4:	muleq	r1, r6, ip
    33d8:	andeq	sl, r1, r4, lsl #19
    33dc:	andeq	r0, r0, r4, asr #5
    33e0:	andeq	sl, r1, lr, lsr ip
    33e4:	andeq	sl, r1, r6, ror ip
    33e8:	svclt	0x0000e7c4
    33ec:	ldmdacs	r5!, {r0, r1, r6, fp, ip, sp}
    33f0:	ldm	pc, {r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    33f4:	ldcne	0, cr15, [sp, #-0]
    33f8:	blne	6ca86c <log_oom_internal@plt+0x6c7fe0>
    33fc:	vldrne	d1, [fp, #-108]	; 0xffffff94
    3400:	blne	6ca074 <log_oom_internal@plt+0x6c77e8>
    3404:	blne	6ca880 <log_oom_internal@plt+0x6c7ff4>
    3408:	vldrne	d1, [fp, #-108]	; 0xffffff94
    340c:	blne	6ca080 <log_oom_internal@plt+0x6c77f4>
    3410:	blne	6ca084 <log_oom_internal@plt+0x6c77f8>
    3414:	ldcne	13, cr1, [sp, #-108]	; 0xffffff94
    3418:	blne	6ca894 <log_oom_internal@plt+0x6c8008>
    341c:	blne	6ca090 <log_oom_internal@plt+0x6c7804>
    3420:	vldrne	d1, [fp, #-108]	; 0xffffff94
    3424:	blne	6ca8a0 <log_oom_internal@plt+0x6c8014>
    3428:	ldcne	13, cr1, [sp, #-108]	; 0xffffff94
    342c:	ldrbmi	r2, [r0, -r0]!
    3430:	ldrbmi	r2, [r0, -r1]!
    3434:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
    3438:			; <UNDEFINED> instruction: 0xf7ff4628
    343c:	stmdavs	ip, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3440:	strtmi	r4, [r0], -r1, lsl #12
    3444:			; <UNDEFINED> instruction: 0xffd2f7ff
    3448:	ldmdblt	r0, {r0, r4, r5, r8, fp, ip, sp, pc}^
    344c:	movwle	r4, #21157	; 0x52a5
    3450:	andcs	fp, r1, ip, lsl #31
    3454:	ldclt	0, cr2, [r8, #-0]
    3458:	mvnsle	r2, r0, lsl #16
    345c:	rscscc	pc, pc, pc, asr #32
    3460:	andcs	fp, r1, r8, lsr sp
    3464:	svclt	0x0000bd38
    3468:			; <UNDEFINED> instruction: 0xf7fe6800
    346c:	svclt	0x0000bea7
    3470:	svclt	0x0000e7fa
    3474:	svclt	0x0000e7f8
    3478:	push	{r0, r2, r5, r8, r9, fp, lr}
    347c:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    3480:	strmi	fp, [r4], -r6, lsl #1
    3484:	andcs	r7, r0, lr, lsl r8
    3488:			; <UNDEFINED> instruction: 0xf7fe460d
    348c:			; <UNDEFINED> instruction: 0xb11eef98
    3490:	ldcle	8, cr2, [r2, #-24]!	; 0xffffffe8
    3494:	and	r2, r2, r7
    3498:	stcle	8, cr2, [lr, #-16]!
    349c:	blmi	74b4b8 <log_oom_internal@plt+0x748c2c>
    34a0:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    34a4:	bmi	7322d8 <log_oom_internal@plt+0x72fa4c>
    34a8:	mrcmi	4, 0, r4, cr12, cr10, {3}
    34ac:	movwne	pc, #12864	; 0x3240	; <UNPREDICTABLE>
    34b0:	tstcs	r0, fp, lsl pc
    34b4:			; <UNDEFINED> instruction: 0xf8df447e
    34b8:	strcc	r8, [r3], -ip, rrx
    34bc:	andpl	lr, r3, #3358720	; 0x334000
    34c0:	ldrbtmi	r9, [pc], #-1026	; 34c8 <log_oom_internal@plt+0xc3c>
    34c4:			; <UNDEFINED> instruction: 0x463244f8
    34c8:	strhi	lr, [r0, -sp, asr #19]
    34cc:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34d0:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    34d4:	stmiblt	r4, {r2, r3, r4, fp, ip, sp, lr}
    34d8:			; <UNDEFINED> instruction: 0xf7fe4620
    34dc:	stmdacs	r4, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    34e0:	ldcmi	13, cr13, [r2, #-44]	; 0xffffffd4
    34e4:			; <UNDEFINED> instruction: 0x46214632
    34e8:	movwne	pc, #37440	; 0x9240	; <UNPREDICTABLE>
    34ec:	andcs	r4, r5, sp, ror r4
    34f0:	andhi	pc, r0, sp, asr #17
    34f4:			; <UNDEFINED> instruction: 0xf7ff9501
    34f8:	blmi	37da30 <log_oom_internal@plt+0x37b1a4>
    34fc:	andcs	r2, r0, r1, lsl #4
    3500:	andsvc	r4, sl, fp, ror r4
    3504:	pop	{r1, r2, ip, sp, pc}
    3508:	bmi	2a3cd0 <log_oom_internal@plt+0x2a1444>
    350c:			; <UNDEFINED> instruction: 0xe7cc447a
    3510:	andeq	sl, r1, sl, asr #23
    3514:	andeq	sl, r1, r8, lsr #23
    3518:	andeq	r7, r0, ip, lsl r3
    351c:	andeq	r7, r0, ip, lsr #6
    3520:	andeq	r7, r0, sl, lsr r3
    3524:			; <UNDEFINED> instruction: 0x000096b8
    3528:	andeq	sl, r1, r6, ror fp
    352c:	andeq	r7, r0, r4, asr #6
    3530:	andeq	sl, r1, r8, asr #22
    3534:	muleq	r0, r0, r2
    3538:	blmi	11d540 <log_oom_internal@plt+0x11acb4>
    353c:			; <UNDEFINED> instruction: 0xb120447b
    3540:	andcs	r4, r0, #49152	; 0xc000
    3544:			; <UNDEFINED> instruction: 0xf7fe5859
    3548:	ldrbmi	fp, [r0, -r9, ror #31]!
    354c:	strdeq	sl, [r1], -r8
    3550:	andeq	r0, r0, r4, lsl #5
    3554:	tstlt	r8, r0, lsl #16
    3558:	ldrmi	r2, [r1], -r0, lsl #4
    355c:	svclt	0x00def7fe
    3560:	svclt	0x00004770
    3564:	svclt	0x0000e7f6
    3568:	blmi	1495eb4 <log_oom_internal@plt+0x1493628>
    356c:	push	{r1, r3, r4, r5, r6, sl, lr}
    3570:	strdlt	r4, [r7], r0
    3574:	svcge	0x000258d3
    3578:	rscsvs	r6, fp, fp, lsl r8
    357c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3580:	rsbsle	r2, r7, r0, lsl #16
    3584:	strmi	r6, [r0], r3, asr #16
    3588:	suble	r2, sl, r0, lsl #22
    358c:	ldmdavs	r9, {r0, r1, fp, sp, lr}^
    3590:	rsbsvs	r4, r9, r8, lsl #12
    3594:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3598:	mcrrne	8, 7, r6, r2, cr9
    359c:	svceq	0x0080f5b2
    35a0:	andcc	sp, r8, r5, ror r8
    35a4:	andeq	pc, r7, r0, lsr #32
    35a8:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    35ac:	strtmi	sl, [r8], -r2, lsl #26
    35b0:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35b4:			; <UNDEFINED> instruction: 0xf7fe2100
    35b8:	stmdavc	fp!, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    35bc:	eorle	r2, sp, pc, lsr #22
    35c0:	strtmi	r2, [r8], -pc, lsr #2
    35c4:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35c8:	mrcmi	3, 1, fp, cr11, cr8, {2}
    35cc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    35d0:			; <UNDEFINED> instruction: 0xf880447e
    35d4:	strtmi	r9, [r9], -r0
    35d8:			; <UNDEFINED> instruction: 0xf7ff68b0
    35dc:	strmi	lr, [r4], -r4, asr #16
    35e0:			; <UNDEFINED> instruction: 0xf104b370
    35e4:	tstcs	r0, r0, lsl r0
    35e8:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35ec:	blle	d4d5f4 <log_oom_internal@plt+0xd4ad68>
    35f0:	strbmi	r6, [r1], -r0, lsr #18
    35f4:	mcr	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    35f8:	svclt	0x00a42800
    35fc:	andmi	pc, ip, r8, asr #17
    3600:	ble	3cb60c <log_oom_internal@plt+0x3c8d80>
    3604:			; <UNDEFINED> instruction: 0xf6404b2d
    3608:	pushmi	{r0, r1, r3, r6, r9, lr}
    360c:	ldrbtmi	r2, [fp], #-0
    3610:			; <UNDEFINED> instruction: 0x33284479
    3614:			; <UNDEFINED> instruction: 0xf7ff3103
    3618:	and	lr, r3, sl, lsr r9
    361c:	blcs	217d0 <log_oom_internal@plt+0x1ef44>
    3620:	andcs	sp, r0, lr, asr #3
    3624:	blmi	8d5ec8 <log_oom_internal@plt+0x8d363c>
    3628:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    362c:	ldmvs	fp!, {r1, r3, r4, fp, sp, lr}^
    3630:			; <UNDEFINED> instruction: 0xf04f405a
    3634:	teqle	r8, r0, lsl #6
    3638:	ssatmi	r3, #30, r4, lsl #14
    363c:	mvnshi	lr, #12386304	; 0xbd0000
    3640:			; <UNDEFINED> instruction: 0x46296870
    3644:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3648:	stmdacs	r0, {r2, r9, sl, lr}
    364c:	smlawtcs	pc, r9, r1, sp	; <UNPREDICTABLE>
    3650:			; <UNDEFINED> instruction: 0xf7ff4628
    3654:	stmdacs	r0, {r2, r5, r7, fp, sp, lr, pc}
    3658:			; <UNDEFINED> instruction: 0xe7e2d1bb
    365c:			; <UNDEFINED> instruction: 0xf6404b1a
    3660:	ldmdbmi	sl, {r0, r1, r2, r6, r9, lr}
    3664:	ldrbtmi	r2, [fp], #-0
    3668:			; <UNDEFINED> instruction: 0x33284479
    366c:			; <UNDEFINED> instruction: 0xf7ff3103
    3670:	ldrb	lr, [r7, lr, lsl #18]
    3674:			; <UNDEFINED> instruction: 0xf6404c16
    3678:	bmi	59434c <log_oom_internal@plt+0x591ac0>
    367c:	ldrbtmi	r4, [ip], #-2326	; 0xfffff6ea
    3680:	ldrcc	r4, [ip], #-1146	; 0xfffffb86
    3684:	andcc	r4, r3, #2030043136	; 0x79000000
    3688:			; <UNDEFINED> instruction: 0xf7ff9400
    368c:	ldcmi	8, cr14, [r3], {118}	; 0x76
    3690:	teqmi	sp, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    3694:	andcs	r4, r0, r2, lsl sl
    3698:	ldrbtmi	r4, [ip], #-2322	; 0xfffff6ee
    369c:	ldrcc	r4, [ip], #-1146	; 0xfffffb86
    36a0:	andcc	r4, r3, #2030043136	; 0x79000000
    36a4:			; <UNDEFINED> instruction: 0xf7ff9400
    36a8:			; <UNDEFINED> instruction: 0xf7fee868
    36ac:	svclt	0x0000ef1a
    36b0:	andeq	sl, r1, r8, asr #15
    36b4:	andeq	r0, r0, r8, lsl #5
    36b8:	andeq	sl, r1, r8, ror sl
    36bc:	andeq	r9, r0, lr, ror #10
    36c0:	ldrdeq	r7, [r0], -r0
    36c4:	andeq	sl, r1, ip, lsl #14
    36c8:	andeq	r9, r0, r6, lsl r5
    36cc:	andeq	r7, r0, r8, ror r1
    36d0:	strdeq	r9, [r0], -lr
    36d4:	andeq	r7, r0, r0, ror #2
    36d8:	andeq	r7, r0, ip, ror #3
    36dc:	andeq	r9, r0, r2, ror #9
    36e0:	andeq	r7, r0, r4, asr #2
    36e4:	ldrdeq	r7, [r0], -r4
    36e8:	addlt	fp, r2, r0, lsl r5
    36ec:			; <UNDEFINED> instruction: 0x4604b190
    36f0:			; <UNDEFINED> instruction: 0xf7fe6840
    36f4:	stmiavs	r0!, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
    36f8:	stcl	7, cr15, [r2, #-1016]!	; 0xfffffc08
    36fc:			; <UNDEFINED> instruction: 0xf7ff68e0
    3700:	stmdbvs	r0!, {r2, r4, r6, fp, sp, lr, pc}
    3704:	mcr	7, 4, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3708:	andlt	r6, r2, r0, ror #18
    370c:			; <UNDEFINED> instruction: 0x4010e8bd
    3710:	mrclt	7, 3, APSR_nzcv, cr8, cr14, {7}
    3714:			; <UNDEFINED> instruction: 0xf6404c06
    3718:	bmi	188330 <log_oom_internal@plt+0x185aa4>
    371c:	ldrbtmi	r4, [ip], #-2310	; 0xfffff6fa
    3720:	ldrtcc	r4, [r4], #-1146	; 0xfffffb86
    3724:	andcc	r4, r3, #2030043136	; 0x79000000
    3728:			; <UNDEFINED> instruction: 0xf7ff9400
    372c:	svclt	0x0000e826
    3730:	andeq	r9, r0, lr, asr r4
    3734:	andeq	r7, r0, r0, asr #1
    3738:	andeq	r7, r0, r0, ror r1
    373c:	ldrblt	fp, [r0, #-472]!	; 0xfffffe28
    3740:	stmdavs	r3, {r2, r9, sl, lr}^
    3744:	strcs	fp, [r0, #-339]	; 0xfffffead
    3748:	stmdavs	r0!, {r1, r2, r3, r5, r9, sl, lr}
    374c:	strtmi	r3, [r8], #-1537	; 0xfffff9ff
    3750:			; <UNDEFINED> instruction: 0xf7ff3548
    3754:	stmdavs	r3!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    3758:	mvnsle	r4, #-536870903	; 0xe0000009
    375c:	stmdbvs	r0!, {r9, sp}
    3760:			; <UNDEFINED> instruction: 0xf7fe4611
    3764:	stmdavs	r0!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    3768:	stc	7, cr15, [sl, #-1016]!	; 0xfffffc08
    376c:	pop	{r5, r9, sl, lr}
    3770:			; <UNDEFINED> instruction: 0xf7fe4070
    3774:	ldrbmi	fp, [r0, -r3, lsr #26]!
    3778:	svcmi	0x00f0e92d
    377c:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    3780:	strmi	r8, [sl], r6, lsl #22
    3784:	stccs	8, cr15, [r4], #-892	; 0xfffffc84
    3788:	stcpl	8, cr15, [r4], #-892	; 0xfffffc84
    378c:	adcslt	r4, fp, sl, ror r4
    3790:	movwls	r4, #38013	; 0x947d
    3794:	ldccc	8, cr15, [ip], {223}	; 0xdf
    3798:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    379c:			; <UNDEFINED> instruction: 0xf04f9339
    37a0:	movwcs	r0, #768	; 0x300
    37a4:	stmdbcs	r0, {r3, r4, r8, r9, ip, pc}
    37a8:	movwhi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    37ac:	blcs	b617e0 <log_oom_internal@plt+0xb5ef54>
    37b0:	addhi	pc, r7, r0, asr #32
    37b4:	movwls	r7, #34891	; 0x884b
    37b8:			; <UNDEFINED> instruction: 0xf0402b00
    37bc:	ldrmi	r8, [r8], -r2, lsl #1
    37c0:	ldcl	7, cr15, [ip, #1016]!	; 0x3f8
    37c4:	vsub.i8	d2, d0, d6
    37c8:			; <UNDEFINED> instruction: 0xf8df820e
    37cc:			; <UNDEFINED> instruction: 0xf8df3bec
    37d0:	stmiapl	fp!, {r2, r3, r5, r6, r7, r8, r9, fp, sp, pc}^
    37d4:			; <UNDEFINED> instruction: 0xf8d344fa
    37d8:	vhadd.s8	d27, d12, d0
    37dc:			; <UNDEFINED> instruction: 0xf8df03ff
    37e0:	ldrmi	r2, [r9], -r0, ror #23
    37e4:	blcc	ff741b68 <log_oom_internal@plt+0xff73f2dc>
    37e8:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    37ec:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    37f0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    37f4:	orreq	pc, fp, r2, asr #5
    37f8:	mvnscc	r3, #805306368	; 0x30000000
    37fc:	andls	r9, sl, #-1073741822	; 0xc0000002
    3800:	strcs	r9, [r0], #-780	; 0xfffffcf4
    3804:	strtmi	r4, [r2], -r3, asr #12
    3808:	orrne	pc, r0, pc, asr #8
    380c:	ldrls	r4, [r9], #-1624	; 0xfffff9a8
    3810:	mcr	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3814:	vmull.p8	<illegal reg q8.5>, d0, d6
    3818:	ldmdals	r9, {r1, r3, r4, r5, r6, r7, r8, pc}
    381c:	andshi	pc, r6, #0
    3820:	mcr	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    3824:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    3828:	blcs	2183c <log_oom_internal@plt+0x1efb0>
    382c:	addshi	pc, r4, r0
    3830:			; <UNDEFINED> instruction: 0xf0002b23
    3834:	stcge	0, cr8, [r6, #-580]!	; 0xfffffdbc
    3838:	subcs	r9, r8, #26
    383c:	strtmi	r4, [r8], -r1, lsr #12
    3840:	ldrmi	lr, [fp], #-2509	; 0xfffff633
    3844:	ldrmi	lr, [sp], #-2509	; 0xfffff633
    3848:	ldrmi	lr, [pc], #-2509	; 3850 <log_oom_internal@plt+0xfc4>
    384c:	stc	7, cr15, [r0, #1016]	; 0x3f8
    3850:	svceq	0x0000f1b9
    3854:	mvnhi	pc, r0
    3858:	bge	82e4dc <log_oom_internal@plt+0x82bc50>
    385c:	ldmdage	sl, {r2, r8, r9, ip, pc}
    3860:	andls	sl, r0, #30720	; 0x7800
    3864:	andcs	r9, r8, #201326592	; 0xc000000
    3868:			; <UNDEFINED> instruction: 0x4621ab1d
    386c:	blge	72847c <log_oom_internal@plt+0x725bf0>
    3870:	movwls	r9, #5125	; 0x1405
    3874:			; <UNDEFINED> instruction: 0xf7feab1b
    3878:	cdpne	14, 0, cr14, cr6, cr10, {4}
    387c:	vmovcs.16	d1[0], sp
    3880:	addhi	pc, fp, r1, asr #6
    3884:	cmplt	r8, sl, lsl r8
    3888:	cmplt	fp, r3, lsl #16
    388c:			; <UNDEFINED> instruction: 0xf0002b2d
    3890:			; <UNDEFINED> instruction: 0xf7fe8277
    3894:	strmi	lr, [r4], -r4, ror #31
    3898:	stmdacs	r0, {r3, r5, ip, pc}
    389c:	msrhi	SPSR_sx, #1
    38a0:			; <UNDEFINED> instruction: 0xb1269e1b
    38a4:	mulgt	r0, r6, r8
    38a8:	svceq	0x0000f1bc
    38ac:	andcs	sp, r0, r8, asr r1
    38b0:	stc	7, cr15, [r4, #1016]	; 0x3f8
    38b4:	vsub.i8	d2, d0, d2
    38b8:	strcs	r8, [r1], #-1152	; 0xfffffb80
    38bc:	ldreq	pc, [r5], -pc, rrx
    38c0:			; <UNDEFINED> instruction: 0xf8dfe02d
    38c4:	strmi	r2, [r3], -r4, lsl #22
    38c8:	blne	41c4c <log_oom_internal@plt+0x3f3c0>
    38cc:	ldrbtmi	sl, [sl], #-2072	; 0xfffff7e8
    38d0:	ldrbtmi	r9, [r9], #-0
    38d4:	ldmvs	r2, {r4, r6, r9, sl, lr}^
    38d8:	stc	7, cr15, [r8, #1016]!	; 0x3f8
    38dc:	movwls	r1, #36355	; 0x8e03
    38e0:	smlawthi	r4, r0, r2, pc	; <UNPREDICTABLE>
    38e4:			; <UNDEFINED> instruction: 0xf7fe2000
    38e8:	stmdacs	r6, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    38ec:	addhi	pc, r0, #0, 6
    38f0:	ldrdlt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    38f4:			; <UNDEFINED> instruction: 0xf116e771
    38f8:	svclt	0x00080f39
    38fc:	andle	r2, r4, r1, lsl #8
    3900:	svceq	0x0016f116
    3904:	strcs	fp, [r0], #-3860	; 0xfffff0ec
    3908:	andcs	r2, r0, r1, lsl #8
    390c:	ldcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    3910:	svclt	0x00de2802
    3914:	sbclt	r4, r0, #112, 4
    3918:	vhsub.u8	q2, q0, q3
    391c:			; <UNDEFINED> instruction: 0x46288236
    3920:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    3924:			; <UNDEFINED> instruction: 0xf7fe9820
    3928:	ldmdals	pc, {r2, r3, r6, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    392c:	mcrr	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    3930:			; <UNDEFINED> instruction: 0xf7fe981e
    3934:	ldmdals	sp, {r1, r2, r6, sl, fp, sp, lr, pc}
    3938:	mcrr	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    393c:			; <UNDEFINED> instruction: 0xf7fe981c
    3940:	ldmdals	fp, {r6, sl, fp, sp, lr, pc}
    3944:	ldc	7, cr15, [ip], #-1016	; 0xfffffc08
    3948:	ble	14f150 <log_oom_internal@plt+0x14c8c4>
    394c:			; <UNDEFINED> instruction: 0xf0002c00
    3950:	bls	263ce4 <log_oom_internal@plt+0x261458>
    3954:	andsvc	r2, r3, r1, lsl #6
    3958:			; <UNDEFINED> instruction: 0xf7fe9819
    395c:	smmlar	r0, r2, ip, lr
    3960:			; <UNDEFINED> instruction: 0x46207874
    3964:	cmnlt	ip, #40894464	; 0x2700000
    3968:	ldclne	0, cr2, [r1], #-0
    396c:	strmi	r4, [r6], r7, lsl #12
    3970:	stccs	0, cr14, [fp], #-76	; 0xffffffb4
    3974:	ldrtmi	fp, [fp], -ip, lsl #30
    3978:	movweq	pc, #4167	; 0x1047	; <UNPREDICTABLE>
    397c:			; <UNDEFINED> instruction: 0xf0002b00
    3980:	stccs	0, cr8, [sp], #-660	; 0xfffffd6c
    3984:	strmi	fp, [r4], -ip, lsl #30
    3988:	streq	pc, [r1], #-64	; 0xffffffc0
    398c:			; <UNDEFINED> instruction: 0xf0402c00
    3990:			; <UNDEFINED> instruction: 0x4618809f
    3994:	svcmi	0x0001f811
    3998:	stfcsd	f3, [r1], #-400	; 0xfffffe70
    399c:	ldrbtmi	fp, [r2], -ip, lsl #30
    39a0:	andeq	pc, r1, #78	; 0x4e
    39a4:	mvnle	r2, r0, lsl #20
    39a8:	svcmi	0x0001f811
    39ac:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    39b0:	mvnsle	r2, r0, lsl #24
    39b4:	svceq	0x0000f1be
    39b8:			; <UNDEFINED> instruction: 0xf8dfd006
    39bc:	ldrbtmi	r3, [fp], #-2580	; 0xfffff5ec
    39c0:	stccs	12, cr7, [r0], {28}
    39c4:	rschi	pc, lr, r0
    39c8:	ldrhcs	pc, [r8], #141	; 0x8d	; <UNPREDICTABLE>
    39cc:	b	11041c4 <log_oom_internal@plt+0x1101938>
    39d0:			; <UNDEFINED> instruction: 0xf8df2400
    39d4:	vld1.8	{d1-d2}, [r2], r0
    39d8:	vst4.<illegal width 64>	{d7-d10}, [r4], r0
    39dc:	movwmi	r7, #17600	; 0x44c0
    39e0:	stmdals	r0!, {r0, r1, r2, r5, r8, r9, fp, sp, pc}
    39e4:	andcs	r4, r0, #2030043136	; 0x79000000
    39e8:	addsgt	pc, r8, sp, asr #17
    39ec:	sbcsmi	pc, r8, sp, lsr #17
    39f0:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    39f4:	strmi	r1, [r6], -r7, lsl #27
    39f8:	ldrthi	pc, [r9], #0	; <UNPREDICTABLE>
    39fc:	vmlal.s8	q9, d0, d0
    3a00:	stmdals	r7!, {r0, r2, r3, r4, r5, r7, pc}
    3a04:			; <UNDEFINED> instruction: 0xf0002800
    3a08:			; <UNDEFINED> instruction: 0xf8df87b7
    3a0c:	ldrbtmi	r1, [r9], #-2508	; 0xfffff634
    3a10:	bl	ff241a10 <log_oom_internal@plt+0xff23f184>
    3a14:	stmdavc	r3, {r6, r7, r8, ip, sp, pc}
    3a18:			; <UNDEFINED> instruction: 0x4601b1b3
    3a1c:	ldmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3a20:	rscscc	pc, pc, #79	; 0x4f
    3a24:			; <UNDEFINED> instruction: 0xf7fe4478
    3a28:	strmi	lr, [r4], -r4, lsl #24
    3a2c:			; <UNDEFINED> instruction: 0xf0012800
    3a30:	andcs	r8, r0, fp, lsl r0
    3a34:	stcl	7, cr15, [r2], {254}	; 0xfe
    3a38:	stmdacs	r4, {r0, r1, r2, r5, r8, r9, fp, ip, pc}
    3a3c:	addshi	pc, r3, #0, 6
    3a40:			; <UNDEFINED> instruction: 0xf7fe4618
    3a44:	strtls	lr, [r7], #-3006	; 0xfffff442
    3a48:			; <UNDEFINED> instruction: 0xf1a49c26
    3a4c:	blcs	e44758 <log_oom_internal@plt+0xe41ecc>
    3a50:	mvnhi	pc, r0, lsl #4
    3a54:			; <UNDEFINED> instruction: 0xf013e8df
    3a58:	mvneq	r0, r9, asr r3
    3a5c:	mvneq	r0, r7, ror #7
    3a60:	mvnseq	r0, r2, ror #3
    3a64:	adceq	r0, r3, #-2147483592	; 0x80000038
    3a68:	mvneq	r0, r2, ror #3
    3a6c:	biceq	r0, r9, #-2147483592	; 0x80000038
    3a70:	mvneq	r0, r2, ror #3
    3a74:	mvneq	r0, r2, ror #3
    3a78:	mvneq	r0, ip, ror #3
    3a7c:	rscseq	r0, sp, #-2147483592	; 0x80000038
    3a80:	mvneq	r0, r2, ror #3
    3a84:	mvneq	r0, r2, ror #3
    3a88:	mvneq	r0, r2, ror #3
    3a8c:	mvneq	r0, r2, ror #3
    3a90:	mvneq	r0, r2, ror #3
    3a94:	mvneq	r0, r2, ror #3
    3a98:	orreq	r0, r6, #1677721601	; 0x64000001
    3a9c:	mvneq	r0, r6, lsl #7
    3aa0:	mvnseq	r0, ip, ror #3
    3aa4:	adceq	r0, r3, #-2147483592	; 0x80000038
    3aa8:	mvneq	r0, r2, ror #3
    3aac:	mvneq	r0, r2, ror #3
    3ab0:	mvneq	r0, ip, ror #3
    3ab4:	mvneq	r0, r2, ror #3
    3ab8:	mvneq	r0, ip, ror #3
    3abc:	rscseq	r0, sp, #-2147483592	; 0x80000038
    3ac0:	mvneq	r0, r2, ror #3
    3ac4:	mvneq	r0, r9, lsl #8
    3ac8:	mvneq	r0, r2, ror #3
    3acc:			; <UNDEFINED> instruction: 0xe7614617
    3ad0:			; <UNDEFINED> instruction: 0xf7fe2000
    3ad4:	stmdacs	r2, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
    3ad8:			; <UNDEFINED> instruction: 0xf06fbfd8
    3adc:			; <UNDEFINED> instruction: 0xf77f0615
    3ae0:			; <UNDEFINED> instruction: 0xf8dfaf1e
    3ae4:			; <UNDEFINED> instruction: 0xf64028fc
    3ae8:			; <UNDEFINED> instruction: 0xf8df13e9
    3aec:	strdcs	r7, [r0, -r8]
    3af0:			; <UNDEFINED> instruction: 0x9604447a
    3af4:	andls	r3, r0, #124, 4	; 0xc0000007
    3af8:	stmiacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3afc:	andcs	r4, r3, pc, ror r4
    3b00:	andls	pc, ip, sp, asr #17
    3b04:			; <UNDEFINED> instruction: 0xf8cd447a
    3b08:	strmi	sl, [r2], #-8
    3b0c:			; <UNDEFINED> instruction: 0xf06f9701
    3b10:			; <UNDEFINED> instruction: 0xf7fe0615
    3b14:	smladx	r2, lr, lr, lr
    3b18:	ldmdals	r9, {r3, r8, r9, fp, ip, pc}
    3b1c:	blcs	1538c <log_oom_internal@plt+0x12b00>
    3b20:	ldrtmi	fp, [r2], -r8, lsl #30
    3b24:			; <UNDEFINED> instruction: 0xf7fe9208
    3b28:	strbt	lr, [sl], -ip, asr #22
    3b2c:			; <UNDEFINED> instruction: 0xf04f1c9a
    3b30:	svclt	0x00140000
    3b34:	movwcs	r2, #4864	; 0x1300
    3b38:			; <UNDEFINED> instruction: 0xf7fe401c
    3b3c:	stccs	12, cr14, [r0], {64}	; 0x40
    3b40:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
    3b44:	svclt	0x00dc2806
    3b48:	movwls	r2, #33536	; 0x8300
    3b4c:	bicshi	pc, fp, r0, lsl #6
    3b50:			; <UNDEFINED> instruction: 0xf7fe9818
    3b54:			; <UNDEFINED> instruction: 0xf8dfed7c
    3b58:			; <UNDEFINED> instruction: 0xf8df2894
    3b5c:	ldrbtmi	r3, [sl], #-2136	; 0xfffff7a8
    3b60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3b64:	subsmi	r9, sl, r9, lsr fp
    3b68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3b6c:	rschi	pc, r6, #65	; 0x41
    3b70:	eorslt	r9, fp, r8, lsl #16
    3b74:	blhi	1bee70 <log_oom_internal@plt+0x1bc5e4>
    3b78:	svchi	0x00f0e8bd
    3b7c:	svceq	0x0039f110
    3b80:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    3b84:			; <UNDEFINED> instruction: 0xf110d004
    3b88:	svclt	0x00140f16
    3b8c:	strcs	r2, [r1], #-1024	; 0xfffffc00
    3b90:			; <UNDEFINED> instruction: 0xf7fe2000
    3b94:	stmdacs	r2, {r2, r4, sl, fp, sp, lr, pc}
    3b98:	mvnshi	pc, #0, 6
    3b9c:	rscslt	r4, r6, #1610612743	; 0x60000007
    3ba0:			; <UNDEFINED> instruction: 0xe6bc4276
    3ba4:			; <UNDEFINED> instruction: 0xf7fe4620
    3ba8:	stmdacs	r6, {r1, r3, sl, fp, sp, lr, pc}
    3bac:			; <UNDEFINED> instruction: 0x4626bfd8
    3bb0:	mrcge	7, 5, APSR_nzcv, cr5, cr15, {3}
    3bb4:	ldmdavc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3bb8:	tstvs	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3bbc:	strtmi	r9, [r1], -r2, lsl #12
    3bc0:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3bc4:	bls	814dc8 <log_oom_internal@plt+0x81253c>
    3bc8:	strls	r2, [r1, -r7]
    3bcc:			; <UNDEFINED> instruction: 0xf8df447e
    3bd0:	andls	r7, r3, #40, 16	; 0x280000
    3bd4:	ldrbtmi	r4, [pc], #-1586	; 3bdc <log_oom_internal@plt+0x1350>
    3bd8:	andls	r3, r0, #124, 4	; 0xc0000007
    3bdc:			; <UNDEFINED> instruction: 0x46261cfa
    3be0:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    3be4:			; <UNDEFINED> instruction: 0xf8dfe69b
    3be8:			; <UNDEFINED> instruction: 0xf6400814
    3bec:			; <UNDEFINED> instruction: 0xf8df33b5
    3bf0:			; <UNDEFINED> instruction: 0xf8df2810
    3bf4:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    3bf8:	subscc	r4, ip, sl, ror r4
    3bfc:	stmdbls	r8, {r2, r3, r4, r5, r6, sl, lr}
    3c00:	streq	lr, [r0], #-2509	; 0xfffff633
    3c04:	andcs	r3, r7, r3, lsl #4
    3c08:	stcl	7, cr15, [r2, #1016]	; 0x3f8
    3c0c:			; <UNDEFINED> instruction: 0x4620e5dd
    3c10:	bl	ff541c10 <log_oom_internal@plt+0xff53f384>
    3c14:	vsub.i8	d2, d0, d2
    3c18:	rsbsmi	r8, r3, #76, 6	; 0x30000001
    3c1c:	subsmi	fp, fp, #-1342177267	; 0xb000000d
    3c20:	ldmdals	r9, {r3, r8, r9, ip, pc}
    3c24:	b	ff341c24 <log_oom_internal@plt+0xff33f398>
    3c28:			; <UNDEFINED> instruction: 0xf8dfe792
    3c2c:			; <UNDEFINED> instruction: 0x464847dc
    3c30:			; <UNDEFINED> instruction: 0x27d8f8df
    3c34:			; <UNDEFINED> instruction: 0x13bbf640
    3c38:			; <UNDEFINED> instruction: 0x17d4f8df
    3c3c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3c40:	ldrbtmi	r3, [r9], #-1136	; 0xfffffb90
    3c44:	strls	r3, [r0], #-515	; 0xfffffdfd
    3c48:	ldc	7, cr15, [r6, #1016]	; 0x3f8
    3c4c:	b	fee41c4c <log_oom_internal@plt+0xfee3f3c0>
    3c50:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    3c54:			; <UNDEFINED> instruction: 0x9324aa24
    3c58:	vqdmulh.s<illegal width 8>	d26, d2, d18
    3c5c:	cfsh32	mvfx0, mvfx9, #1
    3c60:	vmov.i16	d18, #0	; 0x0000
    3c64:	cfsh32	mvfx0, mvfx8, #4
    3c68:			; <UNDEFINED> instruction: 0xf8df3a90
    3c6c:	cdp	7, 0, cr3, cr8, cr8, {5}
    3c70:			; <UNDEFINED> instruction: 0x9625ba10
    3c74:			; <UNDEFINED> instruction: 0xf8cd447b
    3c78:	movwls	sl, #36904	; 0x9028
    3c7c:	movwcs	r9, #2057	; 0x809
    3c80:	bcs	fe43f4e8 <log_oom_internal@plt+0xfe43cc5c>
    3c84:	bne	43f4f0 <log_oom_internal@plt+0x43cc64>
    3c88:			; <UNDEFINED> instruction: 0xf7fe6840
    3c8c:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
    3c90:	blls	8b7e14 <log_oom_internal@plt+0x8b5588>
    3c94:	blcs	161dd08 <log_oom_internal@plt+0x161b47c>
    3c98:			; <UNDEFINED> instruction: 0xf8dfd1f0
    3c9c:			; <UNDEFINED> instruction: 0xf10d777c
    3ca0:			; <UNDEFINED> instruction: 0xf10d0998
    3ca4:			; <UNDEFINED> instruction: 0xf06f088c
    3ca8:	ldrbtmi	r0, [pc], #-769	; 3cb0 <log_oom_internal@plt+0x1424>
    3cac:	stmib	sp, {r9, sl, sp}^
    3cb0:	ldmvs	r8!, {r1, r2, r5, r9, sl, ip, sp}
    3cb4:	strbmi	r2, [r2], -r0, lsl #6
    3cb8:			; <UNDEFINED> instruction: 0xf7fe4649
    3cbc:	stmdacs	r0, {r6, r7, r9, fp, sp, lr, pc}
    3cc0:	stcls	0, cr13, [r3], #-208	; 0xffffff30
    3cc4:	blcs	1d9dd58 <log_oom_internal@plt+0x1d9b4cc>
    3cc8:	blcs	18fa09c <log_oom_internal@plt+0x18f7810>
    3ccc:	blcs	1139d4c <log_oom_internal@plt+0x11374c0>
    3cd0:	blcs	1477cdc <log_oom_internal@plt+0x1475450>
    3cd4:	blls	8b8490 <log_oom_internal@plt+0x8b5c04>
    3cd8:	ldrdge	pc, [r4], -r4
    3cdc:	ldrdlt	pc, [r4], -r3
    3ce0:			; <UNDEFINED> instruction: 0x46594650
    3ce4:	bl	14c1ce4 <log_oom_internal@plt+0x14bf458>
    3ce8:			; <UNDEFINED> instruction: 0xb1b6bb18
    3cec:			; <UNDEFINED> instruction: 0x46506871
    3cf0:	b	1641cf0 <log_oom_internal@plt+0x163f464>
    3cf4:	sbcsle	r2, ip, r0, lsl #16
    3cf8:			; <UNDEFINED> instruction: 0x46584651
    3cfc:			; <UNDEFINED> instruction: 0xf7fe2205
    3d00:	stmdacs	r0, {r2, r3, r4, r9, fp, sp, lr, pc}
    3d04:	stflsd	f5, [r3], #-852	; 0xfffffcac
    3d08:	ldrb	r4, [r2, r6, lsr #12]
    3d0c:	andcs	r3, r1, #100, 22	; 0x19000
    3d10:	vpmax.u8	d15, d3, d2
    3d14:	sbcle	r4, ip, fp, lsr #4
    3d18:			; <UNDEFINED> instruction: 0x4651e7dd
    3d1c:			; <UNDEFINED> instruction: 0xf7fe4658
    3d20:	strmi	lr, [r6], -r2, asr #20
    3d24:	sbcle	r2, r4, r0, lsl #16
    3d28:	strb	r4, [r2, r6, lsr #12]
    3d2c:	adcle	r2, r5, r0, lsl #28
    3d30:			; <UNDEFINED> instruction: 0xf8944634
    3d34:	ldreq	r3, [sl, -r0, asr #32]
    3d38:	blls	8b93c0 <log_oom_internal@plt+0x8b6b34>
    3d3c:	ldrdeq	lr, [sl, -r4]
    3d40:	umaalcs	pc, r0, r3, r8	; <UNPREDICTABLE>
    3d44:	smlabteq	sl, r3, r9, lr
    3d48:	andeq	pc, r8, #66	; 0x42
    3d4c:	subcs	pc, r0, r3, lsl #17
    3d50:			; <UNDEFINED> instruction: 0x4604e794
    3d54:	beq	43f5bc <log_oom_internal@plt+0x43cd30>
    3d58:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
    3d5c:	mrrc	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    3d60:			; <UNDEFINED> instruction: 0xf43f2800
    3d64:			; <UNDEFINED> instruction: 0x4620aef5
    3d68:	bl	a41d68 <log_oom_internal@plt+0xa3f4dc>
    3d6c:	vsub.i8	d2, d0, d2
    3d70:	blls	224040 <log_oom_internal@plt+0x2217b4>
    3d74:	svclt	0x00082b00
    3d78:	movweq	pc, #16495	; 0x406f	; <UNPREDICTABLE>
    3d7c:	strbt	r9, [r7], r8, lsl #6
    3d80:	blcs	21e94 <log_oom_internal@plt+0x1f608>
    3d84:	cfstrsge	mvf15, [ip, #252]	; 0xfc
    3d88:			; <UNDEFINED> instruction: 0xf8dfe583
    3d8c:			; <UNDEFINED> instruction: 0x46310690
    3d90:	pkhtbcs	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    3d94:	bicne	pc, sp, #64, 12	; 0x4000000
    3d98:	pkhtbvc	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    3d9c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    3da0:	ldrbtmi	r3, [pc], #-124	; 3da8 <log_oom_internal@plt+0x151c>
    3da4:	andcc	r9, r3, #0
    3da8:			; <UNDEFINED> instruction: 0xf8cd2003
    3dac:			; <UNDEFINED> instruction: 0xf8cd900c
    3db0:	strls	sl, [r1, -r8]
    3db4:	stcl	7, cr15, [ip], #1016	; 0x3f8
    3db8:	ldr	r4, [r0, #1542]!	; 0x606
    3dbc:			; <UNDEFINED> instruction: 0x4668f8df
    3dc0:			; <UNDEFINED> instruction: 0xf8df4608
    3dc4:			; <UNDEFINED> instruction: 0xf6402668
    3dc8:			; <UNDEFINED> instruction: 0xf8df33b2
    3dcc:	ldrbtmi	r1, [ip], #-1636	; 0xfffff99c
    3dd0:	strbcc	r4, [r8], #-1146	; 0xfffffb86
    3dd4:	andcc	r4, r3, #2030043136	; 0x79000000
    3dd8:			; <UNDEFINED> instruction: 0xf7fe9400
    3ddc:	stmdacs	r2, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
    3de0:	adchi	pc, sl, r0, lsl #6
    3de4:	subsmi	r9, fp, #8, 22	; 0x2000
    3de8:	subsmi	fp, fp, #-1342177267	; 0xb000000d
    3dec:	strt	r9, [pc], r8, lsl #6
    3df0:			; <UNDEFINED> instruction: 0x0640f8df
    3df4:	biccc	pc, r2, #64, 12	; 0x4000000
    3df8:			; <UNDEFINED> instruction: 0x263cf8df
    3dfc:			; <UNDEFINED> instruction: 0xf8df2100
    3e00:	ldrbtmi	r4, [r8], #-1596	; 0xfffff9c4
    3e04:	subscc	r4, ip, sl, ror r4
    3e08:	andls	r4, r0, ip, ror r4
    3e0c:			; <UNDEFINED> instruction: 0xf8cd3203
    3e10:	strls	sl, [r1], #-8
    3e14:			; <UNDEFINED> instruction: 0xf7fe2007
    3e18:	strb	lr, [r9, #-3260]!	; 0xfffff344
    3e1c:			; <UNDEFINED> instruction: 0xf7fe2000
    3e20:	stmdacs	r2, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
    3e24:	strbthi	pc, [r7], r0, lsl #6	; <UNPREDICTABLE>
    3e28:			; <UNDEFINED> instruction: 0xf06f2401
    3e2c:	ldrb	r0, [r6, #-1609]!	; 0xfffff9b7
    3e30:			; <UNDEFINED> instruction: 0xb12b9b28
    3e34:			; <UNDEFINED> instruction: 0xf7fe2000
    3e38:	stmdacs	r3, {r1, r6, r7, r9, fp, sp, lr, pc}
    3e3c:	ldrbhi	pc, [fp, -r0, lsl #6]!	; <UNPREDICTABLE>
    3e40:	ldrtmi	r9, [r0], -r7, lsr #28
    3e44:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e48:	stmdacs	r0, {r2, r9, sl, lr}
    3e4c:	andshi	pc, sp, r1
    3e50:	tstcs	r0, r0, lsr r6
    3e54:	b	ff2c1e54 <log_oom_internal@plt+0xff2bf5c8>
    3e58:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3e5c:	ldrbtmi	r9, [fp], #-3879	; 0xfffff0d9
    3e60:	cmnlt	fp, fp, asr r9
    3e64:	strls	r3, [sp], #-2820	; 0xfffff4fc
    3e68:	and	r4, r6, ip, lsl r6
    3e6c:			; <UNDEFINED> instruction: 0x46384631
    3e70:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e74:			; <UNDEFINED> instruction: 0xf0402800
    3e78:			; <UNDEFINED> instruction: 0xf8548547
    3e7c:	cdpcs	15, 0, cr6, cr0, cr4, {0}
    3e80:	stflsd	f5, [sp], {244}	; 0xf4
    3e84:	ldrcc	pc, [ip, #2271]!	; 0x8df
    3e88:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3e8c:	blcs	28acc <log_oom_internal@plt+0x26240>
    3e90:	movthi	pc, #49152	; 0xc000	; <UNPREDICTABLE>
    3e94:			; <UNDEFINED> instruction: 0xf8cd3b04
    3e98:			; <UNDEFINED> instruction: 0x46a2a034
    3e9c:	and	r4, r6, ip, lsl r6
    3ea0:			; <UNDEFINED> instruction: 0x46384631
    3ea4:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ea8:			; <UNDEFINED> instruction: 0xf0402800
    3eac:			; <UNDEFINED> instruction: 0xf854831f
    3eb0:	cdpcs	15, 0, cr6, cr0, cr4, {0}
    3eb4:			; <UNDEFINED> instruction: 0x4654d1f4
    3eb8:	movwge	lr, #55773	; 0xd9dd
    3ebc:	blcs	1df30 <log_oom_internal@plt+0x1b6a4>
    3ec0:	teqhi	r4, #0	; <UNPREDICTABLE>
    3ec4:			; <UNDEFINED> instruction: 0xf7fe4630
    3ec8:	stmdacs	r6, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    3ecc:	ldrhi	pc, [r2, #768]!	; 0x300
    3ed0:	strtmi	r2, [r6], -r0, lsl #8
    3ed4:			; <UNDEFINED> instruction: 0xf7fee523
    3ed8:			; <UNDEFINED> instruction: 0xf8dfec32
    3edc:			; <UNDEFINED> instruction: 0xf8df456c
    3ee0:	vst3.16	{d18,d20,d22}, [pc :128], ip
    3ee4:	ldrbtmi	r6, [ip], #-832	; 0xfffffcc0
    3ee8:	subscc	r4, ip, #2046820352	; 0x7a000000
    3eec:	andcs	r6, r3, r1, lsl #16
    3ef0:			; <UNDEFINED> instruction: 0xf8df9401
    3ef4:	andls	r4, r0, #92, 10	; 0x17000000
    3ef8:			; <UNDEFINED> instruction: 0xf8cd447c
    3efc:	stmdane	r2!, {r3, sp, pc}
    3f00:	mcrr	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    3f04:			; <UNDEFINED> instruction: 0xf8dfe735
    3f08:			; <UNDEFINED> instruction: 0xf640054c
    3f0c:			; <UNDEFINED> instruction: 0xf8df33bc
    3f10:			; <UNDEFINED> instruction: 0xf06f2548
    3f14:			; <UNDEFINED> instruction: 0xf8df0101
    3f18:	ldrbtmi	r4, [r8], #-1348	; 0xfffffabc
    3f1c:	subscc	r4, ip, sl, ror r4
    3f20:	andls	r4, r0, ip, ror r4
    3f24:	andcs	r3, r7, r3, lsl #4
    3f28:	andge	pc, r8, sp, asr #17
    3f2c:			; <UNDEFINED> instruction: 0xf7fe9401
    3f30:	movwcs	lr, #3120	; 0xc30
    3f34:	str	r9, [fp], -r8, lsl #6
    3f38:	streq	pc, [r4, #-2271]!	; 0xfffff721
    3f3c:	teqvs	ip, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3f40:	strcs	pc, [r0, #-2271]!	; 0xfffff721
    3f44:	strmi	pc, [r0, #-2271]!	; 0xfffff721
    3f48:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    3f4c:	stmdbls	r8, {r2, r3, r4, r6, ip, sp}
    3f50:	andls	r4, r0, ip, ror r4
    3f54:	andcs	r3, r3, r3, lsl #4
    3f58:	andge	pc, r8, sp, asr #17
    3f5c:			; <UNDEFINED> instruction: 0xf7fe9401
    3f60:	andls	lr, r8, r8, lsl ip
    3f64:	stmib	sp, {r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    3f68:	andcs	r3, r0, r5, lsl #8
    3f6c:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3f70:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3f74:	ldrbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3f78:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    3f7c:	ldrbtmi	r3, [sl], #-408	; 0xfffffe68
    3f80:	tstls	r3, r3, lsl #6
    3f84:			; <UNDEFINED> instruction: 0x11aaf640
    3f88:	ldrbmi	r9, [r2], -r4, lsl #4
    3f8c:	strbmi	r9, [fp], -r1, lsl #6
    3f90:	tstcs	r5, r2, lsl #2
    3f94:			; <UNDEFINED> instruction: 0xf7fe9000
    3f98:	blls	9feb28 <log_oom_internal@plt+0x9fc29c>
    3f9c:	mcrls	5, 1, lr, cr8, cr0, {2}
    3fa0:			; <UNDEFINED> instruction: 0xf0002e00
    3fa4:	ldmdavc	r3!, {r1, r4, r6, r7, r8, r9, sl, pc}
    3fa8:			; <UNDEFINED> instruction: 0xf0002b2b
    3fac:	blcs	b65bd8 <log_oom_internal@plt+0xb6334c>
    3fb0:	ldrhi	pc, [sl], r0
    3fb4:			; <UNDEFINED> instruction: 0xf0002b3d
    3fb8:	blcs	25d30 <log_oom_internal@plt+0x234a4>
    3fbc:	ldrhi	pc, [sl], r0
    3fc0:	smladxcs	r0, r1, r6, r4
    3fc4:			; <UNDEFINED> instruction: 0xf027780c
    3fc8:	andcs	r0, r0, #2097152	; 0x200000
    3fcc:	streq	pc, [r1], -r6, lsl #1
    3fd0:	strtgt	pc, [r4], #2271	; 0x8df
    3fd4:	strls	r4, [sp, -r8, lsl #12]
    3fd8:			; <UNDEFINED> instruction: 0x46374611
    3fdc:	bls	31583c <log_oom_internal@plt+0x312fb0>
    3fe0:			; <UNDEFINED> instruction: 0xf04f44fc
    3fe4:	movwcs	r0, #3649	; 0xe41
    3fe8:			; <UNDEFINED> instruction: 0xf812e001
    3fec:	ldrbmi	lr, [r4, #-51]!	; 0xffffffcd
    3ff0:	orrhi	pc, r5, r0
    3ff4:	blcs	3d0c00 <log_oom_internal@plt+0x3ce374>
    3ff8:	strdcs	sp, [r0], -r7
    3ffc:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4000:			; <UNDEFINED> instruction: 0xf77f2802
    4004:	bls	9ef174 <log_oom_internal@plt+0x9ec8e8>
    4008:			; <UNDEFINED> instruction: 0xf8df2116
    400c:	vmvn.i32	q8, #4194304	; 0x00400000
    4010:			; <UNDEFINED> instruction: 0xf8df0100
    4014:	vshl.s8	q11, q14, q0
    4018:	andls	r4, r3, #1140850690	; 0x44000002
    401c:			; <UNDEFINED> instruction: 0xf8df4478
    4020:	ldrbtmi	r2, [lr], #-1124	; 0xfffffb9c
    4024:			; <UNDEFINED> instruction: 0x960130d4
    4028:	andls	r4, r0, sl, ror r4
    402c:	andcs	r9, r3, r2, lsl #8
    4030:			; <UNDEFINED> instruction: 0xf7fe4402
    4034:	strmi	lr, [r6], -lr, lsr #23
    4038:	svceq	0x0039f116
    403c:	ldrbhi	pc, [r1, -r0]	; <UNPREDICTABLE>
    4040:	svceq	0x0016f116
    4044:	strbhi	pc, [sp, -r0]	; <UNPREDICTABLE>
    4048:			; <UNDEFINED> instruction: 0xf6bf2e00
    404c:	strcs	sl, [r0], #-3833	; 0xfffff107
    4050:	cfstrsls	mvf14, [r8], #-404	; 0xfffffe6c
    4054:			; <UNDEFINED> instruction: 0xf0012c00
    4058:			; <UNDEFINED> instruction: 0xf8df800f
    405c:	stmdbge	r1!, {r2, r3, r5, sl, sp}
    4060:	strtcc	pc, [r8], #-2271	; 0xfffff721
    4064:	ldrbtmi	sl, [sl], #-3620	; 0xfffff1dc
    4068:	strtvc	pc, [r4], #-2271	; 0xfffff721
    406c:	ldrbtmi	r3, [fp], #-515	; 0xfffffdfd
    4070:	cdp	3, 0, cr3, cr8, cr8, {5}
    4074:	vmov	s16, r1
    4078:	movwls	r2, #64144	; 0xfa90
    407c:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    4080:	ldrbtmi	r4, [pc], #-1619	; 4088 <log_oom_internal@plt+0x17fc>
    4084:	ldrmi	r4, [r9], sl, asr #13
    4088:	strtls	r4, [r1], #-1146	; 0xfffffb86
    408c:	strcs	r9, [r0], #-526	; 0xfffffdf2
    4090:	mrc	6, 0, r4, cr8, cr1, {1}
    4094:	movwcs	r0, #43536	; 0xaa10
    4098:	stmib	sp, {r1, r5, r9, sl, lr}^
    409c:	strtls	r4, [r4], #-1058	; 0xfffffbde
    40a0:	b	11420a0 <log_oom_internal@plt+0x113f814>
    40a4:	vmull.p8	<illegal reg q8.5>, d0, d1
    40a8:	stmdals	r4!, {r2, r3, r6, r8, pc}
    40ac:	ldrbhi	pc, [pc, r0]	; <UNPREDICTABLE>
    40b0:	blge	8d599c <log_oom_internal@plt+0x8d3110>
    40b4:			; <UNDEFINED> instruction: 0xf7feaa22
    40b8:	vmovne.16	d17[0], lr
    40bc:	strhi	pc, [r2], #-704	; 0xfffffd40
    40c0:	tstlt	r9, r2, lsr #18
    40c4:	blcs	220f8 <log_oom_internal@plt+0x1f86c>
    40c8:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
    40cc:			; <UNDEFINED> instruction: 0xf7fe2000
    40d0:	bls	93e6b0 <log_oom_internal@plt+0x93be24>
    40d4:	stcle	8, cr2, [r9], {3}
    40d8:			; <UNDEFINED> instruction: 0xf7fe4610
    40dc:	stmdals	r3!, {r1, r4, r5, r6, fp, sp, lr, pc}
    40e0:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40e4:			; <UNDEFINED> instruction: 0xf7fe9822
    40e8:	ldrb	lr, [r0, ip, ror #16]
    40ec:	vmla.i8	d25, d0, d15
    40f0:	andls	r3, r2, #-1744830462	; 0x98000002
    40f4:	bls	38c10c <log_oom_internal@plt+0x389880>
    40f8:	mrscs	r9, (UNDEF: 16)
    40fc:	cdp	2, 1, cr9, cr8, cr1, {0}
    4100:			; <UNDEFINED> instruction: 0xf7fe2a90
    4104:	bls	93ee24 <log_oom_internal@plt+0x93c598>
    4108:	stmdbls	r8!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    410c:			; <UNDEFINED> instruction: 0xf0012900
    4110:			; <UNDEFINED> instruction: 0xf89d8003
    4114:			; <UNDEFINED> instruction: 0x460830d8
    4118:	stmdbge	sl!, {r0, r1, r3, r5, r9, fp, sp, pc}
    411c:	orreq	pc, r0, #131	; 0x83
    4120:			; <UNDEFINED> instruction: 0xf7fe09db
    4124:			; <UNDEFINED> instruction: 0x1e01eabe
    4128:	mcrge	6, 4, pc, cr10, cr15, {5}	; <UNPREDICTABLE>
    412c:	mrsls	r2, (UNDEF: 13)
    4130:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4134:	stmdacs	r3, {r0, r2, r3, r8, fp, ip, pc}
    4138:	mcrge	7, 4, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    413c:			; <UNDEFINED> instruction: 0xf2409c28
    4140:	bmi	ff5510c0 <log_oom_internal@plt+0xff54e834>
    4144:	cdpmi	0, 13, cr2, cr5, cr4, {0}
    4148:	ldrbtmi	r9, [sl], #-1026	; 0xfffffbfe
    414c:	ldrbtmi	r4, [lr], #-3284	; 0xfffff32c
    4150:	strls	r3, [r1], -r0, asr #5
    4154:	andls	r4, r0, #124, 8	; 0x7c000000
    4158:	andcc	r4, r3, #35651584	; 0x2200000
    415c:	bl	64215c <log_oom_internal@plt+0x63f8d0>
    4160:	strbt	r9, [lr], -r7, lsr #28
    4164:	strmi	r9, [r8], -r8, lsr #18
    4168:			; <UNDEFINED> instruction: 0xf0002900
    416c:	ldmdbge	r2!, {r2, r6, r7, r8, r9, sl, pc}
    4170:	b	feec2170 <log_oom_internal@plt+0xfeebf8e4>
    4174:			; <UNDEFINED> instruction: 0xf6bf1e01
    4178:	andcs	sl, r0, r3, ror #28
    417c:			; <UNDEFINED> instruction: 0xf7fe910d
    4180:	stmdbls	sp, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    4184:			; <UNDEFINED> instruction: 0xf77f2802
    4188:	bls	a2facc <log_oom_internal@plt+0xa2d240>
    418c:	cmpcs	r1, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    4190:	andcs	r4, r3, r4, asr #25
    4194:	andls	r4, r4, #196, 28	; 0xc40
    4198:	bmi	ff115390 <log_oom_internal@plt+0xff112b04>
    419c:	ldrbtcc	r4, [ip], #-1150	; 0xfffffb82
    41a0:	ldrbtmi	r9, [sl], #-1537	; 0xfffff9ff
    41a4:	strmi	r9, [r2], #-1024	; 0xfffffc00
    41a8:	stmdbge	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    41ac:			; <UNDEFINED> instruction: 0xf06f2401
    41b0:			; <UNDEFINED> instruction: 0xf7fe0649
    41b4:			; <UNDEFINED> instruction: 0xf7ffeaee
    41b8:	popmi	{r1, r4, r5, r7, r8, r9, fp, ip, sp, pc}
    41bc:	bicsne	pc, ip, #64, 12	; 0x4000000
    41c0:			; <UNDEFINED> instruction: 0x21004cbc
    41c4:			; <UNDEFINED> instruction: 0x96044478
    41c8:	rsbscc	r4, ip, ip, ror r4
    41cc:			; <UNDEFINED> instruction: 0xf06f9401
    41d0:	andls	r0, r0, r5, lsl r6
    41d4:	bls	28c1e8 <log_oom_internal@plt+0x28995c>
    41d8:			; <UNDEFINED> instruction: 0xf8cd2401
    41dc:			; <UNDEFINED> instruction: 0xf8cd900c
    41e0:			; <UNDEFINED> instruction: 0xf7fea008
    41e4:			; <UNDEFINED> instruction: 0xf7ffead6
    41e8:	ldmib	sp, {r1, r3, r4, r7, r8, r9, fp, ip, sp, pc}^
    41ec:	blcs	1ce90 <log_oom_internal@plt+0x1a604>
    41f0:	mcrge	4, 1, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    41f4:			; <UNDEFINED> instruction: 0x463148b0
    41f8:	rscscc	pc, pc, #79	; 0x4f
    41fc:			; <UNDEFINED> instruction: 0xf7fe4478
    4200:			; <UNDEFINED> instruction: 0x4604e818
    4204:	stmdacs	r0, {r3, r5, ip, pc}
    4208:	mrcge	4, 0, APSR_nzcv, cr10, cr15, {3}
    420c:			; <UNDEFINED> instruction: 0xf6404bab
    4210:	stmibmi	fp!, {r0, r1, r5, r9, sp}
    4214:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4218:	tstcc	r3, ip, ror r3
    421c:	bl	dc221c <log_oom_internal@plt+0xdbf990>
    4220:			; <UNDEFINED> instruction: 0xf7ff4606
    4224:			; <UNDEFINED> instruction: 0x9c28bb7c
    4228:			; <UNDEFINED> instruction: 0xf0002c00
    422c:	strtmi	r8, [r0], -sp, lsr #10
    4230:	svc	0x007cf7fd
    4234:	stmdacs	r0, {r1, r2, r9, sl, lr}
    4238:	strbhi	pc, [sp, -r0]	; <UNPREDICTABLE>
    423c:	ldrbtmi	r4, [fp], #-2977	; 0xfffff45f
    4240:	ldrdlt	r6, [r0, #-136]!	; 0xffffff78
    4244:			; <UNDEFINED> instruction: 0xf04f4621
    4248:			; <UNDEFINED> instruction: 0xf7fd32ff
    424c:			; <UNDEFINED> instruction: 0x4604eff2
    4250:			; <UNDEFINED> instruction: 0xf0002800
    4254:	stmdals	r8!, {r0, r3, r4, r5, r9, sl, pc}
    4258:	svc	0x00b2f7fd
    425c:	strtmi	r9, [r0], -r8, lsr #8
    4260:			; <UNDEFINED> instruction: 0xf7fe2100
    4264:	cdpls	8, 2, cr14, cr7, cr4, {6}
    4268:	stmdbls	r8!, {r0, r1, r3, r5, r6, r7, r8, sl, sp, lr, pc}
    426c:			; <UNDEFINED> instruction: 0xf47f2900
    4270:	strmi	sl, [r8], -r7, ror #27
    4274:			; <UNDEFINED> instruction: 0xf7fe910d
    4278:	stmdbls	sp, {r1, r5, r7, fp, sp, lr, pc}
    427c:			; <UNDEFINED> instruction: 0xf77f2802
    4280:	ldcmi	13, cr10, [r1], {211}	; 0xd3
    4284:	msrcs	CPSR_fx, #64, 12	; 0x4000000
    4288:	bmi	fe4564d0 <log_oom_internal@plt+0xfe453c44>
    428c:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    4290:	rsbscc	r4, ip, sl, ror r4
    4294:	andls	r9, r0, r1, lsl #8
    4298:	andcs	r3, r3, r3, lsl #4
    429c:	andls	pc, ip, sp, asr #17
    42a0:	andge	pc, r8, sp, asr #17
    42a4:			; <UNDEFINED> instruction: 0xf7fe2401
    42a8:			; <UNDEFINED> instruction: 0xf06fea74
    42ac:			; <UNDEFINED> instruction: 0xf7ff0649
    42b0:	stmmi	r8, {r1, r2, r4, r5, r8, r9, fp, ip, sp, pc}
    42b4:	bmi	fe215b80 <log_oom_internal@plt+0xfe2132f4>
    42b8:	biccc	pc, lr, #64, 12	; 0x4000000
    42bc:	ldrbtmi	r4, [r8], #-3207	; 0xfffff379
    42c0:	subscc	r4, ip, sl, ror r4
    42c4:	andls	r4, r0, ip, ror r4
    42c8:	andcs	r3, r3, r3, lsl #4
    42cc:	andge	pc, r8, sp, asr #17
    42d0:			; <UNDEFINED> instruction: 0xf7fe9401
    42d4:	andls	lr, r8, lr, asr sl
    42d8:	bls	8fd56c <log_oom_internal@plt+0x8face0>
    42dc:			; <UNDEFINED> instruction: 0xf43f2a00
    42e0:	ldmdavc	r3, {r0, r2, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    42e4:			; <UNDEFINED> instruction: 0xf43f2b00
    42e8:	stmdage	r9!, {r0, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    42ec:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42f0:	vmlal.s8	q9, d0, d0
    42f4:	stmdals	r4!, {r0, r1, r2, r3, r4, r7, r8, sl, pc}
    42f8:	strtmi	lr, [r2], #-2509	; 0xfffff633
    42fc:	bl	33deb8 <log_oom_internal@plt+0x33b62c>
    4300:			; <UNDEFINED> instruction: 0xf8d303c3
    4304:	svccs	0x000030f4
    4308:	rscshi	pc, ip, #64	; 0x40
    430c:	streq	lr, [r3], -r6, lsr #20
    4310:	svcmi	0x0001f810
    4314:	stccs	3, cr4, [r0], {25}
    4318:	mcrge	4, 3, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    431c:	strmi	r9, [sl], -sp, lsl #30
    4320:	svccs	0x00024630
    4324:	strhi	pc, [sp, #0]!
    4328:			; <UNDEFINED> instruction: 0xf0002900
    432c:			; <UNDEFINED> instruction: 0xf89d86c4
    4330:	mcrls	0, 1, r3, cr7, cr8, {6}
    4334:	nopeq	{67}	; 0x43
    4338:	eorseq	lr, r4, #3358720	; 0x334000
    433c:	sbcscc	pc, r8, sp, lsl #17
    4340:			; <UNDEFINED> instruction: 0x464be57f
    4344:	tstls	sp, r0, lsr #12
    4348:			; <UNDEFINED> instruction: 0x469a46d1
    434c:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4350:	stmdacs	r3, {r0, r2, r3, r8, fp, ip, pc}
    4354:	rscshi	pc, r9, #0, 6
    4358:			; <UNDEFINED> instruction: 0xf7fd9824
    435c:	stmdals	r3!, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    4360:	svc	0x002ef7fd
    4364:			; <UNDEFINED> instruction: 0xf7fd9822
    4368:	cdpls	15, 2, cr14, cr7, cr12, {1}
    436c:	strbmi	lr, [r9], -r9, ror #10
    4370:			; <UNDEFINED> instruction: 0xf7ff4650
    4374:	strcs	pc, [r0], #-2177	; 0xfffff77f
    4378:			; <UNDEFINED> instruction: 0xf7ff4606
    437c:	bls	832ec4 <log_oom_internal@plt+0x830638>
    4380:	mrcmi	6, 2, r4, cr7, cr1, {1}
    4384:	svcmi	0x00572003
    4388:	mvnsne	pc, #64, 12	; 0x4000000
    438c:	ldrbtmi	r9, [lr], #-516	; 0xfffffdfc
    4390:			; <UNDEFINED> instruction: 0x367c4a55
    4394:			; <UNDEFINED> instruction: 0x9600447f
    4398:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    439c:	strmi	sl, [r2], #-2306	; 0xfffff6fe
    43a0:			; <UNDEFINED> instruction: 0xf7fe9701
    43a4:			; <UNDEFINED> instruction: 0x4606e9f6
    43a8:	blt	fee823ac <log_oom_internal@plt+0xfee7fb20>
    43ac:	andeq	sl, r1, r8, lsr #11
    43b0:	andeq	sl, r1, r4, lsr #11
    43b4:	andeq	r0, r0, r8, lsl #5
    43b8:	andeq	r0, r0, r0, lsl #5
    43bc:	andeq	r7, r0, r4, asr #1
    43c0:	strdeq	r6, [r0], -r4
    43c4:	andeq	r9, r0, lr, lsl #7
    43c8:	andeq	sl, r1, sl, ror r7
    43cc:	strdeq	r6, [r0], -r2
    43d0:	andeq	sl, r1, sl, lsl #13
    43d4:	andeq	sl, r1, r8, ror #2
    43d8:	andeq	r7, r0, sl, lsr #32
    43dc:	andeq	r7, r0, ip, lsr #11
    43e0:	andeq	r9, r0, ip, lsl #1
    43e4:	andeq	r6, r0, r4, lsr #29
    43e8:	ldrdeq	r6, [r0], -ip
    43ec:	ldrdeq	sl, [r1], -r6
    43f0:	andeq	r6, r0, r8, lsl #28
    43f4:			; <UNDEFINED> instruction: 0x00008fb0
    43f8:	andeq	r6, r0, sl, lsl #24
    43fc:	andeq	r8, r0, r6, lsl #31
    4400:	andeq	r6, r0, r8, ror #23
    4404:	andeq	r6, r0, r8, lsr #25
    4408:	andeq	r8, r0, r0, asr #30
    440c:	andeq	r6, r0, r2, lsr #23
    4410:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    4414:	ldrdeq	sl, [r1], -r4
    4418:	muleq	r1, lr, r3
    441c:	andeq	r8, r0, r0, ror #27
    4420:	andeq	r6, r0, r2, asr #20
    4424:	andeq	r6, r0, r2, lsr #23
    4428:	andeq	r8, r0, lr, lsr #27
    442c:	andeq	r6, r0, r0, lsl sl
    4430:	andeq	r6, r0, ip, asr #21
    4434:	andeq	r8, r0, sl, ror sp
    4438:	ldrdeq	r6, [r0], -ip
    443c:	strdeq	r6, [r0], -ip
    4440:	andeq	sl, r1, sl, ror #3
    4444:	andeq	sl, r1, r0, asr #3
    4448:	andeq	r7, r0, sl, asr #1
    444c:	muleq	r0, r4, ip
    4450:	andeq	r6, r0, r8, ror #17
    4454:	andeq	r8, r0, r2, ror #24
    4458:	andeq	r6, r0, r4, asr #17
    445c:	andeq	r6, r0, r8, lsr #19
    4460:	andeq	r8, r0, r4, lsr ip
    4464:	muleq	r0, r6, r8
    4468:	muleq	r0, ip, r9
    446c:	andeq	r8, r0, r4, lsl #24
    4470:	andeq	r6, r0, r6, ror #16
    4474:	andeq	r6, r0, r6, asr #21
    4478:	muleq	r0, ip, fp
    447c:	andeq	r8, r0, r0, ror #22
    4480:	andeq	r6, r0, r6, lsr sp
    4484:			; <UNDEFINED> instruction: 0x000067b8
    4488:	andeq	r6, r0, sl, ror r7
    448c:	andeq	r8, r0, lr, lsl #22
    4490:	andeq	r6, r0, sl, lsr #23
    4494:	ldrdeq	r6, [r0], -ip
    4498:	andeq	r8, r0, r2, lsr sl
    449c:	andeq	r6, r0, lr, ror #22
    44a0:	andeq	r6, r0, ip, lsl #13
    44a4:	andeq	r8, r0, r4, ror #19
    44a8:	strdeq	r6, [r0], -r0
    44ac:	andeq	r6, r0, lr, lsr r6
    44b0:			; <UNDEFINED> instruction: 0x000089b8
    44b4:			; <UNDEFINED> instruction: 0x000067b8
    44b8:	andeq	r6, r0, r4, lsl #18
    44bc:	andeq	r8, r0, r8, ror #18
    44c0:	andeq	r6, r0, sl, asr #11
    44c4:	andeq	r9, r1, sl, lsl #28
    44c8:	andeq	r6, r0, r8, lsl #17
    44cc:	andeq	r8, r0, lr, ror #17
    44d0:	andeq	r6, r0, r0, asr r5
    44d4:			; <UNDEFINED> instruction: 0x000088be
    44d8:	andeq	r6, r0, r0, lsr #10
    44dc:	andeq	r6, r0, ip, asr r6
    44e0:	andeq	r8, r0, lr, ror #15
    44e4:	andeq	r6, r0, r0, ror r6
    44e8:	andeq	r6, r0, r8, asr #8
    44ec:	ldrbmi	r2, [r4], -r0
    44f0:	svc	0x0064f7fd
    44f4:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
    44f8:	ldcle	8, cr2, [r7, #-24]	; 0xffffffe8
    44fc:			; <UNDEFINED> instruction: 0xf6409702
    4500:			; <UNDEFINED> instruction: 0xf8df1353
    4504:	tstcs	r0, ip, lsr ip
    4508:	ldccs	8, cr15, [r8], #-892	; 0xfffffc84
    450c:			; <UNDEFINED> instruction: 0xf8df2007
    4510:	ldrbtmi	ip, [pc], #-3128	; 4518 <log_oom_internal@plt+0x1c8c>
    4514:			; <UNDEFINED> instruction: 0x9603447a
    4518:	sbcvc	pc, r2, #8388608	; 0x800000
    451c:	andls	r4, r0, #252, 8	; 0xfc000000
    4520:			; <UNDEFINED> instruction: 0xf8cd463a
    4524:	andcc	ip, r3, #4
    4528:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    452c:	movwcs	r9, #3624	; 0xe28
    4530:			; <UNDEFINED> instruction: 0x3323e9cd
    4534:			; <UNDEFINED> instruction: 0xf0002e00
    4538:	blls	9a4fe0 <log_oom_internal@plt+0x9a2754>
    453c:	blcs	d13250 <log_oom_internal@plt+0xd109c4>
    4540:	ldm	pc, {r0, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4544:	teqeq	pc, r3, lsl r0	; <UNPREDICTABLE>
    4548:	eorseq	r0, r8, r8, lsr r0
    454c:	eorseq	r0, r8, pc, lsr r1
    4550:	eorseq	r0, r8, r8, lsr r0
    4554:	eorseq	r0, r8, r8, lsr r0
    4558:	eorseq	r0, r8, pc, lsr r1
    455c:	eorseq	r0, r8, r8, lsr r0
    4560:	eorseq	r0, r8, r8, lsr r0
    4564:	eorseq	r0, r8, r8, lsr r0
    4568:	eorseq	r0, r8, r0, ror #2
    456c:	eorseq	r0, r8, r8, lsr r0
    4570:	eorseq	r0, r8, r8, lsr r0
    4574:	eorseq	r0, r8, r8, lsr r0
    4578:	eorseq	r0, r8, r8, lsr r0
    457c:	eorseq	r0, r8, r8, lsr r0
    4580:	eorseq	r0, r8, r8, lsr r0
    4584:	eorseq	r0, r8, r8, lsr r0
    4588:	eorseq	r0, r8, r8, lsr r0
    458c:	eorseq	r0, r8, pc, lsr r1
    4590:	eorseq	r0, r8, r8, lsr r0
    4594:	eorseq	r0, r8, r8, lsr r0
    4598:	eorseq	r0, r8, r8, lsr r0
    459c:	eorseq	r0, r8, r8, lsr r0
    45a0:	eorseq	r0, r8, r8, lsr r0
    45a4:	eorseq	r0, r8, r8, lsr r0
    45a8:	eorseq	r0, r8, r0, ror #2
    45ac:	teqeq	pc, r8, lsr r0	; <UNPREDICTABLE>
    45b0:			; <UNDEFINED> instruction: 0xf8dd4654
    45b4:	stmdals	r3!, {r2, r4, r5, sp, pc}
    45b8:	mcr	7, 0, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    45bc:	blcc	fe342940 <log_oom_internal@plt+0xfe3400b4>
    45c0:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    45c4:	stmdbls	r7!, {r5, r6, r8, ip, sp, pc}
    45c8:	rscscc	pc, pc, #79	; 0x4f
    45cc:	mrc	7, 1, APSR_nzcv, cr0, cr13, {7}
    45d0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    45d4:	cmnhi	r8, #0	; <UNPREDICTABLE>
    45d8:			; <UNDEFINED> instruction: 0xf7fd9827
    45dc:			; <UNDEFINED> instruction: 0x9627edf2
    45e0:	biclt	r9, r6, sp, lsl lr
    45e4:			; <UNDEFINED> instruction: 0xb1b37833
    45e8:			; <UNDEFINED> instruction: 0xf0002b2d
    45ec:			; <UNDEFINED> instruction: 0x270083df
    45f0:	stmdage	r4!, {r1, r8, sp}
    45f4:	ldrtmi	r9, [fp], -r1, lsl #2
    45f8:	ldrtmi	sl, [sl], -ip, lsr #18
    45fc:	strtls	r9, [r4], -r0, lsl #14
    4600:	mcr	7, 3, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    4604:	vmull.p8	<illegal reg q8.5>, d0, d6
    4608:			; <UNDEFINED> instruction: 0xf89d83b1
    460c:			; <UNDEFINED> instruction: 0xf04330d8
    4610:			; <UNDEFINED> instruction: 0xf88d0301
    4614:	blls	79097c <log_oom_internal@plt+0x78e0f0>
    4618:	ldmdavc	sl, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    461c:	bcs	b70c4c <log_oom_internal@plt+0xb6e3c0>
    4620:	bichi	pc, r9, #0
    4624:	stmdage	r4!, {r0, r2, r3, r5, r8, fp, sp, pc}
    4628:			; <UNDEFINED> instruction: 0x93242202
    462c:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4630:	vmull.p8	<illegal reg q8.5>, d0, d6
    4634:			; <UNDEFINED> instruction: 0xf89d83cc
    4638:			; <UNDEFINED> instruction: 0xf04330d8
    463c:			; <UNDEFINED> instruction: 0xf88d0302
    4640:	ldmdals	ip, {r3, r4, r6, r7, ip, sp}
    4644:			; <UNDEFINED> instruction: 0xf0002800
    4648:	stmdavc	r3, {r1, r4, r6, r7, r8, pc}
    464c:			; <UNDEFINED> instruction: 0xf0002b00
    4650:	blcs	b64d90 <log_oom_internal@plt+0xb62504>
    4654:	bichi	pc, r7, r0
    4658:	tstle	r6, lr, ror fp
    465c:	smullscc	pc, r8, sp, r8	; <UNPREDICTABLE>
    4660:			; <UNDEFINED> instruction: 0xf0433001
    4664:			; <UNDEFINED> instruction: 0xf88d0310
    4668:	stmdbge	r4!, {r3, r4, r6, r7, ip, sp}
    466c:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4670:	vmlal.s8	q9, d0, d0
    4674:	bls	9258d0 <log_oom_internal@plt+0x923044>
    4678:	smullscc	pc, r8, sp, r8	; <UNPREDICTABLE>
    467c:			; <UNDEFINED> instruction: 0xf043922e
    4680:			; <UNDEFINED> instruction: 0xf88d0304
    4684:	ldmdals	pc, {r3, r4, r6, r7, ip, sp}	; <UNPREDICTABLE>
    4688:	stmdavc	r3, {r4, r6, r7, r8, ip, sp, pc}
    468c:	blcs	b70da0 <log_oom_internal@plt+0xb6e514>
    4690:	rscshi	pc, r5, #0
    4694:	tstle	r6, lr, ror fp
    4698:	smullscc	pc, r8, sp, r8	; <UNPREDICTABLE>
    469c:			; <UNDEFINED> instruction: 0xf0433001
    46a0:			; <UNDEFINED> instruction: 0xf88d0340
    46a4:	ldmdbge	r0!, {r3, r4, r6, r7, ip, sp}
    46a8:	svc	0x0046f7fd
    46ac:	svclt	0x00a22800
    46b0:	smullscc	pc, r8, sp, r8	; <UNPREDICTABLE>
    46b4:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    46b8:	sbcscc	pc, r8, sp, lsl #17
    46bc:	strhi	pc, [ip], #704	; 0x2c0
    46c0:	blcc	106b360 <log_oom_internal@plt+0x1068ad4>
    46c4:	ldmdale	lr, {r0, r3, r4, r5, r8, r9, fp, sp}
    46c8:			; <UNDEFINED> instruction: 0xf003e8df
    46cc:	ldcne	13, cr1, [sp, #-476]	; 0xfffffe24
    46d0:			; <UNDEFINED> instruction: 0x771d1d1d
    46d4:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
    46d8:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
    46dc:			; <UNDEFINED> instruction: 0x771d771d
    46e0:			; <UNDEFINED> instruction: 0x771d1d1d
    46e4:	ldcne	7, cr7, [sp, #-116]	; 0xffffff8c
    46e8:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
    46ec:	ldcne	13, cr1, [sp, #-476]	; 0xfffffe24
    46f0:			; <UNDEFINED> instruction: 0x771d1d77
    46f4:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
    46f8:	ldcne	13, cr1, [sp, #-476]	; 0xfffffe24
    46fc:			; <UNDEFINED> instruction: 0x771d771d
    4700:			; <UNDEFINED> instruction: 0x77771d1d
    4704:			; <UNDEFINED> instruction: 0xf8df771d
    4708:	ldrbtmi	r3, [fp], #-2632	; 0xfffff5b8
    470c:	stmdbls	r7!, {r1, r2, r3, r4, r7, fp, sp, lr}
    4710:			; <UNDEFINED> instruction: 0xf7fd4630
    4714:	andls	lr, sp, r8, lsr #31
    4718:			; <UNDEFINED> instruction: 0xf0002800
    471c:	stmdavs	r2, {r0, r1, r2, r6, r9, pc}^
    4720:	bcs	28f64 <log_oom_internal@plt+0x266d8>
    4724:			; <UNDEFINED> instruction: 0x81bbf000
    4728:	svccs	0x00006807
    472c:	addshi	pc, r4, #0
    4730:	smullscc	pc, r8, sp, r8	; <UNPREDICTABLE>
    4734:	stmdbls	r6!, {r3, r6, r8, r9, sl, ip, sp}
    4738:	bhi	fe43ff60 <log_oom_internal@plt+0xfe43d6d4>
    473c:	vmla.f32	s18, s18, s15
    4740:	ldmibeq	ip, {r4, r9, fp, ip, lr}^
    4744:	blls	a2938c <log_oom_internal@plt+0xa26b00>
    4748:	bne	fe43ff74 <log_oom_internal@plt+0xfe43d6e8>
    474c:	teqeq	r0, sp	; <illegal shifter operand>
    4750:	bcs	43ff78 <log_oom_internal@plt+0x43d6ec>
    4754:			; <UNDEFINED> instruction: 0xf8cd2201
    4758:	mcr	0, 0, sl, cr10, cr8, {1}
    475c:	blls	b12fa4 <log_oom_internal@plt+0xb10718>
    4760:	tsteq	r4, sp, asr #19
    4764:	ldmib	sp, {r1, r5, r7, r9, sl, lr}^
    4768:			; <UNDEFINED> instruction: 0x46140132
    476c:			; <UNDEFINED> instruction: 0x463d9311
    4770:	stmib	sp, {r0, r2, r3, r5, r8, r9, fp, ip, pc}^
    4774:	tstls	r2, #-2147483643	; 0x80000005
    4778:	tstls	r3, #47104	; 0xb800
    477c:	bne	43ffe4 <log_oom_internal@plt+0x43d758>
    4780:	strbeq	pc, [r8, -r5, lsr #3]	; <UNPREDICTABLE>
    4784:	mcrreq	8, 5, pc, r4, cr5	; <UNPREDICTABLE>
    4788:	svc	0x00ccf7fd
    478c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    4790:	subhi	pc, pc, #64	; 0x40
    4794:	mcrreq	8, 5, pc, r8, cr5	; <UNPREDICTABLE>
    4798:	mcr2	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    479c:	mrc	1, 0, fp, cr9, cr0, {1}
    47a0:			; <UNDEFINED> instruction: 0xf7fe0a90
    47a4:	stmdacs	r0, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}
    47a8:			; <UNDEFINED> instruction: 0x81a8f040
    47ac:	addsmi	r9, ip, #15360	; 0x3c00
    47b0:	msrhi	SPSR_fsxc, r0, lsl #1
    47b4:	strcc	r3, [r1], #-1352	; 0xfffffab8
    47b8:			; <UNDEFINED> instruction: 0xf8dfe7e0
    47bc:	ldrbtmi	r3, [fp], #-2456	; 0xfffff668
    47c0:	sbfx	r6, lr, #16, #5
    47c4:	svcge	0x00234630
    47c8:	svc	0x0046f7fd
    47cc:	ldrmi	r2, [sl], -r0, lsl #6
    47d0:	strmi	r9, [r1], -r0, lsl #14
    47d4:			; <UNDEFINED> instruction: 0xf7fd4630
    47d8:	mcrne	15, 0, lr, cr6, cr0, {3}
    47dc:	bichi	pc, sp, r0, asr #5
    47e0:	ldmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    47e4:	stmdals	r3!, {r2, r5, r8, r9, fp, sp, pc}
    47e8:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    47ec:	svc	0x00e2f7fd
    47f0:	blle	bcbffc <log_oom_internal@plt+0xbc9770>
    47f4:			; <UNDEFINED> instruction: 0xf7fd9828
    47f8:	ldmib	sp, {r2, r5, r6, r7, sl, fp, sp, lr, pc}^
    47fc:			; <UNDEFINED> instruction: 0x93280323
    4800:	ldcl	7, cr15, [lr], {253}	; 0xfd
    4804:	svcls	0x0029e6da
    4808:			; <UNDEFINED> instruction: 0xf0002f00
    480c:	ldmdavs	r8!, {r8, r9, pc}
    4810:			; <UNDEFINED> instruction: 0xf43f2800
    4814:			; <UNDEFINED> instruction: 0xf8dfaed0
    4818:	vnmulge.f16	s6, s8, s8	; <UNPREDICTABLE>
    481c:	eorsge	pc, r4, sp, asr #17
    4820:	ldrbtmi	r4, [fp], #-1698	; 0xfffff95e
    4824:	and	r4, fp, ip, lsl r6
    4828:			; <UNDEFINED> instruction: 0xf7fd6838
    482c:	blls	93fb5c <log_oom_internal@plt+0x93d2d0>
    4830:	movwcs	r6, #59	; 0x3b
    4834:			; <UNDEFINED> instruction: 0xf8579324
    4838:	stmdacs	r0, {r2, r8, r9, sl, fp}
    483c:	mrcge	4, 5, APSR_nzcv, cr8, cr15, {1}
    4840:	ldrtmi	r4, [r3], -r1, lsr #12
    4844:			; <UNDEFINED> instruction: 0xf7fd2200
    4848:	mcrne	15, 0, lr, cr1, cr6, {5}
    484c:	ldrbmi	sp, [r4], -ip, ror #21
    4850:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
    4854:	tstls	sp, r4, lsr #16
    4858:	ldc	7, cr15, [r2], #1012	; 0x3f4
    485c:			; <UNDEFINED> instruction: 0xf7fd9823
    4860:	stmdbls	sp, {r4, r5, r7, sl, fp, sp, lr, pc}
    4864:			; <UNDEFINED> instruction: 0xf43f1d8b
    4868:			; <UNDEFINED> instruction: 0xf111ad82
    486c:	andle	r0, r4, r9, lsr pc
    4870:	svceq	0x0016f111
    4874:	strcs	fp, [r0], #-3860	; 0xfffff0ec
    4878:	andcs	r2, r0, r1, lsl #8
    487c:			; <UNDEFINED> instruction: 0xf7fd910d
    4880:	stmdbls	sp, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    4884:	svclt	0x00de2802
    4888:	rscslt	r4, r6, #-536870908	; 0xe0000004
    488c:			; <UNDEFINED> instruction: 0xf77f4276
    4890:			; <UNDEFINED> instruction: 0xf8dfa846
    4894:			; <UNDEFINED> instruction: 0xf64008cc
    4898:			; <UNDEFINED> instruction: 0xf8df2394
    489c:			; <UNDEFINED> instruction: 0xf8df28c8
    48a0:	ldrbtmi	r6, [r8], #-2248	; 0xfffff738
    48a4:	rsbscc	r4, ip, sl, ror r4
    48a8:	andls	r4, r0, lr, ror r4
    48ac:	andcc	r9, r3, #1048576	; 0x100000
    48b0:			; <UNDEFINED> instruction: 0xf8cd2003
    48b4:			; <UNDEFINED> instruction: 0xf8cd900c
    48b8:			; <UNDEFINED> instruction: 0xf7fda008
    48bc:	strmi	lr, [r6], -sl, ror #30
    48c0:	stmdalt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48c4:	tstls	sp, r0, lsr #12
    48c8:	ldcl	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    48cc:	stmdbls	sp, {r2, r5, r9, fp, ip, pc}
    48d0:			; <UNDEFINED> instruction: 0xf77f2803
    48d4:	andls	sl, r2, #256	; 0x100
    48d8:			; <UNDEFINED> instruction: 0x33a1f240
    48dc:	stmmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    48e0:			; <UNDEFINED> instruction: 0xf8df2004
    48e4:			; <UNDEFINED> instruction: 0xf8df288c
    48e8:	ldrbtmi	ip, [ip], #-2188	; 0xfffff774
    48ec:	strtcc	r4, [r8], #1146	; 0x47a
    48f0:	andcc	r4, r3, #252, 8	; 0xfc000000
    48f4:	andgt	pc, r4, sp, asr #17
    48f8:			; <UNDEFINED> instruction: 0xf7fd9400
    48fc:	bls	94062c <log_oom_internal@plt+0x93dda0>
    4900:	bllt	ffac2904 <log_oom_internal@plt+0xffac0078>
    4904:	str	r4, [r3, #-798]	; 0xfffffce2
    4908:			; <UNDEFINED> instruction: 0xf7fd2000
    490c:	stmdacs	r6, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
    4910:	bge	ff7c2714 <log_oom_internal@plt+0xff7bfe88>
    4914:	tstcs	r0, r3, lsl #12
    4918:	ldmdavs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    491c:	movtne	pc, #50752	; 0xc640	; <UNPREDICTABLE>
    4920:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4924:	ldrbtmi	r2, [lr], #-7
    4928:	ldmdami	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    492c:	smlsdxls	r2, sl, r4, r4
    4930:			; <UNDEFINED> instruction: 0xf502447c
    4934:	strls	r7, [r1], #-706	; 0xfffffd3e
    4938:	andls	r4, r0, #12, 12	; 0xc00000
    493c:	andcc	r4, r3, #52428800	; 0x3200000
    4940:			; <UNDEFINED> instruction: 0xf7fd4626
    4944:			; <UNDEFINED> instruction: 0xf7feef26
    4948:			; <UNDEFINED> instruction: 0xf8dfbfea
    494c:	vtst.8	d20, d0, d24
    4950:	bls	8517c4 <log_oom_internal@plt+0x84ef38>
    4954:	ldrbtmi	r2, [ip], #-4
    4958:	stmdavs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    495c:	strtmi	r9, [r2], -r2, lsl #4
    4960:	stmdami	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4964:	adccc	r4, r8, #2113929216	; 0x7e000000
    4968:	ldrbtmi	r9, [ip], #-1537	; 0xfffff9ff
    496c:	strtmi	r9, [r2], -r0, lsl #4
    4970:			; <UNDEFINED> instruction: 0xf7fd3203
    4974:	strbt	lr, [pc], #3854	; 497c <log_oom_internal@plt+0x20f0>
    4978:	ldmdami	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    497c:	orrsne	pc, r3, #64, 12	; 0x4000000
    4980:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4984:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4988:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    498c:	ldrbtmi	r3, [r9], #-648	; 0xfffffd78
    4990:	strtmi	r9, [r2], -r0, lsl #4
    4994:			; <UNDEFINED> instruction: 0xf7fd3203
    4998:			; <UNDEFINED> instruction: 0x4620eef0
    499c:	stc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    49a0:	svclt	0x00dc2802
    49a4:			; <UNDEFINED> instruction: 0xf06f2401
    49a8:			; <UNDEFINED> instruction: 0xf77e0604
    49ac:			; <UNDEFINED> instruction: 0xf8dfafb8
    49b0:	strtmi	r0, [r1], -ip, ror #15
    49b4:	ubfxcs	pc, pc, #17, #9
    49b8:	tstvs	sp, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    49bc:	ubfxvs	pc, pc, #17, #5
    49c0:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    49c4:	ldrbtmi	r3, [lr], #-124	; 0xffffff84
    49c8:	strls	r9, [r1], -r0
    49cc:	andcs	r3, r3, r3, lsl #4
    49d0:	andls	pc, ip, sp, asr #17
    49d4:	andge	pc, r8, sp, asr #17
    49d8:			; <UNDEFINED> instruction: 0xf7fd2401
    49dc:			; <UNDEFINED> instruction: 0xf06feeda
    49e0:			; <UNDEFINED> instruction: 0xf7fe0604
    49e4:	stmdavc	r3, {r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
    49e8:			; <UNDEFINED> instruction: 0xf47f2b00
    49ec:	bls	9b02ec <log_oom_internal@plt+0x9ada60>
    49f0:	svclt	0x00882a76
    49f4:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
    49f8:	bcs	18faa30 <log_oom_internal@plt+0x18f81a4>
    49fc:	bcs	113aa34 <log_oom_internal@plt+0x11381a8>
    4a00:	vmax.f32	d27, d0, d8
    4a04:	andle	r1, r5, sp, ror #5
    4a08:	vpmin.s8	q9, q0, <illegal reg q0.5>
    4a0c:	svclt	0x001812ed
    4a10:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
    4a14:	ldrt	r9, [r6], -lr, lsr #4
    4a18:	movwcs	r3, #6756	; 0x1a64
    4a1c:	vqadd.s8	d20, d18, d3
    4a20:	vaddw.s8	q8, q0, d1
    4a24:	vrhadd.s8	d16, d0, d4
    4a28:	andmi	r1, fp, #-805306354	; 0xd000000e
    4a2c:			; <UNDEFINED> instruction: 0xf44fbf08
    4a30:	ubfx	r7, r2, #5, #16
    4a34:			; <UNDEFINED> instruction: 0x46344631
    4a38:			; <UNDEFINED> instruction: 0x676cf8df
    4a3c:	cmpne	ip, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    4a40:			; <UNDEFINED> instruction: 0x2768f8df
    4a44:			; <UNDEFINED> instruction: 0xf8df447e
    4a48:	ldrbtmi	r0, [sl], #-1896	; 0xfffff898
    4a4c:	ldrbtmi	r9, [r8], #-1794	; 0xfffff8fe
    4a50:	sbcvc	pc, r2, #8388608	; 0x800000
    4a54:	andcs	r9, r7, r1
    4a58:	ldrtmi	r9, [r2], -r0, lsl #4
    4a5c:	strtmi	r3, [r6], -r3, lsl #4
    4a60:	mrc	7, 4, APSR_nzcv, cr6, cr13, {7}
    4a64:	svclt	0x005bf7fe
    4a68:			; <UNDEFINED> instruction: 0x3748f8df
    4a6c:	adcne	pc, r5, #64, 12	; 0x4000000
    4a70:			; <UNDEFINED> instruction: 0x1744f8df
    4a74:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4a78:			; <UNDEFINED> instruction: 0x31033398
    4a7c:	svc	0x0006f7fd
    4a80:			; <UNDEFINED> instruction: 0xf6fe1e06
    4a84:			; <UNDEFINED> instruction: 0xf7feaf4c
    4a88:			; <UNDEFINED> instruction: 0x4630bfdf
    4a8c:	bl	fe642a88 <log_oom_internal@plt+0xfe6401fc>
    4a90:	cfcmp32	lr, mvfx8, mvfx4
    4a94:	vmov	r8, s19
    4a98:			; <UNDEFINED> instruction: 0xf8dd5a10
    4a9c:	stmdals	sp, {r3, r4, r5, sp, pc}
    4aa0:	stmdavs	r2, {r3, r6, r8, r9, sp}^
    4aa4:	tstcc	r8, r1, lsl #12
    4aa8:			; <UNDEFINED> instruction: 0xf7fd3201
    4aac:	strmi	lr, [r4], -r2, lsl #26
    4ab0:			; <UNDEFINED> instruction: 0xf0002800
    4ab4:	blls	365320 <log_oom_internal@plt+0x362a94>
    4ab8:	ldmdavs	r8, {r3, r6, r9, sp}^
    4abc:	ldmdavs	fp, {r2, r3, r4, r9, sl, lr}
    4ac0:	rsbvs	r1, r1, r1, asr #24
    4ac4:	blx	96372 <log_oom_internal@plt+0x93ae6>
    4ac8:			; <UNDEFINED> instruction: 0xf7fd3000
    4acc:	smlatbcs	r0, r8, sp, lr
    4ad0:	strtmi	r2, [r8], -r8, asr #4
    4ad4:	ldc	7, cr15, [ip], #-1012	; 0xfffffc0c
    4ad8:	stmdbcs	r1, {r0, r5, r6, fp, sp, lr}
    4adc:	ldmibge	r8!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, ip, sp, lr, pc}^
    4ae0:	subcs	r6, r8, #32, 16	; 0x200000
    4ae4:			; <UNDEFINED> instruction: 0xf0002800
    4ae8:			; <UNDEFINED> instruction: 0xf8df8222
    4aec:	strcs	r3, [r0], #-1744	; 0xfffff930
    4af0:	ldrbtmi	r4, [fp], #-1574	; 0xfffff9da
    4af4:	bl	1c42af0 <log_oom_internal@plt+0x1c40264>
    4af8:	svclt	0x0011f7fe
    4afc:	bne	44036c <log_oom_internal@plt+0x43dae0>
    4b00:	mcrreq	8, 5, pc, r0, cr5	; <UNPREDICTABLE>
    4b04:	bl	fe9c2b00 <log_oom_internal@plt+0xfe9c0274>
    4b08:			; <UNDEFINED> instruction: 0xf897b958
    4b0c:	blls	408c14 <log_oom_internal@plt+0x406388>
    4b10:			; <UNDEFINED> instruction: 0x07ca4059
    4b14:			; <UNDEFINED> instruction: 0xf855d405
    4b18:	bls	453be0 <log_oom_internal@plt+0x451354>
    4b1c:			; <UNDEFINED> instruction: 0xf0004293
    4b20:			; <UNDEFINED> instruction: 0xf1ba8279
    4b24:			; <UNDEFINED> instruction: 0xf47f0f00
    4b28:	ldrbmi	sl, [r4], -r1, asr #28
    4b2c:	bhi	fe440394 <log_oom_internal@plt+0xfe43db08>
    4b30:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx0
    4b34:			; <UNDEFINED> instruction: 0xf7fd5a10
    4b38:			; <UNDEFINED> instruction: 0xf8ddec42
    4b3c:	stmdacs	r4, {r3, r4, r5, sp, pc}
    4b40:	stmibge	r6, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    4b44:			; <UNDEFINED> instruction: 0x2678f8df
    4b48:	mvncs	pc, #64, 12	; 0x4000000
    4b4c:			; <UNDEFINED> instruction: 0x7674f8df
    4b50:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
    4b54:	bhi	140190 <log_oom_internal@plt+0x13d904>
    4b58:	andls	r3, r0, #124, 4	; 0xc0000007
    4b5c:			; <UNDEFINED> instruction: 0x2668f8df
    4b60:			; <UNDEFINED> instruction: 0xf8cd447f
    4b64:	andcs	r9, r5, ip
    4b68:			; <UNDEFINED> instruction: 0xf8cd447a
    4b6c:	andcc	sl, r3, #8
    4b70:			; <UNDEFINED> instruction: 0xf7fd9701
    4b74:			; <UNDEFINED> instruction: 0xf7feee0e
    4b78:	ldrdcs	fp, [r0], -r2
    4b7c:	ldc	7, cr15, [lr], {253}	; 0xfd
    4b80:	svclt	0x00de2802
    4b84:	sbclt	r4, r9, #268435463	; 0x10000007
    4b88:	vhsub.u8	q2, q0, <illegal reg q4.5>
    4b8c:	stmdals	r4!, {r1, r3, r4, r5, r7, r8, pc}
    4b90:			; <UNDEFINED> instruction: 0xf7fd910d
    4b94:	stmdals	r3!, {r1, r2, r4, r8, r9, fp, sp, lr, pc}
    4b98:	bl	4c2b94 <log_oom_internal@plt+0x4c0308>
    4b9c:	vstrne.16	s18, [r8, #26]	; <UNPREDICTABLE>
    4ba0:	blge	ff981ca4 <log_oom_internal@plt+0xff97f418>
    4ba4:			; <UNDEFINED> instruction: 0xf6ff2900
    4ba8:	str	sl, [r7, #-3680]	; 0xfffff1a0
    4bac:	andcs	r2, r1, r4, lsl r1
    4bb0:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    4bb4:	andls	r4, sp, r4, lsl #12
    4bb8:			; <UNDEFINED> instruction: 0xf0002800
    4bbc:	stmdbls	r7!, {r2, r5, r6, r7, r8, pc}
    4bc0:			; <UNDEFINED> instruction: 0x46224630
    4bc4:	mrc	7, 2, APSR_nzcv, cr12, cr13, {7}
    4bc8:			; <UNDEFINED> instruction: 0xf6bf2800
    4bcc:	strtmi	sl, [r0], -r8, ror #30
    4bd0:			; <UNDEFINED> instruction: 0xf7fd2400
    4bd4:			; <UNDEFINED> instruction: 0xf8dfeaf6
    4bd8:			; <UNDEFINED> instruction: 0xf8df35f4
    4bdc:			; <UNDEFINED> instruction: 0xf64015f4
    4be0:	ldrbtmi	r2, [fp], #-756	; 0xfffffd0c
    4be4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4be8:	tstcc	r3, ip, ror r3
    4bec:	mcr	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    4bf0:			; <UNDEFINED> instruction: 0xf7fe4606
    4bf4:			; <UNDEFINED> instruction: 0xf8dfbe94
    4bf8:	rsclt	r0, r4, #220, 10	; 0x37000000
    4bfc:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    4c00:	cmncs	lr, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    4c04:	ldrbvs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    4c08:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    4c0c:	ldrbtmi	r3, [lr], #-124	; 0xffffff84
    4c10:	andls	r9, r0, r4, lsl #8
    4c14:	strls	r3, [r1], -r3, lsl #4
    4c18:	andcs	r2, r3, r0, lsl #2
    4c1c:	andls	pc, ip, sp, asr #17
    4c20:	andge	pc, r8, sp, asr #17
    4c24:			; <UNDEFINED> instruction: 0xf7fd2401
    4c28:			; <UNDEFINED> instruction: 0xf06fedb4
    4c2c:			; <UNDEFINED> instruction: 0xf7fe0649
    4c30:			; <UNDEFINED> instruction: 0xf8dfbe76
    4c34:			; <UNDEFINED> instruction: 0xf64045ac
    4c38:			; <UNDEFINED> instruction: 0xf8df132c
    4c3c:	andcs	r2, r0, r8, lsr #11
    4c40:	strne	pc, [r4, #2271]!	; 0x8df
    4c44:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4c48:	rscvc	pc, ip, #8388608	; 0x800000
    4c4c:	andls	r4, r0, #2030043136	; 0x79000000
    4c50:	andcc	r4, r3, #35651584	; 0x2200000
    4c54:	ldc	7, cr15, [r0, #1012]	; 0x3f4
    4c58:	ldrmi	pc, [r0, #2271]	; 0x8df
    4c5c:			; <UNDEFINED> instruction: 0xf8df4638
    4c60:			; <UNDEFINED> instruction: 0xf6402590
    4c64:			; <UNDEFINED> instruction: 0xf8df132a
    4c68:	ldrbtmi	r1, [ip], #-1420	; 0xfffffa74
    4c6c:			; <UNDEFINED> instruction: 0xf502447a
    4c70:	ldrbtmi	r7, [r9], #-748	; 0xfffffd14
    4c74:	strtmi	r9, [r2], -r0, lsl #4
    4c78:			; <UNDEFINED> instruction: 0xf7fd3203
    4c7c:	stmdavc	r3, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    4c80:			; <UNDEFINED> instruction: 0xf43f2b00
    4c84:	str	sl, [lr, #-3357]	; 0xfffff2e3
    4c88:	strbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4c8c:	mvnscc	pc, #79	; 0x4f
    4c90:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4c94:	bls	9d5e7c <log_oom_internal@plt+0x9d35f0>
    4c98:	stmiavs	r0, {r0, r3, r4, r5, r6, sl, lr}^
    4c9c:	b	ff242c98 <log_oom_internal@plt+0xff24040c>
    4ca0:	eorls	r4, r8, r4, lsl #12
    4ca4:			; <UNDEFINED> instruction: 0xf47f2800
    4ca8:			; <UNDEFINED> instruction: 0xf8dfaada
    4cac:			; <UNDEFINED> instruction: 0xf6403554
    4cb0:			; <UNDEFINED> instruction: 0xf8df2233
    4cb4:	ldrbtmi	r1, [fp], #-1360	; 0xfffffab0
    4cb8:	cmncc	ip, #2030043136	; 0x79000000
    4cbc:			; <UNDEFINED> instruction: 0xf7fd3103
    4cc0:	strmi	lr, [r6], -r6, ror #27
    4cc4:	mcrlt	7, 1, pc, cr11, cr14, {7}	; <UNPREDICTABLE>
    4cc8:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
    4ccc:	addscs	pc, sp, #64, 12	; 0x4000000
    4cd0:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
    4cd4:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    4cd8:	cmncc	ip, #2030043136	; 0x79000000
    4cdc:			; <UNDEFINED> instruction: 0xf7fd3103
    4ce0:			; <UNDEFINED> instruction: 0x4606edd6
    4ce4:	mrclt	7, 0, APSR_nzcv, cr11, cr14, {7}
    4ce8:	ldclne	8, cr7, [r1], #-460	; 0xfffffe34
    4cec:	blcs	e8f8 <log_oom_internal@plt+0xc06c>
    4cf0:	stmdbge	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    4cf4:			; <UNDEFINED> instruction: 0xf7fd2000
    4cf8:	stmdacs	r2, {r1, r5, r6, r8, r9, fp, sp, lr, pc}
    4cfc:	ldclge	7, cr15, [sp, #504]	; 0x1f8
    4d00:	strmi	pc, [ip, #-2271]	; 0xfffff721
    4d04:	stmdals	r7!, {r1, r2, r4, r8, sp}
    4d08:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    4d0c:	strls	r4, [r1], #-1148	; 0xfffffb84
    4d10:	strmi	pc, [r0, #-2271]	; 0xfffff721
    4d14:	orrmi	pc, r5, #64, 4
    4d18:	ldrbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    4d1c:	andls	r4, r2, ip, ror r4
    4d20:	andcs	r4, r3, sl, ror r4
    4d24:	andls	r3, r0, #212, 4	; 0x4000000d
    4d28:	strmi	r4, [r2], #-1570	; 0xfffff9de
    4d2c:	ldc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    4d30:			; <UNDEFINED> instruction: 0xf7ff4606
    4d34:			; <UNDEFINED> instruction: 0xf8dfb981
    4d38:			; <UNDEFINED> instruction: 0xf64024e4
    4d3c:			; <UNDEFINED> instruction: 0xf8df2317
    4d40:	smlattcs	r0, r0, r4, r6
    4d44:	andcs	r4, r4, sl, ror r4
    4d48:	andls	r3, r0, #124, 4	; 0xc0000007
    4d4c:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4d50:	strls	r4, [r4], #-1150	; 0xfffffb82
    4d54:			; <UNDEFINED> instruction: 0x9601447a
    4d58:			; <UNDEFINED> instruction: 0xf8cd3203
    4d5c:			; <UNDEFINED> instruction: 0xf8cd900c
    4d60:			; <UNDEFINED> instruction: 0xf7fda008
    4d64:	mcrls	13, 1, lr, cr7, cr6, {0}
    4d68:	stmdalt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d6c:			; <UNDEFINED> instruction: 0xf7fd4638
    4d70:	stmdacs	r2, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    4d74:	svcge	0x0012f77e
    4d78:			; <UNDEFINED> instruction: 0x46319a1d
    4d7c:	strtvs	pc, [r8], #2271	; 0x8df
    4d80:			; <UNDEFINED> instruction: 0xf8df2003
    4d84:			; <UNDEFINED> instruction: 0xf64074a8
    4d88:	andls	r2, r4, #-1677721598	; 0x9c000002
    4d8c:			; <UNDEFINED> instruction: 0xf8df447e
    4d90:	ldrbtcc	r2, [ip], -r0, lsr #9
    4d94:			; <UNDEFINED> instruction: 0x9600447f
    4d98:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    4d9c:	strmi	sl, [r2], #-2306	; 0xfffff6fe
    4da0:			; <UNDEFINED> instruction: 0xf7fd9701
    4da4:			; <UNDEFINED> instruction: 0x4606ecf6
    4da8:	ldclt	7, cr15, [r9, #1016]!	; 0x3f8
    4dac:	blcs	22f80 <log_oom_internal@plt+0x206f4>
    4db0:	cfldrsge	mvf15, [r1], #-252	; 0xffffff04
    4db4:	ldmdavc	sl, {r0, r1, r3, r4, sl, sp, lr, pc}^
    4db8:			; <UNDEFINED> instruction: 0xf43f2a00
    4dbc:	ldrt	sl, [r1], #-3138	; 0xfffff3be
    4dc0:	blcs	22f94 <log_oom_internal@plt+0x20708>
    4dc4:	ldclne	0, cr13, [r1], #-600	; 0xfffffda8
    4dc8:			; <UNDEFINED> instruction: 0xf7ff2700
    4dcc:	strdcs	fp, [r0], -fp	; <UNPREDICTABLE>
    4dd0:	b	ffd42dcc <log_oom_internal@plt+0xffd40540>
    4dd4:			; <UNDEFINED> instruction: 0xf77e2802
    4dd8:	bls	7b0468 <log_oom_internal@plt+0x7adbdc>
    4ddc:			; <UNDEFINED> instruction: 0x23b3f640
    4de0:	ldrbvc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4de4:			; <UNDEFINED> instruction: 0xf8df2100
    4de8:	andcs	ip, r3, r0, asr r4
    4dec:	ldrbtmi	r9, [pc], #-516	; 4df4 <log_oom_internal@plt+0x2568>
    4df0:	strbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4df4:			; <UNDEFINED> instruction: 0x377c44fc
    4df8:	stmdbge	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4dfc:	smlsdxls	r0, sl, r4, r4
    4e00:			; <UNDEFINED> instruction: 0xf8cd4402
    4e04:			; <UNDEFINED> instruction: 0xf7fdc004
    4e08:			; <UNDEFINED> instruction: 0xf7feecc4
    4e0c:			; <UNDEFINED> instruction: 0xf8dfbd88
    4e10:			; <UNDEFINED> instruction: 0x46384430
    4e14:	strtcs	pc, [ip], #-2271	; 0xfffff721
    4e18:	cmnne	sp, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    4e1c:	strtne	pc, [r8], #-2271	; 0xfffff721
    4e20:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4e24:	sbcsvc	pc, ip, #8388608	; 0x800000
    4e28:	andls	r4, r0, #2030043136	; 0x79000000
    4e2c:	andcc	r4, r3, #35651584	; 0x2200000
    4e30:	stc	7, cr15, [r2], #1012	; 0x3f4
    4e34:			; <UNDEFINED> instruction: 0xf8df464b
    4e38:			; <UNDEFINED> instruction: 0x46d11414
    4e3c:			; <UNDEFINED> instruction: 0xf8df469a
    4e40:	ldrbtmi	r3, [r9], #-1040	; 0xfffffbf0
    4e44:	vrhadd.s8	d19, d0, d3
    4e48:	ldrbtmi	r3, [fp], #-683	; 0xfffffd55
    4e4c:			; <UNDEFINED> instruction: 0x33a84620
    4e50:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    4e54:	stmdals	r4!, {r1, r2, r9, sl, lr}
    4e58:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e5c:			; <UNDEFINED> instruction: 0xf7fd9823
    4e60:	stmdals	r2!, {r4, r5, r7, r8, fp, sp, lr, pc}
    4e64:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e68:			; <UNDEFINED> instruction: 0xf6fe2e00
    4e6c:			; <UNDEFINED> instruction: 0xf7fead58
    4e70:	ldmdavc	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    4e74:	smlsdxcs	r2, r1, ip, r1
    4e78:			; <UNDEFINED> instruction: 0xf47f2c00
    4e7c:	strtmi	sl, [r2], -r4, lsr #17
    4e80:	blls	2d6708 <log_oom_internal@plt+0x2d3e7c>
    4e84:			; <UNDEFINED> instruction: 0xf7ff431a
    4e88:			; <UNDEFINED> instruction: 0xf7fdba52
    4e8c:	stmdacs	r2, {r3, r4, r7, r9, fp, sp, lr, pc}
    4e90:	svcge	0x00caf77e
    4e94:	strtmi	r4, [r1], -pc, ror #21
    4e98:			; <UNDEFINED> instruction: 0xf6404fef
    4e9c:	ldrbtmi	r2, [sl], #-900	; 0xfffffc7c
    4ea0:	rsbscc	r9, ip, #4, 12	; 0x400000
    4ea4:	bmi	ffb696ac <log_oom_internal@plt+0xffb66e20>
    4ea8:	andcs	r4, r3, pc, ror r4
    4eac:	andls	pc, ip, sp, asr #17
    4eb0:			; <UNDEFINED> instruction: 0xf8cd447a
    4eb4:	strmi	sl, [r2], #-8
    4eb8:	strcs	r9, [r1], #-1793	; 0xfffff8ff
    4ebc:	strbeq	pc, [r9], -pc, rrx	; <UNPREDICTABLE>
    4ec0:	stcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    4ec4:	stclt	7, cr15, [fp, #-1016]!	; 0xfffffc08
    4ec8:			; <UNDEFINED> instruction: 0xf6404be5
    4ecc:	stmibmi	r5!, {r0, r1, r2, r3, r4, r5, r9, sp}^
    4ed0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4ed4:	tstcc	r3, ip, ror r3
    4ed8:	ldcl	7, cr15, [r8], {253}	; 0xfd
    4edc:			; <UNDEFINED> instruction: 0xf7fe4606
    4ee0:	strcs	fp, [r1], #-3358	; 0xfffff2e2
    4ee4:	ldclt	7, cr15, [fp, #-1016]	; 0xfffffc08
    4ee8:			; <UNDEFINED> instruction: 0xf6404bdf
    4eec:	ldmibmi	pc, {r0, r3, r4, r5, r6, r7, r9, sp}^	; <UNPREDICTABLE>
    4ef0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4ef4:	tstcc	r3, ip, ror r3
    4ef8:	stcl	7, cr15, [r8], {253}	; 0xfd
    4efc:			; <UNDEFINED> instruction: 0xf7fe4606
    4f00:	bls	a34340 <log_oom_internal@plt+0xa31ab4>
    4f04:	mrcmi	6, 6, r4, cr10, cr1, {1}
    4f08:	svcmi	0x00da2003
    4f0c:	cmnne	r2, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    4f10:	andls	r4, r2, #2113929216	; 0x7e000000
    4f14:	sbcvc	pc, ip, #25165824	; 0x1800000
    4f18:	andls	r4, r0, #3440	; 0xd70
    4f1c:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    4f20:	ldrtmi	r9, [r2], -r1, lsl #14
    4f24:			; <UNDEFINED> instruction: 0xf7fd4402
    4f28:			; <UNDEFINED> instruction: 0x4601ec34
    4f2c:	ldclmi	6, cr14, [r3], {47}	; 0x2f
    4f30:	bmi	ff4cdbf0 <log_oom_internal@plt+0xff4cb364>
    4f34:	ldrbtmi	r4, [ip], #-2515	; 0xfffff62d
    4f38:			; <UNDEFINED> instruction: 0xf502447a
    4f3c:	ldrbtmi	r7, [r9], #-756	; 0xfffffd0c
    4f40:	strtmi	r9, [r2], -r0, lsl #4
    4f44:			; <UNDEFINED> instruction: 0xf7fd3203
    4f48:			; <UNDEFINED> instruction: 0x4630ec18
    4f4c:	b	dc2f48 <log_oom_internal@plt+0xdc06bc>
    4f50:			; <UNDEFINED> instruction: 0xf77e2802
    4f54:	stclmi	15, cr10, [ip], {105}	; 0x69
    4f58:	stmiami	ip, {r0, r4, r5, r9, sl, lr}^
    4f5c:	cmncs	r3, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    4f60:	ldrbtmi	r4, [ip], #-2763	; 0xfffff535
    4f64:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    4f68:	ldmiblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f6c:			; <UNDEFINED> instruction: 0xf6404bc9
    4f70:	stmibmi	r9, {r0, r1, r2, r4, r6, r7, r9, ip}^
    4f74:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4f78:	tstcc	r3, ip, ror r3
    4f7c:	stc	7, cr15, [r6], {253}	; 0xfd
    4f80:			; <UNDEFINED> instruction: 0xf7fe4606
    4f84:	blmi	ff1742bc <log_oom_internal@plt+0xff171a30>
    4f88:	rsccs	pc, pc, #64, 12	; 0x4000000
    4f8c:	ldrbtmi	r4, [fp], #-2500	; 0xfffff63c
    4f90:	cmncc	ip, #2030043136	; 0x79000000
    4f94:			; <UNDEFINED> instruction: 0xf7fd3103
    4f98:			; <UNDEFINED> instruction: 0x4606ec7a
    4f9c:	ldclt	7, cr15, [pc], #1016	; 539c <log_oom_internal@plt+0x2b10>
    4fa0:			; <UNDEFINED> instruction: 0xf7fd2000
    4fa4:	stmdacs	r2, {r2, r3, r9, fp, sp, lr, pc}
    4fa8:	ldmdbge	pc!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4fac:			; <UNDEFINED> instruction: 0xf6409a1c
    4fb0:	cdpmi	3, 11, cr2, cr12, cr5, {6}
    4fb4:	svcmi	0x00bc2100
    4fb8:	andls	r2, r4, #3
    4fbc:	bmi	feed61bc <log_oom_internal@plt+0xfeed3930>
    4fc0:			; <UNDEFINED> instruction: 0x367c447f
    4fc4:	stmdbge	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4fc8:			; <UNDEFINED> instruction: 0x9600447a
    4fcc:	strls	r4, [r1, -r2, lsl #8]
    4fd0:	bl	ff7c2fcc <log_oom_internal@plt+0xff7c0740>
    4fd4:	stmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4fd8:			; <UNDEFINED> instruction: 0xf7fd2000
    4fdc:	stmdacs	r2, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
    4fe0:	svcge	0x0022f77e
    4fe4:			; <UNDEFINED> instruction: 0xf6409a1f
    4fe8:	mrcmi	3, 5, r2, cr1, cr8, {6}
    4fec:	svcmi	0x00b12100
    4ff0:	andls	r2, r4, #3
    4ff4:	bmi	fec161f4 <log_oom_internal@plt+0xfec13968>
    4ff8:			; <UNDEFINED> instruction: 0x367c447f
    4ffc:	stmdbge	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5000:			; <UNDEFINED> instruction: 0x9600447a
    5004:	strls	r4, [r1, -r2, lsl #8]
    5008:	strbeq	pc, [r9], -pc, rrx	; <UNPREDICTABLE>
    500c:	bl	ff043008 <log_oom_internal@plt+0xff04077c>
    5010:	stclt	7, cr15, [r5], {254}	; 0xfe
    5014:			; <UNDEFINED> instruction: 0xf53f078b
    5018:			; <UNDEFINED> instruction: 0xf855ad84
    501c:	bls	4940d4 <log_oom_internal@plt+0x491848>
    5020:			; <UNDEFINED> instruction: 0xf47f4293
    5024:	smlsldxeq	sl, pc, lr, sp	; <UNPREDICTABLE>
    5028:	cfldr64ge	mvdx15, [fp, #-252]!	; 0xffffff04
    502c:	stccc	8, cr15, [r8], #-340	; 0xfffffeac
    5030:	addsmi	r9, r3, #77824	; 0x13000
    5034:	cfldrdge	mvd15, [r5, #-508]!	; 0xfffffe04
    5038:			; <UNDEFINED> instruction: 0xf53f0708
    503c:	ldmdb	r5, {r1, r4, r5, r6, r8, sl, fp, sp, pc}^
    5040:	ldmib	sp, {r3, r8, r9, sp}^
    5044:	strbmi	r7, [r3, #-2068]	; 0xfffff7ec
    5048:	adcsmi	fp, sl, #8, 30
    504c:	cfstrdge	mvd15, [r9, #-508]!	; 0xfffffe04
    5050:	svceq	0x0050f011
    5054:	cfstrdge	mvd15, [r5, #-508]!	; 0xfffffe04
    5058:	movwcs	lr, #26965	; 0x6955
    505c:			; <UNDEFINED> instruction: 0x0116e9dd
    5060:	svclt	0x0008428b
    5064:			; <UNDEFINED> instruction: 0xf47f4282
    5068:			; <UNDEFINED> instruction: 0xf7ffad5c
    506c:			; <UNDEFINED> instruction: 0x464bbb9f
    5070:			; <UNDEFINED> instruction: 0x469a46d1
    5074:	ldmdblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5078:			; <UNDEFINED> instruction: 0xf7fd4620
    507c:	stmdacs	r2, {r5, r7, r8, fp, sp, lr, pc}
    5080:	mrcge	7, 6, APSR_nzcv, cr2, cr14, {3}
    5084:	strtmi	r4, [r1], -sp, lsl #17
    5088:			; <UNDEFINED> instruction: 0xf6404a8d
    508c:	mcrmi	3, 4, r2, cr13, cr11, {2}
    5090:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    5094:	ldrbtmi	r3, [lr], #-124	; 0xffffff84
    5098:	strls	r9, [r1], -r0
    509c:	andcs	r3, r3, r3, lsl #4
    50a0:	andls	pc, ip, sp, asr #17
    50a4:	andge	pc, r8, sp, asr #17
    50a8:			; <UNDEFINED> instruction: 0xf7fd2401
    50ac:			; <UNDEFINED> instruction: 0xf06feb72
    50b0:			; <UNDEFINED> instruction: 0xf7fe0649
    50b4:	stcmi	12, cr11, [r4], {52}	; 0x34
    50b8:	bmi	fe1168e0 <log_oom_internal@plt+0xfe114054>
    50bc:	orrsmi	pc, pc, #64, 4
    50c0:	ldrbtmi	r4, [ip], #-2435	; 0xfffff67d
    50c4:			; <UNDEFINED> instruction: 0xf502447a
    50c8:	ldrbtmi	r7, [r9], #-692	; 0xfffffd4c
    50cc:	strtmi	r9, [r2], -r0, lsl #4
    50d0:			; <UNDEFINED> instruction: 0xf7fd3203
    50d4:			; <UNDEFINED> instruction: 0xf7fdeb52
    50d8:	stmdacs	r2, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    50dc:	mcrge	7, 5, pc, cr4, cr14, {3}	; <UNPREDICTABLE>
    50e0:			; <UNDEFINED> instruction: 0x46314c7c
    50e4:			; <UNDEFINED> instruction: 0xf640487c
    50e8:	bmi	1f0ddcc <log_oom_internal@plt+0x1f0b540>
    50ec:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    50f0:			; <UNDEFINED> instruction: 0xf7ff447a
    50f4:	smlabtls	sp, lr, r8, fp
    50f8:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    50fc:	stmdacs	r2, {r0, r2, r3, r8, fp, ip, pc}
    5100:	mrcge	7, 4, APSR_nzcv, cr2, cr14, {3}
    5104:			; <UNDEFINED> instruction: 0xf6404c76
    5108:	ldmdami	r6!, {r1, r3, r6, r8, r9, sp}^
    510c:	ldrbtmi	r4, [ip], #-2678	; 0xfffff58a
    5110:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    5114:	poplt	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5118:	tstls	sp, r8, lsl #12
    511c:	stmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5120:	stmdacs	r2, {r0, r2, r3, r8, fp, ip, pc}
    5124:	mcrge	7, 4, pc, cr0, cr14, {3}	; <UNPREDICTABLE>
    5128:			; <UNDEFINED> instruction: 0xf6404c70
    512c:	ldmdami	r0!, {r0, r1, r2, r5, r6, r8, r9, sp}^
    5130:	ldrbtmi	r4, [ip], #-2672	; 0xfffff590
    5134:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    5138:	stmialt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    513c:	ldmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5140:	andeq	r6, r0, lr, asr #5
    5144:	andeq	r8, r0, r8, ror #12
    5148:	andeq	r6, r0, r8, ror #17
    514c:	andeq	r9, r1, r8, lsl #21
    5150:	andeq	r9, r1, lr, lsr r9
    5154:	andeq	r9, r1, sl, lsl #17
    5158:	andeq	r9, r1, r2, ror #6
    515c:	andeq	r9, r1, sl, lsr #6
    5160:	ldrdeq	r8, [r0], -sl
    5164:	andeq	r5, r0, ip, lsr pc
    5168:	strdeq	r6, [r0], -r4
    516c:	muleq	r0, r2, r2
    5170:	strdeq	r5, [r0], -r4
    5174:	andeq	r6, r0, r0, asr #6
    5178:			; <UNDEFINED> instruction: 0x00005eba
    517c:	andeq	r8, r0, r0, asr r2
    5180:	andeq	r6, r0, r0, lsr #9
    5184:	andeq	r8, r0, r6, lsr #4
    5188:	muleq	r0, r0, r2
    518c:	andeq	r5, r0, r6, ror lr
    5190:	andeq	r5, r0, r8, asr lr
    5194:	strdeq	r8, [r0], -r2
    5198:	andeq	r6, r0, r2, lsr #1
    519c:			; <UNDEFINED> instruction: 0x000081bc
    51a0:	andeq	r5, r0, lr, lsl lr
    51a4:	andeq	r5, r0, r2, lsr #31
    51a8:	muleq	r0, ip, sp
    51ac:	andeq	r8, r0, r2, lsr r1
    51b0:	ldrdeq	r6, [r0], -lr
    51b4:	andeq	r8, r0, r8, lsl #2
    51b8:	andeq	r5, r0, sl, ror #26
    51bc:			; <UNDEFINED> instruction: 0xffffe93f
    51c0:	andeq	r8, r0, sl, lsr #32
    51c4:	strdeq	r6, [r0], -ip
    51c8:	andeq	r5, r0, r8, ror ip
    51cc:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    51d0:	strdeq	r5, [r0], -sl
    51d4:	andeq	r7, r0, r4, ror pc
    51d8:	ldrdeq	r5, [r0], -r6
    51dc:	andeq	r6, r0, lr, ror r1
    51e0:	muleq	r0, ip, fp
    51e4:	andeq	r7, r0, r6, lsr pc
    51e8:	strdeq	r6, [r0], -r8
    51ec:	andeq	r5, r0, r6, ror fp
    51f0:	andeq	r7, r0, r0, lsl pc
    51f4:	strdeq	r5, [r0], -lr
    51f8:			; <UNDEFINED> instruction: 0x000193b4
    51fc:	andeq	r5, r0, r8, ror #28
    5200:	andeq	r7, r0, r6, asr #29
    5204:	andeq	r5, r0, r8, lsr #22
    5208:	andeq	r7, r0, r6, lsr #29
    520c:	andeq	r5, r0, r8, lsl #22
    5210:	andeq	r6, r0, r8
    5214:	andeq	r5, r0, r4, asr #21
    5218:	andeq	r7, r0, ip, asr lr
    521c:	andeq	r7, r0, r8, lsr lr
    5220:	andeq	r5, r0, r8, ror sp
    5224:	andeq	r5, r0, ip, lsl #21
    5228:	strdeq	r7, [r0], -r0
    522c:	andeq	r6, r0, r0, asr #2
    5230:	andeq	r5, r0, r8, asr #20
    5234:	andeq	r7, r0, lr, lsl #27
    5238:	strdeq	r6, [r0], -ip
    523c:	andeq	r5, r0, r4, ror #19
    5240:	andeq	r5, r0, r0, asr #19
    5244:	andeq	r7, r0, sl, asr sp
    5248:	andeq	r6, r0, r8, rrx
    524c:	muleq	r0, lr, r9
    5250:	andeq	r7, r0, r2, lsr sp
    5254:	ldrdeq	r7, [r0], -lr
    5258:	andeq	r5, r0, r8, lsl #30
    525c:	andeq	r5, r0, r0, lsr r9
    5260:	andeq	r7, r0, ip, lsr #25
    5264:	andeq	r5, r0, lr, lsl #18
    5268:	andeq	r7, r0, ip, lsl #25
    526c:	andeq	r5, r0, lr, ror #17
    5270:	andeq	r7, r0, ip, ror #24
    5274:	andeq	r5, r0, r8, asr #30
    5278:	andeq	r5, r0, r2, asr #17
    527c:	andeq	r6, r0, r6, asr r0
    5280:	andeq	r7, r0, r4, asr #24
    5284:	andeq	r6, r0, sl, rrx
    5288:	andeq	r5, r0, r2, lsl #27
    528c:	andeq	r7, r0, r8, lsl ip
    5290:	andeq	r5, r0, sl, ror r8
    5294:	andeq	r7, r0, r8, lsl #24
    5298:	andeq	r5, r0, sl, ror #16
    529c:	andeq	r7, r0, lr, ror #23
    52a0:	andeq	r5, r0, r0, asr r8
    52a4:	andeq	r7, r0, r0, asr #23
    52a8:	andeq	r5, r0, ip, asr #30
    52ac:	andeq	r5, r0, r8, lsl r8
    52b0:	andeq	r7, r0, r8, lsl #23
    52b4:	andeq	r5, r0, r0, lsr pc
    52b8:	andeq	r5, r0, r0, ror #15
    52bc:	andeq	r7, r0, ip, ror #21
    52c0:	andeq	r5, r0, lr, asr #14
    52c4:	andeq	r5, r0, sl, lsr #22
    52c8:	andeq	r5, r0, lr, lsl r7
    52cc:			; <UNDEFINED> instruction: 0x00007ab8
    52d0:			; <UNDEFINED> instruction: 0x00005cb6
    52d4:	andeq	r5, r0, r0, asr sl
    52d8:	andeq	r7, r0, lr, lsl #21
    52dc:	strdeq	r5, [r0], -r0
    52e0:	andeq	r5, r0, r6, asr sl
    52e4:	andeq	r7, r0, ip, ror #20
    52e8:	andeq	r5, r0, lr, asr #13
    52ec:	andeq	r5, r0, r6, ror #22
    52f0:	andeq	r7, r0, r8, asr #20
    52f4:	andeq	r5, r0, sl, lsr #13
    52f8:	ldrblt	fp, [r0, #-393]!	; 0xfffffe77
    52fc:	strmi	r1, [r5], -ip, lsl #30
    5300:	and	r4, r3, r6, lsl r6
    5304:	blx	e43304 <log_oom_internal@plt+0xe40a78>
    5308:	blle	1cf310 <log_oom_internal@plt+0x1cca84>
    530c:	svcne	0x0004f854
    5310:	andcs	r4, r0, #53477376	; 0x3300000
    5314:	stmdbcs	r0, {r3, r5, r9, sl, lr}
    5318:	strdcs	sp, [r0], -r4
    531c:	andcs	fp, r0, r0, ror sp
    5320:	svclt	0x00004770
    5324:	addlt	fp, r4, r0, ror r5
    5328:	subsle	r2, sp, r0, lsl #16
    532c:	strmi	r6, [sp], -r3, lsl #16
    5330:	andle	r2, r9, r2, asr fp
    5334:	smcle	62130	; 0xf2b2
    5338:			; <UNDEFINED> instruction: 0xf7fd4608
    533c:	stmdacs	r0, {r1, r2, r6, fp, sp, lr, pc}
    5340:	andcs	sp, r0, lr, lsr #22
    5344:	ldcllt	0, cr11, [r0, #-16]!
    5348:			; <UNDEFINED> instruction: 0xf7fd2000
    534c:	stmdacs	r6, {r3, r4, r5, fp, sp, lr, pc}
    5350:	tstcs	lr, r7, lsr ip
    5354:			; <UNDEFINED> instruction: 0xf7fd4628
    5358:	stcne	8, cr14, [r3], {190}	; 0xbe
    535c:	svclt	0x00184604
    5360:	b	4cdf6c <log_oom_internal@plt+0x4cb6e0>
    5364:	ldrdle	r7, [ip], #48	; 0x30	; <UNPREDICTABLE>
    5368:			; <UNDEFINED> instruction: 0xf7fd2000
    536c:	stmdacs	r2, {r3, r5, fp, sp, lr, pc}
    5370:	rsbmi	fp, r0, #888	; 0x378
    5374:	submi	fp, r0, #192, 4
    5378:	cdpmi	13, 2, cr13, cr15, cr4, {7}
    537c:	stmdami	pc!, {r0, r5, r9, sl, lr}	; <UNPREDICTABLE>
    5380:	cmpeq	r1, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    5384:	ldrbtmi	r4, [lr], #-2606	; 0xfffff5d2
    5388:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    538c:	andvc	pc, r3, r0, lsl #10
    5390:	andls	r3, r0, r3, lsl #4
    5394:	strls	r2, [r2, #-3]
    5398:			; <UNDEFINED> instruction: 0xf7fd9601
    539c:			; <UNDEFINED> instruction: 0xe7d1e9fa
    53a0:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53a4:	stccs	8, cr6, [r2], {4}
    53a8:	andcs	sp, r0, fp, asr #1
    53ac:	stmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    53b0:	stcle	8, cr2, [r7], #-8
    53b4:	rscvc	lr, r4, r4, lsl #21
    53b8:	rscvc	lr, r4, r0, lsr #23
    53bc:	submi	fp, r0, #192, 4
    53c0:	stmdami	r0!, {r6, r7, r8, r9, sl, sp, lr, pc}
    53c4:	movteq	pc, #58944	; 0xe640	; <UNPREDICTABLE>
    53c8:	tstcs	r0, pc, lsl sl
    53cc:	ldrbtmi	r4, [r8], #-3103	; 0xfffff3e1
    53d0:			; <UNDEFINED> instruction: 0xf500447a
    53d4:	ldrbtmi	r7, [ip], #-3
    53d8:	andcc	r9, r3, #0
    53dc:	strls	r9, [r1], #-1282	; 0xfffffafe
    53e0:			; <UNDEFINED> instruction: 0xf7fd2007
    53e4:	sbfx	lr, r6, #19, #21
    53e8:			; <UNDEFINED> instruction: 0xf6404c19
    53ec:	bmi	6460fc <log_oom_internal@plt+0x643870>
    53f0:	ldrbtmi	r4, [ip], #-2329	; 0xfffff6e7
    53f4:			; <UNDEFINED> instruction: 0xf504447a
    53f8:	ldrbtmi	r7, [r9], #-1274	; 0xfffffb06
    53fc:	strls	r3, [r0], #-515	; 0xfffffdfd
    5400:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5404:			; <UNDEFINED> instruction: 0x46214e15
    5408:			; <UNDEFINED> instruction: 0xf6404815
    540c:	bmi	546134 <log_oom_internal@plt+0x5438a8>
    5410:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    5414:			; <UNDEFINED> instruction: 0xe7b9447a
    5418:			; <UNDEFINED> instruction: 0xf6404c13
    541c:	bmi	4c617c <log_oom_internal@plt+0x4c38f0>
    5420:	ldmdbmi	r3, {sp}
    5424:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5428:	rscsvc	pc, sl, #8388608	; 0x800000
    542c:	andls	r4, r0, #2030043136	; 0x79000000
    5430:	andcc	r4, r3, #35651584	; 0x2200000
    5434:	mrc	7, 6, APSR_nzcv, cr14, cr12, {7}
    5438:	andeq	r5, r0, sl, ror #24
    543c:	strdeq	r7, [r0], -r4
    5440:	andeq	r5, r0, r6, asr r4
    5444:	andeq	r7, r0, lr, lsr #15
    5448:	andeq	r5, r0, r0, lsl r4
    544c:	andeq	r5, r0, lr, lsl #24
    5450:	andeq	r7, r0, sl, lsl #15
    5454:	andeq	r5, r0, ip, ror #7
    5458:	muleq	r0, sl, r4
    545c:	andeq	r5, r0, r8, asr #23
    5460:	andeq	r7, r0, sl, ror #14
    5464:	andeq	r5, r0, ip, asr #7
    5468:			; <UNDEFINED> instruction: 0x000053bc
    546c:	andeq	r7, r0, r6, asr r7
    5470:	ldrdeq	r5, [r0], -r4
    5474:	svcmi	0x00f0e92d
    5478:	blmi	18b16c4 <log_oom_internal@plt+0x18aee38>
    547c:	bmi	18a9ca0 <log_oom_internal@plt+0x18a7414>
    5480:			; <UNDEFINED> instruction: 0x801cf8dd
    5484:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5488:	movwls	r6, #63515	; 0xf81b
    548c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5490:	rsbsle	r2, r0, r0, lsl #16
    5494:	rsbsle	r2, ip, r0, lsl #18
    5498:	svceq	0x0000f1b8
    549c:	addhi	pc, r8, r0
    54a0:			; <UNDEFINED> instruction: 0xae084a5a
    54a4:			; <UNDEFINED> instruction: 0x4604231a
    54a8:	tstls	r1, sl, ror r4
    54ac:	ldrtmi	r9, [r0], -r0, lsl #4
    54b0:	andcs	r4, r1, #26214400	; 0x1900000
    54b4:	ldm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54b8:	stcne	8, cr6, [r5, #-912]!	; 0xfffffc70
    54bc:	eorsle	r2, ip, r0, lsl #24
    54c0:	ldrdge	pc, [ip, #-143]	; 0xffffff71
    54c4:	ldrdls	pc, [ip, #-143]	; 0xffffff71
    54c8:	ldrbtmi	r4, [sl], #2899	; 0xb53
    54cc:			; <UNDEFINED> instruction: 0xf10a44f9
    54d0:	ldrbtmi	r0, [fp], #-2563	; 0xfffff5fd
    54d4:	stmdbvc	sp, {r0, r3, r8, sl, ip, sp, lr, pc}
    54d8:	and	r9, lr, r7, lsl #6
    54dc:			; <UNDEFINED> instruction: 0xf7fd4638
    54e0:	andcs	lr, r0, #188, 16	; 0xbc0000
    54e4:	andls	r4, r0, #93323264	; 0x5900000
    54e8:			; <UNDEFINED> instruction: 0x4603463a
    54ec:			; <UNDEFINED> instruction: 0xf7fc4630
    54f0:	stmdacs	r0, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
    54f4:	strcc	sp, [r8], #-2863	; 0xfffff4d1
    54f8:			; <UNDEFINED> instruction: 0xf8553508
    54fc:			; <UNDEFINED> instruction: 0xf1bbbc04
    5500:	andsle	r0, sl, r0, lsl #30
    5504:	biclt	r6, r7, r7, ror #16
    5508:			; <UNDEFINED> instruction: 0xf7fc2000
    550c:	stmdacs	r6, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    5510:	stmdals	r7, {r2, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    5514:			; <UNDEFINED> instruction: 0x33bef240
    5518:	ldrbmi	r9, [r2], -r3, lsl #14
    551c:	andlt	pc, r8, sp, asr #17
    5520:	andls	r2, r1, r0, lsl #2
    5524:			; <UNDEFINED> instruction: 0xf8cd2007
    5528:			; <UNDEFINED> instruction: 0xf8cd8010
    552c:			; <UNDEFINED> instruction: 0xf7fd9000
    5530:			; <UNDEFINED> instruction: 0xf855e930
    5534:	stmdavs	r7!, {r2, sl, fp, ip, sp, pc}^
    5538:	ldrdcs	lr, [r0], -r0
    553c:	blmi	c57e20 <log_oom_internal@plt+0xc55594>
    5540:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5544:	blls	3df5b4 <log_oom_internal@plt+0x3dcd28>
    5548:			; <UNDEFINED> instruction: 0xf04f405a
    554c:	cmple	r7, r0, lsl #6
    5550:	pop	{r0, r4, ip, sp, pc}
    5554:			; <UNDEFINED> instruction: 0xf7fd8ff0
    5558:			; <UNDEFINED> instruction: 0x4603e8f2
    555c:	ldmdavs	lr, {sp}
    5560:	svc	0x002cf7fc
    5564:	ldcle	8, cr2, [r2], #-8
    5568:	rscvc	lr, r6, r6, lsl #21
    556c:	rscvc	lr, r6, r0, lsr #23
    5570:	submi	fp, r0, #192, 4
    5574:	stcmi	7, cr14, [sl], #-904	; 0xfffffc78
    5578:			; <UNDEFINED> instruction: 0x33b7f240
    557c:	stmdbmi	sl!, {r0, r3, r5, r9, fp, lr}
    5580:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5584:	strvc	pc, [r9], #-1284	; 0xfffffafc
    5588:	andcc	r4, r3, #2030043136	; 0x79000000
    558c:			; <UNDEFINED> instruction: 0xf7fd9400
    5590:	stcmi	8, cr14, [r6], #-976	; 0xfffffc30
    5594:	bmi	996dbc <log_oom_internal@plt+0x994530>
    5598:	msrvc	SPSR_fsx, #1325400064	; 0x4f000000
    559c:	ldrbtmi	r4, [ip], #-2341	; 0xfffff6db
    55a0:			; <UNDEFINED> instruction: 0xf504447a
    55a4:	ldrbtmi	r7, [r9], #-1033	; 0xfffffbf7
    55a8:	strls	r3, [r0], #-515	; 0xfffffdfd
    55ac:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55b0:	strbmi	r4, [r0], -r1, lsr #24
    55b4:	vpmax.s8	d20, d0, d17
    55b8:	stmdbmi	r1!, {r0, r3, r4, r5, r7, r8, r9, ip, sp}
    55bc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    55c0:	strvc	pc, [r9], #-1284	; 0xfffffafc
    55c4:	andcc	r4, r3, #2030043136	; 0x79000000
    55c8:			; <UNDEFINED> instruction: 0xf7fd9400
    55cc:			; <UNDEFINED> instruction: 0xf8cde8d6
    55d0:	andcs	r8, r3, r0, lsl r0
    55d4:	ldrtmi	r6, [r1], -sp, lsr #16
    55d8:	vst1.8	{d20-d21}, [pc :64], sl
    55dc:	ldrbtmi	r7, [sl], #-880	; 0xfffffc90
    55e0:	stmdavs	r5!, {r0, r1, r8, sl, ip, pc}
    55e4:	lfmmi	f1, 1, [r8], {1}
    55e8:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    55ec:	ldrbtmi	r9, [sl], #-1282	; 0xfffffafe
    55f0:	strvc	pc, [sp], #-1284	; 0xfffffafc
    55f4:	strls	r4, [r0], #-1026	; 0xfffffbfe
    55f8:	stmia	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55fc:	ldr	r9, [sp, r7]
    5600:	svc	0x006ef7fc
    5604:	andeq	r0, r0, r8, lsl #5
    5608:			; <UNDEFINED> instruction: 0x000188b0
    560c:	andeq	r5, r0, ip, ror #22
    5610:	andeq	r5, r0, r6, lsl r3
    5614:			; <UNDEFINED> instruction: 0x000076b0
    5618:	andeq	r5, r0, r6, asr fp
    561c:	strdeq	r8, [r1], -r4
    5620:	strdeq	r7, [r0], -ip
    5624:	andeq	r5, r0, lr, asr r2
    5628:	andeq	r5, r0, ip, lsl #6
    562c:	ldrdeq	r7, [r0], -lr
    5630:	andeq	r5, r0, r0, asr #4
    5634:	andeq	r5, r0, r2, ror #20
    5638:	andeq	r7, r0, r0, asr #11
    563c:	andeq	r5, r0, r2, lsr #4
    5640:	andeq	r5, r0, r8, asr #20
    5644:	andeq	r5, r0, r6, ror sl
    5648:	muleq	r0, r2, r5
    564c:	strdeq	r5, [r0], -r2
    5650:	mvnsmi	lr, sp, lsr #18
    5654:	stcmi	6, cr4, [sl], {22}
    5658:	bmi	fe2b18f0 <log_oom_internal@plt+0xfe2af064>
    565c:	stmiapl	r2!, {r2, r3, r4, r5, r6, sl, lr}
    5660:	eorls	r6, r3, #1179648	; 0x120000
    5664:	andeq	pc, r0, #79	; 0x4f
    5668:	rsble	r2, r7, r0, lsl #16
    566c:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    5670:	mcrcs	0, 0, sp, cr0, cr2, {3}
    5674:	addshi	pc, ip, r0
    5678:	umaalcs	pc, r0, r0, r8	; <UNPREDICTABLE>
    567c:	vrsubhn.i16	d20, q1, q2
    5680:	ldreq	r1, [r2], r0, asr #32
    5684:	blvs	ff83aba0 <log_oom_internal@plt+0xff838314>
    5688:	suble	r2, r2, r0, lsl #16
    568c:			; <UNDEFINED> instruction: 0xf0002b00
    5690:	ldmdbvs	fp, {r1, r2, r3, r4, r7, pc}
    5694:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    5698:	addmi	pc, r0, #683671552	; 0x28c00000
    569c:	addmi	pc, r0, #570425344	; 0x22000000
    56a0:	ldmib	r4, {r1, r3, r6, r7, r8, fp, ip, sp, pc}^
    56a4:			; <UNDEFINED> instruction: 0xf5b3720e
    56a8:	strtmi	r4, [r8], -r0, lsl #31
    56ac:	cmpcs	r0, pc, asr #8	; <UNPREDICTABLE>
    56b0:	streq	lr, [r2, -r7, lsl #20]
    56b4:			; <UNDEFINED> instruction: 0xf427bf18
    56b8:			; <UNDEFINED> instruction: 0xf7fd3780
    56bc:	mcrne	8, 0, lr, cr5, cr2, {2}
    56c0:			; <UNDEFINED> instruction: 0x4639db59
    56c4:	movwcs	r6, #3042	; 0xbe2
    56c8:	mcr	7, 3, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    56cc:	vmull.p8	<illegal reg q8.5>, d0, d7
    56d0:	strcs	r8, [r0], #-155	; 0xffffff65
    56d4:	andcs	lr, r0, r0, lsr #32
    56d8:	mrc	7, 3, APSR_nzcv, cr0, cr12, {7}
    56dc:	svclt	0x00dc2802
    56e0:	ldrbcc	pc, [pc, #79]!	; 5737 <log_oom_internal@plt+0x2eab>	; <UNPREDICTABLE>
    56e4:	ldreq	pc, [r5], #-111	; 0xffffff91
    56e8:	stmdami	r7!, {r1, r2, r4, r8, sl, fp, ip, lr, pc}^
    56ec:	bmi	19cdb4c <log_oom_internal@plt+0x19cb2c0>
    56f0:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    56f4:	cfstrdmi	mvd4, [r6], #-480	; 0xfffffe20
    56f8:			; <UNDEFINED> instruction: 0xf500447a
    56fc:	vqadd.s8	d23, d0, d6
    5700:	ldrbtmi	r4, [ip], #-959	; 0xfffffc41
    5704:	strls	r9, [r1], #-1538	; 0xfffff9fe
    5708:	andcc	r9, r3, #0
    570c:			; <UNDEFINED> instruction: 0xf7fd2003
    5710:	strmi	lr, [r4], -r0, asr #16
    5714:	ldrbcc	pc, [pc, #79]!	; 576b <log_oom_internal@plt+0x2edf>	; <UNPREDICTABLE>
    5718:			; <UNDEFINED> instruction: 0xf7fc4628
    571c:	bmi	1781264 <log_oom_internal@plt+0x177e9d8>
    5720:	ldrbtmi	r4, [sl], #-2904	; 0xfffff4a8
    5724:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5728:	subsmi	r9, sl, r3, lsr #22
    572c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5730:	adchi	pc, r3, r0, asr #32
    5734:	eorlt	r4, r4, r0, lsr #12
    5738:	ldrhhi	lr, [r0, #141]!	; 0x8d
    573c:	vfma.f32	q10, q0, q3
    5740:	bmi	1596600 <log_oom_internal@plt+0x1593d74>
    5744:	ldrbtmi	r4, [ip], #-2390	; 0xfffff6aa
    5748:			; <UNDEFINED> instruction: 0xf504447a
    574c:	ldrbtmi	r7, [r9], #-1041	; 0xfffffbef
    5750:	strls	r3, [r0], #-515	; 0xfffffdfd
    5754:	ldmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5758:			; <UNDEFINED> instruction: 0x46084c52
    575c:	vpmin.s8	q10, q0, q1
    5760:	ldmdbmi	r2, {r0, r1, r2, r3, r5, r7, r8, r9, lr}^
    5764:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5768:	ldrvc	pc, [r1], #-1284	; 0xfffffafc
    576c:	andcc	r4, r3, #2030043136	; 0x79000000
    5770:			; <UNDEFINED> instruction: 0xf7fd9400
    5774:	andcs	lr, r0, r2, lsl #16
    5778:	mcr	7, 1, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    577c:	svclt	0x00de2802
    5780:	rsclt	r4, r4, #108, 4	; 0xc0000006
    5784:	sfmle	f4, 2, [r7, #400]	; 0x190
    5788:	andcs	r4, r3, r9, asr #20
    578c:	sha1c.32	q10, q0, <illegal reg q4.5>
    5790:	ldrbtmi	r4, [sl], #-971	; 0xfffffc35
    5794:	bmi	1229fa0 <log_oom_internal@plt+0x1227714>
    5798:			; <UNDEFINED> instruction: 0xf504447c
    579c:			; <UNDEFINED> instruction: 0x46297416
    57a0:	strls	r4, [r0], #-1146	; 0xfffffb86
    57a4:	strls	r4, [r2], -r2, lsl #8
    57a8:	svc	0x00f2f7fc
    57ac:	ldr	r4, [r3, r4, lsl #12]!
    57b0:	ldrtmi	r4, [r0], -r2, asr #24
    57b4:	vst1.16	{d20-d21}, [pc], r2
    57b8:	stmdbmi	r2, {r1, r2, r4, r7, r8, r9, sp, lr}^
    57bc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    57c0:	ldrvc	pc, [r1], #-1284	; 0xfffffafc
    57c4:	andcc	r4, r3, #2030043136	; 0x79000000
    57c8:			; <UNDEFINED> instruction: 0xf7fc9400
    57cc:	svcge	0x0008efd6
    57d0:	movwls	r2, #28675	; 0x7003
    57d4:			; <UNDEFINED> instruction: 0xf7fc463a
    57d8:	stmdacs	r0, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    57dc:	ldrtmi	fp, [fp], -r8, lsr #31
    57e0:	svcge	0x0057f6bf
    57e4:	svc	0x00aaf7fc
    57e8:	strmi	r9, [r2], -r7, lsl #22
    57ec:	ldmdavs	r4, {r3, r4, r9, sl, lr}
    57f0:	stcl	7, cr15, [r4, #1008]!	; 0x3f0
    57f4:	ldcle	8, cr2, [r2], #-8
    57f8:			; <UNDEFINED> instruction: 0xf04f2c00
    57fc:	svclt	0x00b835ff
    5800:	rsclt	r4, r4, #100, 4	; 0x40000006
    5804:	str	r4, [r7, r4, ror #4]
    5808:	svceq	0x005ff117
    580c:			; <UNDEFINED> instruction: 0xf04fbf08
    5810:	andle	r0, r6, r7, lsl #16
    5814:	svceq	0x0019f117
    5818:			; <UNDEFINED> instruction: 0xf04fbf0c
    581c:			; <UNDEFINED> instruction: 0xf04f0807
    5820:	andcs	r0, r0, r4, lsl #16
    5824:	stcl	7, cr15, [sl, #1008]	; 0x3f0
    5828:			; <UNDEFINED> instruction: 0xf6ff4540
    582c:	blvs	ff8b157c <log_oom_internal@plt+0xff8aecf0>
    5830:	blmi	95711c <log_oom_internal@plt+0x954890>
    5834:	blvs	fe9d713c <log_oom_internal@plt+0xfe9d48b0>
    5838:	ldrbtmi	r9, [fp], #-516	; 0xfffffdfc
    583c:			; <UNDEFINED> instruction: 0xf5034a23
    5840:	stcmi	3, cr7, [r3], #-88	; 0xffffffa8
    5844:	movwls	r4, #1146	; 0x47a
    5848:	andcc	r4, r3, #124, 8	; 0x7c000000
    584c:	vshl.s8	d25, d1, d0
    5850:	strls	r4, [r2], -pc, asr #7
    5854:	strls	r2, [r3, -r0, lsl #8]
    5858:	svc	0x009af7fc
    585c:	ldmdami	sp, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    5860:	ldcmi	6, cr4, [sp, #-132]	; 0xffffff7c
    5864:			; <UNDEFINED> instruction: 0x43b7f240
    5868:	ldrbtmi	r4, [r8], #-2588	; 0xfffff5e4
    586c:			; <UNDEFINED> instruction: 0xf500447d
    5870:	ldrbtmi	r7, [sl], #-22	; 0xffffffea
    5874:	strls	r9, [r1, #-1538]	; 0xfffff9fe
    5878:			; <UNDEFINED> instruction: 0xf7fce746
    587c:	svclt	0x0000ee32
    5880:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    5884:	andeq	r0, r0, r8, lsl #5
    5888:	andeq	r7, r0, r8, lsl #9
    588c:	andeq	r5, r0, r8, ror #1
    5890:	andeq	r5, r0, r6, lsr #19
    5894:	andeq	r8, r1, r2, lsl r6
    5898:	andeq	r7, r0, r6, lsr r4
    589c:	muleq	r0, r8, r0
    58a0:	andeq	r5, r0, sl, lsr r9
    58a4:	andeq	r7, r0, r8, lsl r4
    58a8:	andeq	r5, r0, sl, ror r0
    58ac:	muleq	r0, ip, r8
    58b0:	andeq	r5, r0, r2, ror r9
    58b4:	andeq	r7, r0, r4, ror #7
    58b8:	andeq	r5, r0, r0, asr #32
    58bc:	andeq	r7, r0, r0, asr #7
    58c0:	andeq	r5, r0, r2, lsr #32
    58c4:	andeq	r5, r0, r8, asr #16
    58c8:	andeq	r7, r0, r2, asr #6
    58cc:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    58d0:	ldrdeq	r5, [r0], -r8
    58d4:	andeq	r7, r0, r2, lsl r3
    58d8:	andeq	r5, r0, r4, lsr #16
    58dc:	andeq	r4, r0, lr, ror #30
    58e0:	mvnsmi	lr, sp, lsr #18
    58e4:	ldcmi	0, cr11, [r3], #-568	; 0xfffffdc8
    58e8:	blmi	cf1100 <log_oom_internal@plt+0xcee874>
    58ec:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
    58f0:	strmi	r2, [pc], -r4, lsr #4
    58f4:	stmiapl	r3!, {r4, r5, r9, sl, lr}^
    58f8:	ldmdavs	fp, {r8, sp}
    58fc:			; <UNDEFINED> instruction: 0xf04f930d
    5900:			; <UNDEFINED> instruction: 0xf7fc0300
    5904:	blmi	b80da4 <log_oom_internal@plt+0xb7e518>
    5908:	stmdavs	r8!, {r1, r4, r5, r9, sl, lr}^
    590c:	tstmi	r4, r0, asr #4	; <UNPREDICTABLE>
    5910:	movwls	r4, #42107	; 0xa47b
    5914:	ldcl	7, cr15, [r0, #-1008]!	; 0xfffffc10
    5918:	svclt	0x00181c84
    591c:	b	50e928 <log_oom_internal@plt+0x50c09c>
    5920:	ldrdle	r7, [r3, -r0]!
    5924:	stmdacs	r0, {r0, r2, fp, ip, pc}
    5928:			; <UNDEFINED> instruction: 0xf1a0d040
    592c:	and	r0, r8, r4, lsl #16
    5930:	ldrmi	r4, [r8, r8, lsr #12]!
    5934:			; <UNDEFINED> instruction: 0xf384fab4
    5938:	b	4c7eac <log_oom_internal@plt+0x4c5620>
    593c:	svclt	0x001873d0
    5940:			; <UNDEFINED> instruction: 0xf8584604
    5944:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    5948:			; <UNDEFINED> instruction: 0x4630d1f2
    594c:	ldcl	7, cr15, [r4, #-1008]!	; 0xfffffc10
    5950:	blmi	6581c4 <log_oom_internal@plt+0x655938>
    5954:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5958:	blls	35f9c8 <log_oom_internal@plt+0x35d13c>
    595c:			; <UNDEFINED> instruction: 0xf04f405a
    5960:			; <UNDEFINED> instruction: 0xd1250300
    5964:	andlt	r4, lr, r0, lsr #12
    5968:	ldrhhi	lr, [r0, #141]!	; 0x8d
    596c:	andcs	r4, r0, r0, lsl #13
    5970:	stc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    5974:	svclt	0x00de2802
    5978:	streq	pc, [r0], #-456	; 0xfffffe38
    597c:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    5980:	bmi	43d114 <log_oom_internal@plt+0x43a888>
    5984:	stmdavs	r8!, {r0, r6, r9, sl, lr}^
    5988:	movtvc	pc, #16960	; 0x4240	; <UNPREDICTABLE>
    598c:	cfstrsmi	mvf4, [lr], {122}	; 0x7a
    5990:	bmi	3aa19c <log_oom_internal@plt+0x3a7910>
    5994:			; <UNDEFINED> instruction: 0xf504447c
    5998:	andls	r7, r2, fp, lsl r4
    599c:	andcs	r4, r3, sl, ror r4
    59a0:	strmi	r9, [r2], #-1024	; 0xfffffc00
    59a4:	mrc	7, 7, APSR_nzcv, cr4, cr12, {7}
    59a8:	strb	r4, [lr, r4, lsl #12]
    59ac:	strb	r4, [ip, r4, lsl #12]
    59b0:	ldc	7, cr15, [r6, #1008]	; 0x3f0
    59b4:	andeq	r8, r1, r6, asr #8
    59b8:	andeq	r0, r0, r8, lsl #5
    59bc:	andeq	r1, r0, r9, lsl sp
    59c0:	andeq	r8, r1, r0, ror #7
    59c4:	andeq	r5, r0, r0, ror #15
    59c8:	andeq	r7, r0, r8, ror #3
    59cc:	andeq	r4, r0, r4, asr #28
    59d0:	svcmi	0x00f0e92d
    59d4:	bmi	fe857230 <log_oom_internal@plt+0xfe8549a4>
    59d8:	blmi	fe857440 <log_oom_internal@plt+0xfe854bb4>
    59dc:	ldrbtmi	fp, [sl], #-175	; 0xffffff51
    59e0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    59e4:			; <UNDEFINED> instruction: 0xf04f932d
    59e8:	stmdacs	r0, {r8, r9}
    59ec:	adchi	pc, r2, r0
    59f0:			; <UNDEFINED> instruction: 0xf0002d00
    59f4:	stmdbcs	r0, {r0, r2, r3, r5, r7, pc}
    59f8:	vsubhn.i16	d20, q0, q6
    59fc:	blge	325ce4 <log_oom_internal@plt+0x323458>
    5a00:	andcs	r4, r3, r6, lsl #12
    5a04:	ldrmi	r9, [sl], -r5, lsl #6
    5a08:	stc	7, cr15, [lr], #1008	; 0x3f0
    5a0c:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
    5a10:	addhi	pc, r1, r0, asr #5
    5a14:	strtmi	r4, [r1], -sl, lsr #12
    5a18:			; <UNDEFINED> instruction: 0x47c04630
    5a1c:			; <UNDEFINED> instruction: 0xf4039b10
    5a20:			; <UNDEFINED> instruction: 0xf5b34370
    5a24:	strmi	r4, [r7], -r0, lsl #31
    5a28:			; <UNDEFINED> instruction: 0x4620d011
    5a2c:	stcl	7, cr15, [r6, #-1008]	; 0xfffffc10
    5a30:	blmi	fe2d8468 <log_oom_internal@plt+0xfe2d5bdc>
    5a34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5a38:	blls	b5faa8 <log_oom_internal@plt+0xb5d21c>
    5a3c:			; <UNDEFINED> instruction: 0xf04f405a
    5a40:			; <UNDEFINED> instruction: 0xf0400300
    5a44:	ldrtmi	r8, [r8], -r8, lsl #2
    5a48:	pop	{r0, r1, r2, r3, r5, ip, sp, pc}
    5a4c:			; <UNDEFINED> instruction: 0xf10d8ff0
    5a50:	bmi	fe1480b8 <log_oom_internal@plt+0xfe14582c>
    5a54:	strls	r2, [r1], #-794	; 0xfffffce6
    5a58:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    5a5c:	andls	r4, r0, #72, 12	; 0x4800000
    5a60:			; <UNDEFINED> instruction: 0xf7fc2201
    5a64:	strbmi	lr, [r8], -r6, lsl #28
    5a68:	stc	7, cr15, [sl], {252}	; 0xfc
    5a6c:			; <UNDEFINED> instruction: 0xf7fc4683
    5a70:	andls	lr, r5, r6, ror #28
    5a74:	svceq	0x0000f1bb
    5a78:	sbchi	pc, r3, r0
    5a7c:			; <UNDEFINED> instruction: 0xf04f9b05
    5a80:	ldrbmi	r0, [r8], -r0, lsl #18
    5a84:	andls	pc, r0, r3, asr #17
    5a88:	mcrr	7, 15, pc, r4, cr12	; <UNPREDICTABLE>
    5a8c:	eorsle	r2, lr, r0, lsl #16
    5a90:			; <UNDEFINED> instruction: 0x46aa4a76
    5a94:	ldrbtmi	r4, [sl], #-2934	; 0xfffff48a
    5a98:	andsls	pc, r8, sp, asr #17
    5a9c:	eorvc	pc, r0, #8388608	; 0x800000
    5aa0:	bmi	1d2a2d0 <log_oom_internal@plt+0x1d27a44>
    5aa4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    5aa8:	lfmne	f1, 3, [sl], {11}
    5aac:	andvs	lr, r8, #3358720	; 0x334000
    5ab0:			; <UNDEFINED> instruction: 0xf1009e05
    5ab4:			; <UNDEFINED> instruction: 0x46280513
    5ab8:	ldc	7, cr15, [r2], {252}	; 0xfc
    5abc:	ldmiblt	r8!, {r0, r7, r9, sl, lr}^
    5ac0:	eorne	pc, r2, #1325400064	; 0x4f000000
    5ac4:	strtmi	r4, [r0], -r9, lsr #12
    5ac8:	ldcl	7, cr15, [sl], {252}	; 0xfc
    5acc:	vmull.p8	<illegal reg q0.5>, d0, d3
    5ad0:	strbmi	r8, [r8], -r3, lsl #1
    5ad4:	ldrdls	pc, [r0], -r6
    5ad8:	ldcl	7, cr15, [r0], #-1008	; 0xfffffc10
    5adc:	stclle	8, cr2, [r8], #-8
    5ae0:	svceq	0x0000f1b9
    5ae4:			; <UNDEFINED> instruction: 0xf1c9bfb8
    5ae8:	blx	17c7ef0 <log_oom_internal@plt+0x17c5664>
    5aec:			; <UNDEFINED> instruction: 0xf1c9f989
    5af0:	blx	fedc7ef8 <log_oom_internal@plt+0xfedc566c>
    5af4:	ldmdbeq	fp, {r0, r1, r2, r7, r8, r9, ip, sp, lr, pc}^
    5af8:	bicsvc	lr, r9, #77824	; 0x13000
    5afc:			; <UNDEFINED> instruction: 0x464fbf18
    5b00:	ldrbmi	r9, [r8], -r6, lsl #22
    5b04:			; <UNDEFINED> instruction: 0xf7fc6033
    5b08:	stmdacs	r0, {r1, r2, sl, fp, sp, lr, pc}
    5b0c:			; <UNDEFINED> instruction: 0x4658d1d1
    5b10:	bl	fe6c3b08 <log_oom_internal@plt+0xfe6c127c>
    5b14:			; <UNDEFINED> instruction: 0xf7fce789
    5b18:			; <UNDEFINED> instruction: 0x4603ee12
    5b1c:	ldmdavs	pc, {sp}	; <UNPREDICTABLE>
    5b20:	mcrr	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    5b24:	ldcle	8, cr2, [r1], #-8
    5b28:	svclt	0x00b82f00
    5b2c:	rscslt	r4, pc, #-268435449	; 0xf0000007
    5b30:			; <UNDEFINED> instruction: 0xe77a427f
    5b34:			; <UNDEFINED> instruction: 0xf44f4c50
    5b38:	bmi	141eac0 <log_oom_internal@plt+0x141c234>
    5b3c:	ldrbtmi	r4, [ip], #-2384	; 0xfffff6b0
    5b40:			; <UNDEFINED> instruction: 0xf504447a
    5b44:	ldrbtmi	r7, [r9], #-1054	; 0xfffffbe2
    5b48:	strls	r3, [r0], #-515	; 0xfffffdfd
    5b4c:	mrc	7, 0, APSR_nzcv, cr4, cr12, {7}
    5b50:	strtmi	r4, [r8], -ip, asr #24
    5b54:	vpmax.s8	q10, q0, q6
    5b58:	stmdbmi	ip, {r0, r8, r9, ip, sp, lr}^
    5b5c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5b60:	ldrvc	pc, [lr], #-1284	; 0xfffffafc
    5b64:	andcc	r4, r3, #2030043136	; 0x79000000
    5b68:			; <UNDEFINED> instruction: 0xf7fc9400
    5b6c:	mcrrmi	14, 0, lr, r8, cr6
    5b70:	movwvc	pc, #8768	; 0x2240	; <UNPREDICTABLE>
    5b74:	andcs	r4, r0, r7, asr #20
    5b78:	ldrbtmi	r4, [ip], #-2375	; 0xfffff6b9
    5b7c:			; <UNDEFINED> instruction: 0xf504447a
    5b80:	ldrbtmi	r7, [r9], #-1054	; 0xfffffbe2
    5b84:	strls	r3, [r0], #-515	; 0xfffffdfd
    5b88:	ldcl	7, cr15, [r6, #1008]!	; 0x3f0
    5b8c:	ldrtmi	r4, [r9], -r3, asr #16
    5b90:	vpmax.s8	q10, q0, <illegal reg q1.5>
    5b94:	stclmi	3, cr7, [r3, #-20]	; 0xffffffec
    5b98:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    5b9c:	eorvc	pc, r0, r0, lsl #10
    5ba0:	andcc	r4, r3, #2097152000	; 0x7d000000
    5ba4:	streq	lr, [r0, #-2509]	; 0xfffff633
    5ba8:			; <UNDEFINED> instruction: 0xf7fc2003
    5bac:			; <UNDEFINED> instruction: 0x4607edf2
    5bb0:	ldmdami	sp!, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    5bb4:			; <UNDEFINED> instruction: 0xf8df4649
    5bb8:	vqadd.s8	q14, q8, q10
    5bbc:	ldrbtmi	r7, [r8], #-806	; 0xfffffcda
    5bc0:	ldrbtmi	r9, [ip], #2569	; 0xa09
    5bc4:	eorvc	pc, r0, r0, lsl #10
    5bc8:	stmib	sp, {r1, r8, sl, ip, pc}^
    5bcc:	andcs	r0, r3, r0, lsl #24
    5bd0:	ldcl	7, cr15, [lr, #1008]	; 0x3f0
    5bd4:	str	r4, [ip, r1, lsl #13]
    5bd8:			; <UNDEFINED> instruction: 0xf04f4629
    5bdc:			; <UNDEFINED> instruction: 0x465032ff
    5be0:			; <UNDEFINED> instruction: 0xf7fc9307
    5be4:	blls	200884 <log_oom_internal@plt+0x1fdff8>
    5be8:	cmplt	r8, #5242880	; 0x500000
    5bec:			; <UNDEFINED> instruction: 0x46024619
    5bf0:	stmdals	r8, {r0, r1, r6, r9, sl, lr}
    5bf4:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    5bf8:	strtmi	r4, [r8], -r1, lsl #13
    5bfc:	b	ff843bf4 <log_oom_internal@plt+0xff841368>
    5c00:			; <UNDEFINED> instruction: 0x4658e777
    5c04:	bl	ff6c3bfc <log_oom_internal@plt+0xff6c1370>
    5c08:	stcle	8, cr2, [r6], {2}
    5c0c:			; <UNDEFINED> instruction: 0xf47f2f00
    5c10:	blls	171848 <log_oom_internal@plt+0x16efbc>
    5c14:	rsbsmi	r6, pc, #2031616	; 0x1f0000
    5c18:	blls	17f83c <log_oom_internal@plt+0x17cfb0>
    5c1c:	bmi	9590b4 <log_oom_internal@plt+0x956828>
    5c20:	ldrbtmi	r4, [sp], #-2085	; 0xfffff7db
    5c24:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    5c28:			; <UNDEFINED> instruction: 0xf5054478
    5c2c:	andls	r7, r1, r0, lsr #10
    5c30:	mvnvs	pc, #1325400064	; 0x4f000000
    5c34:			; <UNDEFINED> instruction: 0xf8cd2003
    5c38:	strmi	r9, [r2], #-8
    5c3c:			; <UNDEFINED> instruction: 0xf7fc9500
    5c40:	strb	lr, [r3, r8, lsr #27]!
    5c44:	vmla.i8	d25, d0, d11
    5c48:	blls	2a2500 <log_oom_internal@plt+0x29fc74>
    5c4c:			; <UNDEFINED> instruction: 0xf7fc3103
    5c50:	pkhbtmi	lr, r1, lr, lsl #28
    5c54:			; <UNDEFINED> instruction: 0xf7fce7d1
    5c58:	svclt	0x0000ec44
    5c5c:	andeq	r8, r1, r6, asr r3
    5c60:	andeq	r0, r0, r8, lsl #5
    5c64:	andeq	r8, r1, r0, lsl #6
    5c68:			; <UNDEFINED> instruction: 0x000055ba
    5c6c:	andeq	r7, r0, r6, ror #1
    5c70:	andeq	r4, r0, ip, lsr sp
    5c74:	andeq	r4, r0, sl, lsr sp
    5c78:	andeq	r7, r0, lr, lsr r0
    5c7c:	andeq	r4, r0, r0, lsr #25
    5c80:	andeq	r4, r0, lr, asr #26
    5c84:	andeq	r7, r0, r0, lsr #32
    5c88:	andeq	r4, r0, r2, lsl #25
    5c8c:	andeq	r5, r0, r8, lsr #9
    5c90:	andeq	r7, r0, r2
    5c94:	andeq	r4, r0, r4, ror #24
    5c98:	strdeq	r5, [r0], -lr
    5c9c:	andeq	r6, r0, r4, ror #31
    5ca0:	andeq	r4, r0, r6, asr #24
    5ca4:	andeq	r5, r0, r8, ror #11
    5ca8:			; <UNDEFINED> instruction: 0x00006fbe
    5cac:	andeq	r5, r0, r2, lsl #12
    5cb0:	andeq	r6, r0, sl, asr pc
    5cb4:			; <UNDEFINED> instruction: 0x00004bbc
    5cb8:	andeq	r5, r0, ip, ror r5
    5cbc:	svcmi	0x00f0e92d
    5cc0:	mrrcmi	0, 9, fp, r3, cr3
    5cc4:	beq	842100 <log_oom_internal@plt+0x83f874>
    5cc8:	pkhtbmi	r4, r0, r2, asr #22
    5ccc:	eorcs	r4, r4, #124, 8	; 0x7c000000
    5cd0:	ldrbmi	r4, [r0], -r9, lsl #13
    5cd4:	smlattcs	r0, r3, r8, r5
    5cd8:	tstls	r1, #1769472	; 0x1b0000
    5cdc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5ce0:	bl	dc3cd8 <log_oom_internal@plt+0xdc144c>
    5ce4:	ldrbmi	r4, [r2], -ip, asr #22
    5ce8:	ldrdeq	pc, [r4], -r8
    5cec:	tstmi	r4, r0, asr #4	; <UNPREDICTABLE>
    5cf0:	movwls	r4, #58491	; 0xe47b
    5cf4:	bl	fe043cec <log_oom_internal@plt+0xfe041460>
    5cf8:	svclt	0x00181c85
    5cfc:	b	54f108 <log_oom_internal@plt+0x54c87c>
    5d00:	ldrdle	r7, [r0, #-80]!	; 0xffffffb0
    5d04:	cdpcs	14, 0, cr9, cr0, cr9, {0}
    5d08:			; <UNDEFINED> instruction: 0xf8dfd07d
    5d0c:	fltccs	f4, fp
    5d10:	ldrbtmi	r4, [fp], #2883	; 0xb43
    5d14:			; <UNDEFINED> instruction: 0xf10b4a43
    5d18:	ldrbtmi	r0, [fp], #-2819	; 0xfffff4fd
    5d1c:			; <UNDEFINED> instruction: 0xf503447a
    5d20:	andls	r7, r6, #-2013265920	; 0x88000000
    5d24:			; <UNDEFINED> instruction: 0xf8569307
    5d28:	bicslt	r0, r8, r4, lsl #30
    5d2c:	msrne	CPSR_x, pc, asr #8
    5d30:	bl	fe543d28 <log_oom_internal@plt+0xfe54149c>
    5d34:	blle	98d54c <log_oom_internal@plt+0x98acc0>
    5d38:			; <UNDEFINED> instruction: 0x46216832
    5d3c:	strbmi	r4, [r0], -fp, asr #12
    5d40:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    5d44:			; <UNDEFINED> instruction: 0xf285fab5
    5d48:			; <UNDEFINED> instruction: 0x46030952
    5d4c:	rscscc	pc, pc, pc, asr #32
    5d50:	sbcsvc	lr, r3, #73728	; 0x12000
    5d54:	sadd16mi	fp, sp, r8
    5d58:	bl	fec43d50 <log_oom_internal@plt+0xfec414c4>
    5d5c:	svceq	0x0004f856
    5d60:	mvnle	r2, r0, lsl #16
    5d64:			; <UNDEFINED> instruction: 0xf7fc4650
    5d68:	bmi	c00b10 <log_oom_internal@plt+0xbfe284>
    5d6c:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    5d70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5d74:	subsmi	r9, sl, r1, lsl fp
    5d78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5d7c:	strtmi	sp, [r8], -r5, asr #2
    5d80:	pop	{r0, r1, r4, ip, sp, pc}
    5d84:			; <UNDEFINED> instruction: 0xf7fc8ff0
    5d88:			; <UNDEFINED> instruction: 0x4607ecda
    5d8c:	strls	r2, [r5, -r0]
    5d90:	bl	543d88 <log_oom_internal@plt+0x5414fc>
    5d94:	stcle	8, cr2, [r7], {2}
    5d98:	blls	1741f4 <log_oom_internal@plt+0x171968>
    5d9c:	rsbmi	r6, sp, #1900544	; 0x1d0000
    5da0:			; <UNDEFINED> instruction: 0xf7fc4620
    5da4:	ldr	lr, [lr, ip, lsl #23]!
    5da8:	blls	15fe78 <log_oom_internal@plt+0x15d5ec>
    5dac:	svcls	0x00079806
    5db0:	vtst.8	d22, d0, d9
    5db4:	andls	r7, r2, #100, 6	; 0x90000001
    5db8:	andls	r4, r1, sl, asr r6
    5dbc:	strls	r2, [r0, -r3]
    5dc0:	stcl	7, cr15, [r6], #1008	; 0x3f0
    5dc4:	strmi	lr, [r4], -r8, ror #15
    5dc8:			; <UNDEFINED> instruction: 0xf7fc2000
    5dcc:	stmdacs	r2, {r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    5dd0:	rsbmi	fp, r5, #888	; 0x378
    5dd4:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    5dd8:	bmi	53d4f0 <log_oom_internal@plt+0x53ac64>
    5ddc:			; <UNDEFINED> instruction: 0xf8d84621
    5de0:	vst4.8	{d16-d19}, [pc], r4
    5de4:	ldrbtmi	r6, [sl], #-1003	; 0xfffffc15
    5de8:	andls	r4, r1, #4352	; 0x1100
    5dec:	ldrbtmi	r4, [ip], #-2577	; 0xfffff5ef
    5df0:			; <UNDEFINED> instruction: 0xf5049002
    5df4:	ldrbtmi	r7, [sl], #-1058	; 0xfffffbde
    5df8:	strls	r2, [r0], #-3
    5dfc:			; <UNDEFINED> instruction: 0xf7fc4402
    5e00:	strmi	lr, [r5], -r8, asr #25
    5e04:	ldrtmi	lr, [r5], -lr, lsr #15
    5e08:			; <UNDEFINED> instruction: 0xf7fce7ac
    5e0c:	svclt	0x0000eb6a
    5e10:	andeq	r8, r1, r8, rrx
    5e14:	andeq	r0, r0, r8, lsl #5
    5e18:	andeq	r1, r0, r9, lsr r9
    5e1c:	andeq	r4, r0, lr, asr #21
    5e20:	andeq	r6, r0, r2, ror #28
    5e24:	andeq	r5, r0, r8, asr #9
    5e28:	andeq	r7, r1, r6, asr #31
    5e2c:	andeq	r5, r0, r6, lsl #7
    5e30:	andeq	r6, r0, lr, lsl #27
    5e34:	andeq	r4, r0, sl, ror #19
    5e38:	mvnsmi	lr, sp, lsr #18
    5e3c:	ldmdbmi	lr, {r1, r2, r3, r9, sl, lr}^
    5e40:	ldrmi	fp, [r5], -r8, lsl #1
    5e44:	blmi	17576b4 <log_oom_internal@plt+0x1754e28>
    5e48:			; <UNDEFINED> instruction: 0xf89d4479
    5e4c:			; <UNDEFINED> instruction: 0x46074038
    5e50:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    5e54:			; <UNDEFINED> instruction: 0xf04f9307
    5e58:	movwcs	r0, #768	; 0x300
    5e5c:	stccs	3, cr9, [r0], {6}
    5e60:			; <UNDEFINED> instruction: 0xf10dd062
    5e64:			; <UNDEFINED> instruction: 0x46290818
    5e68:			; <UNDEFINED> instruction: 0xf7fc4643
    5e6c:	vmovne.32	d4[0], lr
    5e70:			; <UNDEFINED> instruction: 0x4640db54
    5e74:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e78:	blle	13cd690 <log_oom_internal@plt+0x13cae04>
    5e7c:	ldrtmi	r4, [r9], -r0, asr #12
    5e80:	ldc	7, cr15, [r6], #1008	; 0x3f0
    5e84:	blle	124d69c <log_oom_internal@plt+0x124ae10>
    5e88:	eorcs	r2, ip, #16, 6	; 0x40000000
    5e8c:	stmdals	r6, {r8, sp}
    5e90:	bl	1dc3e88 <log_oom_internal@plt+0x1dc15fc>
    5e94:	andcs	r4, r0, r0, lsl #13
    5e98:	b	fe443e90 <log_oom_internal@plt+0xfe441604>
    5e9c:	ldcle	8, cr2, [ip, #-24]	; 0xffffffe8
    5ea0:	svcmi	0x0000f5b5
    5ea4:	stmdbmi	r6, {r0, r2, r4, r5, r6, ip, lr, pc}^
    5ea8:			; <UNDEFINED> instruction: 0x46424479
    5eac:	svceq	0x0000f1b8
    5eb0:	stmdami	r4, {r1, r4, r5, r6, ip, lr, pc}^
    5eb4:	movwmi	pc, #16960	; 0x4240	; <UNPREDICTABLE>
    5eb8:	strcs	lr, [r3], -sp, asr #19
    5ebc:	ldrbtmi	r4, [r8], #-2626	; 0xfffff5be
    5ec0:			; <UNDEFINED> instruction: 0xf5004c42
    5ec4:	ldrbtmi	r7, [sl], #-40	; 0xffffffd8
    5ec8:	ldrbtmi	r9, [ip], #-258	; 0xfffffefe
    5ecc:	andcc	r9, r3, #0
    5ed0:	andcs	r2, r7, r0, lsl #2
    5ed4:			; <UNDEFINED> instruction: 0xf7fc9401
    5ed8:	bls	1c1050 <log_oom_internal@plt+0x1be7c4>
    5edc:			; <UNDEFINED> instruction: 0x46294638
    5ee0:	stc	7, cr15, [r6], #-1008	; 0xfffffc10
    5ee4:	svclt	0x00a82800
    5ee8:	blle	a8eef0 <log_oom_internal@plt+0xa8c664>
    5eec:	tstlt	r8, r6, lsl #16
    5ef0:	b	fe2c3ee8 <log_oom_internal@plt+0xfe2c165c>
    5ef4:	svceq	0x0000f1b8
    5ef8:	strbmi	sp, [r0], -r2
    5efc:	b	fe143ef4 <log_oom_internal@plt+0xfe141668>
    5f00:	blmi	b987d4 <log_oom_internal@plt+0xb95f48>
    5f04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5f08:	blls	1dff78 <log_oom_internal@plt+0x1dd6ec>
    5f0c:			; <UNDEFINED> instruction: 0xf04f405a
    5f10:	mrsle	r0, (UNDEF: 127)
    5f14:	andlt	r4, r8, r0, lsr #12
    5f18:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5f1c:	stmdacs	r0, {r1, r2, fp, ip, pc}
    5f20:			; <UNDEFINED> instruction: 0xf7fcd0ee
    5f24:			; <UNDEFINED> instruction: 0xe7ebea72
    5f28:			; <UNDEFINED> instruction: 0xf10d4610
    5f2c:			; <UNDEFINED> instruction: 0xf7fc0818
    5f30:	andls	lr, r6, r2, lsr #18
    5f34:			; <UNDEFINED> instruction: 0xd1a12800
    5f38:	stc	7, cr15, [r0], {252}	; 0xfc
    5f3c:	rsbmi	r6, r4, #4, 16	; 0x40000
    5f40:			; <UNDEFINED> instruction: 0xf7fce7de
    5f44:			; <UNDEFINED> instruction: 0x4603ebfc
    5f48:	ldmdavs	ip, {sp}
    5f4c:	b	dc3f44 <log_oom_internal@plt+0xdc16b8>
    5f50:	stcle	8, cr2, [r4, #-8]!
    5f54:	svcmi	0x0000f5b5
    5f58:	ldcmi	0, cr13, [lr, #-152]	; 0xffffff68
    5f5c:			; <UNDEFINED> instruction: 0x4640447d
    5f60:	svceq	0x0000f1b8
    5f64:	bmi	739ff8 <log_oom_internal@plt+0x73776c>
    5f68:	ldcmi	6, cr4, [ip], {33}	; 0x21
    5f6c:	movwmi	pc, #45632	; 0xb240	; <UNPREDICTABLE>
    5f70:	andls	r4, r1, #2046820352	; 0x7a000000
    5f74:	ldrbtmi	r4, [ip], #-2586	; 0xfffff5e6
    5f78:	strtvc	pc, [r8], #-1284	; 0xfffffafc
    5f7c:	ldrbtmi	r9, [sl], #-3
    5f80:	strls	r2, [r0], #-3
    5f84:	strls	r4, [r4], -r2, lsl #8
    5f88:			; <UNDEFINED> instruction: 0xf7fc9502
    5f8c:	submi	lr, r4, #512	; 0x200
    5f90:	ldmdbmi	r4, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    5f94:			; <UNDEFINED> instruction: 0xe7884479
    5f98:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
    5f9c:	stccs	7, cr14, [r0], {137}	; 0x89
    5fa0:	rsbmi	fp, r4, #184, 30	; 0x2e0
    5fa4:	str	fp, [r1, r4, ror #5]!
    5fa8:	ldrbtmi	r4, [sp], #-3344	; 0xfffff2f0
    5fac:	ldmdami	r0, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5fb0:			; <UNDEFINED> instruction: 0xe7d84478
    5fb4:	b	fe543fac <log_oom_internal@plt+0xfe541720>
    5fb8:	andeq	r7, r1, ip, ror #29
    5fbc:	andeq	r0, r0, r8, lsl #5
    5fc0:	andeq	r5, r0, ip, asr r3
    5fc4:			; <UNDEFINED> instruction: 0x00006cbe
    5fc8:	andeq	r4, r0, sl, lsl r9
    5fcc:	andeq	r5, r0, r6, asr #6
    5fd0:	andeq	r7, r1, r0, lsr lr
    5fd4:	andeq	r5, r0, r8, lsr #5
    5fd8:			; <UNDEFINED> instruction: 0x000052bc
    5fdc:	andeq	r6, r0, r6, lsl #24
    5fe0:	andeq	r4, r0, r2, ror #16
    5fe4:	andeq	r5, r0, r8, ror #4
    5fe8:	andeq	r5, r0, r2, ror r2
    5fec:	andeq	r5, r0, r2, asr r2
    5ff0:	andeq	r5, r0, ip, asr r2
    5ff4:	blmi	f188e8 <log_oom_internal@plt+0xf1605c>
    5ff8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    5ffc:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    6000:	movwls	r6, #22555	; 0x581b
    6004:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6008:	subsle	r2, fp, r0, lsl #16
    600c:			; <UNDEFINED> instruction: 0xf7fc4605
    6010:	ldmiblt	r8, {r3, r4, r5, r7, fp, sp, lr, pc}
    6014:	ldmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6018:	svclt	0x00d82802
    601c:	ldreq	pc, [r5], #-111	; 0xffffff91
    6020:	bmi	cbd0b4 <log_oom_internal@plt+0xcba828>
    6024:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    6028:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    602c:	subsmi	r9, sl, r5, lsl #22
    6030:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6034:			; <UNDEFINED> instruction: 0x4620d154
    6038:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    603c:	bge	1184f4 <log_oom_internal@plt+0x115c68>
    6040:	andls	r2, r0, #0, 6
    6044:	sbccs	r4, r8, #2030043136	; 0x79000000
    6048:	stmiavs	r9, {r3, r5, r9, sl, lr}^
    604c:	b	ff844044 <log_oom_internal@plt+0xff8417b8>
    6050:	subeq	pc, r3, #16, 2
    6054:	bicsvc	lr, r0, #323584	; 0x4f000
    6058:	svclt	0x00184604
    605c:	andsmi	r2, r3, #268435456	; 0x10000000
    6060:	blcs	3a4cc <log_oom_internal@plt+0x37c40>
    6064:	stflsd	f5, [r4], {221}	; 0xdd
    6068:	stmdami	r2!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    606c:	bmi	88e4cc <log_oom_internal@plt+0x88bc40>
    6070:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    6074:	cfstrsmi	mvf4, [r1], #-480	; 0xfffffe20
    6078:			; <UNDEFINED> instruction: 0xf500447a
    607c:	vqadd.s8	d23, d0, d16
    6080:	ldrbtmi	r3, [ip], #-885	; 0xfffffc8b
    6084:	strls	r9, [r1], #-1282	; 0xfffffafe
    6088:	andcc	r9, r3, #0
    608c:			; <UNDEFINED> instruction: 0xf7fc2003
    6090:	strmi	lr, [r4], -r0, lsl #23
    6094:	andcs	lr, r0, r5, asr #15
    6098:	ldmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    609c:	svclt	0x00de2802
    60a0:	rsclt	r4, r4, #100, 4	; 0x40000006
    60a4:	lfmle	f4, 4, [ip, #400]!	; 0x190
    60a8:			; <UNDEFINED> instruction: 0x46214815
    60ac:			; <UNDEFINED> instruction: 0xf2404e15
    60b0:	bmi	552ea4 <log_oom_internal@plt+0x550618>
    60b4:	ldrbtmi	r4, [lr], #-1144	; 0xfffffb88
    60b8:	eorsvc	pc, r0, r0, lsl #10
    60bc:	strls	r4, [r2, #-1146]	; 0xfffffb86
    60c0:	strb	r9, [r1, r1, lsl #12]!
    60c4:	vfma.f32	d20, d0, d1
    60c8:	bmi	452e98 <log_oom_internal@plt+0x45060c>
    60cc:	ldrbtmi	r4, [ip], #-2321	; 0xfffff6ef
    60d0:			; <UNDEFINED> instruction: 0xf504447a
    60d4:	ldrbtmi	r7, [r9], #-1068	; 0xfffffbd4
    60d8:	strls	r3, [r0], #-515	; 0xfffffdfd
    60dc:	bl	13440d4 <log_oom_internal@plt+0x1341848>
    60e0:	ldmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    60e4:	andeq	r7, r1, ip, lsr sp
    60e8:	andeq	r0, r0, r8, lsl #5
    60ec:	andeq	r7, r1, lr, lsl #26
    60f0:	andeq	r8, r1, r4
    60f4:	andeq	r6, r0, r8, lsl #22
    60f8:	andeq	r4, r0, r8, ror #14
    60fc:	ldrdeq	r5, [r0], -r2
    6100:	andeq	r6, r0, r8, asr #21
    6104:	andeq	r5, r0, r2, asr #3
    6108:	andeq	r4, r0, r4, lsr #14
    610c:	andeq	r6, r0, lr, lsr #21
    6110:	andeq	r4, r0, r0, lsl r7
    6114:	andeq	r4, r0, r6, lsr pc
    6118:	addlt	fp, r2, r0, ror r5
    611c:			; <UNDEFINED> instruction: 0x460cb1b0
    6120:			; <UNDEFINED> instruction: 0x4606b311
    6124:			; <UNDEFINED> instruction: 0xf7ff4608
    6128:	cdpne	15, 0, cr15, cr5, cr5, {3}
    612c:			; <UNDEFINED> instruction: 0x462cbfb8
    6130:	strtmi	sp, [r2], -r6, lsl #22
    6134:	movwcs	r4, #1584	; 0x630
    6138:			; <UNDEFINED> instruction: 0xf7ff4629
    613c:			; <UNDEFINED> instruction: 0x4604f99b
    6140:			; <UNDEFINED> instruction: 0xf7fc4628
    6144:			; <UNDEFINED> instruction: 0x4620e9bc
    6148:	ldcllt	0, cr11, [r0, #-8]!
    614c:			; <UNDEFINED> instruction: 0xf2404c0e
    6150:	bmi	39307c <log_oom_internal@plt+0x3907f0>
    6154:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    6158:			; <UNDEFINED> instruction: 0xf504447a
    615c:	ldrbtmi	r7, [r9], #-1076	; 0xfffffbcc
    6160:	strls	r3, [r0], #-515	; 0xfffffdfd
    6164:	bl	24415c <log_oom_internal@plt+0x2418d0>
    6168:	strtmi	r4, [r0], -sl, lsl #18
    616c:	vpmax.s8	d20, d0, d10
    6170:	ldrbtmi	r3, [r9], #-970	; 0xfffffc36
    6174:	ldrtvc	pc, [r4], #-1281	; 0xfffffaff	; <UNPREDICTABLE>
    6178:	ldrbtmi	r4, [sl], #-2312	; 0xfffff6f8
    617c:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    6180:			; <UNDEFINED> instruction: 0xf7fc3203
    6184:	svclt	0x0000eafa
    6188:	andeq	r6, r0, r6, lsr #20
    618c:	andeq	r4, r0, r8, lsl #13
    6190:	andeq	r4, r0, r6, lsr r7
    6194:	andeq	r6, r0, sl, lsl #20
    6198:	andeq	r4, r0, r6, ror #12
    619c:	andeq	r4, r0, lr, lsl #29
    61a0:			; <UNDEFINED> instruction: 0xf890b5f8
    61a4:	vmla.i<illegal width 8>	<illegal reg q9.5>, <illegal reg q1.5>, d0[0]
    61a8:	ldreq	r1, [fp], r0, asr #8
    61ac:	blvs	ff13b5bc <log_oom_internal@plt+0xff138d30>
    61b0:	ldmdblt	r4!, {r0, r2, r9, sl, lr}
    61b4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    61b8:			; <UNDEFINED> instruction: 0xf7fc4638
    61bc:	strtmi	lr, [r0], -r0, lsl #19
    61c0:			; <UNDEFINED> instruction: 0x4608bdf8
    61c4:			; <UNDEFINED> instruction: 0xf7ff460e
    61c8:	mcrne	15, 0, pc, cr7, cr5, {0}	; <UNPREDICTABLE>
    61cc:			; <UNDEFINED> instruction: 0x463cbfb8
    61d0:			; <UNDEFINED> instruction: 0x4632dbf2
    61d4:	ldrtmi	r2, [r9], -r0, lsl #6
    61d8:			; <UNDEFINED> instruction: 0xf7ff4628
    61dc:			; <UNDEFINED> instruction: 0x4604fa39
    61e0:			; <UNDEFINED> instruction: 0xf7fc4638
    61e4:	strtmi	lr, [r0], -ip, ror #18
    61e8:	svclt	0x0000bdf8
    61ec:	blmi	11d8b0c <log_oom_internal@plt+0x11d6280>
    61f0:	stmdbmi	r7, {r1, r3, r4, r5, r6, sl, lr}^
    61f4:	strdlt	fp, [r7], r0
    61f8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    61fc:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    6200:			; <UNDEFINED> instruction: 0xf04f9305
    6204:			; <UNDEFINED> instruction: 0xf7fc0300
    6208:	stmdblt	r0!, {r1, r6, r7, fp, sp, lr, pc}
    620c:	ldrtmi	r4, [r8], -r4, lsl #12
    6210:	svc	0x00b6f7fb
    6214:	andcs	fp, r0, r0, asr #19
    6218:	ldm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    621c:	svclt	0x00dc2802
    6220:			; <UNDEFINED> instruction: 0xf06f2600
    6224:	cfstr32le	mvfx0, [fp], #-84	; 0xffffffac
    6228:			; <UNDEFINED> instruction: 0xf7fb4630
    622c:	bmi	e8215c <log_oom_internal@plt+0xe7f8d0>
    6230:	ldrbtmi	r4, [sl], #-2870	; 0xfffff4ca
    6234:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6238:	subsmi	r9, sl, r5, lsl #22
    623c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6240:			; <UNDEFINED> instruction: 0x4628d15f
    6244:	ldcllt	0, cr11, [r0, #28]!
    6248:			; <UNDEFINED> instruction: 0xf7fc4638
    624c:			; <UNDEFINED> instruction: 0x4606e85e
    6250:	suble	r2, r9, r0, lsl #16
    6254:	bge	11871c <log_oom_internal@plt+0x115e90>
    6258:	andls	r4, r0, #36700160	; 0x2300000
    625c:	addcs	r4, r8, #2030043136	; 0x79000000
    6260:			; <UNDEFINED> instruction: 0xf7fc68c9
    6264:			; <UNDEFINED> instruction: 0xf110e9d6
    6268:	b	13c6b7c <log_oom_internal@plt+0x13c42f0>
    626c:			; <UNDEFINED> instruction: 0x460573d0
    6270:	andcs	fp, r1, #24, 30	; 0x60
    6274:	tstle	sl, r3, lsl r2
    6278:	bicsle	r2, r5, r0, lsl #22
    627c:	ldrb	r9, [r3, r4, lsl #26]
    6280:	tstcs	r6, r6, lsr #16
    6284:	vmlsl.s8	q10, d4, d22
    6288:	stfmis	f0, [r6], #-0
    628c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6290:	eorsvc	pc, r8, r0, lsl #10
    6294:	andls	r4, r0, ip, ror r4
    6298:	vst1.8	{d19-d22}, [pc], r3
    629c:	andcs	r7, r3, r7, asr r3
    62a0:	strls	r9, [r1], #-1794	; 0xfffff8fe
    62a4:			; <UNDEFINED> instruction: 0xf7fc2600
    62a8:			; <UNDEFINED> instruction: 0x4605ea74
    62ac:			; <UNDEFINED> instruction: 0x4620e7bc
    62b0:	stm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    62b4:	svclt	0x00de2802
    62b8:	rsclt	r4, sp, #-805306362	; 0xd0000006
    62bc:	lfmle	f4, 4, [r3, #436]!	; 0x1b4
    62c0:			; <UNDEFINED> instruction: 0x46294a19
    62c4:	andcs	r4, r3, r9, lsl ip
    62c8:	andls	r4, r1, #2046820352	; 0x7a000000
    62cc:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    62d0:	ldrtvc	pc, [r8], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    62d4:	msrcc	SPSR_sx, #64, 4
    62d8:	smlsdxls	r2, sl, r4, r4
    62dc:	strls	r4, [r0], #-1026	; 0xfffffbfe
    62e0:	b	15c42d8 <log_oom_internal@plt+0x15c1a4c>
    62e4:	ldr	r4, [pc, r5, lsl #12]
    62e8:	vpadd.i8	d20, d0, d2
    62ec:	ldmdbmi	r2, {r1, r5, r6, r9, ip, sp}
    62f0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    62f4:	teqvc	r8, #12582912	; 0xc00000	; <UNPREDICTABLE>
    62f8:			; <UNDEFINED> instruction: 0xf7fc3103
    62fc:	strmi	lr, [r5], -r8, asr #21
    6300:			; <UNDEFINED> instruction: 0xf7fce792
    6304:	svclt	0x0000e8ee
    6308:	andeq	r7, r1, r4, asr #22
    630c:	andeq	r0, r0, r8, lsl #5
    6310:	andeq	r4, r0, r6, asr #16
    6314:	andeq	r7, r1, r2, lsl #22
    6318:	andeq	r7, r1, ip, ror #27
    631c:	strdeq	r6, [r0], -r0
    6320:	andeq	r4, r0, r2, asr r5
    6324:	andeq	r5, r0, r4
    6328:			; <UNDEFINED> instruction: 0x00004fb0
    632c:	andeq	r6, r0, lr, lsr #17
    6330:	andeq	r4, r0, r8, lsl #10
    6334:	andeq	r6, r0, ip, lsl #17
    6338:	andeq	r4, r0, lr, ror #9
    633c:	mvnsmi	lr, #737280	; 0xb4000
    6340:	bmi	feb57b98 <log_oom_internal@plt+0xfeb5530c>
    6344:	blmi	feb57db0 <log_oom_internal@plt+0xfeb55524>
    6348:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
    634c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6350:			; <UNDEFINED> instruction: 0xf04f9305
    6354:	stmdacs	r0, {r8, r9}
    6358:	adcshi	pc, ip, r0
    635c:	strmi	r4, [r5], -r8, lsl #13
    6360:	svceq	0x0000f1b9
    6364:	adchi	pc, r0, r0
    6368:			; <UNDEFINED> instruction: 0xf7ff4628
    636c:	mcrne	15, 0, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    6370:			; <UNDEFINED> instruction: 0x4634bfb8
    6374:	cmnlt	ip, r2, lsr fp
    6378:	ldrbtmi	r4, [fp], #-2977	; 0xfffff45f
    637c:	stmdacs	r0, {r3, r4, r6, r7, fp, sp, lr}
    6380:	adcshi	pc, r6, r0
    6384:	stmdblt	fp, {r0, r1, fp, ip, sp, lr}
    6388:	ldrbtmi	r4, [r8], #-2206	; 0xfffff762
    638c:	stmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6390:	ldcle	8, cr2, [r5], #-0
    6394:			; <UNDEFINED> instruction: 0xf7fc2000
    6398:	strmi	lr, [r7], -r8, asr #18
    639c:			; <UNDEFINED> instruction: 0xf7fc4628
    63a0:			; <UNDEFINED> instruction: 0x4642e8fc
    63a4:	ldrtmi	r4, [r0], -r1, lsl #12
    63a8:	svc	0x002af7fb
    63ac:	vrsubhn.i16	d20, <illegal reg q3.5>, q2
    63b0:			; <UNDEFINED> instruction: 0xf7fc0008
    63b4:			; <UNDEFINED> instruction: 0x2c00e93a
    63b8:			; <UNDEFINED> instruction: 0xf114da39
    63bc:			; <UNDEFINED> instruction: 0xf0000f1e
    63c0:			; <UNDEFINED> instruction: 0xf11480ae
    63c4:	rsbsle	r0, r2, r1, lsl pc
    63c8:			; <UNDEFINED> instruction: 0xf7fb2000
    63cc:	stmdacs	r2, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    63d0:	rsbmi	fp, r4, #888	; 0x378
    63d4:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    63d8:	addhi	pc, sp, r0, lsl #6
    63dc:			; <UNDEFINED> instruction: 0xf7fc4630
    63e0:	bmi	fe2805a0 <log_oom_internal@plt+0xfe27dd14>
    63e4:	ldrbtmi	r4, [sl], #-2949	; 0xfffff47b
    63e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    63ec:	subsmi	r9, sl, r5, lsl #22
    63f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    63f4:	rschi	pc, r8, r0, asr #32
    63f8:	andlt	r4, r7, r0, lsr #12
    63fc:	mvnshi	lr, #12386304	; 0xbd0000
    6400:	andeq	lr, r8, pc, ror #20
    6404:	andeq	pc, r8, r0, asr #7
    6408:	stmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    640c:	strtmi	r4, [r8], -r7, lsl #12
    6410:	stmia	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6414:	ldrtmi	r4, [r0], -r1, lsl #12
    6418:	svc	0x00a0f7fb
    641c:	vrsubhn.i16	d20, <illegal reg q3.5>, q2
    6420:			; <UNDEFINED> instruction: 0xf7fc0008
    6424:			; <UNDEFINED> instruction: 0xf114e902
    6428:	bicle	r0, r4, r9, lsl pc
    642c:	movwcs	lr, #1970	; 0x7b2
    6430:	andcc	pc, r0, r9, asr #17
    6434:			; <UNDEFINED> instruction: 0xf7fb2000
    6438:	stmdacs	r6, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    643c:	ldclmi	13, cr13, [r3], #-96	; 0xffffffa0
    6440:	msrvs	CPSR_x, #64, 4
    6444:	tstcs	r0, r3, lsl #10
    6448:	ldrdvc	pc, [r0], -r9
    644c:	bmi	1c17644 <log_oom_internal@plt+0x1c14db8>
    6450:			; <UNDEFINED> instruction: 0xf8542007
    6454:	ldrbtmi	r7, [sl], #-39	; 0xffffffd9
    6458:	andls	r4, r1, #28160	; 0x6e00
    645c:	ldrbtmi	r4, [ip], #-2670	; 0xfffff592
    6460:	strbvc	pc, [r6], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    6464:	ldrbtmi	r9, [sl], #-1794	; 0xfffff8fe
    6468:	andcc	r9, r3, #0, 8
    646c:	ldmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6470:			; <UNDEFINED> instruction: 0xf7fc4628
    6474:	vst2.32	{d30-d31}, [pc :64], r2
    6478:	vsubl.s8	q10, d16, d2
    647c:	strmi	r0, [r1], -r8, lsl #4
    6480:			; <UNDEFINED> instruction: 0xf7fb4630
    6484:	mcrne	15, 0, lr, cr4, cr14, {7}
    6488:			; <UNDEFINED> instruction: 0xf7fcdaa8
    648c:			; <UNDEFINED> instruction: 0x4603e958
    6490:	ldmdavs	ip, {sp}
    6494:	svc	0x0092f7fb
    6498:	stclle	8, cr2, [r0], #-8
    649c:	svclt	0x00b82c00
    64a0:	rsclt	r4, r4, #100, 4	; 0x40000006
    64a4:	ldr	r4, [r9, r4, ror #4]
    64a8:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    64ac:			; <UNDEFINED> instruction: 0x4630e75c
    64b0:	svc	0x0006f7fb
    64b4:	svccs	0x00004607
    64b8:	svclt	0x001cdb68
    64bc:			; <UNDEFINED> instruction: 0xf8c92301
    64c0:			; <UNDEFINED> instruction: 0xd1b73000
    64c4:			; <UNDEFINED> instruction: 0xf7fb4638
    64c8:	stmdacs	r3, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    64cc:			; <UNDEFINED> instruction: 0xf06fdc7e
    64d0:	usada8	r3, r0, r4, r0
    64d4:	vfma.f32	q10, q0, <illegal reg q0.5>
    64d8:	bmi	145b490 <log_oom_internal@plt+0x1458c04>
    64dc:	ldrbtmi	r4, [ip], #-2385	; 0xfffff6af
    64e0:			; <UNDEFINED> instruction: 0xf504447a
    64e4:	ldrbtmi	r7, [r9], #-1086	; 0xfffffbc2
    64e8:	strls	r3, [r0], #-515	; 0xfffffdfd
    64ec:	stmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    64f0:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    64f4:	bmi	1380224 <log_oom_internal@plt+0x137d998>
    64f8:	mcrrmi	6, 2, r4, sp, cr1
    64fc:	ldrbtmi	r2, [sl], #-3
    6500:	bmi	132ad0c <log_oom_internal@plt+0x1328480>
    6504:			; <UNDEFINED> instruction: 0xf504447c
    6508:	vshl.s8	<illegal reg q11.5>, q3, q0
    650c:	ldrbtmi	r6, [sl], #-786	; 0xfffffcee
    6510:	strmi	r9, [r2], #-1024	; 0xfffffc00
    6514:			; <UNDEFINED> instruction: 0xf7fc9502
    6518:			; <UNDEFINED> instruction: 0x4604e93c
    651c:			; <UNDEFINED> instruction: 0x4630e75e
    6520:	mcr	7, 6, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    6524:	strmi	r1, [r7], -r3, lsl #25
    6528:	andcs	sp, r0, r5, asr #3
    652c:	svc	0x0046f7fb
    6530:			; <UNDEFINED> instruction: 0xf77f2802
    6534:	qsaxmi	sl, r1, r3
    6538:	vmovmi	s31, s32, r4, r0
    653c:	svcmi	0x00402003
    6540:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6544:	subvc	pc, r6, #8388608	; 0x800000
    6548:	andls	r4, r0, #2130706432	; 0x7f000000
    654c:	tstvs	r6, #64, 4	; <UNPREDICTABLE>
    6550:	strls	r1, [r2, #-2082]	; 0xfffff7de
    6554:			; <UNDEFINED> instruction: 0xf7fc9701
    6558:			; <UNDEFINED> instruction: 0x4604e91c
    655c:			; <UNDEFINED> instruction: 0x4628e73e
    6560:			; <UNDEFINED> instruction: 0xf7fc4d38
    6564:	bmi	e405d4 <log_oom_internal@plt+0xe3dd48>
    6568:	ldrbtmi	r4, [sp], #-1569	; 0xfffff9df
    656c:	vqshl.s8	q10, q13, q0
    6570:			; <UNDEFINED> instruction: 0xf5026326
    6574:	bmi	d63694 <log_oom_internal@plt+0xd60e08>
    6578:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    657c:	andls	r9, r2, r1, lsl #10
    6580:	strmi	r2, [r2], #-3
    6584:	stmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6588:	str	r4, [r7, -r4, lsl #12]!
    658c:			; <UNDEFINED> instruction: 0xf7fb2000
    6590:	stmdacs	r2, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
    6594:	rsbsmi	fp, ip, #888	; 0x378
    6598:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    659c:	svcge	0x001ef77f
    65a0:	andcs	r4, r3, fp, lsr #24
    65a4:	ldrtmi	r4, [r9], -fp, lsr #20
    65a8:	strls	r4, [r1], #-1148	; 0xfffffb84
    65ac:	ldrbtmi	r4, [sl], #-3114	; 0xfffff3d6
    65b0:	subvc	pc, r6, #8388608	; 0x800000
    65b4:	bicvs	pc, r3, #1325400064	; 0x4f000000
    65b8:	andls	r4, r0, #124, 8	; 0x7c000000
    65bc:	stmdane	r2!, {r1, r8, sl, ip, pc}
    65c0:	stmia	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65c4:	str	r4, [r9, -r4, lsl #12]
    65c8:	svc	0x008af7fb
    65cc:	ldrtmi	r9, [r9], -r2, lsl #10
    65d0:	vadd.f32	d20, d0, d18
    65d4:	bmi	89f244 <log_oom_internal@plt+0x89c9b8>
    65d8:	ldrbtmi	r2, [sp], #-4
    65dc:	ldrbtmi	r4, [sl], #-3105	; 0xfffff3df
    65e0:			; <UNDEFINED> instruction: 0xf502447c
    65e4:	strls	r7, [r1], #-582	; 0xfffffdba
    65e8:	ldreq	pc, [r0], #-111	; 0xffffff91
    65ec:	strtmi	r9, [sl], -r0, lsl #4
    65f0:			; <UNDEFINED> instruction: 0xf7fc3203
    65f4:	ldrbt	lr, [r1], lr, asr #17
    65f8:	andeq	r7, r1, sl, ror #19
    65fc:	andeq	r0, r0, r8, lsl #5
    6600:	andeq	r7, r1, lr, asr #25
    6604:			; <UNDEFINED> instruction: 0x000046b6
    6608:	andeq	r7, r1, lr, asr #18
    660c:	ldrdeq	r7, [r1], -r0
    6610:	andeq	r4, r0, r6, ror #30
    6614:	andeq	r6, r0, lr, lsl r7
    6618:	andeq	r4, r0, sl, ror r3
    661c:	muleq	r0, lr, r6
    6620:	andeq	r4, r0, r0, lsl #6
    6624:	andeq	r4, r0, r6, lsr #22
    6628:	andeq	r4, r0, lr, asr #10
    662c:	andeq	r4, r0, sl, asr #27
    6630:	andeq	r6, r0, r8, ror r6
    6634:	ldrdeq	r4, [r0], -r2
    6638:	andeq	r6, r0, ip, lsr r6
    663c:	muleq	r0, lr, r2
    6640:			; <UNDEFINED> instruction: 0x00004db4
    6644:	andeq	r4, r0, lr, lsr #28
    6648:	andeq	r6, r0, r0, lsl r6
    664c:	andeq	r4, r0, r6, ror #4
    6650:	andeq	r4, r0, r0, lsr #27
    6654:	andeq	r6, r0, lr, asr #11
    6658:	andeq	r4, r0, r8, lsr #4
    665c:	andeq	r4, r0, r6, lsl #4
    6660:	muleq	r0, lr, r5
    6664:	andeq	r4, r0, ip, lsl #27
    6668:	blmi	1298f94 <log_oom_internal@plt+0x1296708>
    666c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6670:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    6674:	movwls	r6, #14363	; 0x381b
    6678:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    667c:	eorsle	r2, r6, r0, lsl #16
    6680:	vst2.8	{d6,d8}, [r2], r2
    6684:			; <UNDEFINED> instruction: 0xf5b24270
    6688:	andle	r4, r2, r0, lsl #31
    668c:	blcs	60ba0 <log_oom_internal@plt+0x5e314>
    6690:	strcs	sp, [r0], #-2061	; 0xfffff7f3
    6694:	blmi	fd8f9c <log_oom_internal@plt+0xfd6710>
    6698:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    669c:	blls	e070c <log_oom_internal@plt+0xdde80>
    66a0:			; <UNDEFINED> instruction: 0xf04f405a
    66a4:	cmnle	r0, r0, lsl #6
    66a8:	andlt	r4, r5, r0, lsr #12
    66ac:	ldcmi	13, cr11, [fp, #-960]!	; 0xfffffc40
    66b0:	strls	r2, [r2], #-1024	; 0xfffffc00
    66b4:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    66b8:	blle	19714c <log_oom_internal@plt+0x1948c0>
    66bc:	svclt	0x00184626
    66c0:	ldrtmi	r2, [r0], -r1, lsl #8
    66c4:	ldcl	7, cr15, [ip, #-1004]!	; 0xfffffc14
    66c8:	ldmdami	r5!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    66cc:	ldrbtmi	sl, [r8], #-2306	; 0xfffff6fe
    66d0:	ldm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    66d4:	blle	60def4 <log_oom_internal@plt+0x60b668>
    66d8:	ldrtmi	r9, [r0], -r2, lsl #28
    66dc:	svc	0x004af7fb
    66e0:	blle	70df04 <log_oom_internal@plt+0x70b678>
    66e4:	strcs	fp, [r1], #-3852	; 0xfffff0f4
    66e8:	eorvs	r2, ip, r0, lsl #8
    66ec:	stcmi	7, cr14, [sp], #-932	; 0xfffffc5c
    66f0:	mvncs	pc, #64, 4
    66f4:	pushmi	{r2, r3, r5, r9, fp, lr}
    66f8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    66fc:	strbvc	pc, [lr], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    6700:	andcc	r4, r3, #2030043136	; 0x79000000
    6704:			; <UNDEFINED> instruction: 0xf7fc9400
    6708:			; <UNDEFINED> instruction: 0x4620e838
    670c:	mrc	7, 2, APSR_nzcv, cr6, cr11, {7}
    6710:	stcle	8, cr2, [lr], {6}
    6714:	strcs	r9, [r1], #-2050	; 0xfffff7fe
    6718:	ldcl	7, cr15, [r2, #-1004]	; 0xfffffc14
    671c:			; <UNDEFINED> instruction: 0x4620e7ba
    6720:	mcr	7, 2, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    6724:	ldcle	8, cr2, [sl], {6}
    6728:	strcs	r4, [r1], #-1584	; 0xfffff9d0
    672c:	stcl	7, cr15, [r8, #-1004]	; 0xfffffc14
    6730:	ldcmi	7, cr14, [pc], {176}	; 0xb0
    6734:	bmi	7d8000 <log_oom_internal@plt+0x7d5774>
    6738:	bicscs	pc, sl, #64, 4
    673c:	ldrbtmi	r4, [ip], #-3358	; 0xfffff2e2
    6740:			; <UNDEFINED> instruction: 0xf504447a
    6744:	andcc	r7, r3, #1392508928	; 0x53000000
    6748:	andcs	r4, r7, sp, ror r4
    674c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    6750:	ldmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6754:			; <UNDEFINED> instruction: 0xf7fb9802
    6758:	strcs	lr, [r1], #-3380	; 0xfffff2cc
    675c:	bmi	6005cc <log_oom_internal@plt+0x5fdd40>
    6760:	ldcmi	6, cr4, [r7], {57}	; 0x39
    6764:	teqvc	r8, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    6768:	ldrbtmi	r4, [sl], #-3350	; 0xfffff2ea
    676c:			; <UNDEFINED> instruction: 0xf502447c
    6770:	ldrbtmi	r7, [sp], #-595	; 0xfffffdad
    6774:	stmib	sp, {r0, r1, r2, sp}^
    6778:	cfstr64ne	mvdx2, [r2]
    677c:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6780:			; <UNDEFINED> instruction: 0xf7fb9802
    6784:	strcs	lr, [r1], #-3358	; 0xfffff2e2
    6788:			; <UNDEFINED> instruction: 0xf7fbe784
    678c:	svclt	0x0000eeaa
    6790:	andeq	r7, r1, r8, asr #13
    6794:	andeq	r0, r0, r8, lsl #5
    6798:	muleq	r1, ip, r6
    679c:	andeq	r7, r1, ip, asr #18
    67a0:	andeq	r4, r0, r6, lsl #26
    67a4:	andeq	r6, r0, r4, lsl #9
    67a8:	andeq	r4, r0, r6, ror #1
    67ac:	ldrdeq	r4, [r0], -r0
    67b0:	andeq	r6, r0, lr, lsr r4
    67b4:	andeq	r4, r0, r0, lsr #1
    67b8:			; <UNDEFINED> instruction: 0x00004cb0
    67bc:	andeq	r6, r0, r2, lsl r4
    67c0:	andeq	r4, r0, r4, ror r0
    67c4:			; <UNDEFINED> instruction: 0x00004cba
    67c8:	svcmi	0x00f0e92d
    67cc:			; <UNDEFINED> instruction: 0xf8df4616
    67d0:			; <UNDEFINED> instruction: 0x461d2510
    67d4:	strcc	pc, [ip, #-2271]	; 0xfffff721
    67d8:	ldrbtmi	fp, [sl], #-165	; 0xffffff5b
    67dc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    67e0:			; <UNDEFINED> instruction: 0xf04f9323
    67e4:	stmdacs	r0, {r8, r9}
    67e8:	cmnhi	r6, r0	; <UNPREDICTABLE>
    67ec:	stmdbcs	r0, {r0, r1, r2, r3, r9, sl, lr}
    67f0:	orrhi	pc, r0, r0
    67f4:			; <UNDEFINED> instruction: 0xf0002e00
    67f8:			; <UNDEFINED> instruction: 0xf89081a2
    67fc:	strmi	r3, [r4], -r0, asr #32
    6800:	ldrle	r0, [r7], #-1881	; 0xfffff8a7
    6804:	ldrle	r0, [r5], #-2010	; 0xfffff826
    6808:	ldrle	r0, [r3], #-1947	; 0xfffff865
    680c:	tstcs	r0, r0, lsr r6
    6810:	ldcl	7, cr15, [ip], #1004	; 0x3ec
    6814:	ldrbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    6818:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    681c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6820:	blls	8e0890 <log_oom_internal@plt+0x8de004>
    6824:			; <UNDEFINED> instruction: 0xf04f405a
    6828:			; <UNDEFINED> instruction: 0xf0400300
    682c:	eorlt	r8, r5, r6, asr r2
    6830:	svchi	0x00f0e8bd
    6834:			; <UNDEFINED> instruction: 0xf0002d00
    6838:	strtmi	r8, [r8], -sp, lsr #1
    683c:			; <UNDEFINED> instruction: 0xff14f7ff
    6840:			; <UNDEFINED> instruction: 0xf0402800
    6844:			; <UNDEFINED> instruction: 0xf8948089
    6848:			; <UNDEFINED> instruction: 0xf0188040
    684c:			; <UNDEFINED> instruction: 0xf0080b01
    6850:			; <UNDEFINED> instruction: 0xf0000104
    6854:	stmibvs	r2!, {r2, r3, r4, r5, r7, pc}
    6858:	addsmi	r6, sl, #2801664	; 0x2ac000
    685c:	andls	r9, r7, #1610612736	; 0x60000000
    6860:	adcshi	pc, r5, r0
    6864:			; <UNDEFINED> instruction: 0xf0402900
    6868:	stmdbvs	fp!, {r2, r3, r4, r5, r7, pc}
    686c:	stmdbeq	r2, {r3, ip, sp, lr, pc}
    6870:	beq	303784 <log_oom_internal@plt+0x300ef8>
    6874:	stc	7, cr15, [r2, #1004]!	; 0x3ec
    6878:	stmdacs	r6, {r0, r1, r2, r9, fp, ip, pc}
    687c:			; <UNDEFINED> instruction: 0xf04fdd2a
    6880:			; <UNDEFINED> instruction: 0xf1b932ff
    6884:			; <UNDEFINED> instruction: 0xf0400f00
    6888:	andls	r8, r4, #1073741855	; 0x4000001f
    688c:	movtvc	pc, #54351	; 0xd44f	; <UNPREDICTABLE>
    6890:	tstcs	r0, r6, lsl #20
    6894:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6898:	ldrbgt	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    689c:	ldrbtmi	r9, [r8], #-515	; 0xfffffdfd
    68a0:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    68a4:			; <UNDEFINED> instruction: 0xf50044fc
    68a8:			; <UNDEFINED> instruction: 0x9602705c
    68ac:	andls	r4, r0, sl, ror r4
    68b0:	andcs	r3, r7, r3, lsl #4
    68b4:	andgt	pc, r4, sp, asr #17
    68b8:	svc	0x006af7fb
    68bc:	umaalls	pc, r0, r4, r8	; <UNPREDICTABLE>
    68c0:	bleq	828ec <log_oom_internal@plt+0x80060>
    68c4:	stmdbeq	r2, {r0, r3, ip, sp, lr, pc}
    68c8:	rscscc	pc, pc, #79	; 0x4f
    68cc:	svceq	0x0000f1bb
    68d0:	stmibvs	r2!, {ip, lr, pc}
    68d4:	mvnscc	pc, #79	; 0x4f
    68d8:	svceq	0x0000f1b9
    68dc:	stmibvs	r3!, {ip, lr, pc}^
    68e0:	ldrne	pc, [r4], #-2271	; 0xfffff721
    68e4:	addpl	pc, r0, pc, asr #8
    68e8:	ldrtmi	r9, [r8], -r0
    68ec:			; <UNDEFINED> instruction: 0xf7fb4479
    68f0:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    68f4:	teqhi	r2, r0, asr #5	; <UNPREDICTABLE>
    68f8:	andcs	r6, r0, sp, lsr #18
    68fc:	ldcl	7, cr15, [lr, #-1004]	; 0xfffffc14
    6900:	ldrbmi	pc, [r0, #-1029]!	; 0xfffffbfb	; <UNPREDICTABLE>
    6904:	svcmi	0x0020f5b5
    6908:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    690c:	vsub.i8	d2, d0, d6
    6910:			; <UNDEFINED> instruction: 0x4638817b
    6914:			; <UNDEFINED> instruction: 0xf7fb4651
    6918:	stmdacs	r0, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    691c:	svcge	0x0076f6bf
    6920:	svc	0x000cf7fb
    6924:	andcs	r4, r0, r3, lsl #12
    6928:			; <UNDEFINED> instruction: 0xf7fb681c
    692c:	stmdacs	r2, {r3, r6, r8, sl, fp, sp, lr, pc}
    6930:	ldclmi	13, cr13, [r2, #280]!	; 0x118
    6934:	ldmmi	r2!, {r0, r5, r9, sl, lr}^
    6938:	movtcc	pc, #57920	; 0xe240	; <UNPREDICTABLE>
    693c:	ldrbtmi	r4, [sp], #-2801	; 0xfffff50f
    6940:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6944:	subsvc	pc, ip, r0, lsl #10
    6948:	andls	r3, r0, r3, lsl #4
    694c:	strls	r2, [r2], -r3
    6950:			; <UNDEFINED> instruction: 0xf7fb9501
    6954:	smmla	sp, lr, pc, lr	; <UNPREDICTABLE>
    6958:			; <UNDEFINED> instruction: 0xf7fb2000
    695c:	stmdacs	r2, {r4, r5, r8, sl, fp, sp, lr, pc}
    6960:			; <UNDEFINED> instruction: 0xf04fbfd8
    6964:			; <UNDEFINED> instruction: 0xf77f30ff
    6968:	stmiami	r7!, {r0, r2, r4, r6, r8, r9, sl, fp, sp, pc}^
    696c:	bmi	ff9ced78 <log_oom_internal@plt+0xff9cc4ec>
    6970:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    6974:	ldrbtmi	r4, [r8], #-3302	; 0xfffff31a
    6978:			; <UNDEFINED> instruction: 0xf500447a
    697c:	ldrbtmi	r7, [ip], #-92	; 0xffffffa4
    6980:	andcc	r9, r3, #0
    6984:	movwcc	pc, #62016	; 0xf240	; <UNPREDICTABLE>
    6988:	andcs	r9, r3, r2, lsl #12
    698c:			; <UNDEFINED> instruction: 0xf7fb9401
    6990:	ldr	lr, [pc, -r0, lsl #30]!
    6994:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    6998:	andcs	r4, r3, r9, lsr r6
    699c:			; <UNDEFINED> instruction: 0xf7fb4642
    69a0:	stmdacs	r0, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    69a4:	strbmi	fp, [r5], -r8, lsr #31
    69a8:	svcge	0x0047f6bf
    69ac:	mcr	7, 6, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    69b0:	strtmi	r4, [r8], -r3, lsl #12
    69b4:			; <UNDEFINED> instruction: 0xf7fb681c
    69b8:	stmdacs	r2, {r1, r8, sl, fp, sp, lr, pc}
    69bc:	tsthi	sl, r0, lsl #6	; <UNPREDICTABLE>
    69c0:	rscvc	lr, r4, r4, lsl #21
    69c4:	rscvc	lr, r4, r0, lsr #23
    69c8:	submi	fp, r0, #192, 4
    69cc:			; <UNDEFINED> instruction: 0xf018e722
    69d0:	subsle	r0, r2, r2, lsl #18
    69d4:	stmibvs	fp!, {r1, r5, r6, r7, r8, fp, sp, lr}^
    69d8:	umaalle	r4, lr, sl, r2
    69dc:			; <UNDEFINED> instruction: 0xf0002900
    69e0:			; <UNDEFINED> instruction: 0xf01880d3
    69e4:			; <UNDEFINED> instruction: 0xf8d40f10
    69e8:	svclt	0x0008a020
    69ec:			; <UNDEFINED> instruction: 0x9010f8d5
    69f0:	andcs	sp, r1, r0, asr r0
    69f4:			; <UNDEFINED> instruction: 0x9010f8d5
    69f8:	svceq	0x0049f019
    69fc:	cmnmi	r0, #150994944	; 0x9000000	; <UNPREDICTABLE>
    6a00:			; <UNDEFINED> instruction: 0xf02abf08
    6a04:			; <UNDEFINED> instruction: 0xf0190a49
    6a08:	svclt	0x00080f92
    6a0c:	beq	fe4c2abc <log_oom_internal@plt+0xfe4c0230>
    6a10:	svcvc	0x0092f419
    6a14:			; <UNDEFINED> instruction: 0xf42abf08
    6a18:			; <UNDEFINED> instruction: 0xf5b37a92
    6a1c:			; <UNDEFINED> instruction: 0xf0004f80
    6a20:	vld4.8	{d8,d10,d12,d14}, [sl], r8
    6a24:	bllt	fea213ac <log_oom_internal@plt+0xfea1eb20>
    6a28:			; <UNDEFINED> instruction: 0xf43f2900
    6a2c:	andcs	sl, r0, pc, ror #29
    6a30:	stcl	7, cr15, [r4], {251}	; 0xfb
    6a34:	cmnmi	r0, #150994944	; 0x9000000	; <UNPREDICTABLE>
    6a38:	svcmi	0x0020f5b3
    6a3c:	b	fe2babe8 <log_oom_internal@plt+0xfe2b835c>
    6a40:	vaddw.u8	q8, <illegal reg q0.5>, d9
    6a44:	stmdbcs	r0, {r0, r1, r3, r8}
    6a48:	svcge	0x0060f47f
    6a4c:			; <UNDEFINED> instruction: 0xf77f2806
    6a50:	ldmmi	r0!, {r0, r2, r3, r4, r6, r7, r9, sl, fp, sp, pc}
    6a54:	movtcc	pc, #41536	; 0xa240	; <UNPREDICTABLE>
    6a58:	vldmiami	r0!, {s8-s182}
    6a5c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6a60:	subsvc	pc, ip, r0, lsl #10
    6a64:	andls	r4, r0, ip, ror r4
    6a68:			; <UNDEFINED> instruction: 0xf8cd3203
    6a6c:	strls	sl, [r2], -ip
    6a70:	strls	r2, [r1], #-7
    6a74:	mcr	7, 4, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    6a78:	stmdbcs	r0, {r3, r6, r7, r9, sl, sp, lr, pc}
    6a7c:	mcrge	4, 6, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    6a80:	svceq	0x0010f018
    6a84:	ldrdge	pc, [r0], -r4	; <UNPREDICTABLE>
    6a88:			; <UNDEFINED> instruction: 0xf8d5bf08
    6a8c:	sbcle	r9, lr, r0, lsl r0
    6a90:	str	r2, [pc, r0]!
    6a94:			; <UNDEFINED> instruction: 0xf7fb2000
    6a98:			; <UNDEFINED> instruction: 0xf409ec92
    6a9c:			; <UNDEFINED> instruction: 0xf5b34370
    6aa0:			; <UNDEFINED> instruction: 0xf0004f20
    6aa4:	b	a66cb4 <log_oom_internal@plt+0xa64428>
    6aa8:	b	286ed8 <log_oom_internal@plt+0x28464c>
    6aac:			; <UNDEFINED> instruction: 0xf3c10909
    6ab0:	stmdbcs	r0, {r0, r1, r3, r8}
    6ab4:	stmdacs	r6, {r1, r2, r3, r4, r5, r6, ip, lr, pc}
    6ab8:	rschi	pc, r1, r0, lsl #6
    6abc:	ldrtmi	r4, [r8], -r9, asr #12
    6ac0:	mcr	7, 6, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    6ac4:	vmlal.s8	q9, d0, d0
    6ac8:			; <UNDEFINED> instruction: 0xf89480f1
    6acc:			; <UNDEFINED> instruction: 0xf0099040
    6ad0:			; <UNDEFINED> instruction: 0xf0090b01
    6ad4:	subs	r0, sl, r2, lsl #18
    6ad8:	vfma.f32	d20, d16, d1
    6adc:	bmi	fe4536e8 <log_oom_internal@plt+0xfe450e5c>
    6ae0:	ldrbtmi	r4, [ip], #-2449	; 0xfffff66f
    6ae4:			; <UNDEFINED> instruction: 0xf504447a
    6ae8:	ldrbtmi	r7, [r9], #-1112	; 0xfffffba8
    6aec:	strls	r3, [r0], #-515	; 0xfffffdfd
    6af0:	mcr	7, 2, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    6af4:	strmi	r4, [r8], -sp, lsl #25
    6af8:	vpmax.s8	d20, d16, d13
    6afc:	stmibmi	sp, {r1, r8, r9, ip, sp}
    6b00:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6b04:	ldrbvc	pc, [r8], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    6b08:	andcc	r4, r3, #2030043136	; 0x79000000
    6b0c:			; <UNDEFINED> instruction: 0xf7fb9400
    6b10:	stmdacs	r6, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
    6b14:	mrcge	7, 3, APSR_nzcv, cr10, cr15, {3}
    6b18:	vadd.i8	d20, d16, d7
    6b1c:	bmi	fe1d3838 <log_oom_internal@plt+0xfe1d0fac>
    6b20:	stfmis	f2, [r7], {0}
    6b24:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6b28:	subsvc	pc, ip, r0, lsl #10
    6b2c:	andls	r4, r0, ip, ror r4
    6b30:	strls	r3, [r2], -r3, lsl #4
    6b34:	andcs	r9, r7, r1, lsl #8
    6b38:	mcr	7, 1, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    6b3c:	stcmi	6, cr14, [r1], {102}	; 0x66
    6b40:	bmi	fe058408 <log_oom_internal@plt+0xfe055b7c>
    6b44:	movwcc	pc, #12864	; 0x3240	; <UNPREDICTABLE>
    6b48:	ldrbtmi	r4, [ip], #-2432	; 0xfffff680
    6b4c:			; <UNDEFINED> instruction: 0xf504447a
    6b50:	ldrbtmi	r7, [r9], #-1112	; 0xfffffba8
    6b54:	strls	r3, [r0], #-515	; 0xfffffdfd
    6b58:	mcr	7, 0, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    6b5c:	stcl	7, cr15, [lr, #1004]!	; 0x3ec
    6b60:	andcs	r4, r0, r3, lsl #12
    6b64:			; <UNDEFINED> instruction: 0xf7fb681c
    6b68:	stmdacs	r2, {r1, r3, r5, sl, fp, sp, lr, pc}
    6b6c:	svcge	0x0028f77f
    6b70:			; <UNDEFINED> instruction: 0x46214d77
    6b74:	vtst.8	q10, q0, <illegal reg q11.5>
    6b78:	bmi	1dd3878 <log_oom_internal@plt+0x1dd0fec>
    6b7c:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    6b80:			; <UNDEFINED> instruction: 0xe6df447a
    6b84:	str	r6, [r0], r2, ror #19
    6b88:			; <UNDEFINED> instruction: 0xf3c3692b
    6b8c:	andcs	r0, r0, fp, lsl #20
    6b90:	ldc	7, cr15, [r4], {251}	; 0xfb
    6b94:			; <UNDEFINED> instruction: 0xf77f2806
    6b98:			; <UNDEFINED> instruction: 0xf1bbae97
    6b9c:			; <UNDEFINED> instruction: 0xf0400f00
    6ba0:			; <UNDEFINED> instruction: 0xf04f8099
    6ba4:	movwls	r3, #25599	; 0x63ff
    6ba8:	stmdacs	r6, {r0, r3, r5, r6, r9, sl, sp, lr, pc}
    6bac:			; <UNDEFINED> instruction: 0xf008dc4c
    6bb0:	str	r0, [r9], r2, lsl #18
    6bb4:	ldclle	8, cr2, [sl, #24]!
    6bb8:	ldrdgt	pc, [r0, pc]!	; <UNPREDICTABLE>
    6bbc:	msrcc	CPSR_fx, #64, 4
    6bc0:	andcs	r4, r7, r7, ror #20
    6bc4:			; <UNDEFINED> instruction: 0xf8cd44fc
    6bc8:			; <UNDEFINED> instruction: 0xf8dfc004
    6bcc:	ldrbtmi	ip, [sl], #-408	; 0xfffffe68
    6bd0:	subsvc	pc, ip, #8388608	; 0x800000
    6bd4:	andls	pc, ip, sp, asr #17
    6bd8:	andls	r4, r0, #252, 8	; 0xfc000000
    6bdc:			; <UNDEFINED> instruction: 0xf10c9602
    6be0:			; <UNDEFINED> instruction: 0xf7fb0203
    6be4:			; <UNDEFINED> instruction: 0xf894edd6
    6be8:			; <UNDEFINED> instruction: 0xf0099040
    6bec:			; <UNDEFINED> instruction: 0xf0090b01
    6bf0:	strb	r0, [ip, r2, lsl #18]
    6bf4:			; <UNDEFINED> instruction: 0x46214d5c
    6bf8:	vtst.8	q10, q0, q6
    6bfc:	bmi	171382c <log_oom_internal@plt+0x1710fa0>
    6c00:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    6c04:			; <UNDEFINED> instruction: 0xe69d447a
    6c08:	vst2.16	{d20-d21}, [pc :64], sl
    6c0c:	bmi	16a3960 <log_oom_internal@plt+0x16a10d4>
    6c10:	ldfmie	f2, [sl], {-0}
    6c14:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6c18:	subsvc	pc, ip, r0, lsl #10
    6c1c:	andls	r4, r0, ip, ror r4
    6c20:			; <UNDEFINED> instruction: 0xf8cd3203
    6c24:	strls	sl, [r2], -ip
    6c28:	strls	r2, [r1], #-7
    6c2c:	ldc	7, cr15, [r0, #1004]!	; 0x3ec
    6c30:	tstlt	r8, pc, ror #12
    6c34:			; <UNDEFINED> instruction: 0xf7fb2000
    6c38:	ldr	lr, [r4, -r2, asr #23]!
    6c3c:			; <UNDEFINED> instruction: 0xf43f2900
    6c40:			; <UNDEFINED> instruction: 0xf7fbade5
    6c44:			; <UNDEFINED> instruction: 0xe6faebbc
    6c48:	vadd.i8	q10, q0, <illegal reg q6.5>
    6c4c:	bmi	13538e8 <log_oom_internal@plt+0x135105c>
    6c50:			; <UNDEFINED> instruction: 0xf8df2100
    6c54:	ldrbtmi	ip, [r8], #-308	; 0xfffffecc
    6c58:			; <UNDEFINED> instruction: 0xf500447a
    6c5c:	ldrbtmi	r7, [ip], #92	; 0x5c
    6c60:	andcc	r9, r3, #0
    6c64:	strls	r2, [r2], -r7
    6c68:	andgt	pc, r4, sp, asr #17
    6c6c:	ldc	7, cr15, [r0, #1004]	; 0x3ec
    6c70:	umaalls	pc, r0, r4, r8	; <UNPREDICTABLE>
    6c74:	bleq	82ca0 <log_oom_internal@plt+0x80414>
    6c78:	stmdbeq	r2, {r0, r3, ip, sp, lr, pc}
    6c7c:	stmdami	r3, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}^
    6c80:	movtvc	pc, #46159	; 0xb44f	; <UNPREDICTABLE>
    6c84:	tstcs	r0, r2, asr #20
    6c88:	ldrdgt	pc, [r8, -pc]
    6c8c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6c90:	subsvc	pc, ip, r0, lsl #10
    6c94:	strdls	r4, [r0], -ip
    6c98:			; <UNDEFINED> instruction: 0xf8cd3203
    6c9c:	strls	r9, [r2], -ip
    6ca0:			; <UNDEFINED> instruction: 0xf8cd2007
    6ca4:			; <UNDEFINED> instruction: 0xf7fbc004
    6ca8:	smlsdx	r7, r4, sp, lr
    6cac:	stcl	7, cr15, [r6, #-1004]	; 0xfffffc14
    6cb0:	andcs	r4, r0, r3, lsl #12
    6cb4:			; <UNDEFINED> instruction: 0xf7fb681c
    6cb8:	stmdacs	r2, {r1, r7, r8, r9, fp, sp, lr, pc}
    6cbc:	mcrge	7, 4, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    6cc0:			; <UNDEFINED> instruction: 0x46214d35
    6cc4:	vtst.8	d20, d0, d21
    6cc8:	bmi	d53988 <log_oom_internal@plt+0xd510fc>
    6ccc:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    6cd0:			; <UNDEFINED> instruction: 0xe637447a
    6cd4:	movwls	r6, #27043	; 0x69a3
    6cd8:			; <UNDEFINED> instruction: 0xf7fbe5d1
    6cdc:	svclt	0x0000ec02
    6ce0:	andeq	r7, r1, sl, asr r5
    6ce4:	andeq	r0, r0, r8, lsl #5
    6ce8:	andeq	r7, r1, r8, lsl r5
    6cec:	ldrdeq	r6, [r0], -lr
    6cf0:	andeq	r4, r0, r0, asr #25
    6cf4:	andeq	r3, r0, r4, lsr pc
    6cf8:	andeq	r6, r0, r4
    6cfc:	andeq	r4, r0, sl, lsl #24
    6d00:	andeq	r6, r0, ip, lsr r2
    6d04:	muleq	r0, lr, lr
    6d08:	andeq	r6, r0, r6, lsl #4
    6d0c:	andeq	r3, r0, r8, ror #28
    6d10:	andeq	r4, r0, r2, ror #21
    6d14:	andeq	r6, r0, r0, lsr #2
    6d18:	andeq	r3, r0, r2, lsl #27
    6d1c:	andeq	r4, r0, r0, ror #22
    6d20:	muleq	r0, sl, r0
    6d24:	strdeq	r3, [r0], -ip
    6d28:	andeq	r3, r0, sl, lsr #27
    6d2c:	andeq	r6, r0, ip, ror r0
    6d30:	ldrdeq	r3, [r0], -lr
    6d34:	andeq	r4, r0, r0, lsl #10
    6d38:	andeq	r6, r0, r8, asr r0
    6d3c:			; <UNDEFINED> instruction: 0x00003cba
    6d40:	andeq	r4, r0, r4, ror sl
    6d44:	andeq	r6, r0, r2, lsr r0
    6d48:	muleq	r0, r4, ip
    6d4c:			; <UNDEFINED> instruction: 0x000044ba
    6d50:	andeq	r4, r0, r8, lsl #20
    6d54:	strdeq	r5, [r0], -lr
    6d58:	andeq	r3, r0, r0, ror #24
    6d5c:	andeq	r4, r0, r4, lsr r9
    6d60:	andeq	r5, r0, lr, lsr #31
    6d64:	andeq	r3, r0, r8, lsl #24
    6d68:	muleq	r0, r0, r4
    6d6c:	andeq	r5, r0, sl, ror pc
    6d70:	ldrdeq	r3, [r0], -ip
    6d74:	andeq	r5, r0, r8, ror #30
    6d78:	andeq	r3, r0, sl, asr #23
    6d7c:	andeq	r4, r0, r8, asr #19
    6d80:	andeq	r5, r0, r6, lsr #30
    6d84:	andeq	r3, r0, r8, lsl #23
    6d88:	andeq	r4, r0, lr, ror #16
    6d8c:	strdeq	r5, [r0], -r0
    6d90:	andeq	r3, r0, r2, asr fp
    6d94:	andeq	r4, r0, ip, lsl #17
    6d98:	andeq	r4, r0, ip, ror r8
    6d9c:	andeq	r5, r0, lr, lsr #29
    6da0:	andeq	r3, r0, r0, lsl fp
    6da4:	mvnsmi	lr, sp, lsr #18
    6da8:	stmdacs	r0, {r1, r2, r7, ip, sp, pc}
    6dac:	addshi	pc, r3, r0
    6db0:	stmdbcs	r0, {r3, r7, r9, sl, lr}
    6db4:	addshi	pc, sp, r0
    6db8:	stmvs	r0, {r2, r9, sl, lr}
    6dbc:			; <UNDEFINED> instruction: 0xf0002800
    6dc0:	stmdavs	r3!, {r0, r1, r2, r5, r7, pc}
    6dc4:			; <UNDEFINED> instruction: 0xf0402b77
    6dc8:			; <UNDEFINED> instruction: 0x460880b1
    6dcc:	blx	3c4dd0 <log_oom_internal@plt+0x3c2544>
    6dd0:	svclt	0x00bc1e05
    6dd4:			; <UNDEFINED> instruction: 0xf04f462c
    6dd8:	blle	c14ddc <log_oom_internal@plt+0xc12550>
    6ddc:			; <UNDEFINED> instruction: 0xf7fb4640
    6de0:			; <UNDEFINED> instruction: 0xf994ebdc
    6de4:			; <UNDEFINED> instruction: 0xf6406040
    6de8:			; <UNDEFINED> instruction: 0xf6405201
    6dec:	vsubw.s8	<illegal reg q8.5>, q0, d1
    6df0:	vsubl.s8	q8, d0, d8
    6df4:	b	487a1c <log_oom_internal@plt+0x485190>
    6df8:	svclt	0x00380226
    6dfc:	bvs	8d866c <log_oom_internal@plt+0x8d5de0>
    6e00:	strtmi	r4, [r8], -r1, lsl #12
    6e04:	bl	f44df8 <log_oom_internal@plt+0xf4256c>
    6e08:	blle	150e62c <log_oom_internal@plt+0x150bda0>
    6e0c:			; <UNDEFINED> instruction: 0xf7fb2000
    6e10:	stmdacs	r6, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    6e14:	stmiavs	r1!, {r0, r1, r3, r4, r5, sl, fp, ip, lr, pc}
    6e18:	tstls	r5, r8, lsl #12
    6e1c:	ldc	7, cr15, [ip], {251}	; 0xfb
    6e20:	movwcs	r9, #2309	; 0x905
    6e24:	ldrtmi	r4, [r8], -r2, lsl #12
    6e28:	bl	1b44e1c <log_oom_internal@plt+0x1b42590>
    6e2c:	blle	40e64c <log_oom_internal@plt+0x40bdc0>
    6e30:	strbmi	r4, [r2], -r0, lsr #12
    6e34:	ldrtmi	r2, [r9], -r0, lsl #6
    6e38:	stc2l	7, cr15, [r6], {255}	; 0xff
    6e3c:	strtmi	r4, [r8], -r4, lsl #12
    6e40:	bl	f44e34 <log_oom_internal@plt+0xf425a8>
    6e44:			; <UNDEFINED> instruction: 0xf7fb4638
    6e48:			; <UNDEFINED> instruction: 0x4620eb3a
    6e4c:	pop	{r1, r2, ip, sp, pc}
    6e50:	strdcs	r8, [r0], -r0
    6e54:	b	fecc4e48 <log_oom_internal@plt+0xfecc25bc>
    6e58:	svclt	0x00de2802
    6e5c:	rsclt	r4, r4, #116, 4	; 0x40000007
    6e60:	sfmle	f4, 2, [ip, #400]!	; 0x190
    6e64:	andcs	r4, r3, r0, asr sl
    6e68:			; <UNDEFINED> instruction: 0x46314c50
    6e6c:	andls	r4, r1, #2046820352	; 0x7a000000
    6e70:	ldrbtmi	r4, [ip], #-2639	; 0xfffff5b1
    6e74:	strbtvc	pc, [r4], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    6e78:	movwpl	pc, #29248	; 0x7240	; <UNPREDICTABLE>
    6e7c:	strls	r4, [r0], #-1146	; 0xfffffb86
    6e80:			; <UNDEFINED> instruction: 0xf8cd4402
    6e84:			; <UNDEFINED> instruction: 0xf7fb8008
    6e88:	strmi	lr, [r4], -r4, lsl #25
    6e8c:	stmdami	r9, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    6e90:	movwpl	pc, #12864	; 0x3240	; <UNPREDICTABLE>
    6e94:	tstcs	r0, r8, asr #20
    6e98:	ldrbtmi	r4, [r8], #-3656	; 0xfffff1b8
    6e9c:			; <UNDEFINED> instruction: 0xf500447a
    6ea0:	ldrbtmi	r7, [lr], #-100	; 0xffffff9c
    6ea4:	andcc	r9, r3, #0
    6ea8:	andhi	pc, r8, sp, asr #17
    6eac:	andcs	r9, r7, r1, lsl #12
    6eb0:	stcl	7, cr15, [lr], #-1004	; 0xfffffc14
    6eb4:			; <UNDEFINED> instruction: 0xf7fbe7af
    6eb8:	stmdavs	r4, {r1, r6, sl, fp, sp, lr, pc}
    6ebc:			; <UNDEFINED> instruction: 0xf7fb2000
    6ec0:			; <UNDEFINED> instruction: 0x2c02ea7e
    6ec4:	stmdacs	r2, {r0, r6, ip, lr, pc}
    6ec8:	stccs	12, cr13, [r0], {89}	; 0x59
    6ecc:	rsbmi	fp, r4, #184, 30	; 0x2e0
    6ed0:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    6ed4:	ldcmi	7, cr14, [sl], #-716	; 0xfffffd34
    6ed8:	mvnmi	pc, #64, 4
    6edc:	ldmdbmi	sl!, {r0, r3, r4, r5, r9, fp, lr}
    6ee0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6ee4:	strbtvc	pc, [r0], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    6ee8:	andcc	r4, r3, #2030043136	; 0x79000000
    6eec:			; <UNDEFINED> instruction: 0xf7fb9400
    6ef0:	ldcmi	12, cr14, [r6], #-272	; 0xfffffef0
    6ef4:	bmi	d9871c <log_oom_internal@plt+0xd95e90>
    6ef8:	mvnmi	pc, #64, 4
    6efc:	ldrbtmi	r4, [ip], #-2357	; 0xfffff6cb
    6f00:			; <UNDEFINED> instruction: 0xf504447a
    6f04:	ldrbtmi	r7, [r9], #-1120	; 0xfffffba0
    6f08:	strls	r3, [r0], #-515	; 0xfffffdfd
    6f0c:	ldc	7, cr15, [r4], #-1004	; 0xfffffc14
    6f10:	vfma.f32	d20, d0, d17
    6f14:	bmi	c57ec8 <log_oom_internal@plt+0xc5563c>
    6f18:	ldrbtmi	r4, [ip], #-2353	; 0xfffff6cf
    6f1c:			; <UNDEFINED> instruction: 0xf504447a
    6f20:	ldrbtmi	r7, [r9], #-1120	; 0xfffffba0
    6f24:	strls	r3, [r0], #-515	; 0xfffffdfd
    6f28:	stc	7, cr15, [r6], #-1004	; 0xfffffc14
    6f2c:			; <UNDEFINED> instruction: 0xf2404c2d
    6f30:	bmi	b57ee8 <log_oom_internal@plt+0xb5565c>
    6f34:	stmfdmi	sp!, {sp}
    6f38:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6f3c:	strbtvc	pc, [r0], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    6f40:	andcc	r4, r3, #2030043136	; 0x79000000
    6f44:			; <UNDEFINED> instruction: 0xf7fb9400
    6f48:	stmdacs	r6, {r3, r4, sl, fp, sp, lr, pc}
    6f4c:	strcs	fp, [r0], #-4056	; 0xfffff028
    6f50:	svcge	0x0075f77f
    6f54:	strtmi	r4, [r1], -r6, lsr #20
    6f58:			; <UNDEFINED> instruction: 0xf2404c26
    6f5c:	ldrbtmi	r4, [sl], #-1020	; 0xfffffc04
    6f60:	bmi	96b76c <log_oom_internal@plt+0x968ee0>
    6f64:			; <UNDEFINED> instruction: 0xf504447c
    6f68:			; <UNDEFINED> instruction: 0xf8cd7464
    6f6c:	ldrbtmi	r8, [sl], #-8
    6f70:	andcc	r9, r3, #0, 8
    6f74:	strcs	r2, [r0], #-7
    6f78:	stc	7, cr15, [sl], {251}	; 0xfb
    6f7c:	bmi	800d00 <log_oom_internal@plt+0x7fe474>
    6f80:	ldcmi	6, cr4, [pc], {33}	; 0x21
    6f84:	ldrbtmi	r2, [sl], #-3
    6f88:	bmi	7ab794 <log_oom_internal@plt+0x7a8f08>
    6f8c:			; <UNDEFINED> instruction: 0xf504447c
    6f90:	vshl.s8	<illegal reg q11.5>, q10, q0
    6f94:	ldrbtmi	r4, [sl], #-1023	; 0xfffffc01
    6f98:	strmi	r9, [r2], #-1024	; 0xfffffc00
    6f9c:	andhi	pc, r8, sp, asr #17
    6fa0:	bl	ffdc4f94 <log_oom_internal@plt+0xffdc2708>
    6fa4:	strb	r4, [sl, -r4, lsl #12]
    6fa8:	andeq	r4, r0, r0, lsl r8
    6fac:	andeq	r5, r0, sl, lsl #26
    6fb0:	andeq	r3, r0, r4, ror #18
    6fb4:	andeq	r5, r0, r2, ror #25
    6fb8:	andeq	r3, r0, r4, asr #18
    6fbc:	andeq	r4, r0, r6, asr #15
    6fc0:	muleq	r0, ip, ip
    6fc4:	strdeq	r3, [r0], -lr
    6fc8:	andeq	r3, r0, ip, lsr #19
    6fcc:	andeq	r5, r0, lr, ror ip
    6fd0:	andeq	r3, r0, r0, ror #17
    6fd4:	andeq	r4, r0, r6, lsl #2
    6fd8:	andeq	r5, r0, r2, ror #24
    6fdc:	andeq	r3, r0, r4, asr #17
    6fe0:	ldrdeq	r4, [r0], -lr
    6fe4:	andeq	r5, r0, r4, asr #24
    6fe8:	andeq	r3, r0, r6, lsr #17
    6fec:	andeq	r4, r0, ip, asr #13
    6ff0:	andeq	r4, r0, r6, asr #13
    6ff4:	andeq	r5, r0, r8, lsl ip
    6ff8:	andeq	r3, r0, r2, ror r8
    6ffc:	andeq	r4, r0, r2, asr #13
    7000:	strdeq	r5, [r0], -r0
    7004:	andeq	r3, r0, sl, asr #16
    7008:	addlt	fp, r2, r0, ror r5
    700c:			; <UNDEFINED> instruction: 0x460cb1b0
    7010:			; <UNDEFINED> instruction: 0x4606b311
    7014:			; <UNDEFINED> instruction: 0xf7fe4608
    7018:	cdpne	15, 0, cr15, cr5, cr13, {7}
    701c:			; <UNDEFINED> instruction: 0x462cbfb8
    7020:	strtmi	sp, [r2], -r6, lsl #22
    7024:	movwcs	r4, #1584	; 0x630
    7028:			; <UNDEFINED> instruction: 0xf7ff4629
    702c:	strmi	pc, [r4], -sp, asr #23
    7030:			; <UNDEFINED> instruction: 0xf7fb4628
    7034:	strtmi	lr, [r0], -r4, asr #20
    7038:	ldcllt	0, cr11, [r0, #-8]!
    703c:			; <UNDEFINED> instruction: 0xf2404c0e
    7040:	bmi	393e54 <log_oom_internal@plt+0x3915c8>
    7044:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    7048:			; <UNDEFINED> instruction: 0xf504447a
    704c:	ldrbtmi	r7, [r9], #-1128	; 0xfffffb98
    7050:	strls	r3, [r0], #-515	; 0xfffffdfd
    7054:	bl	fe445048 <log_oom_internal@plt+0xfe4427bc>
    7058:	strtmi	r4, [r0], -sl, lsl #18
    705c:	vst1.8	{d20-d21}, [pc], sl
    7060:	ldrbtmi	r7, [r9], #-865	; 0xfffffc9f
    7064:	strbtvc	pc, [r8], #-1281	; 0xfffffaff	; <UNPREDICTABLE>
    7068:	ldrbtmi	r4, [sl], #-2312	; 0xfffff6f8
    706c:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    7070:			; <UNDEFINED> instruction: 0xf7fb3203
    7074:	svclt	0x0000eb82
    7078:	andeq	r5, r0, r6, lsr fp
    707c:	muleq	r0, r8, r7
    7080:	andeq	r3, r0, r6, asr #16
    7084:	andeq	r5, r0, sl, lsl fp
    7088:	andeq	r3, r0, r6, ror r7
    708c:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    7090:	addlt	fp, r4, r0, ror r5
    7094:	rsble	r2, r9, r0, lsl #16
    7098:	strmi	r6, [r5], -r3, lsl #16
    709c:	cmnle	r3, r5, ror #22
    70a0:	tstcs	r0, lr, lsl #12
    70a4:			; <UNDEFINED> instruction: 0xf7fb4630
    70a8:			; <UNDEFINED> instruction: 0x1c83e918
    70ac:	suble	r4, r2, r4, lsl #12
    70b0:	blle	3d10b8 <log_oom_internal@plt+0x3ce82c>
    70b4:			; <UNDEFINED> instruction: 0xf7fbd108
    70b8:	stmdacs	r2, {r1, r7, r8, fp, sp, lr, pc}
    70bc:			; <UNDEFINED> instruction: 0xf06fbfd8
    70c0:	stcle	0, cr0, [r3], #-64	; 0xffffffc0
    70c4:	ldcllt	0, cr11, [r0, #-16]!
    70c8:			; <UNDEFINED> instruction: 0x46284631
    70cc:	pop	{r2, ip, sp, pc}
    70d0:			; <UNDEFINED> instruction: 0xe7994070
    70d4:			; <UNDEFINED> instruction: 0xf7fb2000
    70d8:	stmdacs	r2, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    70dc:	rsbmi	fp, r0, #888	; 0x378
    70e0:	submi	fp, r0, #192, 4
    70e4:	ldmdami	r0!, {r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    70e8:	bmi	c18974 <log_oom_internal@plt+0xc160e8>
    70ec:	msrvs	SPSR_fsx, #64, 4
    70f0:	ldrbtmi	r4, [r8], #-3375	; 0xfffff2d1
    70f4:			; <UNDEFINED> instruction: 0xf500447a
    70f8:	ldrbtmi	r7, [sp], #-112	; 0xffffff90
    70fc:	andcc	r9, r3, #0
    7100:	strls	r9, [r1, #-1538]	; 0xfffff9fe
    7104:			; <UNDEFINED> instruction: 0xf7fb2003
    7108:	ldrb	lr, [fp, r4, asr #22]
    710c:	tstcs	r1, r9, lsr #16
    7110:	vmlsl.s8	q10, d4, d25
    7114:	stfmis	f0, [r9], #-0
    7118:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    711c:	rsbsvc	pc, r0, r0, lsl #10
    7120:	andls	r4, r0, ip, ror r4
    7124:	vst1.8	{d19-d22}, [pc], r3
    7128:	strls	r6, [r2], -lr, asr #7
    712c:	strls	r2, [r1], #-3
    7130:	bl	bc5124 <log_oom_internal@plt+0xbc2898>
    7134:	andcs	lr, r0, r6, asr #15
    7138:	stmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    713c:	svclt	0x00d82806
    7140:	ldcle	0, cr2, [pc]	; 7148 <log_oom_internal@plt+0x48bc>
    7144:	vtst.8	d20, d0, d14
    7148:	bmi	79fef8 <log_oom_internal@plt+0x79d66c>
    714c:	ldfmis	f2, [lr], {-0}
    7150:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    7154:	rsbsvc	pc, r0, r0, lsl #10
    7158:	andls	r4, r0, ip, ror r4
    715c:	andcs	r3, r7, r3, lsl #4
    7160:	strls	r9, [r1], #-1538	; 0xfffff9fe
    7164:	bl	545158 <log_oom_internal@plt+0x5428cc>
    7168:	str	r2, [fp, r0]!
    716c:	vfma.f32	d20, d0, d7
    7170:	bmi	5dff04 <log_oom_internal@plt+0x5dd678>
    7174:	ldrbtmi	r4, [ip], #-2327	; 0xfffff6e9
    7178:			; <UNDEFINED> instruction: 0xf504447a
    717c:	ldrbtmi	r7, [r9], #-1132	; 0xfffffb94
    7180:	strls	r3, [r0], #-515	; 0xfffffdfd
    7184:	b	ffe45178 <log_oom_internal@plt+0xffe428ec>
    7188:	vfma.f32	d20, d0, d3
    718c:	bmi	4dff24 <log_oom_internal@plt+0x4dd698>
    7190:	ldmdbmi	r3, {sp}
    7194:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7198:	strbtvc	pc, [ip], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    719c:	andcc	r4, r3, #2030043136	; 0x79000000
    71a0:			; <UNDEFINED> instruction: 0xf7fb9400
    71a4:	svclt	0x0000eaea
    71a8:	andeq	r5, r0, sl, lsl #21
    71ac:	andeq	r3, r0, ip, ror #13
    71b0:	ldrdeq	r4, [r0], -lr
    71b4:	andeq	r5, r0, r4, ror #20
    71b8:	andeq	r3, r0, r6, asr #13
    71bc:	ldrdeq	r4, [r0], -r8
    71c0:	andeq	r5, r0, ip, lsr #20
    71c4:	andeq	r3, r0, lr, lsl #13
    71c8:	andeq	r4, r0, r0, ror #10
    71cc:	andeq	r5, r0, r6, lsl #20
    71d0:	andeq	r3, r0, r8, ror #12
    71d4:	andeq	r3, r0, r6, lsl r7
    71d8:	andeq	r5, r0, r8, ror #19
    71dc:	andeq	r3, r0, sl, asr #12
    71e0:	andeq	r4, r0, r0, lsl #10
    71e4:	mvnsmi	lr, #737280	; 0xb4000
    71e8:	bmi	fe4d8a4c <log_oom_internal@plt+0xfe4d61c0>
    71ec:	blmi	fe4d8a64 <log_oom_internal@plt+0xfe4d61d8>
    71f0:	ldrbtmi	fp, [sl], #-167	; 0xffffff59
    71f4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    71f8:			; <UNDEFINED> instruction: 0xf04f9325
    71fc:	stmdacs	r0, {r8, r9}
    7200:	addshi	pc, sp, r0
    7204:	stmdbcs	r0, {r3, r7, r9, sl, lr}
    7208:	adchi	pc, r7, r0
    720c:			; <UNDEFINED> instruction: 0xf0002f00
    7210:			; <UNDEFINED> instruction: 0x460580b3
    7214:	subsle	r2, r7, r0, lsl #24
    7218:			; <UNDEFINED> instruction: 0xf7ff4620
    721c:	strmi	pc, [r6], -r5, lsr #20
    7220:	teqle	r4, r0, lsl #16
    7224:	vst2.8	{d6,d8}, [r3 :128], r3
    7228:			; <UNDEFINED> instruction: 0xf5b34370
    722c:	rsble	r4, lr, r0, lsr #30
    7230:			; <UNDEFINED> instruction: 0xf10d4a83
    7234:	tstcs	sl, #120, 18	; 0x1e0000
    7238:	andhi	pc, r4, sp, asr #17
    723c:			; <UNDEFINED> instruction: 0x4619447a
    7240:	strbmi	r9, [r8], -r0, lsl #4
    7244:			; <UNDEFINED> instruction: 0xf7fb2201
    7248:	stmdbvs	fp!, {r2, r4, r9, fp, sp, lr, pc}
    724c:	subsle	r2, r4, r0, lsl #22
    7250:	umaalvs	pc, r0, r5, r8	; <UNPREDICTABLE>
    7254:	andmi	pc, r0, #1325400064	; 0x4f000000
    7258:			; <UNDEFINED> instruction: 0x46484639
    725c:			; <UNDEFINED> instruction: 0x960009f6
    7260:	stc2l	7, cr15, [sl, #1016]!	; 0x3f8
    7264:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7268:	cdpcs	0, 0, cr13, cr0, cr7, {2}
    726c:	adcshi	pc, r2, r0, asr #6
    7270:	bmi	1d17c38 <log_oom_internal@plt+0x1d153ac>
    7274:	ldrbtmi	r4, [sl], #-2929	; 0xfffff48f
    7278:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    727c:	subsmi	r9, sl, r5, lsr #22
    7280:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7284:	adchi	pc, r4, r0, asr #32
    7288:	pop	{r0, r1, r2, r5, ip, sp, pc}
    728c:	strdcs	r8, [r0], -r0
    7290:	ldm	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7294:	svclt	0x00d82802
    7298:	rscscc	pc, pc, pc, asr #32
    729c:	stclmi	13, cr13, [sl], #-932	; 0xfffffc5c
    72a0:	stmdami	sl!, {r0, r8, sp}^
    72a4:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    72a8:	ldrbtmi	r4, [ip], #-2665	; 0xfffff597
    72ac:	vqshl.s8	q10, q12, q0
    72b0:	ldrbtmi	r4, [sl], #-805	; 0xfffffcdb
    72b4:	rsbsvc	pc, r7, r0, lsl #10
    72b8:	andls	r3, r0, r3, lsl #4
    72bc:	strls	r2, [r2, -r3]
    72c0:			; <UNDEFINED> instruction: 0xf7fb9401
    72c4:	ldrb	lr, [r4, r6, ror #20]
    72c8:	andcs	sl, r3, r4, lsl #28
    72cc:			; <UNDEFINED> instruction: 0xf7fb4632
    72d0:	stmdacs	r0, {r2, r3, r6, fp, sp, lr, pc}
    72d4:	ldrtmi	fp, [r4], -r8, lsr #31
    72d8:			; <UNDEFINED> instruction: 0xf7fbda9e
    72dc:			; <UNDEFINED> instruction: 0x4603ea30
    72e0:	ldmdavs	ip, {r5, r9, sl, lr}
    72e4:	stmda	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72e8:	mrrcle	8, 0, r2, r4, cr2
    72ec:	rscvc	lr, r4, r4, lsl #21
    72f0:	rscvc	lr, r4, r0, lsr #23
    72f4:	submi	fp, r0, #192, 4
    72f8:	stmdbvs	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    72fc:	stmdbvs	r2!, {r0, r1, r3, r5, r8, ip, sp, pc}
    7300:	rsbsmi	pc, r0, #33554432	; 0x2000000
    7304:	svcmi	0x0080f5b2
    7308:	andcs	sp, r0, r8, asr r0
    730c:			; <UNDEFINED> instruction: 0xf7fbe7b1
    7310:	stmdacs	r6, {r1, r2, r4, r6, fp, sp, lr, pc}
    7314:	stmdami	pc, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    7318:	msrmi	CPSR_fx, #64, 4
    731c:	ldrtmi	r4, [r1], -lr, asr #20
    7320:	ldrbtmi	r4, [r8], #-3150	; 0xfffff3b2
    7324:			; <UNDEFINED> instruction: 0xf500447a
    7328:	ldrbtmi	r7, [ip], #-119	; 0xffffff89
    732c:	andcc	r9, r3, #0
    7330:	strls	r2, [r2, -r7]
    7334:			; <UNDEFINED> instruction: 0xf7fb9401
    7338:	ldrtmi	lr, [r0], -ip, lsr #20
    733c:	mcrrmi	7, 9, lr, r8, cr9
    7340:	tstmi	sl, #64, 4	; <UNPREDICTABLE>
    7344:	stmdbmi	r8, {r0, r1, r2, r6, r9, fp, lr}^
    7348:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    734c:	ldrbtvc	pc, [r4], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    7350:	andcc	r4, r3, #2030043136	; 0x79000000
    7354:			; <UNDEFINED> instruction: 0xf7fb9400
    7358:	vmovmi	s0, s1, lr, r4
    735c:	bmi	1118b84 <log_oom_internal@plt+0x11162f8>
    7360:	tstmi	fp, #64, 4	; <UNPREDICTABLE>
    7364:	ldrbtmi	r4, [ip], #-2371	; 0xfffff6bd
    7368:			; <UNDEFINED> instruction: 0xf504447a
    736c:	ldrbtmi	r7, [r9], #-1140	; 0xfffffb8c
    7370:	strls	r3, [r0], #-515	; 0xfffffdfd
    7374:	b	45368 <log_oom_internal@plt+0x42adc>
    7378:			; <UNDEFINED> instruction: 0x46384c3f
    737c:	vpmin.s8	d20, d0, d31
    7380:	ldmdbmi	pc!, {r2, r3, r4, r8, r9, lr}	; <UNPREDICTABLE>
    7384:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7388:	ldrbtvc	pc, [r4], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    738c:	andcc	r4, r3, #2030043136	; 0x79000000
    7390:			; <UNDEFINED> instruction: 0xf7fb9400
    7394:	ldmdami	fp!, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    7398:	bmi	ed8c24 <log_oom_internal@plt+0xed6398>
    739c:	orrvs	pc, r4, #1325400064	; 0x4f000000
    73a0:	ldrbtmi	r4, [r8], #-3386	; 0xfffff2c6
    73a4:			; <UNDEFINED> instruction: 0xf500447a
    73a8:	ldrbtmi	r7, [sp], #-119	; 0xffffff89
    73ac:	andcc	r9, r3, #0
    73b0:	strls	r9, [r1, #-1794]	; 0xfffff8fe
    73b4:			; <UNDEFINED> instruction: 0xf7fb2003
    73b8:	ldrb	lr, [sl, -ip, ror #19]
    73bc:	umaalmi	pc, r0, r5, r8	; <UNPREDICTABLE>
    73c0:	ldrtmi	r4, [r9], -r8, asr #12
    73c4:	strls	r0, [r0], #-2532	; 0xfffff61c
    73c8:	ldc2	7, cr15, [r6, #-1016]!	; 0xfffffc08
    73cc:	strb	r4, [ip, -r6, lsl #12]
    73d0:	stm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    73d4:	svceq	0x005ff116
    73d8:	mcrcs	0, 0, sp, cr0, cr5, {0}
    73dc:	mulcs	r0, r5, r0
    73e0:	svc	0x00ecf7fa
    73e4:	svclt	0x00de2802
    73e8:	sbclt	r4, r0, #112, 4
    73ec:			; <UNDEFINED> instruction: 0xf77f4240
    73f0:	stcmi	15, cr10, [r7], #-256	; 0xffffff00
    73f4:	stmdami	r7!, {r0, r4, r5, r9, sl, lr}
    73f8:	teqmi	lr, #64, 4	; <UNPREDICTABLE>
    73fc:	ldrbtmi	r4, [ip], #-2598	; 0xfffff5da
    7400:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    7404:	andcs	lr, r0, r6, asr r7
    7408:	svc	0x00d8f7fa
    740c:			; <UNDEFINED> instruction: 0xf77f2806
    7410:	stmdami	r2!, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    7414:	bmi	898ce0 <log_oom_internal@plt+0x896454>
    7418:	teqmi	sl, #64, 4	; <UNPREDICTABLE>
    741c:	ldrbtmi	r4, [r8], #-3105	; 0xfffff3df
    7420:			; <UNDEFINED> instruction: 0xf500447a
    7424:	ldrbtmi	r7, [ip], #-119	; 0xffffff89
    7428:	andcc	r9, r3, #0
    742c:	strls	r9, [r1], #-1794	; 0xfffff8fe
    7430:			; <UNDEFINED> instruction: 0xf7fb2007
    7434:	strb	lr, [r8, -lr, lsr #19]!
    7438:	andeq	r6, r1, r2, asr #22
    743c:	andeq	r0, r0, r8, lsl #5
    7440:	ldrdeq	r3, [r0], -r8
    7444:			; <UNDEFINED> instruction: 0x00016abe
    7448:	andeq	r4, r0, sl, ror r4
    744c:	ldrdeq	r5, [r0], -r0
    7450:	andeq	r3, r0, lr, lsr #10
    7454:	andeq	r5, r0, sl, asr r8
    7458:			; <UNDEFINED> instruction: 0x000034bc
    745c:	andeq	r4, r0, lr, asr r4
    7460:	andeq	r5, r0, r4, lsr r8
    7464:	muleq	r0, r6, r4
    7468:	andeq	r3, r0, r8, lsr sp
    746c:	andeq	r5, r0, r6, lsl r8
    7470:	andeq	r3, r0, r8, ror r4
    7474:	muleq	r0, sl, ip
    7478:	strdeq	r5, [r0], -r8
    747c:	andeq	r3, r0, sl, asr r4
    7480:	andeq	r3, r0, r0, lsl #25
    7484:	ldrdeq	r5, [r0], -sl
    7488:	andeq	r3, r0, ip, lsr r4
    748c:	andeq	r3, r0, r6, ror #25
    7490:	ldrdeq	r4, [r0], -r6
    7494:	andeq	r5, r0, ip, ror r7
    7498:	ldrdeq	r3, [r0], -lr
    749c:	andeq	r5, r0, lr, asr r7
    74a0:	andeq	r3, r0, r0, asr #7
    74a4:	andeq	r4, r0, r6, lsl #7
    74a8:	addlt	fp, r2, r0, ror r5
    74ac:			; <UNDEFINED> instruction: 0x460cb1b0
    74b0:			; <UNDEFINED> instruction: 0x4606b311
    74b4:			; <UNDEFINED> instruction: 0xf7fe4608
    74b8:	mcrne	13, 0, pc, cr5, cr13, {4}	; <UNPREDICTABLE>
    74bc:			; <UNDEFINED> instruction: 0x462cbfb8
    74c0:	strtmi	sp, [r2], -r6, lsl #22
    74c4:	movwcs	r4, #1584	; 0x630
    74c8:			; <UNDEFINED> instruction: 0xf7ff4629
    74cc:	strmi	pc, [r4], -fp, lsl #29
    74d0:			; <UNDEFINED> instruction: 0xf7fa4628
    74d4:	qsub8mi	lr, r0, r4
    74d8:	ldcllt	0, cr11, [r0, #-8]!
    74dc:			; <UNDEFINED> instruction: 0xf44f4c0e
    74e0:	bmi	3a030c <log_oom_internal@plt+0x39da80>
    74e4:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    74e8:			; <UNDEFINED> instruction: 0xf504447a
    74ec:	ldrbtmi	r7, [r9], #-1146	; 0xfffffb86
    74f0:	strls	r3, [r0], #-515	; 0xfffffdfd
    74f4:	stmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    74f8:	strtmi	r4, [r0], -sl, lsl #18
    74fc:	vpmax.s8	d20, d0, d10
    7500:	ldrbtmi	r4, [r9], #-841	; 0xfffffcb7
    7504:	ldrbtvc	pc, [sl], #-1281	; 0xfffffaff	; <UNPREDICTABLE>
    7508:	ldrbtmi	r4, [sl], #-2312	; 0xfffff6f8
    750c:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    7510:			; <UNDEFINED> instruction: 0xf7fb3203
    7514:	svclt	0x0000e932
    7518:	muleq	r0, r6, r6
    751c:	strdeq	r3, [r0], -r8
    7520:	muleq	r0, sl, fp
    7524:	andeq	r5, r0, sl, ror r6
    7528:	ldrdeq	r3, [r0], -r6
    752c:	strdeq	r3, [r0], -lr
    7530:	mvnsmi	lr, sp, lsr #18
    7534:	addscs	pc, r0, #1325400064	; 0x4f000000
    7538:	strmi	fp, [r7], -r6, lsl #1
    753c:			; <UNDEFINED> instruction: 0xf7fb460e
    7540:	strmi	lr, [r4], -r4, lsr #17
    7544:			; <UNDEFINED> instruction: 0x4620b118
    7548:	pop	{r1, r2, ip, sp, pc}
    754c:			; <UNDEFINED> instruction: 0xf7fb81f0
    7550:			; <UNDEFINED> instruction: 0x4605e8f6
    7554:			; <UNDEFINED> instruction: 0xf7fa4620
    7558:			; <UNDEFINED> instruction: 0xf8d5ef32
    755c:	stmdacs	r6, {pc}
    7560:			; <UNDEFINED> instruction: 0xf117dd1b
    7564:	eorle	r0, r7, r4, ror #30
    7568:	ldrbtmi	r4, [sl], #-2598	; 0xfffff5da
    756c:	strcs	lr, [r2], -sp, asr #19
    7570:	stmdami	r5!, {r0, r6, r9, sl, lr}
    7574:	mvnvc	pc, #1325400064	; 0x4f000000
    7578:			; <UNDEFINED> instruction: 0xf8df4a24
    757c:	ldrbtmi	ip, [r8], #-148	; 0xffffff6c
    7580:			; <UNDEFINED> instruction: 0xf500447a
    7584:	ldrbtmi	r7, [ip], #126	; 0x7e
    7588:	andcc	r9, r3, #0
    758c:			; <UNDEFINED> instruction: 0xf8cd2007
    7590:			; <UNDEFINED> instruction: 0xf7fbc004
    7594:			; <UNDEFINED> instruction: 0xf8d5e8fe
    7598:			; <UNDEFINED> instruction: 0xf1b88000
    759c:	bicsle	r0, r2, r1, lsl #30
    75a0:	andmi	pc, r0, #1325400064	; 0x4f000000
    75a4:			; <UNDEFINED> instruction: 0x46384631
    75a8:	stmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75ac:			; <UNDEFINED> instruction: 0x4604b138
    75b0:	andlt	r4, r6, r0, lsr #12
    75b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    75b8:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    75bc:			; <UNDEFINED> instruction: 0xf7fae7d6
    75c0:	stmdacs	r6, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    75c4:			; <UNDEFINED> instruction: 0x3764ddbf
    75c8:	bmi	4fb630 <log_oom_internal@plt+0x4f8da4>
    75cc:	stmdavs	fp!, {r1, r3, r4, r5, r6, sl, lr}
    75d0:	andls	r2, r2, #7
    75d4:	bmi	49a620 <log_oom_internal@plt+0x497d94>
    75d8:	ldrbtmi	r4, [ip], #-3346	; 0xfffff2ee
    75dc:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
    75e0:			; <UNDEFINED> instruction: 0xf504447d
    75e4:	stmdbls	r5, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr}
    75e8:	strls	r3, [r0], #-515	; 0xfffffdfd
    75ec:	mvnvc	pc, #1325400064	; 0x4f000000
    75f0:	strcs	r9, [r0], #-1539	; 0xfffff9fd
    75f4:			; <UNDEFINED> instruction: 0xf7fb9501
    75f8:	str	lr, [r4, ip, asr #17]!
    75fc:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    7600:	svclt	0x0000e7e5
    7604:	andeq	r4, r0, lr, lsl #5
    7608:	strdeq	r5, [r0], -lr
    760c:	andeq	r3, r0, r0, ror #4
    7610:	andeq	r4, r0, r6, ror r2
    7614:	andeq	r5, r0, r6, lsr r3
    7618:	andeq	r4, r0, ip, lsr #4
    761c:	andeq	r5, r0, r2, lsr #11
    7620:	andeq	r3, r0, r2, lsl #4
    7624:	andeq	r4, r0, ip, lsl r2
    7628:	strdeq	r5, [r0], -r2
    762c:			; <UNDEFINED> instruction: 0xf06f4601
    7630:	ldrb	r0, [sp, -r3, rrx]!
    7634:	svcmi	0x00f0e92d
    7638:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
    763c:	strcs	r8, [r0], #-2820	; 0xfffff4fc
    7640:	ldccs	8, cr15, [r4, #-892]	; 0xfffffc84
    7644:	sbclt	r4, sp, sl, ror r4
    7648:			; <UNDEFINED> instruction: 0xf8df930b
    764c:	tstls	r8, r0, lsl sp
    7650:	ldmpl	r3, {r4, ip, pc}^
    7654:	movtls	r6, #47131	; 0xb81b
    7658:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    765c:	stmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7660:			; <UNDEFINED> instruction: 0x3178f89d
    7664:			; <UNDEFINED> instruction: 0xf89d930e
    7668:	movwls	r3, #53632	; 0xd180
    766c:	strbmi	r4, [r0], -r1, lsl #13
    7670:	andmi	pc, r0, r9, asr #17
    7674:	mcr	7, 2, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    7678:	stclcc	8, cr15, [r4], #892	; 0x37c
    767c:	movwls	r4, #62587	; 0xf47b
    7680:			; <UNDEFINED> instruction: 0xf0002800
    7684:			; <UNDEFINED> instruction: 0xf8df8246
    7688:	ssatmi	r2, #3, ip, asr #25
    768c:	ldclcc	8, cr15, [r8], {223}	; 0xdf
    7690:			; <UNDEFINED> instruction: 0xf8df447a
    7694:	andcc	r1, r3, #216, 24	; 0xd800
    7698:			; <UNDEFINED> instruction: 0xf8df9211
    769c:	ldrbtmi	r2, [fp], #-3284	; 0xfffff32c
    76a0:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q1.5>
    76a4:	ldrbtmi	r4, [sl], #-780	; 0xfffffcf4
    76a8:	tstls	r9, sl, lsl #8
    76ac:	tstls	r3, #536870913	; 0x20000001
    76b0:	strbmi	lr, [r0], -r7, lsr #32
    76b4:			; <UNDEFINED> instruction: 0xf7faae18
    76b8:			; <UNDEFINED> instruction: 0x462aed58
    76bc:			; <UNDEFINED> instruction: 0x46014633
    76c0:	addvc	pc, r0, pc, asr #8
    76c4:	andcs	r9, r3, r0
    76c8:	svc	0x00baf7fa
    76cc:	blle	8916d4 <log_oom_internal@plt+0x88ee48>
    76d0:	tstcs	r8, #3620864	; 0x374000
    76d4:	ldrsbeq	lr, [ip, #-157]	; 0xffffff63
    76d8:	svclt	0x0008428b
    76dc:	eorle	r4, pc, r2, lsl #5
    76e0:			; <UNDEFINED> instruction: 0xf7fa4620
    76e4:	stmdacs	r6, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    76e8:	sbchi	pc, r3, r0, lsl #6
    76ec:			; <UNDEFINED> instruction: 0xf7fa4620
    76f0:	movwcs	lr, #3432	; 0xd68
    76f4:			; <UNDEFINED> instruction: 0xf8c94640
    76f8:			; <UNDEFINED> instruction: 0xf7fa3000
    76fc:	stmdacs	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
    7700:			; <UNDEFINED> instruction: 0xf100d052
    7704:			; <UNDEFINED> instruction: 0x46280513
    7708:	mcr	7, 3, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    770c:	stmdacs	r0, {r2, r9, sl, lr}
    7710:	strcs	sp, [r0], #-207	; 0xffffff31
    7714:			; <UNDEFINED> instruction: 0xf8d9e7ea
    7718:	cdpcs	0, 0, cr6, cr2, cr0, {0}
    771c:	cdpcs	0, 0, cr13, cr13, cr6, {7}
    7720:	svclt	0x000c4620
    7724:	strcs	r2, [r3, -r7, lsl #14]
    7728:	mcr	7, 2, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    772c:	vrshr.s64	d4, d24, #64
    7730:	mcrcs	0, 0, r8, cr0, cr9, {5}
    7734:	rsbsmi	fp, r6, #184, 30	; 0x2e0
    7738:			; <UNDEFINED> instruction: 0xf1c0b2f0
    773c:	ldrb	r0, [r5, r0, lsl #20]
    7740:			; <UNDEFINED> instruction: 0xf4039b1c
    7744:			; <UNDEFINED> instruction: 0xf5b34370
    7748:	rsble	r4, r8, r0, lsl #31
    774c:			; <UNDEFINED> instruction: 0xf04f9808
    7750:			; <UNDEFINED> instruction: 0x462932ff
    7754:	stcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    7758:	stmdacs	r0, {r2, r9, sl, lr}
    775c:	bichi	pc, sl, r0
    7760:	strmi	r9, [r1], -r9, lsl #22
    7764:			; <UNDEFINED> instruction: 0xf7fa6898
    7768:	andls	lr, ip, lr, ror pc
    776c:			; <UNDEFINED> instruction: 0xf0002800
    7770:	strhcs	r8, [r0], -r2
    7774:	mcr	7, 1, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    7778:	ldcle	8, cr2, [r7, #24]!
    777c:	blpl	ffd45b00 <log_oom_internal@plt+0xffd43274>
    7780:	tstcs	pc, #64, 4	; <UNPREDICTABLE>
    7784:	bleq	ffc45b08 <log_oom_internal@plt+0xffc4327c>
    7788:			; <UNDEFINED> instruction: 0xf8df2100
    778c:	ldrbtmi	r2, [sp], #-3056	; 0xfffff410
    7790:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    7794:	andmi	pc, ip, r0, lsl #4
    7798:	andls	r3, r0, r3, lsl #4
    779c:	strls	r2, [r2], #-7
    77a0:			; <UNDEFINED> instruction: 0xf7fa9501
    77a4:			; <UNDEFINED> instruction: 0xe7a1eff6
    77a8:	blls	2992fc <log_oom_internal@plt+0x296a70>
    77ac:	andcs	fp, r0, r3, lsr #6
    77b0:	mcr	7, 0, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    77b4:			; <UNDEFINED> instruction: 0xf1039b0b
    77b8:			; <UNDEFINED> instruction: 0xf1030548
    77bc:	stmdacs	r6, {r4, r6, sl}
    77c0:	sbcshi	pc, r3, r0, lsl #6
    77c4:			; <UNDEFINED> instruction: 0xf7fa4640
    77c8:	blge	d02b10 <log_oom_internal@plt+0xd00284>
    77cc:			; <UNDEFINED> instruction: 0x4606aa35
    77d0:	muleq	r3, r5, r8
    77d4:	andeq	lr, r3, r3, lsl #17
    77d8:	muleq	r3, r4, r8
    77dc:	andeq	lr, r3, r2, lsl #17
    77e0:			; <UNDEFINED> instruction: 0x46304619
    77e4:	mcr	7, 2, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    77e8:	ble	1517f0 <log_oom_internal@plt+0x14ef64>
    77ec:			; <UNDEFINED> instruction: 0xf7fa2000
    77f0:	stmdacs	r3, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    77f4:	rschi	pc, sl, r0, lsl #6
    77f8:	blcs	fe145b7c <log_oom_internal@plt+0xfe1432f0>
    77fc:	blcc	1745b80 <log_oom_internal@plt+0x17432f4>
    7800:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7804:	blls	12e1874 <log_oom_internal@plt+0x12defe8>
    7808:			; <UNDEFINED> instruction: 0xf04f405a
    780c:			; <UNDEFINED> instruction: 0xf0400300
    7810:	ldrbmi	r8, [r8], -ip, lsl #11
    7814:	ldc	0, cr11, [sp], #308	; 0x134
    7818:	pop	{r2, r8, r9, fp, pc}
    781c:			; <UNDEFINED> instruction: 0x46408ff0
    7820:	stc	7, cr15, [r2], #1000	; 0x3e8
    7824:	strtmi	r4, [r9], -r2, lsr #12
    7828:	mrc	7, 0, APSR_nzcv, cr2, cr10, {7}
    782c:	vmull.p8	<illegal reg q8.5>, d0, d7
    7830:	addle	r8, fp, r5, ror #1
    7834:			; <UNDEFINED> instruction: 0xf7fa4620
    7838:	stmdacs	r6, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
    783c:	svcge	0x0056f77f
    7840:	strls	r4, [r3, #-1569]	; 0xfffff9df
    7844:			; <UNDEFINED> instruction: 0xf2409c08
    7848:			; <UNDEFINED> instruction: 0xf8df2312
    784c:	andcs	r2, r7, r8, lsr fp
    7850:	blpl	d45bd4 <log_oom_internal@plt+0xd43348>
    7854:	blvs	d45bd8 <log_oom_internal@plt+0xd4334c>
    7858:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    785c:	andmi	pc, ip, #536870912	; 0x20000000
    7860:	strls	r4, [r2], #-1150	; 0xfffffb82
    7864:	sfmne	f1, 3, [sl]
    7868:	strmi	r9, [ip], -r1, lsl #12
    786c:	svc	0x0090f7fa
    7870:			; <UNDEFINED> instruction: 0xf8dfe73c
    7874:			; <UNDEFINED> instruction: 0x46212b1c
    7878:	blvs	645bfc <log_oom_internal@plt+0x643370>
    787c:	movwvc	pc, #5199	; 0x144f	; <UNPREDICTABLE>
    7880:	ldrbtmi	r9, [sl], #-3080	; 0xfffff3f8
    7884:	ldrbtmi	r9, [lr], #-513	; 0xfffffdff
    7888:	blcs	345c0c <log_oom_internal@plt+0x343380>
    788c:	strls	r2, [r3, #-7]
    7890:	strmi	pc, [ip, #-518]	; 0xfffffdfa
    7894:	strls	r4, [r2], #-1146	; 0xfffffb86
    7898:	strls	r3, [r0, #-515]	; 0xfffffdfd
    789c:			; <UNDEFINED> instruction: 0xf7fa460c
    78a0:			; <UNDEFINED> instruction: 0xe723ef78
    78a4:	bcs	ffd45c28 <log_oom_internal@plt+0xffd4339c>
    78a8:	strls	r4, [r3, #-1585]	; 0xfffff9cf
    78ac:	stcls	6, cr4, [r8, #-224]	; 0xffffff20
    78b0:			; <UNDEFINED> instruction: 0xf8df447a
    78b4:	vpmax.s8	q11, q8, q14
    78b8:	andls	r1, r1, #-201326589	; 0xf4000003
    78bc:	bcs	ff945c40 <log_oom_internal@plt+0xff9433b4>
    78c0:	strls	r4, [r2, #-1150]	; 0xfffffb82
    78c4:	strmi	pc, [ip, #-518]	; 0xfffffdfa
    78c8:	strls	r4, [r0, #-1146]	; 0xfffffb86
    78cc:			; <UNDEFINED> instruction: 0xf7fa3203
    78d0:	strmi	lr, [r2], r0, ror #30
    78d4:	blls	341504 <log_oom_internal@plt+0x33ec78>
    78d8:	bls	271d34 <log_oom_internal@plt+0x26f4a8>
    78dc:	bpl	443104 <log_oom_internal@plt+0x440878>
    78e0:	bne	44310c <log_oom_internal@plt+0x440880>
    78e4:	tstls	r7, #72, 14	; 0x1200000
    78e8:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    78ec:	tstls	r6, #5373952	; 0x520000
    78f0:	vmov.32	d8[0], sl
    78f4:			; <UNDEFINED> instruction: 0x46533a90
    78f8:			; <UNDEFINED> instruction: 0x46ca4693
    78fc:	mrc	6, 0, r4, cr8, cr9, {4}
    7900:	movwcs	r1, #2704	; 0xa90
    7904:	bcs	443170 <log_oom_internal@plt+0x4408e4>
    7908:			; <UNDEFINED> instruction: 0xf7fa4658
    790c:			; <UNDEFINED> instruction: 0x4601ec98
    7910:			; <UNDEFINED> instruction: 0xf0002800
    7914:	blls	567b60 <log_oom_internal@plt+0x5652d4>
    7918:	ldmdavs	sl, {r8, sl, sp}^
    791c:	strb	fp, [lr, sl, lsr #18]!
    7920:	strcc	r9, [r1, #-2837]	; 0xfffff4eb
    7924:	addsmi	r6, r5, #5898240	; 0x5a0000
    7928:	ldmdavs	fp, {r0, r3, r5, r6, r7, r9, ip, lr, pc}
    792c:	strtmi	r2, [r1], -r5, lsl #4
    7930:	movwcc	pc, #23303	; 0x5b07	; <UNPREDICTABLE>
    7934:			; <UNDEFINED> instruction: 0xf7fa6858
    7938:	stmdacs	r0, {sl, fp, sp, lr, pc}
    793c:			; <UNDEFINED> instruction: 0x464bd1f0
    7940:	ldrbmi	r9, [r1], ip
    7944:			; <UNDEFINED> instruction: 0xf7fa469a
    7948:	stmdbls	ip, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    794c:			; <UNDEFINED> instruction: 0xf77f2806
    7950:			; <UNDEFINED> instruction: 0xf8dfaecd
    7954:	vst1.16	{d21-d22}, [pc :64], r4
    7958:			; <UNDEFINED> instruction: 0xf8df7309
    795c:			; <UNDEFINED> instruction: 0xf8df0a50
    7960:	ldrbtmi	r2, [sp], #-2640	; 0xfffff5b0
    7964:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    7968:			; <UNDEFINED> instruction: 0x4628e714
    796c:	ldc	7, cr15, [r0], {250}	; 0xfa
    7970:	strtmi	r4, [r0], -r2, lsl #12
    7974:	tstls	r9, sl, lsl #4
    7978:	stc	7, cr15, [sl], {250}	; 0xfa
    797c:	andcc	lr, r9, #3620864	; 0x374000
    7980:	strmi	r4, [pc], -r2, lsl #13
    7984:			; <UNDEFINED> instruction: 0x2126a837
    7988:	stc	7, cr15, [r0, #1000]	; 0x3e8
    798c:			; <UNDEFINED> instruction: 0x463b4652
    7990:			; <UNDEFINED> instruction: 0xf8df2126
    7994:	ldrbtmi	r7, [pc], #-2592	; 799c <log_oom_internal@plt+0x5110>
    7998:	stmdage	r1, {r1, r2, r9, sl, lr}^
    799c:	ldcl	7, cr15, [r6, #-1000]!	; 0xfffffc18
    79a0:	bgt	545d24 <log_oom_internal@plt+0x543498>
    79a4:	bcs	545d28 <log_oom_internal@plt+0x54349c>
    79a8:			; <UNDEFINED> instruction: 0x23bef240
    79ac:			; <UNDEFINED> instruction: 0x960344fc
    79b0:	vqshl.s8	q2, q13, q6
    79b4:	andcc	r4, r3, #12, 12	; 0xc00000
    79b8:	stmib	sp, {r8, sp}^
    79bc:	andls	r6, r4, r0, lsl #14
    79c0:	andls	r9, r2, r8, lsl #16
    79c4:			; <UNDEFINED> instruction: 0xf7fa2007
    79c8:	ldrbt	lr, [fp], r4, ror #29
    79cc:			; <UNDEFINED> instruction: 0xf2409c08
    79d0:			; <UNDEFINED> instruction: 0xf8df23c7
    79d4:	andcs	r2, r4, ip, ror #19
    79d8:	ldrdne	pc, [r0], -r9
    79dc:	strls	r4, [r2], #-1146	; 0xfffffb86
    79e0:			; <UNDEFINED> instruction: 0xf8df9201
    79e4:			; <UNDEFINED> instruction: 0xf8df49e0
    79e8:	ldrbtmi	r2, [ip], #-2528	; 0xfffff620
    79ec:	vqshl.s8	q2, q13, q2
    79f0:	andcc	r4, r3, #12, 8	; 0xc000000
    79f4:			; <UNDEFINED> instruction: 0xf7fa9400
    79f8:	ldrbt	lr, [sp], ip, asr #29
    79fc:			; <UNDEFINED> instruction: 0xf7fa4620
    7a00:	stmdacs	r6, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    7a04:	mcrge	7, 5, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    7a08:			; <UNDEFINED> instruction: 0xf8df4639
    7a0c:	svcls	0x000809c0
    7a10:	movwvc	pc, #17487	; 0x444f	; <UNPREDICTABLE>
    7a14:	ldmibcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7a18:			; <UNDEFINED> instruction: 0xf8df4478
    7a1c:	vmul.i8	d4, d16, d24
    7a20:	ldrbtmi	r4, [sl], #-12
    7a24:	ldrbtmi	r9, [ip], #-0
    7a28:	strls	r3, [r3, #-515]	; 0xfffffdfd
    7a2c:	strls	r2, [r2, -r7]
    7a30:			; <UNDEFINED> instruction: 0xf7fa9401
    7a34:	str	lr, [r9], lr, lsr #29
    7a38:			; <UNDEFINED> instruction: 0x464b9f1c
    7a3c:			; <UNDEFINED> instruction: 0x469a46d1
    7a40:	cmnmi	r0, #117440512	; 0x7000000	; <UNPREDICTABLE>
    7a44:	bpl	4432ac <log_oom_internal@plt+0x440a20>
    7a48:	svcmi	0x0080f5b3
    7a4c:	addhi	pc, r8, r0
    7a50:			; <UNDEFINED> instruction: 0xf10005ba
    7a54:	bls	3a7d90 <log_oom_internal@plt+0x3a5504>
    7a58:	svcmi	0x0000f5b3
    7a5c:	andcs	fp, r0, #20, 30	; 0x50
    7a60:	andeq	pc, r1, #2
    7a64:	cmple	r6, r0, lsl #20
    7a68:	svcmi	0x0040f5b3
    7a6c:	msrhi	CPSR_c, r0
    7a70:	vst4.8	{d2-d5}, [r7], r0
    7a74:			; <UNDEFINED> instruction: 0xf7fa4730
    7a78:			; <UNDEFINED> instruction: 0xf5b7eca2
    7a7c:	strmi	r5, [r6], -r0, lsl #30
    7a80:	rscshi	pc, r7, r0
    7a84:	blcs	2e6c0 <log_oom_internal@plt+0x2be34>
    7a88:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
    7a8c:			; <UNDEFINED> instruction: 0xf7faa82c
    7a90:	strmi	lr, [r2], -r0, lsl #24
    7a94:	ldmib	sp, {r0, r1, r3, r9, sl, lr}^
    7a98:	addmi	r0, fp, #-2147483626	; 0x80000016
    7a9c:	addmi	fp, r2, #8, 30
    7aa0:	smlawbhi	r9, r0, r0, pc	; <UNPREDICTABLE>
    7aa4:			; <UNDEFINED> instruction: 0xf7faa82a
    7aa8:			; <UNDEFINED> instruction: 0x4602ebf4
    7aac:	ldmib	sp, {r0, r1, r3, r9, sl, lr}^
    7ab0:	addmi	r0, fp, #-2147483626	; 0x80000016
    7ab4:	addmi	fp, r2, #8, 30
    7ab8:			; <UNDEFINED> instruction: 0x81a4f080
    7abc:			; <UNDEFINED> instruction: 0xf7faa82e
    7ac0:	strmi	lr, [r2], -r8, ror #23
    7ac4:	ldmib	sp, {r0, r1, r3, r9, sl, lr}^
    7ac8:	addmi	r0, fp, #-2147483626	; 0x80000016
    7acc:	addmi	fp, r2, #8, 30
    7ad0:	rsbhi	pc, r4, #128	; 0x80
    7ad4:	vcge.f32	d2, d0, d6
    7ad8:			; <UNDEFINED> instruction: 0x46408313
    7adc:	bl	1145acc <log_oom_internal@plt+0x1143240>
    7ae0:	andcs	r4, r0, #42991616	; 0x2900000
    7ae4:	stc	7, cr15, [r2], #-1000	; 0xfffffc18
    7ae8:	vmlal.s8	q9, d0, d0
    7aec:	movwcs	r8, #4852	; 0x12f4
    7af0:	ldrb	r9, [fp, #778]!	; 0x30a
    7af4:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7af8:	andscs	pc, r9, #64, 4
    7afc:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7b00:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7b04:	movwmi	pc, #49667	; 0xc203	; <UNPREDICTABLE>
    7b08:			; <UNDEFINED> instruction: 0xf7fa3103
    7b0c:	strmi	lr, [r3], r0, asr #29
    7b10:	strmi	lr, [r3], fp, asr #12
    7b14:	mrcls	6, 0, lr, cr14, cr0, {3}
    7b18:			; <UNDEFINED> instruction: 0xd1a92e00
    7b1c:	stmiacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7b20:	cfstr32vc	mvfx15, [r2], {13}
    7b24:	movwcc	r4, #17531	; 0x447b
    7b28:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    7b2c:	strbtmi	r0, [r0], -pc
    7b30:			; <UNDEFINED> instruction: 0xf7fa4629
    7b34:	stmdacs	r0, {r2, r4, r8, r9, fp, sp, lr, pc}
    7b38:			; <UNDEFINED> instruction: 0x4630d09a
    7b3c:	ldc	7, cr15, [lr], #-1000	; 0xfffffc18
    7b40:			; <UNDEFINED> instruction: 0xf77f2806
    7b44:			; <UNDEFINED> instruction: 0xf8dfadd3
    7b48:			; <UNDEFINED> instruction: 0x4631589c
    7b4c:	ldmeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7b50:	cmncs	fp, #64, 4	; <UNPREDICTABLE>
    7b54:	ldmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7b58:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    7b5c:			; <UNDEFINED> instruction: 0xe619447a
    7b60:	cmplt	fp, lr, lsl #22
    7b64:	stmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7b68:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7b6c:	ldcl	7, cr15, [sl, #1000]	; 0x3e8
    7b70:	movwmi	r9, #6430	; 0x191e
    7b74:	mvnhi	pc, r0
    7b78:	blcs	2e8fc <log_oom_internal@plt+0x2c070>
    7b7c:	ldrmi	sp, [r8], -fp, asr #2
    7b80:	ldc	7, cr15, [ip], {250}	; 0xfa
    7b84:	strmi	r2, [r6], -r3, lsl #16
    7b88:	sbcshi	pc, r4, r0, lsl #6
    7b8c:	blcs	2e7c8 <log_oom_internal@plt+0x2bf3c>
    7b90:	adchi	pc, r6, r0, asr #32
    7b94:			; <UNDEFINED> instruction: 0xf7faa82c
    7b98:			; <UNDEFINED> instruction: 0x4602eb7c
    7b9c:	ldmib	sp, {r0, r1, r3, r9, sl, lr}^
    7ba0:	addmi	r0, fp, #-2147483626	; 0x80000016
    7ba4:	addmi	fp, r2, #8, 30
    7ba8:	sbcshi	pc, lr, r0, lsl #1
    7bac:			; <UNDEFINED> instruction: 0xf7faa82a
    7bb0:			; <UNDEFINED> instruction: 0x4602eb70
    7bb4:	ldmib	sp, {r0, r1, r3, r9, sl, lr}^
    7bb8:	addmi	r0, fp, #-2147483626	; 0x80000016
    7bbc:	addmi	fp, r2, #8, 30
    7bc0:	cmphi	r5, r0, lsl #1	; <UNPREDICTABLE>
    7bc4:	vcge.f32	d2, d0, d6
    7bc8:			; <UNDEFINED> instruction: 0x46408171
    7bcc:	b	ff345bbc <log_oom_internal@plt+0xff343330>
    7bd0:	vst1.8	{d20-d22}, [pc :128], r9
    7bd4:			; <UNDEFINED> instruction: 0xf7fa7200
    7bd8:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    7bdc:	teqhi	r1, r0, asr #5	; <UNPREDICTABLE>
    7be0:	blcs	2e818 <log_oom_internal@plt+0x2bf8c>
    7be4:	cfstrsge	mvf15, [r2, #252]	; 0xfc
    7be8:			; <UNDEFINED> instruction: 0xf7fa4618
    7bec:	ldrb	lr, [sp, #-2862]!	; 0xfffff4d2
    7bf0:			; <UNDEFINED> instruction: 0xf7fa910c
    7bf4:	stmdbls	ip, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    7bf8:			; <UNDEFINED> instruction: 0xf77f2806
    7bfc:			; <UNDEFINED> instruction: 0xf8dfad77
    7c00:	vst1.64	{d21}, [pc :256], r4
    7c04:			; <UNDEFINED> instruction: 0xf8df731c
    7c08:			; <UNDEFINED> instruction: 0xf8df07f0
    7c0c:	ldrbtmi	r2, [sp], #-2032	; 0xfffff810
    7c10:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    7c14:			; <UNDEFINED> instruction: 0x4640e5be
    7c18:	b	fe9c5c08 <log_oom_internal@plt+0xfe9c337c>
    7c1c:			; <UNDEFINED> instruction: 0xf7ff4629
    7c20:	andls	pc, ip, r7, lsl #25
    7c24:			; <UNDEFINED> instruction: 0xf0002800
    7c28:			; <UNDEFINED> instruction: 0xf7fa80db
    7c2c:			; <UNDEFINED> instruction: 0x2106ea9e
    7c30:	bl	1645c20 <log_oom_internal@plt+0x1643394>
    7c34:	vmlal.s8	q9, d0, d0
    7c38:	ldmib	sp, {r0, r2, r4, r5, r7, pc}^
    7c3c:	ldmdals	r0, {r2, r3, r4, r6, r8, r9, sp}
    7c40:	movwcs	lr, #10701	; 0x29cd
    7c44:	ldmib	sp, {r0, r1, r4, r5, r9, sl, lr}^
    7c48:			; <UNDEFINED> instruction: 0x2600125a
    7c4c:	strls	r9, [r4], -r6, lsl #12
    7c50:	andne	lr, r0, #3358720	; 0x334000
    7c54:			; <UNDEFINED> instruction: 0x1e519a5f
    7c58:	tstls	r5, ip, lsl #20
    7c5c:			; <UNDEFINED> instruction: 0xf7ff4621
    7c60:	cdpne	12, 0, cr15, cr3, cr9, {7}
    7c64:	svclt	0x00b84630
    7c68:			; <UNDEFINED> instruction: 0xf7fa469a
    7c6c:	strmi	lr, [r6], -r8, lsr #23
    7c70:	stmdacs	r6, {r2, r3, r7, r8, r9, sl, sp, lr, pc}
    7c74:	ldcge	7, cr15, [sl, #-508]!	; 0xfffffe04
    7c78:			; <UNDEFINED> instruction: 0x5784f8df
    7c7c:	orrcs	pc, r7, #64, 4
    7c80:			; <UNDEFINED> instruction: 0x0780f8df
    7c84:			; <UNDEFINED> instruction: 0xf8df2100
    7c88:	ldrbtmi	r2, [sp], #-1920	; 0xfffff880
    7c8c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    7c90:	stmdacs	r6, {r7, r8, sl, sp, lr, pc}
    7c94:	stcge	7, cr15, [sl, #-508]!	; 0xfffffe04
    7c98:			; <UNDEFINED> instruction: 0x5770f8df
    7c9c:	orrcs	pc, sp, #64, 4
    7ca0:			; <UNDEFINED> instruction: 0x076cf8df
    7ca4:			; <UNDEFINED> instruction: 0xf8df2100
    7ca8:	ldrbtmi	r2, [sp], #-1900	; 0xfffff894
    7cac:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    7cb0:			; <UNDEFINED> instruction: 0xf8dfe570
    7cb4:	ldrbtmi	r3, [fp], #-1892	; 0xfffff89c
    7cb8:			; <UNDEFINED> instruction: 0xb01cf8d3
    7cbc:	svceq	0x0000f1bb
    7cc0:	orrhi	pc, ip, r0
    7cc4:	stcl	7, cr15, [r2], {250}	; 0xfa
    7cc8:	smmlscc	r0, pc, r8, pc	; <UNPREDICTABLE>
    7ccc:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    7cd0:			; <UNDEFINED> instruction: 0xf7fa69d8
    7cd4:	stmdacs	r0, {r3, r6, r7, sl, fp, sp, lr, pc}
    7cd8:	msrhi	CPSR_xc, r0, asr #32
    7cdc:			; <UNDEFINED> instruction: 0xe6c79f1c
    7ce0:	vcge.f32	d2, d0, d6
    7ce4:	blls	328200 <log_oom_internal@plt+0x325974>
    7ce8:			; <UNDEFINED> instruction: 0xf43f2b00
    7cec:	stmdals	ip, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, pc}
    7cf0:	b	feac5ce0 <log_oom_internal@plt+0xfeac3454>
    7cf4:	mcrcs	4, 0, lr, cr6, cr10, {7}
    7cf8:	ldclge	7, cr15, [r8], #508	; 0x1fc
    7cfc:			; <UNDEFINED> instruction: 0x2126a841
    7d00:	bl	ff145cf0 <log_oom_internal@plt+0xff143464>
    7d04:			; <UNDEFINED> instruction: 0x5718f8df
    7d08:			; <UNDEFINED> instruction: 0x2718f8df
    7d0c:	orrscs	pc, r5, #64, 4
    7d10:	strls	r4, [r1, #-1149]	; 0xfffffb83
    7d14:			; <UNDEFINED> instruction: 0x5710f8df
    7d18:	vqshl.s8	q2, q13, q1
    7d1c:	stmdbls	sp, {r2, r3, r9, lr}
    7d20:	andls	r4, r0, #2097152000	; 0x7d000000
    7d24:	strtmi	r9, [sl], -r2, lsl #8
    7d28:	andls	r3, r3, r3, lsl #4
    7d2c:			; <UNDEFINED> instruction: 0xf7fa2007
    7d30:	ldrb	lr, [fp], #3376	; 0xd30
    7d34:	usateq	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    7d38:	teqcs	r3, #64, 4	; <UNPREDICTABLE>
    7d3c:	usatcs	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    7d40:	usatvs	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    7d44:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    7d48:	ldrbtmi	r9, [lr], #-2399	; 0xfffff6a1
    7d4c:	andmi	pc, ip, r0, lsl #4
    7d50:	strls	r3, [r1], -r3, lsl #4
    7d54:	andcs	r9, r4, r0
    7d58:			; <UNDEFINED> instruction: 0xf7fa9402
    7d5c:	ldmdals	pc, {r1, r3, r4, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    7d60:	bl	b45d50 <log_oom_internal@plt+0xb434c4>
    7d64:	ldr	r4, [r1, -r6, lsl #12]
    7d68:	ldcle	14, cr2, [ip, #24]!
    7d6c:			; <UNDEFINED> instruction: 0x2126a841
    7d70:	bl	fe345d60 <log_oom_internal@plt+0xfe3434d4>
    7d74:			; <UNDEFINED> instruction: 0x56c0f8df
    7d78:			; <UNDEFINED> instruction: 0x26c0f8df
    7d7c:	tstvc	r6, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    7d80:	strls	r4, [r1, #-1149]	; 0xfffffb83
    7d84:	ssatpl	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    7d88:	vqshl.s8	q2, q13, q1
    7d8c:	stmdbls	sp, {r2, r3, r9, lr}
    7d90:	andls	r4, r0, #2097152000	; 0x7d000000
    7d94:	strtmi	r9, [sl], -r2, lsl #8
    7d98:	andls	r3, r3, r3, lsl #4
    7d9c:			; <UNDEFINED> instruction: 0xf7fa2007
    7da0:			; <UNDEFINED> instruction: 0xe7a0ecf8
    7da4:			; <UNDEFINED> instruction: 0xf7fa2000
    7da8:	stmdacs	r6, {r1, r3, r8, r9, fp, sp, lr, pc}
    7dac:			; <UNDEFINED> instruction: 0xf8dfdd9f
    7db0:	vst1.32	{d22-d24}, [pc :64], r4
    7db4:	svcls	0x00087310
    7db8:			; <UNDEFINED> instruction: 0xf8df2007
    7dbc:	ldrbtmi	r2, [lr], #-1676	; 0xfffff974
    7dc0:	pkhtbpl	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    7dc4:			; <UNDEFINED> instruction: 0xf8d9447a
    7dc8:	ldrbtmi	r1, [sp], #-0
    7dcc:	andmi	pc, ip, #536870912	; 0x20000000
    7dd0:	andls	r9, r0, #524288	; 0x80000
    7dd4:	strls	r4, [r1, #-1586]	; 0xfffff9ce
    7dd8:			; <UNDEFINED> instruction: 0xf7fa3203
    7ddc:			; <UNDEFINED> instruction: 0xe786ecda
    7de0:	ldrdpl	pc, [r0], -r9
    7de4:			; <UNDEFINED> instruction: 0xf43f2d02
    7de8:			; <UNDEFINED> instruction: 0xf7faac81
    7dec:	stmdacs	r3, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    7df0:			; <UNDEFINED> instruction: 0x81a9f300
    7df4:	mvnvc	lr, #544768	; 0x85000
    7df8:	mvnvc	lr, #166912	; 0x28c00
    7dfc:			; <UNDEFINED> instruction: 0xf1c3b2db
    7e00:	ldrbt	r0, [r3], #-2560	; 0xfffff600
    7e04:			; <UNDEFINED> instruction: 0xf77f2e06
    7e08:	stmdage	r1, {r0, r4, r5, r6, sl, fp, sp, pc}^
    7e0c:			; <UNDEFINED> instruction: 0xf7fa2126
    7e10:			; <UNDEFINED> instruction: 0xf8dfeb3e
    7e14:			; <UNDEFINED> instruction: 0xf8df563c
    7e18:	vmin.s8	d18, d0, d28
    7e1c:	ldrbtmi	r2, [sp], #-926	; 0xfffffc62
    7e20:			; <UNDEFINED> instruction: 0xf8df9501
    7e24:	ldrbtmi	r5, [sl], #-1588	; 0xfffff9cc
    7e28:	andmi	pc, ip, #536870912	; 0x20000000
    7e2c:	ldrbtmi	r9, [sp], #-2317	; 0xfffff6f3
    7e30:	strls	r9, [r2], #-512	; 0xfffffe00
    7e34:	andcc	r4, r3, #44040192	; 0x2a00000
    7e38:	andcs	r9, r7, r3
    7e3c:	stc	7, cr15, [r8], #1000	; 0x3e8
    7e40:			; <UNDEFINED> instruction: 0xf8d9e454
    7e44:	stccs	0, cr5, [r2, #-0]
    7e48:	mcrge	4, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    7e4c:			; <UNDEFINED> instruction: 0xf43f2d27
    7e50:	andcs	sl, r0, r7, asr #29
    7e54:	b	fecc5e44 <log_oom_internal@plt+0xfecc35b8>
    7e58:	vsub.i8	d2, d0, d3
    7e5c:	b	fe168500 <log_oom_internal@plt+0xfe165c74>
    7e60:	bl	fe8e4dfc <log_oom_internal@plt+0xfe8e2570>
    7e64:	sbcslt	r7, fp, #-1811939325	; 0x94000003
    7e68:	beq	4457c <log_oom_internal@plt+0x41cf0>
    7e6c:	mcrcs	6, 0, lr, cr6, cr8, {5}
    7e70:	svcge	0x0039f77f
    7e74:			; <UNDEFINED> instruction: 0x2126a841
    7e78:	bl	245e68 <log_oom_internal@plt+0x2435dc>
    7e7c:	ldrbpl	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    7e80:	ldrbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    7e84:	msrcs	SPSR_c, #64, 4
    7e88:	strls	r4, [r1, #-1149]	; 0xfffffb83
    7e8c:	ldrbpl	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    7e90:	vqshl.s8	q2, q13, q1
    7e94:	stmdbls	sp, {r2, r3, r9, lr}
    7e98:	andls	r4, r0, #2097152000	; 0x7d000000
    7e9c:	strtmi	r9, [sl], -r2, lsl #8
    7ea0:	andls	r3, r3, r3, lsl #4
    7ea4:			; <UNDEFINED> instruction: 0xf7fa2007
    7ea8:			; <UNDEFINED> instruction: 0xe71cec74
    7eac:	ldreq	pc, [r8, #2271]!	; 0x8df
    7eb0:	msrcs	SPSR_sxc, #64, 4
    7eb4:	ldrcs	pc, [r4, #2271]!	; 0x8df
    7eb8:	ldrvs	pc, [r4, #2271]!	; 0x8df
    7ebc:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    7ec0:	andmi	pc, ip, r0, lsl #4
    7ec4:	andls	r4, r0, lr, ror r4
    7ec8:	andcc	r9, r3, #212992	; 0x34000
    7ecc:	andcs	r9, r7, r2, lsl #8
    7ed0:			; <UNDEFINED> instruction: 0xf7fa9601
    7ed4:			; <UNDEFINED> instruction: 0xe678ec5e
    7ed8:	ldrdvc	pc, [r0], -r9
    7edc:	svclt	0x000c2f02
    7ee0:	bleq	204024 <log_oom_internal@plt+0x201798>
    7ee4:	bleq	144028 <log_oom_internal@plt+0x14179c>
    7ee8:	b	1a45ed8 <log_oom_internal@plt+0x1a4364c>
    7eec:	vorr.i32	q2, #524288	; 0x00080000
    7ef0:	b	fe1e84bc <log_oom_internal@plt+0xfe1e5c30>
    7ef4:	bl	feae6e98 <log_oom_internal@plt+0xfeae460c>
    7ef8:	blx	17e6e9c <log_oom_internal@plt+0x17e4610>
    7efc:			; <UNDEFINED> instruction: 0xf1cbfb8b
    7f00:	vnmls.f64	d0, d8, d0
    7f04:			; <UNDEFINED> instruction: 0xf7fa0a10
    7f08:			; <UNDEFINED> instruction: 0xf8dfeba2
    7f0c:	stmdbls	pc, {r3, r5, r6, r8, sl, ip, sp}	; <UNPREDICTABLE>
    7f10:	andcs	r4, r0, #48, 12	; 0x3000000
    7f14:			; <UNDEFINED> instruction: 0xf7fa58c9
    7f18:			; <UNDEFINED> instruction: 0xf1bbeb04
    7f1c:			; <UNDEFINED> instruction: 0xf6bf0f00
    7f20:	ldrdcs	sl, [r0], -r3
    7f24:	b	12c5f14 <log_oom_internal@plt+0x12c3688>
    7f28:			; <UNDEFINED> instruction: 0xf77f2806
    7f2c:			; <UNDEFINED> instruction: 0xf8dfabdf
    7f30:	vrshl.s8	<illegal reg q10.5>, q4, q0
    7f34:			; <UNDEFINED> instruction: 0xf8df2381
    7f38:	tstcs	r0, r4, asr #10
    7f3c:	strbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    7f40:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    7f44:	strt	r4, [r5], #-1146	; 0xfffffb86
    7f48:	tstls	ip, r8, lsl #12
    7f4c:	b	dc5f3c <log_oom_internal@plt+0xdc36b0>
    7f50:	stmdacs	r6, {r2, r3, r8, fp, ip, pc}
    7f54:	blge	ff2c5d58 <log_oom_internal@plt+0xff2c34cc>
    7f58:	strpl	pc, [r8, #-2271]!	; 0xfffff721
    7f5c:	msrcs	CPSR_fsx, #64, 4
    7f60:	streq	pc, [r4, #-2271]!	; 0xfffff721
    7f64:	strcs	pc, [r4, #-2271]!	; 0xfffff721
    7f68:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    7f6c:	ldr	r4, [r1], #-1146	; 0xfffffb86
    7f70:	ldreq	pc, [ip, #-2271]	; 0xfffff721
    7f74:	movtcs	pc, #62016	; 0xf240	; <UNPREDICTABLE>
    7f78:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
    7f7c:			; <UNDEFINED> instruction: 0xf8df2100
    7f80:	ldrbtmi	r5, [r8], #-1304	; 0xfffffae8
    7f84:	vqshl.s8	q2, q13, q0
    7f88:	ldrbtmi	r4, [sp], #-12
    7f8c:	andcc	r9, r3, #0
    7f90:	strls	r9, [r1, #-1026]	; 0xfffffbfe
    7f94:			; <UNDEFINED> instruction: 0xf7fa2007
    7f98:			; <UNDEFINED> instruction: 0xe6a4ebfc
    7f9c:			; <UNDEFINED> instruction: 0xf77f2e06
    7fa0:	stmdage	r1, {r0, r2, r5, r7, r8, r9, fp, sp, pc}^
    7fa4:			; <UNDEFINED> instruction: 0xf7fa2126
    7fa8:			; <UNDEFINED> instruction: 0xf8dfea72
    7fac:			; <UNDEFINED> instruction: 0xf8df54f0
    7fb0:	vqshl.s8	q9, q8, q8
    7fb4:	ldrbtmi	r2, [sp], #-935	; 0xfffffc59
    7fb8:			; <UNDEFINED> instruction: 0xf8df9501
    7fbc:	ldrbtmi	r5, [sl], #-1256	; 0xfffffb18
    7fc0:	andmi	pc, ip, #536870912	; 0x20000000
    7fc4:	ldrbtmi	r9, [sp], #-2317	; 0xfffff6f3
    7fc8:	strls	r9, [r2], #-512	; 0xfffffe00
    7fcc:	andcc	r4, r3, #44040192	; 0x2a00000
    7fd0:	andcs	r9, r7, r3
    7fd4:	bl	ff745fc4 <log_oom_internal@plt+0xff743738>
    7fd8:	bllt	fe245fdc <log_oom_internal@plt+0xfe243750>
    7fdc:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7fe0:	ldmpl	r0, {r0, r1, r2, r3, r9, fp, ip, pc}^
    7fe4:	stmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7fe8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7fec:	addshi	pc, fp, r0
    7ff0:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7ff4:	ldrteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7ff8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7ffc:	bl	fe945fec <log_oom_internal@plt+0xfe943760>
    8000:	beq	443828 <log_oom_internal@plt+0x440f9c>
    8004:			; <UNDEFINED> instruction: 0xf43f2800
    8008:	ldrbmi	sl, [fp], -r7, ror #30
    800c:	vst1.16	{d20-d22}, [pc :64], sl
    8010:			; <UNDEFINED> instruction: 0xf7fa1180
    8014:	vmlsne.f32	s28, s15, s13
    8018:	adcshi	pc, fp, r0, asr #5
    801c:	rschi	pc, pc, r0
    8020:	ldrcc	pc, [r0], #2271	; 0x8df
    8024:	eorsge	pc, r0, sp, asr #17
    8028:	ldrbtmi	r4, [fp], #-1738	; 0xfffff936
    802c:	mul	r6, r9, r6
    8030:	ldrtmi	r2, [r8], -r0, lsl #14
    8034:	stmia	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8038:			; <UNDEFINED> instruction: 0xf7fa4658
    803c:	andcs	lr, r0, #12713984	; 0xc20000
    8040:	bcc	fe4438a8 <log_oom_internal@plt+0xfe44101c>
    8044:	beq	4438ac <log_oom_internal@plt+0x441020>
    8048:	orrne	pc, r0, pc, asr #8
    804c:			; <UNDEFINED> instruction: 0xf7fa9216
    8050:	vmlsne.f32	s28, s15, s16
    8054:	rscshi	pc, r2, r0, asr #5
    8058:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    805c:	rschi	pc, r0, r0
    8060:			; <UNDEFINED> instruction: 0x4658213a
    8064:	bl	ff5c6054 <log_oom_internal@plt+0xff5c37c8>
    8068:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    806c:			; <UNDEFINED> instruction: 0xf7fad0e1
    8070:	stmdacs	r4!, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    8074:			; <UNDEFINED> instruction: 0x3725d9dc
    8078:	ldrtmi	r4, [r8], -r9, asr #12
    807c:	ldmdb	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8080:	strmi	r4, [r7], #-1609	; 0xfffff9b7
    8084:			; <UNDEFINED> instruction: 0xf7fa4638
    8088:	strbmi	lr, [r9], -lr, asr #17
    808c:	ldrtmi	r4, [r8], -r7, lsl #8
    8090:	ldmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8094:	ldmdane	r8!, {r0, r1, r9, sl, lr}
    8098:	blcs	bdf48c <log_oom_internal@plt+0xbdcc00>
    809c:			; <UNDEFINED> instruction: 0xf7fad1c8
    80a0:			; <UNDEFINED> instruction: 0x4607ebde
    80a4:			; <UNDEFINED> instruction: 0xf0002800
    80a8:	tstcs	r0, fp, lsl r1
    80ac:	ldmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80b0:			; <UNDEFINED> instruction: 0x46304639
    80b4:	b	b460a4 <log_oom_internal@plt+0xb43818>
    80b8:	svceq	0x0011f110
    80bc:	svclt	0x00084683
    80c0:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    80c4:			; <UNDEFINED> instruction: 0xf1bbd0b5
    80c8:			; <UNDEFINED> instruction: 0xf2c00f00
    80cc:	ldmdals	r6, {r1, r3, r4, r5, r6, r7, pc}
    80d0:	ldmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    80d4:			; <UNDEFINED> instruction: 0xf8d9e7b3
    80d8:	stccs	0, cr5, [r2, #-0]
    80dc:	cfstrsge	mvf15, [r7, #-252]	; 0xffffff04
    80e0:			; <UNDEFINED> instruction: 0xf7fa2000
    80e4:	stmdacs	r3, {r2, r3, r5, r6, r8, fp, sp, lr, pc}
    80e8:	b	fe17f1f8 <log_oom_internal@plt+0xfe17c96c>
    80ec:	andcs	r7, r1, #-1811939325	; 0x94000003
    80f0:	mvnvc	lr, #166912	; 0x28c00
    80f4:	sbcslt	r9, fp, #-1610612736	; 0xa0000000
    80f8:	beq	4480c <log_oom_internal@plt+0x41f80>
    80fc:	blt	ffdc6100 <log_oom_internal@plt+0xffdc3874>
    8100:	vadd.i8	q10, q8, <illegal reg q14.5>
    8104:	bmi	ffb50fc0 <log_oom_internal@plt+0xffb4e734>
    8108:	ldrbtmi	r4, [r8], #-3821	; 0xfffff113
    810c:	vqshl.s8	q2, q13, q0
    8110:	ldrbtmi	r4, [lr], #-12
    8114:	stmdbls	sp, {ip, pc}
    8118:	strls	r3, [r2], #-515	; 0xfffffdfd
    811c:	strls	r2, [r1], -r7
    8120:	bl	dc6110 <log_oom_internal@plt+0xdc3884>
    8124:	blmi	ffa01490 <log_oom_internal@plt+0xff9fec04>
    8128:	sbcvc	pc, r4, #1325400064	; 0x4f000000
    812c:	ldrbtmi	r4, [fp], #-2534	; 0xfffff61a
    8130:			; <UNDEFINED> instruction: 0xf5034479
    8134:	smlabbcc	r3, r3, r3, r6
    8138:	bl	fea46128 <log_oom_internal@plt+0xfea4389c>
    813c:	ldrtmi	r4, [r0], -r3, lsl #13
    8140:	b	fe146130 <log_oom_internal@plt+0xfe1438a4>
    8144:	stmiami	r1!, {r0, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    8148:	bmi	ff8599f4 <log_oom_internal@plt+0xff857168>
    814c:	teqcs	sl, #64, 4	; <UNPREDICTABLE>
    8150:	ldrbtmi	r4, [r8], #-3808	; 0xfffff120
    8154:	vqshl.s8	q2, q13, q0
    8158:	ldrbtmi	r4, [lr], #-12
    815c:	andcc	r9, r3, #0
    8160:	strls	r2, [r2], #-4
    8164:			; <UNDEFINED> instruction: 0xf7fa9601
    8168:	pkhbtmi	lr, r2, r4, lsl #22
    816c:	blt	fefc6170 <log_oom_internal@plt+0xfefc38e4>
    8170:			; <UNDEFINED> instruction: 0x46299b12
    8174:	andcs	r9, r4, r3, lsl sl
    8178:	strcs	r9, [r1, #-1026]	; 0xfffffbfe
    817c:	vst2.8	{d25-d28}, [pc], r1
    8180:	andls	r7, r0, #44, 6	; 0xb0000000
    8184:	strls	r9, [sl, #-2577]	; 0xfffff5ef
    8188:	bl	c6178 <log_oom_internal@plt+0xc38ec>
    818c:			; <UNDEFINED> instruction: 0xf7ff4682
    8190:	ldrbmi	fp, [r8], -sp, lsr #21
    8194:	ldmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8198:	vsub.i8	d2, d0, d3
    819c:			; <UNDEFINED> instruction: 0xf1c780c8
    81a0:	blx	17cada8 <log_oom_internal@plt+0x17c851c>
    81a4:			; <UNDEFINED> instruction: 0xf1cbfb8b
    81a8:	strt	r0, [sl], r0, lsl #22
    81ac:	strtmi	r4, [r9], -sl, asr #17
    81b0:	vpmax.s8	q10, q8, q5
    81b4:	cdpmi	3, 12, cr2, cr10, cr10, {3}
    81b8:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    81bc:	andmi	pc, ip, r0, lsl #4
    81c0:	andls	r4, r0, lr, ror r4
    81c4:	andcs	r3, r4, r3, lsl #4
    81c8:	strls	r9, [r1], -r2, lsl #8
    81cc:	b	ff8461bc <log_oom_internal@plt+0xff843930>
    81d0:	str	r4, [r5, #-1666]	; 0xfffff97e
    81d4:	movwgt	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
    81d8:	blmi	ff0d9b40 <log_oom_internal@plt+0xff0d72b4>
    81dc:	ldrbtmi	r4, [ip], #1593	; 0x639
    81e0:	ldrbtmi	r4, [fp], #-2754	; 0xfffff53e
    81e4:			; <UNDEFINED> instruction: 0xf503447a
    81e8:	stmib	sp, {r0, r1, r7, r8, r9, sp, lr}^
    81ec:	strbtmi	r3, [r2], -r0, lsl #4
    81f0:	bicvc	pc, r6, #1325400064	; 0x4f000000
    81f4:			; <UNDEFINED> instruction: 0xf7fa3203
    81f8:	strmi	lr, [r3], ip, asr #21
    81fc:	andcs	lr, r0, r1, lsl #13
    8200:	ldm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8204:	stcle	8, cr2, [pc], #-12	; 8200 <log_oom_internal@plt+0x5974>
    8208:	beq	443a70 <log_oom_internal@plt+0x4411e4>
    820c:	b	7c61fc <log_oom_internal@plt+0x7c3970>
    8210:	stmdbls	pc, {r3, r4, r7, r8, r9, fp, lr}	; <UNPREDICTABLE>
    8214:	andcs	r4, r0, #48, 12	; 0x3000000
    8218:			; <UNDEFINED> instruction: 0xf7fa58c9
    821c:	str	lr, [r0], r2, lsl #19
    8220:			; <UNDEFINED> instruction: 0x46d14658
    8224:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    8228:	svc	0x00caf7f9
    822c:	vmov.s16	r4, d24[0]
    8230:	ldrbtmi	r0, [fp], #-2576	; 0xfffff5f0
    8234:			; <UNDEFINED> instruction: 0xf7fa61de
    8238:	strb	lr, [r5, #-2570]	; 0xfffff5f6
    823c:	ldrbmi	r2, [r1], r0
    8240:	ldm	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8244:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    8248:	stcle	8, cr2, [r4], #-12
    824c:	bleq	44970 <log_oom_internal@plt+0x420e4>
    8250:	blx	17d1e58 <log_oom_internal@plt+0x17cf5cc>
    8254:			; <UNDEFINED> instruction: 0xf1cbfb8b
    8258:	ldrtmi	r0, [r8], -r0, lsl #22
    825c:	svc	0x00b0f7f9
    8260:			; <UNDEFINED> instruction: 0xf7f99816
    8264:	strb	lr, [ip], -lr, lsr #31
    8268:	smlatbcs	r5, r2, r8, r4
    826c:	vmlsl.s8	q10, d20, d18
    8270:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    8274:	addgt	pc, r4, #14614528	; 0xdf0000
    8278:	vst3.16	{d20-d22}, [pc :256], sl
    827c:	ldrbtmi	r7, [ip], #970	; 0x3ca
    8280:	addvs	pc, r3, #8388608	; 0x800000
    8284:			; <UNDEFINED> instruction: 0x2c00e9cd
    8288:	andcs	r4, r4, r2, lsl #12
    828c:			; <UNDEFINED> instruction: 0xf7fa3203
    8290:	strmi	lr, [r3], r0, lsl #21
    8294:			; <UNDEFINED> instruction: 0xf8dfe635
    8298:	ldrtmi	ip, [r9], -r8, ror #4
    829c:	vst1.32	{d20-d21}, [pc :64], r9
    82a0:	ldrbtmi	r7, [ip], #974	; 0x3ce
    82a4:	ldrbtmi	r4, [sl], #-2200	; 0xfffff768
    82a8:	ldrbtmi	r2, [r8], #-1792	; 0xfffff900
    82ac:	addvs	pc, r3, #8388608	; 0x800000
    82b0:	andcs	lr, r0, sp, asr #19
    82b4:	andcs	r4, r4, r2, ror #12
    82b8:			; <UNDEFINED> instruction: 0xf7fa3203
    82bc:	strmi	lr, [r3], sl, ror #20
    82c0:	andcs	lr, r0, fp, asr #15
    82c4:			; <UNDEFINED> instruction: 0xf7fa46d1
    82c8:			; <UNDEFINED> instruction: 0xf8dde87a
    82cc:	stmdacs	r3, {r4, r5, sp, pc}
    82d0:			; <UNDEFINED> instruction: 0xf1cbdc16
    82d4:	blx	17caedc <log_oom_internal@plt+0x17c8650>
    82d8:			; <UNDEFINED> instruction: 0xf1cbfb8b
    82dc:	ldr	r0, [ip, r0, lsl #22]!
    82e0:	vqdmulh.s<illegal width 8>	d20, d16, d10
    82e4:	stmibmi	sl, {r0, r4, r5, r7, r9, ip}
    82e8:	ldrbtmi	r4, [fp], #-1745	; 0xfffff92f
    82ec:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    82f0:			; <UNDEFINED> instruction: 0xf5034479
    82f4:	smlabbcc	r3, r3, r3, r6
    82f8:	b	ff2462e8 <log_oom_internal@plt+0xff243a5c>
    82fc:	str	r4, [ip, r3, lsl #13]!
    8300:	andsgt	pc, r0, #14614528	; 0xdf0000
    8304:	bmi	fe119c70 <log_oom_internal@plt+0xfe1173e4>
    8308:			; <UNDEFINED> instruction: 0x13b9f240
    830c:	stmmi	r3, {r2, r3, r4, r5, r6, r7, sl, lr}
    8310:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8314:	addvs	pc, r3, #8388608	; 0x800000
    8318:	andcs	lr, r0, sp, asr #19
    831c:	andcs	r4, r4, r2, ror #12
    8320:			; <UNDEFINED> instruction: 0xf7fa3203
    8324:			; <UNDEFINED> instruction: 0x4683ea36
    8328:			; <UNDEFINED> instruction: 0xf7fae797
    832c:			; <UNDEFINED> instruction: 0xf8dfe8da
    8330:			; <UNDEFINED> instruction: 0x4639c1f0
    8334:	vst1.16	{d20-d21}, [pc :256], fp
    8338:	ldrbtmi	r7, [ip], #969	; 0x3c9
    833c:	ldrbtmi	r4, [sl], #-2170	; 0xfffff786
    8340:			; <UNDEFINED> instruction: 0xf5024478
    8344:	stmib	sp, {r0, r1, r7, r9, sp, lr}^
    8348:	strbtmi	r2, [r2], -r0
    834c:	andcc	r2, r3, #4
    8350:	b	7c6340 <log_oom_internal@plt+0x7c3ab4>
    8354:	ldrb	r4, [r4, #1667]	; 0x683
    8358:	strdeq	r6, [r1], -r0
    835c:	andeq	r0, r0, r8, lsl #5
    8360:			; <UNDEFINED> instruction: 0x000166b8
    8364:	andeq	r3, r0, r0, asr r1
    8368:	ldrdeq	r5, [r0], -lr
    836c:	andeq	r6, r1, r8, lsr #19
    8370:	andeq	r4, r0, lr, lsr #12
    8374:	andeq	r4, r0, r2, asr r1
    8378:	andeq	r5, r0, ip, ror #7
    837c:	andeq	r3, r0, lr, asr #32
    8380:	andeq	r6, r1, r4, lsr r5
    8384:	andeq	r5, r0, r4, lsr #6
    8388:	andeq	r2, r0, r6, lsl #31
    838c:	andeq	r4, r0, r4, asr #32
    8390:			; <UNDEFINED> instruction: 0x00003fb6
    8394:	strdeq	r5, [r0], -r6
    8398:	andeq	r2, r0, ip, asr #30
    839c:	andeq	r3, r0, r0, ror pc
    83a0:			; <UNDEFINED> instruction: 0x000052bc
    83a4:	andeq	r2, r0, r8, lsl pc
    83a8:	andeq	r3, r0, r6, lsr #31
    83ac:	andeq	r5, r0, r8, lsl r2
    83b0:	andeq	r2, r0, sl, ror lr
    83b4:	andeq	r4, r0, r2, ror #6
    83b8:	ldrdeq	r5, [r0], -r0
    83bc:	andeq	r2, r0, r0, lsr lr
    83c0:	andeq	r4, r0, r4, asr r3
    83c4:	muleq	r0, r2, r1
    83c8:	strdeq	r2, [r0], -r4
    83cc:	andeq	r5, r0, r4, ror #2
    83d0:			; <UNDEFINED> instruction: 0x00002dbe
    83d4:	andeq	r3, r0, sl, lsr lr
    83d8:	andeq	r5, r0, ip, ror r0
    83dc:	ldrdeq	r2, [r0], -lr
    83e0:	ldrdeq	r6, [r1], -ip
    83e4:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    83e8:	andeq	r5, r0, r2, lsr #32
    83ec:	andeq	r2, r0, r4, lsl #25
    83f0:	andeq	r3, r0, r6, asr #27
    83f4:	muleq	r0, r2, lr
    83f8:	andeq	r4, r0, ip, ror #30
    83fc:	andeq	r2, r0, lr, asr #23
    8400:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    8404:	strdeq	r4, [r0], -r0
    8408:	andeq	r2, r0, r2, asr fp
    840c:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    8410:	ldrdeq	r4, [r0], -r0
    8414:	andeq	r2, r0, r2, lsr fp
    8418:	muleq	r1, r2, r3
    841c:	andeq	r6, r1, sl, ror r3
    8420:	andeq	r3, r0, ip, lsr pc
    8424:	andeq	r4, r0, r4, ror #28
    8428:	andeq	r2, r0, r0, asr #21
    842c:	andeq	r4, r0, r8, lsr lr
    8430:	muleq	r0, sl, sl
    8434:	andeq	r3, r0, lr, lsl #24
    8438:	andeq	r3, r0, ip, ror ip
    843c:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    8440:	andeq	r2, r0, r0, asr sl
    8444:	andeq	r2, r0, r2, lsr #20
    8448:			; <UNDEFINED> instruction: 0x00004db8
    844c:	ldrdeq	r3, [r0], -r6
    8450:	andeq	r3, r0, r6, asr lr
    8454:	andeq	r4, r0, r6, asr sp
    8458:			; <UNDEFINED> instruction: 0x000029b2
    845c:	andeq	r3, r0, r0, lsr #23
    8460:	andeq	r4, r0, ip, ror #25
    8464:	andeq	r2, r0, r8, asr #18
    8468:	andeq	r4, r0, r0, asr #25
    846c:	andeq	r2, r0, r2, lsr #18
    8470:	muleq	r0, r0, fp
    8474:	andeq	r0, r0, r4, lsl #5
    8478:	andeq	r3, r0, r4, asr #25
    847c:	andeq	r4, r0, sl, lsr ip
    8480:	muleq	r0, ip, r8
    8484:	ldrdeq	r3, [r0], -r4
    8488:	andeq	r4, r0, r2, lsl ip
    848c:	andeq	r2, r0, r4, ror r8
    8490:	strdeq	r4, [r0], -sl
    8494:	andeq	r2, r0, ip, asr r8
    8498:	andeq	r3, r0, sl, asr sl
    849c:	andeq	r3, r0, r6, ror #25
    84a0:			; <UNDEFINED> instruction: 0x00004bbe
    84a4:	andeq	r2, r0, sl, lsl r8
    84a8:	andeq	r0, r0, ip, lsl #5
    84ac:	andeq	r2, r0, ip, asr #17
    84b0:	strdeq	r3, [r0], -lr
    84b4:	muleq	r0, lr, fp
    84b8:	andeq	r4, r0, r2, ror sl
    84bc:	ldrdeq	r2, [r0], -r4
    84c0:			; <UNDEFINED> instruction: 0x00003bb2
    84c4:	andeq	r4, r0, lr, asr #20
    84c8:			; <UNDEFINED> instruction: 0x000026b0
    84cc:	andeq	r4, r0, sl, lsr #20
    84d0:	andeq	r2, r0, ip, lsl #13
    84d4:	andeq	r3, r0, sl, lsl r8
    84d8:	andeq	r4, r0, r4, asr #19
    84dc:	andeq	r2, r0, r6, lsr #12
    84e0:			; <UNDEFINED> instruction: 0x000038b0
    84e4:	andeq	r2, r0, r2, lsl #12
    84e8:	muleq	r0, sl, r9
    84ec:	andeq	r3, r0, r4, lsr #18
    84f0:	andeq	r5, r1, r6, lsl lr
    84f4:	andeq	r2, r0, lr, ror #10
    84f8:	andeq	r4, r0, r4, lsl #18
    84fc:	andeq	r3, r0, r6, ror #17
    8500:	andeq	r2, r0, lr, lsr r5
    8504:	ldrdeq	r4, [r0], -r6
    8508:	andeq	r3, r0, sl, ror #17
    850c:	muleq	r0, r2, r8
    8510:	strdeq	r2, [r0], -r0
    8514:	ldrdeq	r2, [r0], -r4
    8518:	andeq	r4, r0, ip, ror #16
    851c:			; <UNDEFINED> instruction: 0x000038be
    8520:	andeq	r2, r0, r6, lsr #9
    8524:	andeq	r4, r0, lr, lsr r8
    8528:	strdeq	r3, [r0], -r4
    852c:	blmi	fee5b014 <log_oom_internal@plt+0xfee58788>
    8530:	push	{r1, r3, r4, r5, r6, sl, lr}
    8534:	strdlt	r4, [sp], #240	; 0xf0
    8538:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    853c:			; <UNDEFINED> instruction: 0xf04f934b
    8540:	stmdacs	r0, {r8, r9}
    8544:			; <UNDEFINED> instruction: 0xf890d05e
    8548:	strmi	r3, [r4], -r0, asr #32
    854c:	strbeq	pc, [r0, #963]	; 0x3c3	; <UNPREDICTABLE>
    8550:	strle	r0, [lr], #-1819	; 0xfffff8e5
    8554:	blmi	febdb01c <log_oom_internal@plt+0xfebd8790>
    8558:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    855c:	blls	12e25cc <log_oom_internal@plt+0x12dfd40>
    8560:			; <UNDEFINED> instruction: 0xf04f405a
    8564:			; <UNDEFINED> instruction: 0xf0400300
    8568:			; <UNDEFINED> instruction: 0x46288150
    856c:	pop	{r0, r2, r3, r6, ip, sp, pc}
    8570:	strdcs	r8, [r0], -r0
    8574:			; <UNDEFINED> instruction: 0xf7fa4688
    8578:	ldmib	r4, {r1, r4, r5, r7, fp, sp, lr, pc}^
    857c:	ldrbmi	sl, [r9, #-2826]	; 0xfffff4f6
    8580:	svclt	0x00084606
    8584:			; <UNDEFINED> instruction: 0x460f4550
    8588:	strbmi	sp, [r1], -r7, lsr #6
    858c:	rsbeq	pc, r3, pc, rrx
    8590:			; <UNDEFINED> instruction: 0xffcef7fe
    8594:	tstlt	r0, #135266304	; 0x8100000
    8598:	movwls	sl, #43788	; 0xab0c
    859c:	stcl	7, cr15, [r4, #996]!	; 0x3e4
    85a0:	strmi	r9, [r1], -sl, lsl #20
    85a4:			; <UNDEFINED> instruction: 0xf7f92003
    85a8:	stmdacs	r0, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
    85ac:	blls	2bf398 <log_oom_internal@plt+0x2bcb0c>
    85b0:	vst2.8	{d6,d8}, [r3 :64], fp
    85b4:			; <UNDEFINED> instruction: 0xf5b34370
    85b8:			; <UNDEFINED> instruction: 0xf0004f80
    85bc:	andcs	r8, r0, r1, lsl #1
    85c0:	mrc	7, 7, APSR_nzcv, cr12, cr9, {7}
    85c4:	svclt	0x00d82802
    85c8:	ldreq	pc, [r3, #-111]	; 0xffffff91
    85cc:	strbmi	sp, [r8], -r8, lsr #24
    85d0:	mrc	7, 1, APSR_nzcv, cr10, cr9, {7}
    85d4:	stmdacs	r6, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    85d8:	strcs	sp, [r0, #-3150]	; 0xfffff3b2
    85dc:			; <UNDEFINED> instruction: 0xf7fae7ba
    85e0:	stmdavs	r4, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
    85e4:			; <UNDEFINED> instruction: 0xf7f94648
    85e8:	stccs	14, cr14, [r2], {234}	; 0xea
    85ec:	ldccs	0, cr13, [r4], {243}	; 0xf3
    85f0:	stmdacs	r2, {r0, r4, r5, r6, r7, ip, lr, pc}
    85f4:	b	fe13f6a8 <log_oom_internal@plt+0xfe13ce1c>
    85f8:	bl	fe965d90 <log_oom_internal@plt+0xfe963504>
    85fc:	rsclt	r7, sp, #228, 10	; 0x39000000
    8600:	str	r4, [r7, sp, ror #4]!
    8604:			; <UNDEFINED> instruction: 0xf6404c85
    8608:	bmi	fe149408 <log_oom_internal@plt+0xfe146b7c>
    860c:	ldrbtmi	r4, [ip], #-2437	; 0xfffff67b
    8610:	vqshl.s8	q2, q13, q2
    8614:	ldrbtmi	r4, [r9], #-1068	; 0xfffffbd4
    8618:	strls	r3, [r0], #-515	; 0xfffffdfd
    861c:	stmia	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8620:	tstcs	r4, r1, lsl #21
    8624:	vmul.i<illegal width 8>	d22, d4, d0[4]
    8628:	ldrbtmi	r0, [sl], #-256	; 0xffffff00
    862c:	andls	r4, r1, #32512	; 0x7f00
    8630:	orrseq	pc, r7, #64, 12	; 0x4000000
    8634:	ldrbtmi	r4, [ip], #-2686	; 0xfffff582
    8638:			; <UNDEFINED> instruction: 0xf5049002
    863c:	ldrbtmi	r6, [sl], #-1160	; 0xfffffb78
    8640:	strls	r2, [r0], #-3
    8644:			; <UNDEFINED> instruction: 0xf7fa4402
    8648:	strmi	lr, [r5], -r4, lsr #17
    864c:	ldmdami	r9!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    8650:	bmi	1e59edc <log_oom_internal@plt+0x1e57650>
    8654:	movwvs	pc, #37967	; 0x944f	; <UNPREDICTABLE>
    8658:	ldrbtmi	r4, [r8], #-3448	; 0xfffff288
    865c:			; <UNDEFINED> instruction: 0xf500447a
    8660:	ldrbtmi	r6, [sp], #-136	; 0xffffff78
    8664:	strls	r9, [r1, #-0]
    8668:	andcs	r3, r3, r3, lsl #4
    866c:	andhi	pc, r8, sp, asr #17
    8670:	stm	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8674:	strb	r4, [sp, -r5, lsl #12]!
    8678:			; <UNDEFINED> instruction: 0x46214871
    867c:			; <UNDEFINED> instruction: 0xf6404a71
    8680:	ldclmi	3, cr0, [r1, #-560]!	; 0xfffffdd0
    8684:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    8688:	addvs	pc, r8, r0, lsl #10
    868c:	andls	r4, r0, sp, ror r4
    8690:	andcc	r9, r3, #4194304	; 0x400000
    8694:			; <UNDEFINED> instruction: 0xf8cd2007
    8698:			; <UNDEFINED> instruction: 0xf7fa8008
    869c:	strcs	lr, [r0, #-2170]	; 0xfffff786
    86a0:			; <UNDEFINED> instruction: 0xf7fae758
    86a4:	strmi	lr, [r3], -ip, asr #16
    86a8:	ldmdavs	sp, {sp}
    86ac:	mcr	7, 4, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    86b0:	mcrrle	8, 0, r2, r3, cr2
    86b4:	svclt	0x00b82d00
    86b8:	rsclt	r4, sp, #-805306362	; 0xd0000006
    86bc:	str	r4, [r6, sp, ror #4]
    86c0:			; <UNDEFINED> instruction: 0xf7f94648
    86c4:			; <UNDEFINED> instruction: 0xf44fed52
    86c8:	andls	r7, r0, #128, 4
    86cc:	bmi	17f336c <log_oom_internal@plt+0x17f0ae0>
    86d0:			; <UNDEFINED> instruction: 0x4601447a
    86d4:			; <UNDEFINED> instruction: 0xf7f92003
    86d8:	stmdacs	r0, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    86dc:	bl	fedbcbf0 <log_oom_internal@plt+0xfedba364>
    86e0:	movwls	r0, #45834	; 0xb30a
    86e4:	bl	19ef314 <log_oom_internal@plt+0x19eca88>
    86e8:	ldmib	sp, {r0, r1, r3, r8, r9, fp}^
    86ec:	ldmib	r3, {r1, r2, r5, r8, r9, sl, sp, lr}^
    86f0:	stmib	sp, {r8, r9, sp}^
    86f4:			; <UNDEFINED> instruction: 0xf7f92308
    86f8:	ldmib	sp, {r1, r5, r6, r9, sl, fp, sp, lr, pc}^
    86fc:	adcsmi	r2, fp, #8, 6	; 0x20000000
    8700:	adcsmi	fp, r2, #8, 30
    8704:	stmdacs	r6, {r0, r2, r3, r6, ip, lr, pc}
    8708:			; <UNDEFINED> instruction: 0xf894dc7c
    870c:	strbmi	r2, [r1], -r0, asr #32
    8710:	strls	r9, [r4, #-2059]	; 0xfffff7f5
    8714:	addne	pc, r0, #134217731	; 0x8000003
    8718:			; <UNDEFINED> instruction: 0x5608e9dd
    871c:	strtmi	r9, [r0], -r0
    8720:	vst1.8	{d25-d28}, [pc], r6
    8724:	stmib	sp, {r7, sl, ip, sp, lr}^
    8728:	strbmi	r5, [sl], -r2, lsl #12
    872c:			; <UNDEFINED> instruction: 0xf8cd9b0a
    8730:	strls	fp, [r5], #-4
    8734:			; <UNDEFINED> instruction: 0xff7ef7fe
    8738:	strb	r4, [r8, -r5, lsl #12]
    873c:	strtmi	r4, [r9], -r4, asr #20
    8740:			; <UNDEFINED> instruction: 0xf6406860
    8744:	ldrbtmi	r0, [sl], #-916	; 0xfffffc6c
    8748:	andls	r4, r1, #16896	; 0x4200
    874c:	ldrbtmi	r4, [ip], #-2626	; 0xfffff5be
    8750:			; <UNDEFINED> instruction: 0xf5049002
    8754:	ldrbtmi	r6, [sl], #-1160	; 0xfffffb78
    8758:	strls	r2, [r0], #-3
    875c:			; <UNDEFINED> instruction: 0xf7fa4402
    8760:			; <UNDEFINED> instruction: 0x4605e818
    8764:			; <UNDEFINED> instruction: 0xf7f9e733
    8768:	strmi	lr, [r3], -sl, ror #31
    876c:	ldmdavs	sp, {sp}
    8770:	mcr	7, 1, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    8774:	ldcle	8, cr2, [sp, #8]
    8778:	strtmi	r6, [r9], -r0, ror #16
    877c:			; <UNDEFINED> instruction: 0xf6404c37
    8780:	bmi	dc95f4 <log_oom_internal@plt+0xdc6d68>
    8784:	strls	r4, [r1], #-1148	; 0xfffffb84
    8788:	ldrbtmi	r4, [sl], #-3126	; 0xfffff3ca
    878c:	addvs	pc, r8, #8388608	; 0x800000
    8790:	ldrbtmi	r9, [ip], #-2
    8794:	andls	r2, r0, #3
    8798:			; <UNDEFINED> instruction: 0xf7f91822
    879c:			; <UNDEFINED> instruction: 0x4605effa
    87a0:	blls	2c23fc <log_oom_internal@plt+0x2bfb70>
    87a4:			; <UNDEFINED> instruction: 0x6718e9d3
    87a8:	teqcs	lr, #3620864	; 0x374000
    87ac:	svclt	0x0008429f
    87b0:	umlalle	r4, r8, r6, r2
    87b4:	stmdacs	r6, {r2, r3, r5, r9, sl, fp, lr}
    87b8:	streq	pc, [r0, #-79]	; 0xffffffb1
    87bc:	cfstrsle	mvf4, [r4, #504]!	; 0x1f8
    87c0:	ldrbmi	r9, [fp], -fp, lsl #20
    87c4:	stmdage	r1, {r1, r2, r5, r8, sp}^
    87c8:	mcr	7, 3, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    87cc:			; <UNDEFINED> instruction: 0xf8df4a27
    87d0:			; <UNDEFINED> instruction: 0xf640c0a0
    87d4:	ldrbtmi	r0, [sl], #-927	; 0xfffffc61
    87d8:			; <UNDEFINED> instruction: 0xf5022100
    87dc:	bmi	962604 <log_oom_internal@plt+0x95fd78>
    87e0:			; <UNDEFINED> instruction: 0xf8cd44fc
    87e4:	ldrbtmi	r8, [sl], #-12
    87e8:	andcc	r9, r3, #2097152	; 0x200000
    87ec:			; <UNDEFINED> instruction: 0xf8cd9700
    87f0:	andls	ip, r4, r4
    87f4:			; <UNDEFINED> instruction: 0xf7f92007
    87f8:	ldmib	sp, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    87fc:	stmib	sp, {r2, r3, r8, r9, sp}^
    8800:	str	r2, [r2, r8, lsl #6]
    8804:	ldrbtmi	r4, [lr], #-3612	; 0xfffff1e4
    8808:			; <UNDEFINED> instruction: 0xf7f9e7da
    880c:	svclt	0x0000ee6a
    8810:	andeq	r5, r1, r4, lsl #16
    8814:	andeq	r0, r0, r8, lsl #5
    8818:	ldrdeq	r5, [r1], -ip
    881c:	andeq	r4, r0, lr, ror #10
    8820:	ldrdeq	r2, [r0], -r0
    8824:	andeq	r2, r0, lr, ror r2
    8828:	muleq	r0, sl, r7
    882c:	andeq	r4, r0, r6, asr #10
    8830:	andeq	r2, r0, r2, lsr #3
    8834:	andeq	r4, r0, r2, lsr #10
    8838:	andeq	r2, r0, r4, lsl #3
    883c:	andeq	r3, r0, lr, lsr #14
    8840:	strdeq	r4, [r0], -r8
    8844:	andeq	r2, r0, sl, asr r1
    8848:	strdeq	r3, [r0], -r0
    884c:	andeq	r3, r0, ip, lsl #14
    8850:	andeq	r3, r0, sl, ror #12
    8854:	andeq	r4, r0, lr, lsr #8
    8858:	andeq	r2, r0, sl, lsl #1
    885c:	andeq	r3, r0, ip, asr r6
    8860:	strdeq	r4, [r0], -r2
    8864:	andeq	r2, r0, lr, asr #32
    8868:	andeq	r3, r0, r8, lsr #11
    886c:	andeq	r4, r0, r6, lsr #7
    8870:	andeq	r3, r0, r8, lsl r6
    8874:	strdeq	r1, [r0], -sl
    8878:	andeq	r3, r0, sl, ror #10
    887c:	stclcs	8, cr15, [r4], {223}	; 0xdf
    8880:	stclcc	8, cr15, [r4], {223}	; 0xdf
    8884:	push	{r1, r3, r4, r5, r6, sl, lr}
    8888:	strdlt	r4, [r9], #240	; 0xf0
    888c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8890:			; <UNDEFINED> instruction: 0xf04f9347
    8894:	stmdacs	r0, {r8, r9}
    8898:	ldrthi	pc, [r5], #-0	; <UNPREDICTABLE>
    889c:	movweq	pc, #4113	; 0x1011	; <UNPREDICTABLE>
    88a0:	movwls	r4, #34440	; 0x8688
    88a4:	svclt	0x00084681
    88a8:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
    88ac:	stmiavs	r0, {r1, r2, ip, lr, pc}^
    88b0:	tstlt	r8, r2, lsl #13
    88b4:			; <UNDEFINED> instruction: 0xf7ff2101
    88b8:	strmi	pc, [r2], r1, ror #31
    88bc:	streq	pc, [r6], #-24	; 0xffffffe8
    88c0:			; <UNDEFINED> instruction: 0xf8d9d177
    88c4:	bcs	108dc <log_oom_internal@plt+0xe050>
    88c8:	msrhi	CPSR_s, r0
    88cc:	ldrdlt	pc, [r0], -r9
    88d0:	svceq	0x0000f1bb
    88d4:			; <UNDEFINED> instruction: 0xf8dfd05b
    88d8:	smlsdxcs	r0, r4, ip, r1
    88dc:	ldclcc	8, cr15, [r0], #-892	; 0xfffffc84
    88e0:	ldrbtmi	r4, [r9], #-1628	; 0xfffff9a4
    88e4:	stcleq	8, cr15, [ip], #-892	; 0xfffffc84
    88e8:	tstls	sl, r3, lsl #2
    88ec:	stclne	8, cr15, [r8], #-892	; 0xfffffc84
    88f0:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    88f4:	orrsvs	pc, r1, #12582912	; 0xc00000
    88f8:	andls	r4, r9, r9, ror r4
    88fc:	movwls	r9, #49419	; 0xc10b
    8900:	b	e23a9c <log_oom_internal@plt+0xe21210>
    8904:	eorsle	r0, r7, r5, lsl #6
    8908:	strcs	r9, [r0], -r9, lsl #22
    890c:	b	1222a94 <log_oom_internal@plt+0x1220208>
    8910:	addcs	r0, r4, #20971520	; 0x1400000
    8914:	ldmvs	r9, {r0, r2, r5, r6, sl, sp, lr}^
    8918:			; <UNDEFINED> instruction: 0x96004633
    891c:	mrc	7, 3, APSR_nzcv, cr8, cr9, {7}
    8920:	svceq	0x0042f110
    8924:			; <UNDEFINED> instruction: 0xf0004605
    8928:	stmdacs	r0, {r5, r6, r8, pc}
    892c:	blls	23f6e4 <log_oom_internal@plt+0x23ce58>
    8930:			; <UNDEFINED> instruction: 0xf0402b00
    8934:	strcs	r8, [r0, #-355]	; 0xfffffe9d
    8938:	umaalcc	pc, r1, r4, r8	; <UNPREDICTABLE>
    893c:	streq	pc, [r4], -r8
    8940:	svceq	0x0001f013
    8944:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
    8948:	svceq	0x0002f018
    894c:	rscshi	pc, r3, r0, asr #32
    8950:	bleq	44a94 <log_oom_internal@plt+0x42208>
    8954:			; <UNDEFINED> instruction: 0xf0402e00
    8958:	stfcsd	f0, [r0, #-12]
    895c:	b	6ff570 <log_oom_internal@plt+0x6fcce4>
    8960:	svclt	0x0038052b
    8964:	blx	fee9a240 <log_oom_internal@plt+0xfee979b4>
    8968:			; <UNDEFINED> instruction: 0xf8d9f38a
    896c:	ldmdbeq	fp, {r2, sp}^
    8970:	bicsvc	lr, r5, #77824	; 0x13000
    8974:	ssatmi	fp, #11, r8, lsl #30
    8978:	adcsmi	r3, sl, #262144	; 0x40000
    897c:	sbchi	pc, sl, r0, asr #4
    8980:	ldrdcc	pc, [r0], -r9
    8984:	blx	111aae <log_oom_internal@plt+0x10f222>
    8988:	cfstrscs	mvf3, [r0], {7}
    898c:			; <UNDEFINED> instruction: 0xf8dfd1b8
    8990:			; <UNDEFINED> instruction: 0xf6404bcc
    8994:			; <UNDEFINED> instruction: 0xf8df03c3
    8998:	andcs	r2, r0, r8, asr #23
    899c:	blne	ff146d20 <log_oom_internal@plt+0xff144494>
    89a0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    89a4:	strvs	pc, [sp], #1284	; 0x504
    89a8:	andcc	r4, r3, #2030043136	; 0x79000000
    89ac:			; <UNDEFINED> instruction: 0xf7f99400
    89b0:			; <UNDEFINED> instruction: 0xf8d9eee4
    89b4:			; <UNDEFINED> instruction: 0x46387010
    89b8:	stcl	7, cr15, [r4, #996]	; 0x3e4
    89bc:	addle	r2, r0, r0, lsl #16
    89c0:	stcge	14, cr10, [ip, #-72]!	; 0xffffffb8
    89c4:	andeq	pc, r1, #111	; 0x6f
    89c8:	eorls	r4, ip, #56, 12	; 0x3800000
    89cc:	ldrtmi	r4, [r2], -r9, lsr #12
    89d0:			; <UNDEFINED> instruction: 0x932d2300
    89d4:	ldc	7, cr15, [ip, #996]!	; 0x3e4
    89d8:			; <UNDEFINED> instruction: 0xf43f2800
    89dc:	qsub16mi	sl, r1, r2
    89e0:			; <UNDEFINED> instruction: 0xf7ff9812
    89e4:	blx	feec8718 <log_oom_internal@plt+0xfeec5e8c>
    89e8:	strtmi	pc, [r9], -sl, lsl #5
    89ec:			; <UNDEFINED> instruction: 0x46030952
    89f0:			; <UNDEFINED> instruction: 0x0010f8d9
    89f4:	sbcsvc	lr, r3, #73728	; 0x12000
    89f8:	svclt	0x00184632
    89fc:			; <UNDEFINED> instruction: 0xf7f9469a
    8a00:	stmdacs	r0, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
    8a04:	ldrb	sp, [ip, -fp, ror #3]
    8a08:			; <UNDEFINED> instruction: 0xf7f94630
    8a0c:	stmdacs	r6, {r3, r4, r6, r7, sl, fp, sp, lr, pc}
    8a10:	movthi	pc, #37632	; 0x9300	; <UNPREDICTABLE>
    8a14:	blcs	2f63c <log_oom_internal@plt+0x2cdb0>
    8a18:	stmdavs	r3!, {r0, r2, r3, r7, ip, lr, pc}
    8a1c:	blcs	e57728 <log_oom_internal@plt+0xe54e9c>
    8a20:	andge	sp, r2, #8978432	; 0x890000
    8a24:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    8a28:			; <UNDEFINED> instruction: 0x4710441a
    8a2c:	strdeq	r0, [r0], -r5
    8a30:			; <UNDEFINED> instruction: 0xffffff0b
    8a34:	andeq	r0, r0, r9, lsl #11
    8a38:	andeq	r0, r0, pc, lsl r4
    8a3c:			; <UNDEFINED> instruction: 0xffffff0b
    8a40:	andeq	r0, r0, r3, ror #6
    8a44:			; <UNDEFINED> instruction: 0xffffff0b
    8a48:	andeq	r0, r0, r7, lsl #16
    8a4c:			; <UNDEFINED> instruction: 0xffffff0b
    8a50:			; <UNDEFINED> instruction: 0xffffff0b
    8a54:			; <UNDEFINED> instruction: 0xffffff0b
    8a58:	andeq	r0, r0, r3, lsl #10
    8a5c:			; <UNDEFINED> instruction: 0xffffff0b
    8a60:			; <UNDEFINED> instruction: 0xffffff0b
    8a64:			; <UNDEFINED> instruction: 0xffffff0b
    8a68:			; <UNDEFINED> instruction: 0xffffff0b
    8a6c:	andeq	r0, r0, r1, lsl #6
    8a70:			; <UNDEFINED> instruction: 0xffffff0b
    8a74:			; <UNDEFINED> instruction: 0xffffff0b
    8a78:	andeq	r0, r0, r9, lsl r8
    8a7c:			; <UNDEFINED> instruction: 0xffffff0b
    8a80:			; <UNDEFINED> instruction: 0xffffff0b
    8a84:			; <UNDEFINED> instruction: 0xffffff0b
    8a88:			; <UNDEFINED> instruction: 0xffffff0b
    8a8c:			; <UNDEFINED> instruction: 0xffffff0b
    8a90:	andeq	r0, r0, r9, lsr #15
    8a94:			; <UNDEFINED> instruction: 0xffffff0b
    8a98:			; <UNDEFINED> instruction: 0xffffff0b
    8a9c:			; <UNDEFINED> instruction: 0xffffff0b
    8aa0:			; <UNDEFINED> instruction: 0xffffff0b
    8aa4:			; <UNDEFINED> instruction: 0xffffff0b
    8aa8:			; <UNDEFINED> instruction: 0xffffff0b
    8aac:			; <UNDEFINED> instruction: 0x000007bd
    8ab0:	andeq	r0, r0, r3, lsr #14
    8ab4:	andeq	r0, r0, r3, lsr #14
    8ab8:	andeq	r0, r0, pc, lsl r4
    8abc:	ldrdeq	r0, [r0], -r1
    8ac0:	andeq	r0, r0, r3, ror #6
    8ac4:			; <UNDEFINED> instruction: 0xffffff0b
    8ac8:	andeq	r0, r0, r1, lsl #15
    8acc:			; <UNDEFINED> instruction: 0xffffff0b
    8ad0:			; <UNDEFINED> instruction: 0xffffff0b
    8ad4:			; <UNDEFINED> instruction: 0xffffff0b
    8ad8:			; <UNDEFINED> instruction: 0xffffff0b
    8adc:	andeq	r0, r0, sp, ror #14
    8ae0:			; <UNDEFINED> instruction: 0xffffff0b
    8ae4:			; <UNDEFINED> instruction: 0xffffff0b
    8ae8:	andeq	r0, r0, fp, ror #8
    8aec:	andeq	r0, r0, r1, lsl #6
    8af0:			; <UNDEFINED> instruction: 0xffffff0b
    8af4:			; <UNDEFINED> instruction: 0xffffff0b
    8af8:	andeq	r0, r0, r3, ror #15
    8afc:			; <UNDEFINED> instruction: 0xffffff0b
    8b00:	andeq	r0, r0, r1, lsl #6
    8b04:	muleq	r0, r5, r7
    8b08:			; <UNDEFINED> instruction: 0xffffff0b
    8b0c:			; <UNDEFINED> instruction: 0xffffff0b
    8b10:	andeq	r0, r0, sp, ror #14
    8b14:	bcs	1446e98 <log_oom_internal@plt+0x144460c>
    8b18:	bcc	b46e9c <log_oom_internal@plt+0xb44610>
    8b1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8b20:	blls	11e2b90 <log_oom_internal@plt+0x11e0304>
    8b24:			; <UNDEFINED> instruction: 0xf04f405a
    8b28:			; <UNDEFINED> instruction: 0xf0410300
    8b2c:			; <UNDEFINED> instruction: 0x465081da
    8b30:	pop	{r0, r3, r6, ip, sp, pc}
    8b34:	strdcs	r8, [r0], -r0
    8b38:	mcrr	7, 15, pc, r0, cr9	; <UNPREDICTABLE>
    8b3c:	stmdacs	r6, {r0, r1, r5, fp, sp, lr}
    8b40:	sbchi	pc, r5, r0, lsl #6
    8b44:	eoreq	pc, r0, #35	; 0x23
    8b48:			; <UNDEFINED> instruction: 0xf0002a52
    8b4c:	blcs	1128ef0 <log_oom_internal@plt+0x1126664>
    8b50:	addshi	pc, sl, r0
    8b54:			; <UNDEFINED> instruction: 0xf0402e00
    8b58:	cfstrscs	mvf8, [r0, #-256]	; 0xffffff00
    8b5c:	str	sp, [r2, -fp, asr #20]
    8b60:	andcs	r6, r0, r3, lsr #16
    8b64:			; <UNDEFINED> instruction: 0xf7f9930d
    8b68:	blls	383c18 <log_oom_internal@plt+0x38138c>
    8b6c:	mrrcle	8, 0, r2, ip, cr6
    8b70:	blcs	d57884 <log_oom_internal@plt+0xd54ff8>
    8b74:	ldm	pc, {r0, r1, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    8b78:	adceq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
    8b7c:	eorseq	r0, r6, r4, lsr #1
    8b80:	eorseq	r0, r6, r6, lsr r0
    8b84:	eorseq	r0, r6, r6, lsr r0
    8b88:	eorseq	r0, r6, r6, lsr r0
    8b8c:	eorseq	r0, r6, r6, lsr r0
    8b90:	eorseq	r0, r6, r6, lsr r0
    8b94:	adceq	r0, r4, r6, lsr r0
    8b98:	eorseq	r0, r6, r6, lsr r0
    8b9c:	eorseq	r0, r6, r6, lsr r0
    8ba0:	eorseq	r0, r6, r6, lsr r0
    8ba4:	eorseq	r0, r6, r2, lsl #2
    8ba8:	eorseq	r0, r6, r6, lsr r0
    8bac:	eorseq	r0, r6, r6, lsr r0
    8bb0:	eorseq	r0, r6, r6, lsr r0
    8bb4:	eorseq	r0, r6, r6, lsr r0
    8bb8:	eorseq	r0, r6, r6, lsr r0
    8bbc:	smlatbeq	r2, r4, r0, r0
    8bc0:	eorseq	r0, r6, r6, lsr r0
    8bc4:	eorseq	r0, r6, r6, lsr r0
    8bc8:	eorseq	r0, r6, r6, lsr r0
    8bcc:	eorseq	r0, r6, r6, lsr r0
    8bd0:	eorseq	r0, r6, r6, lsr r0
    8bd4:	adceq	r0, r4, r6, lsr r0
    8bd8:	eorseq	r0, r6, r6, lsr r0
    8bdc:	eorseq	r0, r6, r6, lsr r0
    8be0:	eorseq	r0, r6, r4, lsr #1
    8be4:	strcs	r0, [r0], -r4, lsr #1
    8be8:			; <UNDEFINED> instruction: 0x4630e6b7
    8bec:	bl	ff9c6bd8 <log_oom_internal@plt+0xff9c434c>
    8bf0:	vsub.i8	d2, d0, d4
    8bf4:			; <UNDEFINED> instruction: 0xf8d9826f
    8bf8:	ldrt	r2, [sp], r4
    8bfc:			; <UNDEFINED> instruction: 0xf7f92000
    8c00:	stmdavs	r3!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    8c04:			; <UNDEFINED> instruction: 0xf77f2806
    8c08:	stmdavs	r1!, {r0, r3, r8, r9, sl, fp, sp, pc}^
    8c0c:	stmdals	ip, {r1, r3, r4, r6, r7, r9, ip, sp, pc}
    8c10:	andls	r9, r2, #11264	; 0x2c00
    8c14:	tstcs	r0, r3, lsl #2
    8c18:	vcgt.s8	d25, d0, d1
    8c1c:	andls	r7, r0, fp, ror r3
    8c20:	bls	290c44 <log_oom_internal@plt+0x28e3b8>
    8c24:	ldc	7, cr15, [r4, #996]!	; 0x3e4
    8c28:	stmdavs	r2!, {r0, r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    8c2c:			; <UNDEFINED> instruction: 0xf8dfb2d9
    8c30:			; <UNDEFINED> instruction: 0xf640093c
    8c34:			; <UNDEFINED> instruction: 0xf8df03ab
    8c38:	andls	r6, r3, #56, 18	; 0xe0000
    8c3c:			; <UNDEFINED> instruction: 0xf8df4478
    8c40:	vmul.i8	d2, d0, d20
    8c44:	ldrbtmi	r5, [lr], #-60	; 0xffffffc4
    8c48:	ldrbtmi	r9, [sl], #-258	; 0xfffffefe
    8c4c:	andcc	r9, r3, #0
    8c50:	andcs	r2, r7, r0, lsl #2
    8c54:			; <UNDEFINED> instruction: 0xf7f99601
    8c58:	stmdavs	r3!, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    8c5c:	andcs	lr, r0, r8, lsl #15
    8c60:			; <UNDEFINED> instruction: 0xf7f9920d
    8c64:	stmdavs	r3!, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
    8c68:	stcle	8, cr2, [lr, #-24]	; 0xffffffe8
    8c6c:	stmdbeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8c70:	movwls	r2, #8448	; 0x2100
    8c74:	msreq	SPSR_sxc, #64, 12	; 0x4000000
    8c78:	bls	359e60 <log_oom_internal@plt+0x3575d4>
    8c7c:	andcs	r9, r7, r1
    8c80:	andlt	pc, r0, sp, asr #17
    8c84:	stc	7, cr15, [r4, #996]	; 0x3e4
    8c88:	ldrmi	r6, [r8], -r3, ror #16
    8c8c:			; <UNDEFINED> instruction: 0xf7f92104
    8c90:	stcne	12, cr14, [r3], {34}	; 0x22
    8c94:	svclt	0x00184683
    8c98:	b	4d18a4 <log_oom_internal@plt+0x4cf018>
    8c9c:			; <UNDEFINED> instruction: 0xf43f73d0
    8ca0:	andcs	sl, r0, r7, asr lr
    8ca4:	bl	fe2c6c90 <log_oom_internal@plt+0xfe2c4404>
    8ca8:	vsub.i8	d2, d0, d2
    8cac:			; <UNDEFINED> instruction: 0xf1cb8412
    8cb0:	blx	17cb8b8 <log_oom_internal@plt+0x17c902c>
    8cb4:			; <UNDEFINED> instruction: 0xf1cbfb8b
    8cb8:	vmlacs.f64	d0, d0, d0
    8cbc:	mcrge	4, 2, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    8cc0:	stmdavs	r1!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    8cc4:			; <UNDEFINED> instruction: 0xf7ff4620
    8cc8:			; <UNDEFINED> instruction: 0x2600fc31
    8ccc:	sbcslt	lr, r8, #72351744	; 0x4500000
    8cd0:	stmiacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8cd4:	tstcs	r0, r3, ror #16
    8cd8:	stmialt	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8cdc:			; <UNDEFINED> instruction: 0xf8df447a
    8ce0:	andcc	ip, r3, #164, 16	; 0xa40000
    8ce4:	movwls	r4, #13563	; 0x34fb
    8ce8:			; <UNDEFINED> instruction: 0xf64044fc
    8cec:	andls	r0, r2, r1, ror #6
    8cf0:	blvs	fe9c6124 <log_oom_internal@plt+0xfe9c3898>
    8cf4:			; <UNDEFINED> instruction: 0xf8cd2007
    8cf8:			; <UNDEFINED> instruction: 0xf8cdc004
    8cfc:	andls	fp, sp, #0
    8d00:	stcl	7, cr15, [r6, #-996]	; 0xfffffc1c
    8d04:	bls	362d98 <log_oom_internal@plt+0x36050c>
    8d08:	adcle	r2, r8, r4, asr #22
    8d0c:	vqdmulh.s<illegal width 8>	q9, q0, <illegal reg q1.5>
    8d10:			; <UNDEFINED> instruction: 0xf0238218
    8d14:	bcs	148959c <log_oom_internal@plt+0x1486d10>
    8d18:	andshi	pc, r3, #64	; 0x40
    8d1c:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8d20:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8d24:	ldc2l	7, cr15, [ip, #1008]	; 0x3f0
    8d28:	ldr	r4, [r3], -r3, lsl #13
    8d2c:			; <UNDEFINED> instruction: 0xf7f92000
    8d30:	vfma.f32	q15, q0, q14
    8d34:	strmi	r1, [r5], -sp, ror #3
    8d38:			; <UNDEFINED> instruction: 0xf7f96860
    8d3c:	vqrdmulh.s<illegal width 8>	q15, <illegal reg q2.5>, d0[4]
    8d40:			; <UNDEFINED> instruction: 0xf7f90008
    8d44:	stmdavs	r3!, {r1, r4, r5, r6, sl, fp, sp, lr, pc}
    8d48:			; <UNDEFINED> instruction: 0xf0002b76
    8d4c:			; <UNDEFINED> instruction: 0xf02383a0
    8d50:	blcs	14499d8 <log_oom_internal@plt+0x144714c>
    8d54:	orrshi	pc, fp, #0
    8d58:	ldmdami	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8d5c:	bicvs	pc, r8, #1325400064	; 0x4f000000
    8d60:	stmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8d64:			; <UNDEFINED> instruction: 0xf8df2000
    8d68:	ldrbtmi	r1, [ip], #-2092	; 0xfffff7d4
    8d6c:	vqshl.s8	q2, q13, q1
    8d70:	ldrbtmi	r4, [r9], #-748	; 0xfffffd14
    8d74:	strtmi	r9, [r2], -r0, lsl #4
    8d78:			; <UNDEFINED> instruction: 0xf7f93203
    8d7c:			; <UNDEFINED> instruction: 0xf8dfecfe
    8d80:			; <UNDEFINED> instruction: 0x46201818
    8d84:			; <UNDEFINED> instruction: 0xf7fc4479
    8d88:	strmi	pc, [r6], -fp, lsr #27
    8d8c:	andcs	lr, r0, r5, ror #11
    8d90:	mcrr	7, 15, pc, sl, cr9	; <UNPREDICTABLE>
    8d94:	mvnne	pc, r0, asr #4
    8d98:	stmdavs	r0!, {r0, r2, r9, sl, lr}^
    8d9c:	stc	7, cr15, [lr, #-996]!	; 0xfffffc1c
    8da0:	andeq	pc, r8, r5, asr #7
    8da4:	mcrr	7, 15, pc, r0, cr9	; <UNPREDICTABLE>
    8da8:	blcs	19a2e3c <log_oom_internal@plt+0x19a05b0>
    8dac:	strbhi	pc, [lr], #-0	; <UNPREDICTABLE>
    8db0:			; <UNDEFINED> instruction: 0xf0402b46
    8db4:	stmdavs	r5!, {r2, r4, r6, r9, pc}^
    8db8:			; <UNDEFINED> instruction: 0xf0002d00
    8dbc:			; <UNDEFINED> instruction: 0x462887f6
    8dc0:	blx	546dbc <log_oom_internal@plt+0x544530>
    8dc4:	movwls	r1, #60931	; 0xee03
    8dc8:	ldrhi	pc, [r6, #-704]!	; 0xfffffd40
    8dcc:			; <UNDEFINED> instruction: 0xf7f94628
    8dd0:	strmi	lr, [r6], -r4, ror #23
    8dd4:			; <UNDEFINED> instruction: 0xf7f92000
    8dd8:			; <UNDEFINED> instruction: 0xf44fec28
    8ddc:	strmi	r4, [r3], r0, lsl #2
    8de0:			; <UNDEFINED> instruction: 0xf7f94628
    8de4:	bvs	9040cc <log_oom_internal@plt+0x901840>
    8de8:	stmdals	lr, {r0, r4, r5, r9, sl, lr}
    8dec:	subne	pc, r1, #72, 12	; 0x4800000
    8df0:	andeq	pc, r8, #192, 4
    8df4:	bl	1146de0 <log_oom_internal@plt+0x1144554>
    8df8:			; <UNDEFINED> instruction: 0xf7f9900d
    8dfc:	vmull.u8	q15, d27, d14
    8e00:			; <UNDEFINED> instruction: 0xf7f90008
    8e04:	blls	383e54 <log_oom_internal@plt+0x3815c8>
    8e08:	vqdmlsl.s<illegal width 8>	q1, d0, d0
    8e0c:			; <UNDEFINED> instruction: 0xf7f982ea
    8e10:	stmdavs	r1, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    8e14:	ldmdbcs	lr, {r0, r1, r7, r9, sl, lr}
    8e18:			; <UNDEFINED> instruction: 0xf000910f
    8e1c:	andcs	r8, r0, lr, lsl r7
    8e20:	b	ff346e0c <log_oom_internal@plt+0xff344580>
    8e24:	stmdacs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
    8e28:	ldrbhi	pc, [lr, -r0, lsl #6]!	; <UNPREDICTABLE>
    8e2c:	strbvc	lr, [r1, #2689]!	; 0xa81
    8e30:	strbvc	lr, [r1, #2981]!	; 0xba5
    8e34:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    8e38:			; <UNDEFINED> instruction: 0xf7f9980e
    8e3c:	stmdals	sp, {r6, r8, r9, fp, sp, lr, pc}
    8e40:	bl	f46e2c <log_oom_internal@plt+0xf445a0>
    8e44:	strbvc	lr, [r5, #2565]!	; 0xa05
    8e48:	andcs	lr, r0, r6, ror r5
    8e4c:	bl	ffb46e38 <log_oom_internal@plt+0xffb445ac>
    8e50:	mvnne	pc, r0, asr #4
    8e54:	stmdavs	r0!, {r0, r2, r9, sl, lr}^
    8e58:	ldcl	7, cr15, [r0], {249}	; 0xf9
    8e5c:	andeq	pc, r8, r5, asr #7
    8e60:	bl	ff8c6e4c <log_oom_internal@plt+0xff8c45c0>
    8e64:			; <UNDEFINED> instruction: 0xf0236823
    8e68:	blcs	1109af0 <log_oom_internal@plt+0x1107264>
    8e6c:	rscshi	pc, r3, #0
    8e70:			; <UNDEFINED> instruction: 0x4728f8df
    8e74:	msrvs	CPSR_fsxc, #64, 4
    8e78:			; <UNDEFINED> instruction: 0x2724f8df
    8e7c:			; <UNDEFINED> instruction: 0xf8df2000
    8e80:	ldrbtmi	r1, [ip], #-1828	; 0xfffff8dc
    8e84:			; <UNDEFINED> instruction: 0xf502447a
    8e88:	ldrbtmi	r6, [r9], #-667	; 0xfffffd65
    8e8c:	strtmi	r9, [r2], -r0, lsl #4
    8e90:			; <UNDEFINED> instruction: 0xf7f93203
    8e94:	andcs	lr, r0, r2, ror ip
    8e98:	bl	ff1c6e84 <log_oom_internal@plt+0xff1c45f8>
    8e9c:	mvnne	pc, r0, asr #4
    8ea0:	stmdavs	r0!, {r0, r2, r9, sl, lr}^
    8ea4:	stc	7, cr15, [sl], #996	; 0x3e4
    8ea8:	andeq	pc, r8, r5, asr #7
    8eac:	bl	fef46e98 <log_oom_internal@plt+0xfef4460c>
    8eb0:	strtmi	r6, [r8], -r5, ror #16
    8eb4:			; <UNDEFINED> instruction: 0xf99af7fd
    8eb8:	movwls	r1, #56835	; 0xde03
    8ebc:	teqhi	r4, r0, asr #5	; <UNPREDICTABLE>
    8ec0:			; <UNDEFINED> instruction: 0xf7f94628
    8ec4:	strmi	lr, [r6], -sl, ror #22
    8ec8:			; <UNDEFINED> instruction: 0xf7f92000
    8ecc:			; <UNDEFINED> instruction: 0xf44febae
    8ed0:	strmi	r5, [r3], r0, lsl #3
    8ed4:			; <UNDEFINED> instruction: 0xf7f94628
    8ed8:	bvs	8c3fd8 <log_oom_internal@plt+0x8c174c>
    8edc:	stmdals	sp, {r0, r4, r5, r9, sl, lr}
    8ee0:	bl	ff946ecc <log_oom_internal@plt+0xff944640>
    8ee4:			; <UNDEFINED> instruction: 0xf7f9900e
    8ee8:			; <UNDEFINED> instruction: 0xf3cbec18
    8eec:			; <UNDEFINED> instruction: 0xf7f90008
    8ef0:	blls	3c3d68 <log_oom_internal@plt+0x3c14dc>
    8ef4:	svclt	0x00a82b00
    8ef8:	bleq	4503c <log_oom_internal@plt+0x427b0>
    8efc:	ldrbhi	pc, [r7], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    8f00:			; <UNDEFINED> instruction: 0xf7f92000
    8f04:	stmdacs	r6, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    8f08:			; <UNDEFINED> instruction: 0x81bdf300
    8f0c:	stmdals	sp, {r0, r4, r5, r9, sl, lr}
    8f10:	eorne	pc, r2, #1325400064	; 0x4f000000
    8f14:	b	fed46f00 <log_oom_internal@plt+0xfed44674>
    8f18:	vmull.p8	<illegal reg q8.5>, d0, d6
    8f1c:	stmdavs	r2!, {r0, r1, r4, r7, sl, pc}^
    8f20:	ldrtmi	r2, [r1], -r0, lsl #6
    8f24:			; <UNDEFINED> instruction: 0xf7fd4620
    8f28:	strmi	pc, [r5], -pc, asr #24
    8f2c:	strdcs	lr, [r0], -pc	; <UNPREDICTABLE>
    8f30:	bl	1ec6f1c <log_oom_internal@plt+0x1ec4690>
    8f34:	mvnne	pc, r0, asr #4
    8f38:	stmdavs	r0!, {r0, r2, r9, sl, lr}^
    8f3c:	mrrc	7, 15, pc, lr, cr9	; <UNPREDICTABLE>
    8f40:	andeq	pc, r8, r5, asr #7
    8f44:	bl	1c46f30 <log_oom_internal@plt+0x1c446a4>
    8f48:	msrmi	CPSR_, pc, asr #8
    8f4c:			; <UNDEFINED> instruction: 0xf7f96860
    8f50:	ldmib	r4, {r1, sl, fp, sp, lr, pc}^
    8f54:			; <UNDEFINED> instruction: 0xf7f91001
    8f58:	strmi	lr, [r5], -ip, lsr #22
    8f5c:	bl	ff746f48 <log_oom_internal@plt+0xff7446bc>
    8f60:	svclt	0x00a82d00
    8f64:	vabal.s8	q9, d0, d0
    8f68:	ldrdcs	r8, [r0], -r1
    8f6c:	b	9c6f58 <log_oom_internal@plt+0x9c46cc>
    8f70:			; <UNDEFINED> instruction: 0xf77f2806
    8f74:			; <UNDEFINED> instruction: 0xf8dface0
    8f78:	tstcs	r0, r0, lsr r6
    8f7c:	vadd.i8	q11, q0, q9
    8f80:	ldrbtmi	r7, [r8], #-1011	; 0xfffffc0d
    8f84:	eorvs	pc, r5, r0, asr r8	; <UNPREDICTABLE>
    8f88:			; <UNDEFINED> instruction: 0xf8df2007
    8f8c:	stmib	sp, {r5, r9, sl, ip, lr}^
    8f90:	ldrbtmi	r6, [sp], #-514	; 0xfffffdfe
    8f94:			; <UNDEFINED> instruction: 0x6618f8df
    8f98:			; <UNDEFINED> instruction: 0x2618f8df
    8f9c:	strls	r4, [r1, #-1150]	; 0xfffffb82
    8fa0:			; <UNDEFINED> instruction: 0x460d447a
    8fa4:	addsvs	pc, r1, #8388608	; 0x800000
    8fa8:	ldrtmi	r9, [r2], -r0, lsl #4
    8fac:			; <UNDEFINED> instruction: 0xf7f93203
    8fb0:	strb	lr, [r1], #3056	; 0xbf0
    8fb4:			; <UNDEFINED> instruction: 0xf7f92000
    8fb8:	vpadd.i8	d30, d0, d24
    8fbc:	strmi	r1, [r5], -sp, ror #3
    8fc0:			; <UNDEFINED> instruction: 0xf7f96860
    8fc4:	vmov.i32	d30, #56575	; 0x0000dcff
    8fc8:			; <UNDEFINED> instruction: 0xf7f90008
    8fcc:	andcs	lr, r0, lr, lsr #22
    8fd0:	ldmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8fd4:	vsub.i8	d2, d0, d6
    8fd8:	stmdavs	r0!, {r0, r1, r4, r7, r8, r9, pc}^
    8fdc:	b	ff746fc8 <log_oom_internal@plt+0xff74473c>
    8fe0:	stmdavs	r0!, {r1, r2, r9, sl, lr}^
    8fe4:			; <UNDEFINED> instruction: 0xf902f7fd
    8fe8:	bleq	456b0 <log_oom_internal@plt+0x42e24>
    8fec:	teqhi	r3, r0, asr #5	; <UNPREDICTABLE>
    8ff0:	umaalcs	pc, r0, r4, r8	; <UNPREDICTABLE>
    8ff4:	ldrbeq	r6, [r0, r1, lsr #17]
    8ff8:	addseq	pc, r1, pc, asr #32
    8ffc:	stmibvs	r3!, {r2, r3, r6, r8, r9, sl, fp, ip, sp, pc}
    9000:	mvnscc	pc, #79	; 0x4f
    9004:	svclt	0x004c0792
    9008:			; <UNDEFINED> instruction: 0xf04f69e2
    900c:	strdls	r3, [r2], -pc	; <UNPREDICTABLE>
    9010:	rsbeq	pc, r3, pc, rrx
    9014:	andcc	lr, r0, #3358720	; 0x334000
    9018:	andcs	r2, r0, #0, 6
    901c:	movwcc	lr, #18893	; 0x49cd
    9020:	ldrtmi	r9, [r3], -r3, lsl #4
    9024:			; <UNDEFINED> instruction: 0xf7f9465a
    9028:			; <UNDEFINED> instruction: 0x1e05ea38
    902c:			; <UNDEFINED> instruction: 0xf115da22
    9030:			; <UNDEFINED> instruction: 0xf0000f1e
    9034:			; <UNDEFINED> instruction: 0xf11583d4
    9038:			; <UNDEFINED> instruction: 0xf0400f11
    903c:	stmiavs	r1!, {r1, r3, r4, r6, r7, r8, r9, pc}
    9040:	andcs	sl, r3, r2, lsl sl
    9044:	stmia	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9048:	vmlal.s8	q9, d0, d0
    904c:	vst3.8	{d24-d26}, [pc :256], r5
    9050:	blge	b25a58 <log_oom_internal@plt+0xb231cc>
    9054:	ldrbmi	r9, [r9], -r0, lsl #4
    9058:	andcs	r4, r3, r2, lsr r6
    905c:	b	ffc47048 <log_oom_internal@plt+0xffc447bc>
    9060:	vmlal.s8	q9, d0, d0
    9064:	blls	5aaa80 <log_oom_internal@plt+0x5a81f4>
    9068:	subsmi	r9, r3, r0, lsr sl
    906c:	svcmi	0x0070f413
    9070:	strhi	pc, [r0, #64]	; 0x40
    9074:	vst1.8	{d20-d22}, [pc :256], r1
    9078:	ldrbmi	r1, [r8], -r2, lsr #4
    907c:	b	47068 <log_oom_internal@plt+0x447dc>
    9080:	vmull.p8	<illegal reg q8.5>, d0, d6
    9084:	stmdavs	r2!, {r0, r4, r5, r6, r7, r8, r9, pc}^
    9088:	ldrtmi	r2, [r1], -r0, lsl #6
    908c:			; <UNDEFINED> instruction: 0xf7fd4620
    9090:			; <UNDEFINED> instruction: 0x4605fb9b
    9094:	b	15a95c <log_oom_internal@plt+0x1580d0>
    9098:			; <UNDEFINED> instruction: 0xf7f975e5
    909c:			; <UNDEFINED> instruction: 0x4658ea10
    90a0:	b	34708c <log_oom_internal@plt+0x344800>
    90a4:	stmdavs	r2!, {r3, r6, sl, sp, lr, pc}^
    90a8:			; <UNDEFINED> instruction: 0xf8df4629
    90ac:			; <UNDEFINED> instruction: 0xf640550c
    90b0:			; <UNDEFINED> instruction: 0xf8df03d1
    90b4:	andcs	r6, r7, r8, lsl #10
    90b8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    90bc:	strcs	pc, [r0, #-2271]	; 0xfffff721
    90c0:			; <UNDEFINED> instruction: 0xf505447e
    90c4:	strls	r6, [r1], -pc, lsl #11
    90c8:	strls	r4, [r0, #-1146]	; 0xfffffb86
    90cc:			; <UNDEFINED> instruction: 0xf7f93203
    90d0:	strt	lr, [ip], #-2912	; 0xfffff4a0
    90d4:	strtmi	r6, [r9], -r2, ror #16
    90d8:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    90dc:	biceq	pc, sp, #64, 12	; 0x4000000
    90e0:	strbtpl	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    90e4:	andls	r2, r2, #5
    90e8:			; <UNDEFINED> instruction: 0xf8df447c
    90ec:	ldrbtmi	r2, [sp], #-1248	; 0xfffffb20
    90f0:	strvs	pc, [pc], #1284	; 90f8 <log_oom_internal@plt+0x686c>
    90f4:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
    90f8:	andcc	r9, r3, #0, 8
    90fc:	bl	12470e8 <log_oom_internal@plt+0x124485c>
    9100:	ldrdcs	pc, [r4], -r9
    9104:			; <UNDEFINED> instruction: 0xf8dfe438
    9108:			; <UNDEFINED> instruction: 0xf64044c8
    910c:			; <UNDEFINED> instruction: 0xf8df03e4
    9110:			; <UNDEFINED> instruction: 0xf8df24c4
    9114:	ldrbtmi	r1, [ip], #-1220	; 0xfffffb3c
    9118:	vqshl.s8	q2, q13, q2
    911c:	ldrbtmi	r4, [r9], #-1108	; 0xfffffbac
    9120:	strls	r3, [r0], #-515	; 0xfffffdfd
    9124:	bl	a47110 <log_oom_internal@plt+0xa44884>
    9128:			; <UNDEFINED> instruction: 0xf04f9d0d
    912c:			; <UNDEFINED> instruction: 0x463036ff
    9130:	strbvc	lr, [r5, #2565]!	; 0xa05
    9134:	stmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9138:			; <UNDEFINED> instruction: 0xf7f9980d
    913c:			; <UNDEFINED> instruction: 0xf7ffe9c0
    9140:	vmovcs.16	d16[1], fp
    9144:	cfstrsge	mvf15, [r9, #-252]	; 0xffffff04
    9148:	bleq	4528c <log_oom_internal@plt+0x42a00>
    914c:	andscs	lr, fp, r9, lsl #10
    9150:	svc	0x00f8f7f8
    9154:	stmdacs	r0, {r0, r2, r9, sl, lr}
    9158:	adchi	pc, pc, r0, asr #32
    915c:	stmdb	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9160:			; <UNDEFINED> instruction: 0xf77f2806
    9164:			; <UNDEFINED> instruction: 0xf8dfabe8
    9168:	vqshl.s8	q11, q10, q0
    916c:	stmdavs	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}^
    9170:	ldrbtmi	r4, [lr], #-1577	; 0xfffff9d7
    9174:			; <UNDEFINED> instruction: 0xf8df9601
    9178:			; <UNDEFINED> instruction: 0xf8df6468
    917c:	ldrbtmi	r2, [lr], #-1128	; 0xfffffb98
    9180:	ldrbtmi	r9, [sl], #-2
    9184:			; <UNDEFINED> instruction: 0xf5022007
    9188:	andls	r6, r0, #268435465	; 0x10000009
    918c:	andcc	r4, r3, #52428800	; 0x3200000
    9190:	b	fffc717c <log_oom_internal@plt+0xfffc48f0>
    9194:	bllt	ff447198 <log_oom_internal@plt+0xff44490c>
    9198:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    919c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    91a0:	blx	fe7c719a <log_oom_internal@plt+0xfe7c490e>
    91a4:	strbvc	lr, [r0, #2560]!	; 0xa00
    91a8:	bllt	ff1c71ac <log_oom_internal@plt+0xff1c4920>
    91ac:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    91b0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    91b4:	blx	fe5471ae <log_oom_internal@plt+0xfe544922>
    91b8:	strbvc	lr, [r0, #2560]!	; 0xa00
    91bc:	bllt	fef471c0 <log_oom_internal@plt+0xfef44934>
    91c0:	strtne	pc, [ip], #-2271	; 0xfffff721
    91c4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    91c8:	blx	fe2c71c2 <log_oom_internal@plt+0xfe2c4936>
    91cc:	strbvc	lr, [r0, #2560]!	; 0xa00
    91d0:	bllt	fecc71d4 <log_oom_internal@plt+0xfecc4948>
    91d4:	ldrne	pc, [ip], #-2271	; 0xfffff721
    91d8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    91dc:	stc2l	7, cr15, [lr, #-1008]!	; 0xfffffc10
    91e0:	strbvc	lr, [r0, #2560]!	; 0xa00
    91e4:	bllt	fea471e8 <log_oom_internal@plt+0xfea4495c>
    91e8:	strne	pc, [ip], #-2271	; 0xfffff721
    91ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    91f0:	blx	1dc71ea <log_oom_internal@plt+0x1dc495e>
    91f4:	strbvc	lr, [r0, #2560]!	; 0xa00
    91f8:	bllt	fe7c71fc <log_oom_internal@plt+0xfe7c4970>
    91fc:			; <UNDEFINED> instruction: 0x462049ff
    9200:			; <UNDEFINED> instruction: 0xf7fc4479
    9204:	b	47fc0 <log_oom_internal@plt+0x45734>
    9208:			; <UNDEFINED> instruction: 0xf7ff75e0
    920c:	ldmibmi	ip!, {r0, r2, r4, r7, r8, r9, fp, ip, sp, pc}^
    9210:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9214:	blx	194720e <log_oom_internal@plt+0x1944982>
    9218:	strbvc	lr, [r0, #2560]!	; 0xa00
    921c:	bllt	fe347220 <log_oom_internal@plt+0xfe344994>
    9220:			; <UNDEFINED> instruction: 0x462049f8
    9224:			; <UNDEFINED> instruction: 0xf7fc4479
    9228:	b	48754 <log_oom_internal@plt+0x45ec8>
    922c:			; <UNDEFINED> instruction: 0xf7ff75e0
    9230:	ldmibmi	r5!, {r0, r1, r7, r8, r9, fp, ip, sp, pc}^
    9234:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9238:	stc2l	7, cr15, [r0, #-1008]	; 0xfffffc10
    923c:	strbvc	lr, [r0, #2560]!	; 0xa00
    9240:	bllt	1ec7244 <log_oom_internal@plt+0x1ec49b8>
    9244:			; <UNDEFINED> instruction: 0x462049f1
    9248:			; <UNDEFINED> instruction: 0xf7fc4479
    924c:	b	48730 <log_oom_internal@plt+0x45ea4>
    9250:			; <UNDEFINED> instruction: 0xf7ff75e0
    9254:			; <UNDEFINED> instruction: 0x465dbb71
    9258:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    925c:	stmdavs	r3!, {r1, r3, r4, r8, r9, sl, sp, lr, pc}^
    9260:			; <UNDEFINED> instruction: 0xf0402b00
    9264:	cfstr64mi	mvdx8, [sl], #456	; 0x1c8
    9268:	tstpl	r3, #64, 4	; <UNPREDICTABLE>
    926c:	andcs	r4, r0, r9, ror #21
    9270:	ldrbtmi	r4, [ip], #-2537	; 0xfffff617
    9274:	vqshl.s8	q2, q13, q1
    9278:	ldrbtmi	r4, [r9], #-692	; 0xfffffd4c
    927c:	strtmi	r9, [r2], -r0, lsl #4
    9280:			; <UNDEFINED> instruction: 0xf7f93203
    9284:	stmiami	r5!, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}^
    9288:	bicsvs	pc, lr, #1325400064	; 0x4f000000
    928c:	smlattcs	r0, r4, sl, r4
    9290:			; <UNDEFINED> instruction: 0xf8df4478
    9294:	ldrbtmi	ip, [sl], #-912	; 0xfffffc70
    9298:			; <UNDEFINED> instruction: 0xf8509201
    929c:	ldrbtmi	r0, [ip], #43	; 0x2b
    92a0:	strls	r4, [r3, #-2785]	; 0xfffff51f
    92a4:	andls	r4, r2, sl, ror r4
    92a8:	andspl	pc, r4, #536870912	; 0x20000000
    92ac:	andls	r2, r0, #7
    92b0:	andcc	r4, r3, #102760448	; 0x6200000
    92b4:	b	1b472a0 <log_oom_internal@plt+0x1b44a14>
    92b8:	andcs	lr, r0, r8, lsr #12
    92bc:	ldmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    92c0:	mvnne	pc, r0, asr #4
    92c4:	stmdavs	r0!, {r0, r2, r9, sl, lr}^
    92c8:	b	fe6472b4 <log_oom_internal@plt+0xfe644a28>
    92cc:	andeq	pc, r8, r5, asr #7
    92d0:	stmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    92d4:	ldrdcc	lr, [r0], -r4
    92d8:	svclt	0x00142b62
    92dc:	strpl	pc, [r0, #-1103]	; 0xfffffbb1
    92e0:	strbmi	pc, [r0, #1103]	; 0x44f	; <UNPREDICTABLE>
    92e4:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    92e8:	stmdavs	r0!, {r0, r1, r9, sl, lr}^
    92ec:	movwls	r4, #59035	; 0xe69b
    92f0:			; <UNDEFINED> instruction: 0xff7cf7fc
    92f4:	movwls	r1, #56835	; 0xde03
    92f8:	svcge	0x0016f6ff
    92fc:	stmdbge	ip!, {sp}
    9300:			; <UNDEFINED> instruction: 0xf7f9910f
    9304:			; <UNDEFINED> instruction: 0x4629e992
    9308:	stmdavs	r0!, {r1, r2, r9, sl, lr}^
    930c:	b	8c72f8 <log_oom_internal@plt+0x8c4a6c>
    9310:	ldrdeq	lr, [ip, -r4]
    9314:	bvs	8dac84 <log_oom_internal@plt+0x8d83f8>
    9318:	stmdals	pc, {r0, r1, r7, r9, sl, lr}	; <UNPREDICTABLE>
    931c:	strmi	r4, [ip], fp, lsr #6
    9320:	andls	r9, r0, sp, lsl #18
    9324:	stmib	sp, {r0, sp}^
    9328:			; <UNDEFINED> instruction: 0xf7f8bc2c
    932c:			; <UNDEFINED> instruction: 0x4683ef30
    9330:			; <UNDEFINED> instruction: 0xf7f99010
    9334:			; <UNDEFINED> instruction: 0xf3c6e9f2
    9338:			; <UNDEFINED> instruction: 0xf7f90008
    933c:			; <UNDEFINED> instruction: 0x465be976
    9340:	svclt	0x00a82b00
    9344:	vabal.s8	q9, d0, d0
    9348:	andcs	r8, r0, r7, asr #5
    934c:	ldmda	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9350:	stcle	8, cr2, [r9, #-24]!	; 0xffffffe8
    9354:	stmdavs	r2!, {r0, r2, r4, r5, r7, r8, r9, fp, lr}
    9358:	bcs	189a54c <log_oom_internal@plt+0x1897cc0>
    935c:	eorpl	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    9360:	ldrbhi	pc, [sp], #0	; <UNPREDICTABLE>
    9364:	ldrbtmi	r4, [r8], #-2226	; 0xfffff74e
    9368:	vpmax.s8	d22, d0, d17
    936c:			; <UNDEFINED> instruction: 0xf8df63b5
    9370:	bleq	2b9e88 <log_oom_internal@plt+0x2b75fc>
    9374:			; <UNDEFINED> instruction: 0xf022b2ce
    9378:	vrshr.u64	q8, <illegal reg q15.5>, #63
    937c:	teqmi	r2, #-1073741822	; 0xc0000002
    9380:	andne	lr, r5, #3358720	; 0x334000
    9384:	ldrbtmi	r6, [ip], #2146	; 0x862
    9388:	tstcs	r0, r2, lsl #10
    938c:	andls	r4, r4, #10880	; 0x2a80
    9390:	ldrbtmi	r4, [sp], #-2730	; 0xfffff556
    9394:	strvs	pc, [r4, #1285]!	; 0x505
    9398:	ldrbtmi	r9, [sl], #-3
    939c:	andcc	r2, r3, #7
    93a0:			; <UNDEFINED> instruction: 0x5c00e9cd
    93a4:	ldmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93a8:	vst2.8	{d25,d27}, [pc], lr
    93ac:	stmdals	sp, {r1, r5, r9, ip}
    93b0:	stmda	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93b4:			; <UNDEFINED> instruction: 0xf6bf1e06
    93b8:			; <UNDEFINED> instruction: 0xf7f9adb2
    93bc:	strmi	lr, [r3], -r0, asr #19
    93c0:	ldmdavs	sp, {sp}
    93c4:	svc	0x00faf7f8
    93c8:	vsub.i8	d2, d0, d2
    93cc:	stccs	7, cr8, [r0, #-676]	; 0xfffffd5c
    93d0:	rsbmi	fp, sp, #184, 30	; 0x2e0
    93d4:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    93d8:			; <UNDEFINED> instruction: 0xf04fe6a9
    93dc:			; <UNDEFINED> instruction: 0xf7ff0b00
    93e0:	strcs	fp, [r0], -r7, asr #23
    93e4:	bleq	fec45820 <log_oom_internal@plt+0xfec42f94>
    93e8:	andcs	r9, r3, sp, lsl #18
    93ec:			; <UNDEFINED> instruction: 0xf7f8465a
    93f0:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    93f4:	ldrhi	pc, [pc], #-704	; 93fc <log_oom_internal@plt+0x6b70>
    93f8:			; <UNDEFINED> instruction: 0xf4039b30
    93fc:			; <UNDEFINED> instruction: 0xf5b34370
    9400:			; <UNDEFINED> instruction: 0xf0404f00
    9404:	ldmib	sp, {r2, r4, r5, r7, r9, sl, pc}^
    9408:	stmdacs	r1, {r3, r4, r5, r8}
    940c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    9410:			; <UNDEFINED> instruction: 0xf8cdbfb8
    9414:	vmvn.i32	d11, #12	; 0x0000000c
    9418:	andcs	r8, r0, r2, lsl #8
    941c:	svc	0x00cef7f8
    9420:	vsub.i8	d2, d0, d6
    9424:	stmiavs	r1!, {r1, r3, r6, r7, r8, r9, pc}
    9428:	strmi	fp, [r8], -r9, ror #2
    942c:			; <UNDEFINED> instruction: 0xf7f99110
    9430:	ldmdbls	r0, {r2, r4, r8, fp, sp, lr, pc}
    9434:	strmi	r2, [r2], -r0, lsl #6
    9438:			; <UNDEFINED> instruction: 0xf7f9980d
    943c:			; <UNDEFINED> instruction: 0xf1b0e864
    9440:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    9444:	strtmi	r8, [sl], -r4, ror #15
    9448:	stmdbls	sp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    944c:			; <UNDEFINED> instruction: 0xf7fd4620
    9450:			; <UNDEFINED> instruction: 0x4605f9bb
    9454:	stmdavs	r5!, {r4, r5, r6, r7, sl, sp, lr, pc}^
    9458:	bvs	852060 <log_oom_internal@plt+0x84f7d4>
    945c:			; <UNDEFINED> instruction: 0x4628461a
    9460:			; <UNDEFINED> instruction: 0xff6cf7fc
    9464:	svceq	0x0011f110
    9468:			; <UNDEFINED> instruction: 0xf0004606
    946c:	stmdacs	r0, {r0, r1, r5, r6, r8, pc}
    9470:	strtmi	fp, [sl], -r8, lsr #31
    9474:	movwcs	sp, #2888	; 0xb48
    9478:			; <UNDEFINED> instruction: 0x46204631
    947c:			; <UNDEFINED> instruction: 0xf9a4f7fd
    9480:	strbvc	lr, [r0, #2560]!	; 0xa00
    9484:			; <UNDEFINED> instruction: 0xf7f94630
    9488:			; <UNDEFINED> instruction: 0xf7ffe81a
    948c:			; <UNDEFINED> instruction: 0xf8d4ba55
    9490:	blge	b354a8 <log_oom_internal@plt+0xb32c1c>
    9494:	andcs	r6, r1, #135168	; 0x21000
    9498:			; <UNDEFINED> instruction: 0xf7fc4658
    949c:			; <UNDEFINED> instruction: 0xf110ff4f
    94a0:			; <UNDEFINED> instruction: 0x46060f11
    94a4:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
    94a8:	blle	b534b0 <log_oom_internal@plt+0xb50c24>
    94ac:	stccs	13, cr9, [r0, #-176]	; 0xffffff50
    94b0:	cmnhi	fp, r0, asr #32	; <UNPREDICTABLE>
    94b4:			; <UNDEFINED> instruction: 0xf0236823
    94b8:	bcs	1449d40 <log_oom_internal@plt+0x14474b4>
    94bc:	teqhi	ip, r0	; <UNPREDICTABLE>
    94c0:	ldrbmi	r4, [sl], -fp, lsr #12
    94c4:			; <UNDEFINED> instruction: 0x46204631
    94c8:			; <UNDEFINED> instruction: 0xf97ef7fd
    94cc:	strbvc	lr, [r0, #2560]!	; 0xa00
    94d0:			; <UNDEFINED> instruction: 0xf8dfe7d8
    94d4:	ldrbmi	ip, [r9], -ip, ror #2
    94d8:	andcs	r6, r3, r2, ror #16
    94dc:			; <UNDEFINED> instruction: 0xf8cd44fc
    94e0:			; <UNDEFINED> instruction: 0xf8dfc004
    94e4:			; <UNDEFINED> instruction: 0xf640c160
    94e8:			; <UNDEFINED> instruction: 0xf8df036a
    94ec:	ldrbtmi	lr, [ip], #348	; 0x15c
    94f0:	ldrbtmi	r9, [lr], #514	; 0x202
    94f4:	adcvs	pc, r6, #58720256	; 0x3800000
    94f8:	strbtmi	r9, [r2], -r0, lsl #4
    94fc:			; <UNDEFINED> instruction: 0xf7f94402
    9500:	strmi	lr, [r3], r8, asr #18
    9504:	blt	9c7508 <log_oom_internal@plt+0x9c4c7c>
    9508:			; <UNDEFINED> instruction: 0xe7bb4635
    950c:	bleq	45650 <log_oom_internal@plt+0x42dc4>
    9510:	adcslt	pc, r0, sp, asr #17
    9514:	ldmdb	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9518:	strmi	r6, [r5], -r6, lsl #16
    951c:			; <UNDEFINED> instruction: 0xf0002e11
    9520:			; <UNDEFINED> instruction: 0x465881b3
    9524:	svc	0x004af7f8
    9528:	vsub.i8	d2, d0, d2
    952c:	b	fe1a9e1c <log_oom_internal@plt+0xfe1a7590>
    9530:	ldrbmi	r7, [r8], -r6, ror #11
    9534:	strbvc	lr, [r6, #2981]!	; 0xba5
    9538:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    953c:	mcr	7, 2, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    9540:	ldmiblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9544:			; <UNDEFINED> instruction: 0x000154b0
    9548:	andeq	r0, r0, r8, lsl #5
    954c:	strdeq	r1, [r0], -lr
    9550:	andeq	r4, r0, ip, lsl #5
    9554:	andeq	r5, r1, r6, asr r7
    9558:	andeq	r3, r0, r8, lsl #11
    955c:	ldrdeq	r4, [r0], -ip
    9560:	andeq	r1, r0, lr, lsr lr
    9564:	andeq	r1, r0, ip, ror #29
    9568:	andeq	r5, r1, r8, lsl r2
    956c:	andeq	r3, r0, r0, asr #30
    9570:	andeq	r3, r0, r2, lsr #17
    9574:	muleq	r0, r6, fp
    9578:	andeq	r2, r0, ip, ror #6
    957c:	andeq	r1, r0, r4, lsl #22
    9580:	muleq	r0, r8, lr
    9584:	ldrdeq	r3, [r0], -r8
    9588:			; <UNDEFINED> instruction: 0xffffc5ff
    958c:	andeq	r1, r0, r6, ror sl
    9590:	andeq	r3, r0, r0, lsl lr
    9594:	andeq	r3, r0, lr, ror r3
    9598:			; <UNDEFINED> instruction: 0xfffff7a5
    959c:	andeq	r1, r0, lr, asr r9
    95a0:	strdeq	r3, [r0], -r8
    95a4:	andeq	r3, r0, lr, lsr #4
    95a8:	muleq	r1, sl, sl
    95ac:	strdeq	r3, [r0], -r6
    95b0:	andeq	r1, r0, r4, asr #16
    95b4:	ldrdeq	r3, [r0], -ip
    95b8:	andeq	r3, r0, r2, asr #21
    95bc:	andeq	r2, r0, r0, lsl #27
    95c0:	andeq	r1, r0, r8, lsl r7
    95c4:	muleq	r0, r4, sl
    95c8:	andeq	r2, r0, r6, asr #26
    95cc:	andeq	r1, r0, sl, ror #13
    95d0:	andeq	r3, r0, r6, ror #20
    95d4:	andeq	r1, r0, r8, asr #13
    95d8:	andeq	r2, r0, lr, lsl #26
    95dc:	andeq	r3, r0, sl, lsr #4
    95e0:	andeq	r1, r0, r2, ror #12
    95e4:	strdeq	r3, [r0], -sl
    95e8:			; <UNDEFINED> instruction: 0xffffde67
    95ec:			; <UNDEFINED> instruction: 0xffffcfeb
    95f0:			; <UNDEFINED> instruction: 0xffffdbdb
    95f4:			; <UNDEFINED> instruction: 0xffffd5eb
    95f8:			; <UNDEFINED> instruction: 0xffffe2b7
    95fc:			; <UNDEFINED> instruction: 0xffffde8d
    9600:			; <UNDEFINED> instruction: 0xffffcf03
    9604:			; <UNDEFINED> instruction: 0xffffdfbd
    9608:			; <UNDEFINED> instruction: 0xffffc417
    960c:			; <UNDEFINED> instruction: 0xffffc229
    9610:	andeq	r1, r0, lr, ror #10
    9614:	andeq	r3, r0, r8, lsl #18
    9618:	muleq	r0, r2, sp
    961c:	andeq	r4, r1, ip, lsl #15
    9620:	andeq	r3, r0, lr, rrx
    9624:	andeq	r1, r0, r2, asr #10
    9628:	ldrdeq	r3, [r0], -r8
    962c:	andeq	r4, r1, r4, asr #13
    9630:			; <UNDEFINED> instruction: 0x00002abe
    9634:	andeq	r3, r0, sl, lsl r1
    9638:	andeq	r3, r0, sl, ror #15
    963c:	andeq	r1, r0, r6, asr #8
    9640:	andeq	r1, r0, r4, lsl fp
    9644:	strdeq	r1, [r0], -r2
    9648:	andeq	r3, r0, sl, lsl #13
    964c:	umaalcc	pc, r0, r4, r9	; <UNPREDICTABLE>
    9650:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    9654:	stmdavs	r5!, {r1, r6, r7, r8, pc}^
    9658:			; <UNDEFINED> instruction: 0xf43f2d00
    965c:	strtmi	sl, [r8], -r4, lsl #28
    9660:	stc2l	7, cr15, [r4, #1008]	; 0x3f0
    9664:	movwls	r1, #56835	; 0xde03
    9668:	smlawthi	r2, r0, r2, pc	; <UNPREDICTABLE>
    966c:			; <UNDEFINED> instruction: 0xf7f84628
    9670:			; <UNDEFINED> instruction: 0x4606ef94
    9674:			; <UNDEFINED> instruction: 0xf7f82000
    9678:			; <UNDEFINED> instruction: 0xf44fefd8
    967c:	strmi	r4, [r3], r0, lsl #2
    9680:			; <UNDEFINED> instruction: 0xf8cd4628
    9684:			; <UNDEFINED> instruction: 0xf7f9b038
    9688:	bvs	903828 <log_oom_internal@plt+0x900f9c>
    968c:	stmdals	sp, {r0, r4, r5, r9, sl, lr}
    9690:	sbcne	pc, r1, #72, 12	; 0x4800000
    9694:	andeq	pc, r8, #192, 4
    9698:	mrc	7, 7, APSR_nzcv, cr2, cr8, {7}
    969c:			; <UNDEFINED> instruction: 0xf7f94683
    96a0:	blls	3c3798 <log_oom_internal@plt+0x3c0f0c>
    96a4:	andeq	pc, r8, r3, asr #7
    96a8:	svc	0x00bef7f8
    96ac:	svceq	0x0000f1bb
    96b0:			; <UNDEFINED> instruction: 0x81aef2c0
    96b4:			; <UNDEFINED> instruction: 0xf7f82000
    96b8:	stmdacs	r6, {r1, r7, r9, sl, fp, sp, lr, pc}
    96bc:	eorhi	pc, r8, #0, 6
    96c0:	strmi	r6, [fp], -r1, lsr #17
    96c4:			; <UNDEFINED> instruction: 0x4608b171
    96c8:			; <UNDEFINED> instruction: 0xf7f8910e
    96cc:	movwcs	lr, #4038	; 0xfc6
    96d0:	strmi	r9, [r2], -lr, lsl #18
    96d4:			; <UNDEFINED> instruction: 0xf7f84658
    96d8:	mcrne	15, 0, lr, cr6, cr6, {0}
    96dc:	movwcs	fp, #4008	; 0xfa8
    96e0:	bicshi	pc, ip, #192, 4
    96e4:	ldrbmi	r4, [r9], -sl, lsr #12
    96e8:			; <UNDEFINED> instruction: 0xf7fd4620
    96ec:	strmi	pc, [r5], -sp, ror #16
    96f0:			; <UNDEFINED> instruction: 0xf7f8980d
    96f4:	ldrbmi	lr, [r8], -r4, ror #29
    96f8:	mcr	7, 7, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    96fc:	bllt	fe8c7700 <log_oom_internal@plt+0xfe8c4e74>
    9700:	vst2.16	{d22-d23}, [pc :128], r2
    9704:			; <UNDEFINED> instruction: 0xf8df63b5
    9708:	tstcs	r0, r8, ror #26
    970c:	stcleq	8, cr15, [r4, #-892]!	; 0xfffffc84
    9710:	andls	r4, r3, #2097152000	; 0x7d000000
    9714:	strbmi	pc, [ip, #517]	; 0x205	; <UNPREDICTABLE>
    9718:	strls	r6, [r0, #-2210]	; 0xfffff75e
    971c:			; <UNDEFINED> instruction: 0xf8df4478
    9720:	andls	r5, r1, r8, asr sp
    9724:	ldrbtmi	r2, [sp], #-7
    9728:	strtmi	r9, [sl], -r2, lsl #4
    972c:			; <UNDEFINED> instruction: 0xf7f93203
    9730:	ldrb	lr, [r2], #-2096	; 0xfffff7d0
    9734:	strt	r2, [r5], r0, lsl #10
    9738:	cmpeq	r1, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    973c:	blx	fecd1f44 <log_oom_internal@plt+0xfeccf6b8>
    9740:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    9744:	movwcs	r9, #768	; 0x300
    9748:	svc	0x00e0f7f8
    974c:	tstcc	r9, r1, lsl #12
    9750:	strtmi	r9, [r8], -sp
    9754:	adcshi	pc, r2, #0
    9758:	mrc	7, 1, APSR_nzcv, cr0, cr8, {7}
    975c:			; <UNDEFINED> instruction: 0xf111990d
    9760:			; <UNDEFINED> instruction: 0xf0000f1e
    9764:			; <UNDEFINED> instruction: 0xf11184d0
    9768:			; <UNDEFINED> instruction: 0xf0000f5c
    976c:	stmdbcs	r0, {r3, r4, r7, sl, pc}
    9770:	strhi	pc, [r5], #704	; 0x2c0
    9774:	ldrhi	pc, [r4], #-0
    9778:	ldcle	8, cr2, [r6, #-24]	; 0xffffffe8
    977c:	ldclpl	8, cr15, [ip], #892	; 0x37c
    9780:	cmpvs	r4, #64, 4	; <UNPREDICTABLE>
    9784:	tstcs	r0, r0, ror #16
    9788:	strls	r4, [r1, #-1149]	; 0xfffffb83
    978c:	ldclpl	8, cr15, [r0], #892	; 0x37c
    9790:	ldclcs	8, cr15, [r0], #892	; 0x37c
    9794:	andls	r4, r2, sp, ror r4
    9798:	andcs	r4, r7, sl, ror r4
    979c:	adcvs	pc, r0, #8388608	; 0x800000
    97a0:	strtmi	r9, [sl], -r0, lsl #4
    97a4:			; <UNDEFINED> instruction: 0xf7f83203
    97a8:	usub8mi	lr, sl, r4
    97ac:			; <UNDEFINED> instruction: 0xf7f8e663
    97b0:	stmdavs	r1, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    97b4:	ldmdbcs	r1, {r0, r1, r7, r9, sl, lr}
    97b8:			; <UNDEFINED> instruction: 0xf000910e
    97bc:	andcs	r8, r0, r4, lsr #1
    97c0:	ldcl	7, cr15, [ip, #992]!	; 0x3e0
    97c4:	stmdacs	r2, {r1, r2, r3, r8, fp, ip, pc}
    97c8:	tsthi	r5, #0, 6	; <UNPREDICTABLE>
    97cc:	strbvc	lr, [r1, #2689]!	; 0xa81
    97d0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    97d4:	strbvc	lr, [r1, #2981]!	; 0xba5
    97d8:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    97dc:	andcs	lr, r0, #-1493172224	; 0xa7000000
    97e0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    97e4:			; <UNDEFINED> instruction: 0x46584631
    97e8:	svc	0x0084f7f8
    97ec:			; <UNDEFINED> instruction: 0xf43f2800
    97f0:	andcs	sl, r0, r6, lsr #24
    97f4:	stcl	7, cr15, [r2, #992]!	; 0x3e0
    97f8:	svclt	0x00de2802
    97fc:	rsclt	r4, sp, #-805306362	; 0xd0000006
    9800:			; <UNDEFINED> instruction: 0xf77f426d
    9804:	strtmi	sl, [r9], -r9, lsr #26
    9808:	ldclpl	8, cr15, [ip], #-892	; 0xfffffc84
    980c:	ldclcs	8, cr15, [ip], #-892	; 0xfffffc84
    9810:	bicpl	pc, r2, #64, 4
    9814:	ldrbtmi	r6, [sp], #-2144	; 0xfffff7a0
    9818:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
    981c:	ldclpl	8, cr15, [r0], #-892	; 0xfffffc84
    9820:	sbcmi	pc, ip, #536870912	; 0x20000000
    9824:	andcs	r9, r3, r2
    9828:	andls	r4, r0, #2097152000	; 0x7d000000
    982c:	strmi	r4, [r2], #-1578	; 0xfffff9d6
    9830:	svc	0x00aef7f8
    9834:	str	r4, [pc, #-1541]	; 9237 <log_oom_internal@plt+0x69ab>
    9838:	mvnscc	pc, #79	; 0x4f
    983c:	movwls	r9, #56590	; 0xdd0e
    9840:	blt	ffec7844 <log_oom_internal@plt+0xffec4fb8>
    9844:	svc	0x007af7f8
    9848:	andcs	r4, r0, r3, lsl #12
    984c:	ldrdlt	pc, [r0], -r3
    9850:	ldc	7, cr15, [r4, #992]!	; 0x3e0
    9854:	vsub.i8	d2, d0, d2
    9858:	b	fe2e9eb8 <log_oom_internal@plt+0xfe2e762c>
    985c:	bl	fe967010 <log_oom_internal@plt+0xfe964784>
    9860:	rsclt	r7, sp, #985661440	; 0x3ac00000
    9864:	strbt	r4, [r2], #-621	; 0xfffffd93
    9868:	svc	0x0068f7f8
    986c:	andcs	r4, r0, r3, lsl #12
    9870:			; <UNDEFINED> instruction: 0xf7f8681d
    9874:	stmdacs	r2, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    9878:	rscshi	pc, r6, #0, 6
    987c:	svclt	0x00b82d00
    9880:	rsclt	r4, sp, #-805306362	; 0xd0000006
    9884:	str	r4, [r5], #-621	; 0xfffffd93
    9888:	stmdbge	ip!, {r5, r6, fp, sp, lr}
    988c:	mrc	7, 0, APSR_nzcv, cr12, cr8, {7}
    9890:	vmlal.s8	q9, d0, d0
    9894:	stmdbls	ip!, {r1, r4, r6, r7, pc}
    9898:			; <UNDEFINED> instruction: 0xf7f868a0
    989c:	stmdacs	r0, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    98a0:	sbchi	pc, fp, r0, asr #32
    98a4:	stmdals	ip!, {r0, r8, sl, sp}
    98a8:	stc	7, cr15, [sl], {248}	; 0xf8
    98ac:	bllt	17878b0 <log_oom_internal@plt+0x1785024>
    98b0:			; <UNDEFINED> instruction: 0xf04f9d0d
    98b4:			; <UNDEFINED> instruction: 0xe71b3bff
    98b8:	svc	0x0040f7f8
    98bc:	andcs	r4, r0, r3, lsl #12
    98c0:			; <UNDEFINED> instruction: 0xf7f8681d
    98c4:	stmdacs	r2, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    98c8:	addhi	pc, r2, #0, 6
    98cc:	svclt	0x00b82d00
    98d0:	rsclt	r4, sp, #-805306362	; 0xd0000006
    98d4:	ldrt	r4, [pc], #621	; 98dc <log_oom_internal@plt+0x7050>
    98d8:	svc	0x0030f7f8
    98dc:	strmi	r6, [r3], r6, lsl #16
    98e0:			; <UNDEFINED> instruction: 0xf0002e01
    98e4:	cdpcs	3, 1, cr8, cr1, cr11, {0}
    98e8:	addshi	pc, pc, #0
    98ec:			; <UNDEFINED> instruction: 0xf7f82000
    98f0:	stmdacs	r2, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
    98f4:	sbcshi	pc, fp, #0, 6
    98f8:	strbvc	lr, [r6, #2694]!	; 0xa86
    98fc:	strbvc	lr, [r6, #2981]!	; 0xba5
    9900:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    9904:	vst3.8	{d30-d32}, [pc :64], r1
    9908:	stmdbls	sp, {r7, r9, ip, sp, lr}
    990c:	blge	b2e114 <log_oom_internal@plt+0xb2b888>
    9910:	andcs	r4, r3, r2, lsr r6
    9914:	mrc	7, 4, APSR_nzcv, cr4, cr8, {7}
    9918:	vmlal.s8	q9, d0, d0
    991c:	blls	c2a0dc <log_oom_internal@plt+0xc27850>
    9920:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    9924:	svcpl	0x0080f5b3
    9928:	teqhi	r6, #0	; <UNPREDICTABLE>
    992c:	umaalcc	pc, r0, r4, r9	; <UNPREDICTABLE>
    9930:	blcs	11938 <log_oom_internal@plt+0xf0ac>
    9934:			; <UNDEFINED> instruction: 0xf7f8db09
    9938:	stmdacs	r3, {r1, r6, r8, sl, fp, sp, lr, pc}
    993c:	ldrbhi	pc, [fp], #-768	; 0xfffffd00	; <UNPREDICTABLE>
    9940:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    9944:			; <UNDEFINED> instruction: 0xf7ff2500
    9948:			; <UNDEFINED> instruction: 0xf7f8bbf2
    994c:			; <UNDEFINED> instruction: 0xf44fee6e
    9950:	strmi	r5, [r3], r0, lsl #3
    9954:			; <UNDEFINED> instruction: 0xf8cd4628
    9958:			; <UNDEFINED> instruction: 0xf7f8b038
    995c:	bvs	8c5554 <log_oom_internal@plt+0x8c2cc8>
    9960:	stmdals	sp, {r0, r4, r5, r9, sl, lr}
    9964:	ldcl	7, cr15, [ip, #-992]	; 0xfffffc20
    9968:			; <UNDEFINED> instruction: 0xf7f84683
    996c:	blls	3c54cc <log_oom_internal@plt+0x3c2c40>
    9970:	andeq	pc, r8, r3, asr #7
    9974:	mrc	7, 2, APSR_nzcv, cr8, cr8, {7}
    9978:	svceq	0x0000f1bb
    997c:			; <UNDEFINED> instruction: 0xf04fbfa8
    9980:			; <UNDEFINED> instruction: 0xf6bf0b02
    9984:			; <UNDEFINED> instruction: 0x2000aabd
    9988:	ldc	7, cr15, [r8, #-992]	; 0xfffffc20
    998c:	vsub.i8	d2, d0, d2
    9990:			; <UNDEFINED> instruction: 0xf1cb8671
    9994:			; <UNDEFINED> instruction: 0xf04f0500
    9998:	rsclt	r3, sp, #267386880	; 0xff00000
    999c:			; <UNDEFINED> instruction: 0xf7ff426d
    99a0:	stmdavs	r2!, {r1, r2, r6, r7, r8, r9, fp, ip, sp, pc}^
    99a4:			; <UNDEFINED> instruction: 0xf8df4631
    99a8:	vpmax.s8	<illegal reg q10.5>, q8, q14
    99ac:			; <UNDEFINED> instruction: 0xf8df73d3
    99b0:	ldrbtmi	r0, [sp], #-2792	; 0xfffff518
    99b4:			; <UNDEFINED> instruction: 0xf5059203
    99b8:	stmiavs	r2!, {r0, r4, r7, r8, sl, sp, lr}
    99bc:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    99c0:	bpl	ff647d44 <log_oom_internal@plt+0xff6454b8>
    99c4:	andcs	r9, r3, r1
    99c8:	andls	r4, r2, #2097152000	; 0x7d000000
    99cc:	strmi	r4, [r2], #-1578	; 0xfffff9d6
    99d0:	mrc	7, 6, APSR_nzcv, cr14, cr8, {7}
    99d4:	stmdals	ip!, {r0, r2, r9, sl, lr}
    99d8:	stmdavs	r5!, {r4, r5, r7, r8, sl, sp, lr, pc}^
    99dc:			; <UNDEFINED> instruction: 0xf0002d00
    99e0:			; <UNDEFINED> instruction: 0xf89481e4
    99e4:	stmibeq	r0, {r6}^
    99e8:	stmibge	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    99ec:	bmi	fec47d70 <log_oom_internal@plt+0xfec454e4>
    99f0:			; <UNDEFINED> instruction: 0x63abf44f
    99f4:	bcs	feb47d78 <log_oom_internal@plt+0xfeb454ec>
    99f8:	bne	feb47d7c <log_oom_internal@plt+0xfeb454f0>
    99fc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    9a00:	addsmi	pc, r4, #536870912	; 0x20000000
    9a04:	andls	r4, r0, #2030043136	; 0x79000000
    9a08:	andcc	r4, r3, #35651584	; 0x2200000
    9a0c:	mrc	7, 5, APSR_nzcv, cr4, cr8, {7}
    9a10:	mrc	7, 4, APSR_nzcv, cr4, cr8, {7}
    9a14:	andls	r6, lr, r1, lsl #16
    9a18:	tstls	pc, r1, lsl r9	; <UNPREDICTABLE>
    9a1c:	andcs	sp, r0, r4, lsr r0
    9a20:	stcl	7, cr15, [ip], {248}	; 0xf8
    9a24:	stmdacs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
    9a28:	orrshi	pc, r0, #0, 6
    9a2c:	strbvc	lr, [r1, #2689]!	; 0xa81
    9a30:	strbvc	lr, [r1, #2981]!	; 0xba5
    9a34:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    9a38:			; <UNDEFINED> instruction: 0xf994e65a
    9a3c:	blcs	15b44 <log_oom_internal@plt+0x132b8>
    9a40:	andcs	sp, r0, r8, asr #22
    9a44:	ldc	7, cr15, [sl], #992	; 0x3e0
    9a48:	svclt	0x00dc2806
    9a4c:	strcs	r9, [r0, #-2092]	; 0xfffff7d4
    9a50:	ldclge	7, cr15, [r4, #-508]!	; 0xfffffe04
    9a54:	bvs	1547dd8 <log_oom_internal@plt+0x154554c>
    9a58:	stmdavs	r0!, {r8, sp}^
    9a5c:	mvnvc	pc, #64, 4
    9a60:	bcs	1347de4 <log_oom_internal@plt+0x1345558>
    9a64:			; <UNDEFINED> instruction: 0xf8df447e
    9a68:	ldrbtmi	r5, [sl], #-2636	; 0xfffff5b4
    9a6c:	ldrbtmi	r9, [sp], #-2
    9a70:	addsvs	pc, r1, #8388608	; 0x800000
    9a74:	andcs	r9, r7, r1, lsl #10
    9a78:	ldrtmi	r9, [r2], -r0, lsl #4
    9a7c:	strmi	r3, [sp], -r3, lsl #4
    9a80:	mcr	7, 4, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    9a84:	ldrb	r9, [r9, #-2092]	; 0xfffff7d4
    9a88:	ldrtmi	r6, [r1], -r3, lsr #20
    9a8c:	vst2.8	{d25-d26}, [pc]!
    9a90:			; <UNDEFINED> instruction: 0xf7f81222
    9a94:			; <UNDEFINED> instruction: 0xf1b0ecf6
    9a98:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    9a9c:	cdpge	4, 2, cr8, cr12, cr1, {3}
    9aa0:	andcs	r4, r3, r9, asr r6
    9aa4:			; <UNDEFINED> instruction: 0xf7f84632
    9aa8:	stmdacs	r0, {r5, r6, sl, fp, sp, lr, pc}
    9aac:	strbhi	pc, [r9], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    9ab0:			; <UNDEFINED> instruction: 0xf4039b30
    9ab4:			; <UNDEFINED> instruction: 0xf5b34370
    9ab8:	svclt	0x00084f00
    9abc:			; <UNDEFINED> instruction: 0xf43f4633
    9ac0:	andcs	sl, r0, r1, lsl lr
    9ac4:	ldcl	7, cr15, [sl], #-992	; 0xfffffc20
    9ac8:	vsub.i8	d2, d0, d2
    9acc:			; <UNDEFINED> instruction: 0xf06f8472
    9ad0:			; <UNDEFINED> instruction: 0xe60d0510
    9ad4:	msrmi	CPSR_, pc, asr #8
    9ad8:			; <UNDEFINED> instruction: 0xf7f86860
    9adc:	ldmib	r4, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
    9ae0:			; <UNDEFINED> instruction: 0xf7f81001
    9ae4:	strmi	lr, [r6], -sl, lsr #29
    9ae8:	mrc	7, 0, APSR_nzcv, cr6, cr8, {7}
    9aec:	msreq	CPSR_sxc, r6, lsl #2
    9af0:	stmdale	r8, {r1, r2, r4, r8, fp, sp}
    9af4:	ldrmi	r2, [r3], -r1, lsl #4
    9af8:	vaddl.s8	q10, d16, d10
    9afc:	andsmi	r0, r3, r4, asr #6
    9b00:			; <UNDEFINED> instruction: 0xf0402b00
    9b04:	cdpcs	2, 0, cr8, cr0, cr10, {3}
    9b08:	mvnhi	pc, r0, asr #5
    9b0c:	strb	r2, [sl], r2, lsl #10
    9b10:	stmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9b14:	movtpl	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    9b18:	stmibvs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9b1c:			; <UNDEFINED> instruction: 0xf8df2100
    9b20:	ldrbtmi	ip, [sl], #-2464	; 0xfffff660
    9b24:	andcc	r4, r3, #2113929216	; 0x7e000000
    9b28:			; <UNDEFINED> instruction: 0xf50644fc
    9b2c:	mulcs	r7, r8, r6
    9b30:	stmib	sp, {r1, r8, sl, ip, pc}^
    9b34:	andls	r6, pc, #0, 24
    9b38:	mcr	7, 1, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    9b3c:	strmi	r6, [fp], -r1, lsr #17
    9b40:	stmdbcs	r0, {r1, r2, r3, r8, ip, pc}
    9b44:	cfstrdge	mvd15, [lr, #252]	; 0xfc
    9b48:			; <UNDEFINED> instruction: 0xf7f82000
    9b4c:	stmdbls	lr, {r3, r4, r5, sl, fp, sp, lr, pc}
    9b50:			; <UNDEFINED> instruction: 0xf77f2806
    9b54:			; <UNDEFINED> instruction: 0xf8dfadb8
    9b58:	tstcs	r0, ip, ror #18
    9b5c:	vpmax.s8	d25, d0, d15
    9b60:	ldrbtmi	r5, [r8], #-836	; 0xfffffcbc
    9b64:	andls	r9, r1, r2, lsl #10
    9b68:	strls	r2, [r0], -r7
    9b6c:	mrc	7, 0, APSR_nzcv, cr0, cr8, {7}
    9b70:	str	r6, [r8, #2209]!	; 0x8a1
    9b74:			; <UNDEFINED> instruction: 0xf7f82000
    9b78:	stmdacs	r6, {r1, r5, sl, fp, sp, lr, pc}
    9b7c:	subhi	pc, r4, #0, 6
    9b80:			; <UNDEFINED> instruction: 0xf7ff2500
    9b84:			; <UNDEFINED> instruction: 0xf8dfbb69
    9b88:	ldrbmi	r2, [r9], -r0, asr #18
    9b8c:	vrshl.s8	d25, d2, d0
    9b90:			; <UNDEFINED> instruction: 0xf8df63f4
    9b94:	ldrbtmi	r5, [sl], #-2360	; 0xfffff6c8
    9b98:	ldmdbgt	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9b9c:	andspl	pc, r4, #536870912	; 0x20000000
    9ba0:	andcs	r4, r3, sp, ror r4
    9ba4:			; <UNDEFINED> instruction: 0xf8cd44fc
    9ba8:	andls	ip, r0, #4
    9bac:	strmi	r4, [r2], #-1578	; 0xfffff9d6
    9bb0:	stcl	7, cr15, [lr, #992]!	; 0x3e0
    9bb4:			; <UNDEFINED> instruction: 0xf7ff4605
    9bb8:			; <UNDEFINED> instruction: 0xf8dfbaba
    9bbc:	tstcs	r0, r8, lsl r9
    9bc0:	ldmdblt	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9bc4:	orrspl	pc, r4, #64, 4
    9bc8:	ldmdbgt	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9bcc:	ldrbtmi	r4, [fp], #1146	; 0x47a
    9bd0:	ldrbtmi	r3, [ip], #515	; 0x203
    9bd4:	blmi	fe946408 <log_oom_internal@plt+0xfe943b7c>
    9bd8:	strls	r2, [r2, #-7]
    9bdc:			; <UNDEFINED> instruction: 0xbc00e9cd
    9be0:			; <UNDEFINED> instruction: 0xf7f89211
    9be4:	stmiavs	r1!, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    9be8:	stmdbcs	r0, {r4, r8, ip, pc}
    9bec:	cfstrsge	mvf15, [fp], #-252	; 0xffffff04
    9bf0:			; <UNDEFINED> instruction: 0xf7f82000
    9bf4:	ldmdbls	r0, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    9bf8:			; <UNDEFINED> instruction: 0xf77f2806
    9bfc:			; <UNDEFINED> instruction: 0xf8dfac16
    9c00:	smlattcs	r0, r0, r8, r0
    9c04:	vpmin.s8	d25, d0, d1
    9c08:	ldrbtmi	r5, [r8], #-919	; 0xfffffc69
    9c0c:	andls	r9, r1, r2, lsl #10
    9c10:			; <UNDEFINED> instruction: 0xf8cd2007
    9c14:			; <UNDEFINED> instruction: 0xf7f8b000
    9c18:	stmiavs	r1!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    9c1c:	stmdals	sp, {r0, r2, sl, sp, lr, pc}
    9c20:	movwcs	r2, #512	; 0x200
    9c24:	b	fe547c0c <log_oom_internal@plt+0xfe545380>
    9c28:	vmlal.s8	q9, d0, d0
    9c2c:	movwcs	r8, #681	; 0x2a9
    9c30:			; <UNDEFINED> instruction: 0xf7ff930f
    9c34:			; <UNDEFINED> instruction: 0xf7f8bbf2
    9c38:	strmi	lr, [r3], -r2, lsl #27
    9c3c:	ldmdavs	lr, {sp}
    9c40:	bl	fef47c28 <log_oom_internal@plt+0xfef4539c>
    9c44:	vsub.i8	d2, d0, d2
    9c48:	b	fe1aac18 <log_oom_internal@plt+0xfe1a838c>
    9c4c:	bl	fe9673ec <log_oom_internal@plt+0xfe964b60>
    9c50:	rsclt	r7, sp, #964689920	; 0x39800000
    9c54:			; <UNDEFINED> instruction: 0xf7ff426d
    9c58:	bvs	8f801c <log_oom_internal@plt+0x8f5790>
    9c5c:	stmdals	lr, {r0, r4, r5, r9, sl, lr}
    9c60:	eorne	pc, r2, #1325400064	; 0x4f000000
    9c64:	stc	7, cr15, [ip], {248}	; 0xf8
    9c68:	movwls	r1, #56835	; 0xde03
    9c6c:	strcs	fp, [r1], -r8, lsr #31
    9c70:	blge	fee47774 <log_oom_internal@plt+0xfee44ee8>
    9c74:	ldrdvs	pc, [r0], -fp
    9c78:			; <UNDEFINED> instruction: 0xf7f82000
    9c7c:	vmlacs.f64	d14, d18, d16
    9c80:	subshi	pc, sp, #0
    9c84:	stclle	8, cr2, [r0, #8]!
    9c88:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9c8c:	strls	r4, [r2, #-1585]	; 0xfffff9cf
    9c90:	cmnpl	lr, #64, 4	; <UNPREDICTABLE>
    9c94:	ldmdapl	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9c98:			; <UNDEFINED> instruction: 0xf8df447a
    9c9c:	vtst.8	q6, q1, q0
    9ca0:	ldrbtmi	r4, [sp], #-676	; 0xfffffd5c
    9ca4:	ldrbtmi	r2, [ip], #3
    9ca8:	andgt	pc, r4, sp, asr #17
    9cac:	strtmi	r9, [sl], -r0, lsl #4
    9cb0:			; <UNDEFINED> instruction: 0xf7f84402
    9cb4:	strmi	lr, [r5], -lr, ror #26
    9cb8:	ldmlt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9cbc:	bl	1fc7ca4 <log_oom_internal@plt+0x1fc5418>
    9cc0:	stmdacs	r6, {r0, r2, r3, r8, fp, ip, pc}
    9cc4:	blge	fff47ac8 <log_oom_internal@plt+0xfff4523c>
    9cc8:	stmdagt	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9ccc:	movtvs	pc, #49728	; 0xc240	; <UNPREDICTABLE>
    9cd0:	andcs	r6, r7, r2, ror #16
    9cd4:			; <UNDEFINED> instruction: 0xf8cd44fc
    9cd8:			; <UNDEFINED> instruction: 0xf8dfc004
    9cdc:			; <UNDEFINED> instruction: 0xf8dfc818
    9ce0:	ldrbtmi	lr, [ip], #2072	; 0x818
    9ce4:	ldrbtmi	r9, [lr], #514	; 0x202
    9ce8:	adcvs	pc, r0, #58720256	; 0x3800000
    9cec:	strbtmi	r9, [r2], -r0, lsl #4
    9cf0:			; <UNDEFINED> instruction: 0xf7f83203
    9cf4:			; <UNDEFINED> instruction: 0xf7ffed4e
    9cf8:	andcs	fp, r0, r3, ror #23
    9cfc:	ldrdvs	pc, [r0], -fp
    9d00:	bl	1747ce8 <log_oom_internal@plt+0x174545c>
    9d04:	vsub.i8	d2, d0, d2
    9d08:	b	fe1aa748 <log_oom_internal@plt+0xfe1a7ebc>
    9d0c:	bl	fe9674ac <log_oom_internal@plt+0xfe964c20>
    9d10:			; <UNDEFINED> instruction: 0xf04f75e6
    9d14:	rsclt	r3, sp, #267386880	; 0xff00000
    9d18:			; <UNDEFINED> instruction: 0xf7ff426d
    9d1c:			; <UNDEFINED> instruction: 0xf8dfba08
    9d20:	ldrbtmi	r0, [r8], #-2012	; 0xfffff824
    9d24:	bllt	847d28 <log_oom_internal@plt+0x84549c>
    9d28:			; <UNDEFINED> instruction: 0x27d4f8df
    9d2c:	msrpl	SPSR_fsxc, #64, 4
    9d30:			; <UNDEFINED> instruction: 0x67d0f8df
    9d34:	strls	r2, [r2, #-3]
    9d38:			; <UNDEFINED> instruction: 0xf8df447a
    9d3c:	ldrbtmi	r5, [lr], #-1996	; 0xfffff834
    9d40:	adcmi	pc, r4, #536870912	; 0x20000000
    9d44:	ldrbtmi	r9, [sp], #-1537	; 0xfffff9ff
    9d48:			; <UNDEFINED> instruction: 0xf8dfe7b0
    9d4c:	vabd.s8	q10, q8, q0
    9d50:			; <UNDEFINED> instruction: 0xf8df5314
    9d54:			; <UNDEFINED> instruction: 0x200027bc
    9d58:	sbfxne	pc, pc, #17, #25
    9d5c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    9d60:	adcsmi	pc, r4, #536870912	; 0x20000000
    9d64:	andls	r4, r0, #2030043136	; 0x79000000
    9d68:	andcc	r4, r3, #35651584	; 0x2200000
    9d6c:	stc	7, cr15, [r4, #-992]	; 0xfffffc20
    9d70:	stcl	7, cr15, [r4], #992	; 0x3e0
    9d74:	andcs	r4, r0, r3, lsl #12
    9d78:			; <UNDEFINED> instruction: 0xf7f8681d
    9d7c:	stmdacs	r2, {r5, r8, r9, fp, sp, lr, pc}
    9d80:	stcge	7, cr15, [r4, #508]!	; 0x1fc
    9d84:			; <UNDEFINED> instruction: 0xf8df4629
    9d88:	stmdavs	r2!, {r4, r7, r8, r9, sl, ip, lr}^
    9d8c:			; <UNDEFINED> instruction: 0x63b9f44f
    9d90:			; <UNDEFINED> instruction: 0x6788f8df
    9d94:	strls	r4, [r1, #-1149]	; 0xfffffb83
    9d98:			; <UNDEFINED> instruction: 0xf8df2003
    9d9c:	ldrbtmi	r5, [lr], #-1924	; 0xfffff87c
    9da0:	vhsub.s8	d9, d6, d2
    9da4:	ldrbtmi	r4, [sp], #-716	; 0xfffffd34
    9da8:			; <UNDEFINED> instruction: 0xf8dfe53f
    9dac:	vaba.s8	q10, q0, q12
    9db0:			; <UNDEFINED> instruction: 0xf8df5357
    9db4:	andcs	r2, r0, r4, ror r7
    9db8:			; <UNDEFINED> instruction: 0x1770f8df
    9dbc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    9dc0:	addsmi	pc, r4, #536870912	; 0x20000000
    9dc4:	andls	r4, r0, #2030043136	; 0x79000000
    9dc8:	andcc	r4, r3, #35651584	; 0x2200000
    9dcc:	ldcl	7, cr15, [r4], {248}	; 0xf8
    9dd0:			; <UNDEFINED> instruction: 0xf8df4629
    9dd4:	stmiavs	r2!, {r2, r3, r4, r6, r8, r9, sl, ip, lr}
    9dd8:	bicpl	pc, r5, #64, 4
    9ddc:	smmlsvs	r4, pc, r8, pc	; <UNPREDICTABLE>
    9de0:	strls	r4, [r1, #-1149]	; 0xfffffb83
    9de4:			; <UNDEFINED> instruction: 0xf8df2003
    9de8:	ldrbtmi	r5, [lr], #-1872	; 0xfffff8b0
    9dec:	vhsub.s8	d9, d6, d2
    9df0:	ldrbtmi	r4, [sp], #-716	; 0xfffffd34
    9df4:			; <UNDEFINED> instruction: 0xf8dfe519
    9df8:	vabd.s8	q9, q0, q2
    9dfc:	strls	r6, [r2, #-982]	; 0xfffffc2a
    9e00:			; <UNDEFINED> instruction: 0xf8df2003
    9e04:	ldrbtmi	r5, [sl], #-1852	; 0xfffff8c4
    9e08:			; <UNDEFINED> instruction: 0x6738f8df
    9e0c:	andspl	pc, r4, #536870912	; 0x20000000
    9e10:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    9e14:	andls	r9, r0, #1048576	; 0x100000
    9e18:	strmi	r4, [r2], #-1578	; 0xfffff9d6
    9e1c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    9e20:	ldc	7, cr15, [r6], #992	; 0x3e0
    9e24:			; <UNDEFINED> instruction: 0xf7ff4605
    9e28:	strcs	fp, [r0], -r2, lsl #19
    9e2c:	bls	3b0a70 <log_oom_internal@plt+0x3ae1e4>
    9e30:	stmdbls	sp, {r0, r1, sp}
    9e34:			; <UNDEFINED> instruction: 0xf7f89600
    9e38:	adcsmi	lr, r0, #4, 24	; 0x400
    9e3c:	subhi	pc, r6, #192, 4
    9e40:			; <UNDEFINED> instruction: 0xf4039b30
    9e44:	addsmi	r4, sp, #112, 6	; 0xc0000001
    9e48:	eorshi	pc, sp, #0
    9e4c:	umaalcc	pc, r0, r4, r9	; <UNPREDICTABLE>
    9e50:	blcs	1b718 <log_oom_internal@plt+0x18e8c>
    9e54:	andshi	pc, r1, #192, 4
    9e58:	b	fec47e40 <log_oom_internal@plt+0xfec455b4>
    9e5c:	vsub.i8	d2, d0, d6
    9e60:	strcs	r8, [r0, #-499]	; 0xfffffe0d
    9e64:	stmdblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e68:			; <UNDEFINED> instruction: 0xf8df4629
    9e6c:	stmdavs	r2!, {r2, r3, r4, r6, r7, r9, sl, ip, lr}^
    9e70:	ldrbtmi	r2, [sp], #-3
    9e74:			; <UNDEFINED> instruction: 0xf8df9501
    9e78:	vmin.s8	<illegal reg q10.5>, q8, q2
    9e7c:			; <UNDEFINED> instruction: 0xf8df53d2
    9e80:	ldrbtmi	ip, [sp], #-1744	; 0xfffff930
    9e84:	ldrbtmi	r9, [ip], #514	; 0x202
    9e88:	sbcmi	pc, ip, #12, 4	; 0xc0000000
    9e8c:	strtmi	r9, [sl], -r0, lsl #4
    9e90:			; <UNDEFINED> instruction: 0xf7f84402
    9e94:			; <UNDEFINED> instruction: 0x4605ec7e
    9e98:	ldmlt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e9c:			; <UNDEFINED> instruction: 0xf7f82000
    9ea0:	stmdacs	r2, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    9ea4:	rsbsmi	sp, r5, #18688	; 0x4900
    9ea8:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    9eac:			; <UNDEFINED> instruction: 0xf8dfe420
    9eb0:	ldrtmi	r5, [r1], -r4, lsr #13
    9eb4:	vadd.i8	q11, q0, q9
    9eb8:			; <UNDEFINED> instruction: 0xf8df6399
    9ebc:	ldrbtmi	r6, [sp], #-1692	; 0xfffff964
    9ec0:	andcs	r9, r3, r1, lsl #10
    9ec4:			; <UNDEFINED> instruction: 0x5694f8df
    9ec8:	andls	r4, r2, #2113929216	; 0x7e000000
    9ecc:	adcvs	pc, r4, #25165824	; 0x1800000
    9ed0:	andls	r4, r0, #2097152000	; 0x7d000000
    9ed4:	strmi	r4, [r2], #-1578	; 0xfffff9d6
    9ed8:	mrrc	7, 15, pc, sl, cr8	; <UNPREDICTABLE>
    9edc:			; <UNDEFINED> instruction: 0xf7ff4605
    9ee0:			; <UNDEFINED> instruction: 0xf7f8b924
    9ee4:	strdcs	lr, [r0], -lr	; <UNPREDICTABLE>
    9ee8:	b	1a47ed0 <log_oom_internal@plt+0x1a45644>
    9eec:	ldcle	8, cr2, [lr], #-8
    9ef0:	stmdals	ip!, {r0, r2, r4, r5, r6, r9, lr}
    9ef4:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    9ef8:	bllt	847efc <log_oom_internal@plt+0x845670>
    9efc:			; <UNDEFINED> instruction: 0xf7f82000
    9f00:	stmdacs	r6, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    9f04:			; <UNDEFINED> instruction: 0xf8dfddad
    9f08:	tstcs	r0, r8, asr r6
    9f0c:	vadd.i8	q11, q0, q8
    9f10:			; <UNDEFINED> instruction: 0xf8df6393
    9f14:	ldrbtmi	r2, [lr], #-1616	; 0xfffff9b0
    9f18:			; <UNDEFINED> instruction: 0x564cf8df
    9f1c:	andls	r4, r2, sl, ror r4
    9f20:			; <UNDEFINED> instruction: 0xf502447d
    9f24:	strls	r6, [r1, #-676]	; 0xfffffd5c
    9f28:	andls	r2, r0, #7
    9f2c:	andcc	r4, r3, #52428800	; 0x3200000
    9f30:			; <UNDEFINED> instruction: 0xf7f8460d
    9f34:			; <UNDEFINED> instruction: 0xf7ffec2e
    9f38:			; <UNDEFINED> instruction: 0xf8dfb8f8
    9f3c:			; <UNDEFINED> instruction: 0x46312630
    9f40:	vst3.8	{d25,d27,d29}, [pc], r2
    9f44:			; <UNDEFINED> instruction: 0xf8df63a9
    9f48:	ldrbtmi	r5, [sl], #-1576	; 0xfffff9d8
    9f4c:			; <UNDEFINED> instruction: 0xc624f8df
    9f50:	addsvs	pc, r8, #8388608	; 0x800000
    9f54:	andcs	r4, r3, sp, ror r4
    9f58:			; <UNDEFINED> instruction: 0xf8cd44fc
    9f5c:	andls	ip, r0, #4
    9f60:	strmi	r4, [r2], #-1578	; 0xfffff9d6
    9f64:	ldc	7, cr15, [r4], {248}	; 0xf8
    9f68:			; <UNDEFINED> instruction: 0xf7ff4605
    9f6c:	stmdavs	r2!, {r0, r6, r7, r8, r9, fp, ip, sp, pc}^
    9f70:			; <UNDEFINED> instruction: 0xf8df4631
    9f74:	vmax.s8	d21, d0, d4
    9f78:			; <UNDEFINED> instruction: 0xf8df73e7
    9f7c:	ldrbtmi	r0, [sp], #-1536	; 0xfffffa00
    9f80:			; <UNDEFINED> instruction: 0xf5059203
    9f84:	stmiavs	r2!, {r0, r4, r7, r8, sl, sp, lr}
    9f88:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    9f8c:	ldrbpl	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    9f90:	andcs	r9, r3, r1
    9f94:	ldr	r4, [r8, #-1149]	; 0xfffffb83
    9f98:	bleq	860dc <log_oom_internal@plt+0x83850>
    9f9c:	svclt	0x00b0f7fe
    9fa0:			; <UNDEFINED> instruction: 0xf77f2806
    9fa4:			; <UNDEFINED> instruction: 0xf8dfac02
    9fa8:	vqrshl.s8	<illegal reg q10.5>, q6, q8
    9fac:	stmdavs	r0!, {r1, r2, r4, r6, r8, r9, sp, lr}^
    9fb0:	ldrbtmi	r2, [sp], #-256	; 0xffffff00
    9fb4:			; <UNDEFINED> instruction: 0xf8df9501
    9fb8:			; <UNDEFINED> instruction: 0xf8df55d0
    9fbc:	ldrbtmi	r2, [sp], #-1488	; 0xfffffa30
    9fc0:	ldrbtmi	r9, [sl], #-2
    9fc4:			; <UNDEFINED> instruction: 0xf5022007
    9fc8:	andls	r6, r0, #160, 4
    9fcc:	andcc	r4, r3, #44040192	; 0x2a00000
    9fd0:	bl	ff7c7fb8 <log_oom_internal@plt+0xff7c572c>
    9fd4:			; <UNDEFINED> instruction: 0xf7ff465a
    9fd8:	stmdavs	r0!, {r1, r2, r3, r6, r9, fp, ip, sp, pc}^
    9fdc:			; <UNDEFINED> instruction: 0xf7f82106
    9fe0:			; <UNDEFINED> instruction: 0x1e06ea7a
    9fe4:	stmdavs	r0!, {r1, r3, r5, r8, r9, fp, ip, lr, pc}^
    9fe8:	msrmi	CPSR_, pc, asr #8
    9fec:	bl	fecc7fd4 <log_oom_internal@plt+0xfecc5748>
    9ff0:	ldrdne	lr, [r1], -r4
    9ff4:	b	ff747fdc <log_oom_internal@plt+0xff745750>
    9ff8:	svclt	0x00b62800
    9ffc:	strcs	r6, [r0], -lr, lsr #16
    a000:			; <UNDEFINED> instruction: 0xf7f84276
    a004:	ldrb	lr, [lr, #-2954]!	; 0xfffff476
    a008:	strvs	pc, [r4, #2271]	; 0x8df
    a00c:	stmdavs	r0!, {r8, sp}^
    a010:	bicpl	pc, fp, #64, 4
    a014:	ldrbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    a018:			; <UNDEFINED> instruction: 0xf8df447e
    a01c:	ldrbtmi	r5, [sl], #-1404	; 0xfffffa84
    a020:	ldrbtmi	r9, [sp], #-2
    a024:	sbcmi	pc, ip, #536870912	; 0x20000000
    a028:	andcs	r9, r7, r1, lsl #10
    a02c:	ldrtmi	r9, [r2], -r0, lsl #4
    a030:	strmi	r3, [sp], -r3, lsl #4
    a034:	bl	feb4801c <log_oom_internal@plt+0xfeb45790>
    a038:	stmdblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a03c:			; <UNDEFINED> instruction: 0xf7f82000
    a040:	stmdacs	r2, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    a044:	svcge	0x0054f77f
    a048:	ldrbpl	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    a04c:	stmdavs	r0!, {r0, r4, r5, r9, sl, lr}^
    a050:	mvnsvs	pc, #1325400064	; 0x4f000000
    a054:	strls	r4, [r1, #-1149]	; 0xfffffb83
    a058:	strbpl	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    a05c:	strbcs	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    a060:	andls	r4, r2, sp, ror r4
    a064:	andcs	r4, r3, sl, ror r4
    a068:	addsvs	pc, r1, #8388608	; 0x800000
    a06c:	strtmi	r9, [sl], -r0, lsl #4
    a070:			; <UNDEFINED> instruction: 0xf7f84402
    a074:	strmi	lr, [r5], -lr, lsl #23
    a078:			; <UNDEFINED> instruction: 0xf7ff982c
    a07c:	stmdacs	r2, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, pc}
    a080:	submi	sp, sp, #10496	; 0x2900
    a084:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    a088:	movwcs	r4, #1626	; 0x65a
    a08c:			; <UNDEFINED> instruction: 0x46204631
    a090:	blx	fe6c808a <log_oom_internal@plt+0xfe6c57fe>
    a094:			; <UNDEFINED> instruction: 0xf6ff2d00
    a098:			; <UNDEFINED> instruction: 0xf7ffa9f5
    a09c:	stmdacs	r6, {r0, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    a0a0:	bge	3c7ea4 <log_oom_internal@plt+0x3c5618>
    a0a4:	strgt	pc, [r0, #-2271]	; 0xfffff721
    a0a8:	bicvs	pc, sl, #1325400064	; 0x4f000000
    a0ac:	andcs	r6, r7, r2, ror #16
    a0b0:			; <UNDEFINED> instruction: 0xf8cd44fc
    a0b4:			; <UNDEFINED> instruction: 0xf8dfc004
    a0b8:			; <UNDEFINED> instruction: 0xf8dfc4f4
    a0bc:	ldrbtmi	lr, [ip], #1268	; 0x4f4
    a0c0:	ldrbtmi	r9, [lr], #514	; 0x202
    a0c4:	adcvs	pc, r0, #58720256	; 0x3800000
    a0c8:	strbtmi	r9, [r2], -r0, lsl #4
    a0cc:			; <UNDEFINED> instruction: 0xf7f83203
    a0d0:			; <UNDEFINED> instruction: 0xf7ffeb60
    a0d4:			; <UNDEFINED> instruction: 0xf8dfb9f5
    a0d8:	ldrdcs	r5, [r3], -ip
    a0dc:	vadd.i8	q11, q0, q9
    a0e0:	ldrbtmi	r6, [sp], #-850	; 0xfffffcae
    a0e4:			; <UNDEFINED> instruction: 0xf8df9501
    a0e8:			; <UNDEFINED> instruction: 0xf8df54d0
    a0ec:	ldrbtmi	ip, [sp], #-1232	; 0xfffffb30
    a0f0:	ldrbtmi	r9, [ip], #514	; 0x202
    a0f4:	adcvs	pc, r0, #12, 10	; 0x3000000
    a0f8:	strtmi	r9, [sl], -r0, lsl #4
    a0fc:			; <UNDEFINED> instruction: 0xf7f84402
    a100:	strmi	lr, [r5], -r8, asr #22
    a104:	stmdacs	r6, {r6, r7, r8, r9, sl, sp, lr, pc}
    a108:	ldmibge	sl, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    a10c:	ldrtgt	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    a110:	movtvs	pc, #57920	; 0xe240	; <UNPREDICTABLE>
    a114:	andcs	r6, r7, r2, ror #16
    a118:			; <UNDEFINED> instruction: 0xf8cd44fc
    a11c:			; <UNDEFINED> instruction: 0xf8dfc004
    a120:			; <UNDEFINED> instruction: 0xf8dfc4a4
    a124:	ldrbtmi	lr, [ip], #1188	; 0x4a4
    a128:	ldrbtmi	r9, [lr], #514	; 0x202
    a12c:	adcvs	pc, r0, #58720256	; 0x3800000
    a130:	strbtmi	r9, [r2], -r0, lsl #4
    a134:			; <UNDEFINED> instruction: 0xf7f83203
    a138:			; <UNDEFINED> instruction: 0xf7ffeb2c
    a13c:	stmdacs	r2, {r0, r6, r7, r8, fp, ip, sp, pc}
    a140:	mrshi	pc, SPSR_hyp	; <UNPREDICTABLE>
    a144:	ldreq	pc, [sp, #-111]	; 0xffffff91
    a148:	mrclt	7, 3, APSR_nzcv, cr6, cr14, {7}
    a14c:	ldrbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a150:	msrpl	CPSR_fxc, #64, 4
    a154:	ldrbtvs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a158:	strls	r2, [r2, #-3]
    a15c:			; <UNDEFINED> instruction: 0xf8df447a
    a160:	ldrbtmi	r5, [lr], #-1140	; 0xfffffb8c
    a164:	addsvs	pc, r8, #8388608	; 0x800000
    a168:	ldrbtmi	r9, [sp], #-1537	; 0xfffff9ff
    a16c:	strdcs	lr, [r0], -r7
    a170:	stmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a174:	stcle	8, cr2, [r1], #-8
    a178:	ldreq	pc, [r0, #-111]	; 0xffffff91
    a17c:	mrclt	7, 2, APSR_nzcv, cr12, cr14, {7}
    a180:			; <UNDEFINED> instruction: 0xf7f8bbb6
    a184:	stmdavs	r6, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    a188:	andcs	r4, r0, r6, ror r2
    a18c:	ldmdb	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a190:			; <UNDEFINED> instruction: 0xf77f2802
    a194:			; <UNDEFINED> instruction: 0xf8dfad5a
    a198:	vshl.s8	q9, q0, q0
    a19c:			; <UNDEFINED> instruction: 0xf8df538f
    a1a0:			; <UNDEFINED> instruction: 0x4631c43c
    a1a4:	ldrbtmi	r9, [sl], #-1282	; 0xfffffafe
    a1a8:	ldrtpl	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a1ac:	vqshl.s8	q2, q14, q9
    a1b0:	andcs	r4, r3, r4, lsr #5
    a1b4:			; <UNDEFINED> instruction: 0xf8cd447d
    a1b8:	ldrb	ip, [r7, #-4]!
    a1bc:	strtvs	pc, [r4], #-2271	; 0xfffff721
    a1c0:			; <UNDEFINED> instruction: 0x63b1f44f
    a1c4:	strtcs	pc, [r0], #-2271	; 0xfffff721
    a1c8:	ldrbtmi	r2, [lr], #-256	; 0xffffff00
    a1cc:			; <UNDEFINED> instruction: 0xf8df9601
    a1d0:	ldrbtmi	r6, [sl], #-1052	; 0xfffffbe4
    a1d4:	adcmi	pc, r4, #536870912	; 0x20000000
    a1d8:	ldrbtmi	r9, [lr], #-1282	; 0xfffffafe
    a1dc:	andcs	r9, r3, r0, lsl #4
    a1e0:	ldreq	pc, [r0, #-111]	; 0xffffff91
    a1e4:	strmi	r4, [r2], #-1586	; 0xfffff9ce
    a1e8:	b	ff4c81d0 <log_oom_internal@plt+0xff4c5944>
    a1ec:	mcrlt	7, 1, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    a1f0:	ldreq	pc, [sp], -pc, rrx
    a1f4:	strls	lr, [r2, #-1993]	; 0xfffff837
    a1f8:	bicsvs	pc, sp, #1325400064	; 0x4f000000
    a1fc:	strdcs	r4, [r0, -ip]
    a200:	strdcs	r4, [r4], -ip
    a204:	mrcmi	4, 7, r4, cr12, cr13, {3}
    a208:	ldrbtmi	r4, [lr], #-1146	; 0xfffffb86
    a20c:	andspl	pc, r4, #536870912	; 0x20000000
    a210:			; <UNDEFINED> instruction: 0xf04f9601
    a214:	andls	r3, r0, #267386880	; 0xff00000
    a218:	andcc	r4, r3, #44040192	; 0x2a00000
    a21c:			; <UNDEFINED> instruction: 0xf7f82500
    a220:			; <UNDEFINED> instruction: 0xf7feeab8
    a224:	bmi	ffd7a03c <log_oom_internal@plt+0xffd777b0>
    a228:			; <UNDEFINED> instruction: 0xf8df4631
    a22c:	vcge.s8	q14, q8, q2
    a230:	strls	r6, [r2, #-985]	; 0xfffffc27
    a234:	cfldrdmi	mvd4, [r3, #488]!	; 0x1e8
    a238:	vqshl.s8	q2, q14, q9
    a23c:	andcs	r5, r3, r4, lsl r2
    a240:			; <UNDEFINED> instruction: 0xf8cd447d
    a244:	strb	ip, [r6, #4]!
    a248:			; <UNDEFINED> instruction: 0x46354631
    a24c:	vceq.f32	q10, q8, q15
    a250:	stmdavs	r0!, {r0, r2, r3, r5, r7, r8, r9, sp, lr}^
    a254:	ldrbtmi	r4, [lr], #-2797	; 0xfffff513
    a258:			; <UNDEFINED> instruction: 0xc3b4f8df
    a25c:	andls	r4, r2, sl, ror r4
    a260:			; <UNDEFINED> instruction: 0xf50244fc
    a264:			; <UNDEFINED> instruction: 0xf8cd62a4
    a268:	andcs	ip, r7, r4
    a26c:	ldrtmi	r9, [r2], -r0, lsl #4
    a270:			; <UNDEFINED> instruction: 0xf7f83203
    a274:			; <UNDEFINED> instruction: 0xf7feea8e
    a278:			; <UNDEFINED> instruction: 0xf7f8bf58
    a27c:			; <UNDEFINED> instruction: 0xf8dde9d6
    a280:	vst4.8	{d27-d30}, [r0 :256], r4
    a284:	and	r4, sp, r0, ror r6
    a288:	stmdavs	r0!, {r0, r3, r5, r9, sl, lr}^
    a28c:	b	18c8274 <log_oom_internal@plt+0x18c59e8>
    a290:	ldmib	r4, {r0, r5, r9, fp, sp, lr}^
    a294:	stmdavs	r0!, {r2, r3, r8, r9, sp}^
    a298:			; <UNDEFINED> instruction: 0xf7f84329
    a29c:	andsls	lr, r0, r2, asr #16
    a2a0:	b	ec8288 <log_oom_internal@plt+0xec59fc>
    a2a4:			; <UNDEFINED> instruction: 0xf41343f3
    a2a8:			; <UNDEFINED> instruction: 0xf3c64f70
    a2ac:	rscle	r0, fp, r8, lsl #12
    a2b0:			; <UNDEFINED> instruction: 0xf8cd4630
    a2b4:			; <UNDEFINED> instruction: 0xf7f8b034
    a2b8:	blls	4449a0 <log_oom_internal@plt+0x442114>
    a2bc:	blle	8d4ec4 <log_oom_internal@plt+0x8d2638>
    a2c0:			; <UNDEFINED> instruction: 0xf7ff2502
    a2c4:	strcs	fp, [r1, #-2114]	; 0xfffff7be
    a2c8:	ldmdalt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    a2cc:			; <UNDEFINED> instruction: 0xf8db4630
    a2d0:			; <UNDEFINED> instruction: 0xf7f85000
    a2d4:	stmdacs	r2, {r2, r4, r5, r6, fp, sp, lr, pc}
    a2d8:	stccs	12, cr13, [r0, #-24]	; 0xffffffe8
    a2dc:	rsbmi	fp, sp, #184, 30	; 0x2e0
    a2e0:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    a2e4:	svclt	0x0021f7fe
    a2e8:	stclmi	6, cr4, [sl, #164]	; 0xa4
    a2ec:	vadd.i8	q11, q0, q9
    a2f0:	mcrmi	3, 6, r6, cr9, cr12, {4}
    a2f4:	strls	r4, [r1, #-1149]	; 0xfffffb83
    a2f8:	stclmi	0, cr2, [r8, #12]
    a2fc:	andls	r4, r2, #2113929216	; 0x7e000000
    a300:	adcvs	pc, r4, #25165824	; 0x1800000
    a304:	strb	r4, [r4, #1149]!	; 0x47d
    a308:			; <UNDEFINED> instruction: 0xf7f82000
    a30c:	stmdacs	r2, {r3, r4, r6, fp, sp, lr, pc}
    a310:	bichi	pc, r0, r0, lsl #6
    a314:	subsmi	r9, sp, #16, 22	; 0x4000
    a318:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    a31c:	svclt	0x0005f7fe
    a320:	ldcmi	6, cr4, [pc, #164]!	; a3cc <log_oom_internal@plt+0x7b40>
    a324:	vadd.i8	q11, q0, q9
    a328:			; <UNDEFINED> instruction: 0xf8df63bc
    a32c:	ldrbtmi	ip, [sp], #-760	; 0xfffffd08
    a330:	andcs	r9, r3, r1, lsl #10
    a334:	ldrbtmi	r4, [ip], #3516	; 0xdbc
    a338:			; <UNDEFINED> instruction: 0xf50c9202
    a33c:	ldrbtmi	r6, [sp], #-676	; 0xfffffd5c
    a340:	blls	3c3414 <log_oom_internal@plt+0x3c0b88>
    a344:	ldmdavs	lr, {sp}
    a348:	ldmda	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a34c:	ldcle	8, cr2, [pc], {2}
    a350:	strbvc	lr, [r6, #2694]!	; 0xa86
    a354:	strbvc	lr, [r6, #2981]!	; 0xba5
    a358:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    a35c:	stmiblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a360:	andcs	r9, r0, lr, lsl #22
    a364:			; <UNDEFINED> instruction: 0xf7f8681e
    a368:	stmdacs	r2, {r1, r3, r5, fp, sp, lr, pc}
    a36c:	bmi	fec01b34 <log_oom_internal@plt+0xfebff2a8>
    a370:			; <UNDEFINED> instruction: 0xf8df4631
    a374:	vqsub.s8	d28, d16, d28
    a378:	strls	r5, [r2, #-820]	; 0xfffffccc
    a37c:	cfstrsmi	mvf4, [sp, #488]!	; 0x1e8
    a380:			; <UNDEFINED> instruction: 0xf50244fc
    a384:	mulcs	r3, r8, r2
    a388:			; <UNDEFINED> instruction: 0xf8cd447d
    a38c:	strb	ip, [r6, #4]!
    a390:	ldrtmi	r4, [r1], -r9, lsr #21
    a394:	adcgt	pc, r4, #14614528	; 0xdf0000
    a398:	teqpl	r7, #64, 4	; <UNPREDICTABLE>
    a39c:	ldrbtmi	r9, [sl], #-1282	; 0xfffffafe
    a3a0:	ldrbtmi	r4, [ip], #3495	; 0xda7
    a3a4:	addsvs	pc, r8, #8388608	; 0x800000
    a3a8:	ldrbtmi	r2, [sp], #-3
    a3ac:	andgt	pc, r4, sp, asr #17
    a3b0:	mcrmi	5, 5, lr, cr4, cr5, {6}
    a3b4:	teqpl	sl, #64, 4	; <UNPREDICTABLE>
    a3b8:	smlatbcs	r0, r3, sl, r4
    a3bc:			; <UNDEFINED> instruction: 0x9601447e
    a3c0:	ldrbtmi	r4, [sl], #-3746	; 0xfffff15e
    a3c4:	addsvs	pc, r8, #8388608	; 0x800000
    a3c8:	ldrbtmi	r9, [lr], #-1282	; 0xfffffafe
    a3cc:	andcs	r9, r3, r0, lsl #4
    a3d0:	ldreq	pc, [r0, #-111]	; 0xffffff91
    a3d4:	strmi	r4, [r2], #-1586	; 0xfffff9ce
    a3d8:	ldmib	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a3dc:	stmiblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a3e0:			; <UNDEFINED> instruction: 0xf2404e9b
    a3e4:	bmi	fe6df1d4 <log_oom_internal@plt+0xfe6dc948>
    a3e8:	ldrbtmi	r2, [lr], #-256	; 0xffffff00
    a3ec:	cdpmi	6, 9, cr9, cr10, cr1, {0}
    a3f0:	vqshl.s8	q2, q13, q1
    a3f4:	strls	r4, [r2, #-676]	; 0xfffffd5c
    a3f8:	andls	r4, r0, #2113929216	; 0x7e000000
    a3fc:			; <UNDEFINED> instruction: 0xf06f2003
    a400:			; <UNDEFINED> instruction: 0x4632051d
    a404:			; <UNDEFINED> instruction: 0xf7f84402
    a408:			; <UNDEFINED> instruction: 0xf7fee9c4
    a40c:	mcrcs	13, 0, fp, cr0, cr5, {0}
    a410:	andeq	pc, r0, pc, asr #32
    a414:			; <UNDEFINED> instruction: 0xf06fbf18
    a418:			; <UNDEFINED> instruction: 0xf7f70b1d
    a41c:	stmdacs	r2, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    a420:			; <UNDEFINED> instruction: 0xf1cbdc16
    a424:	rsclt	r0, sp, #0, 10
    a428:			; <UNDEFINED> instruction: 0xf7fe426d
    a42c:	bmi	fe2f9848 <log_oom_internal@plt+0xfe2f6fbc>
    a430:			; <UNDEFINED> instruction: 0xf8df4631
    a434:	vhsub.s8	d28, d0, d28
    a438:	strls	r5, [r2, #-901]	; 0xfffffc7b
    a43c:	cfstrsmi	mvf4, [r9, #488]	; 0x1e8
    a440:	vqshl.s8	q2, q14, q9
    a444:	andcs	r4, r3, r4, lsr #5
    a448:			; <UNDEFINED> instruction: 0xf8cd447d
    a44c:	strt	ip, [sp], #-4
    a450:	vpmax.s8	d20, d16, d5
    a454:	mcrmi	3, 4, r5, cr5, cr12, {4}
    a458:	strls	r4, [r2, #-1625]	; 0xfffff9a7
    a45c:	cfstrsmi	mvf4, [r4, #488]	; 0x1e8
    a460:	vqshl.s8	q2, q15, q1
    a464:	andcs	r4, r3, r4, lsr #5
    a468:			; <UNDEFINED> instruction: 0x9601447d
    a46c:	svclt	0x0000e41e
    a470:	andeq	r3, r0, ip, ror #8
    a474:	andeq	r2, r0, r4, lsl #18
    a478:	strheq	r1, [r0], -sl
    a47c:	ldrdeq	r2, [r0], -r4
    a480:	andeq	r1, r0, ip, asr #32
    a484:	andeq	r3, r0, r4, ror #7
    a488:	andeq	r2, r0, r6, lsr #16
    a48c:	andeq	r3, r0, r2, ror #6
    a490:			; <UNDEFINED> instruction: 0x00000fb8
    a494:	andeq	r3, r0, sl, asr #3
    a498:	andeq	r2, r0, r6, asr r9
    a49c:	andeq	r0, r0, r8, lsl lr
    a4a0:	andeq	r0, r0, r4, ror #27
    a4a4:	andeq	r3, r0, lr, ror r1
    a4a8:	andeq	r2, r0, r4, lsr #9
    a4ac:	andeq	r0, r0, ip, ror sp
    a4b0:	andeq	r3, r0, r2, lsl r1
    a4b4:	ldrdeq	r2, [r0], -sl
    a4b8:			; <UNDEFINED> instruction: 0x00000cbe
    a4bc:	andeq	r3, r0, r8, asr r0
    a4c0:	andeq	r2, r0, ip, lsl #9
    a4c4:	andeq	r1, r0, r6, lsl #22
    a4c8:	andeq	r2, r0, r6, ror #31
    a4cc:	andeq	r0, r0, r0, asr #24
    a4d0:	strdeq	r2, [r0], -r8
    a4d4:	andeq	r0, r0, r4, lsl ip
    a4d8:	andeq	r2, r0, lr, lsr #31
    a4dc:	andeq	r2, r0, r2, ror #7
    a4e0:	andeq	r1, r0, lr, asr sl
    a4e4:	andeq	r2, r0, r4, ror #29
    a4e8:	andeq	r0, r0, lr, lsr fp
    a4ec:	andeq	r2, r0, r6, lsr #5
    a4f0:	andeq	r2, r0, ip, ror r4
    a4f4:	strdeq	r0, [r0], -lr
    a4f8:	muleq	r0, r6, lr
    a4fc:	strdeq	r2, [r0], -sl
    a500:	andeq	r2, r0, r4, asr #28
    a504:			; <UNDEFINED> instruction: 0x000021b6
    a508:	muleq	r0, sl, sl
    a50c:	andeq	r0, r0, r4, lsl #21
    a510:	andeq	r2, r0, lr, lsl lr
    a514:	andeq	r2, r0, r4, lsl #5
    a518:	andeq	r2, r0, ip, lsl r0
    a51c:	ldrdeq	r2, [r0], -lr
    a520:	andeq	r0, r0, sl, lsr sl
    a524:	andeq	r0, r0, r4, lsr #20
    a528:			; <UNDEFINED> instruction: 0x00002dbe
    a52c:	andeq	r1, r0, r8, asr #4
    a530:	ldrdeq	r1, [r0], -r0
    a534:	muleq	r0, r2, sp
    a538:	andeq	r0, r0, lr, ror #19
    a53c:	andeq	r2, r0, r6, ror sp
    a540:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a544:	andeq	r2, r0, sl, lsr #9
    a548:	andeq	r2, r0, sl, lsr #4
    a54c:	andeq	r0, r0, lr, asr r9
    a550:	strdeq	r2, [r0], -r6
    a554:	andeq	r2, r0, sl, ror r5
    a558:			; <UNDEFINED> instruction: 0x00002cb4
    a55c:	andeq	r0, r0, r0, lsl r9
    a560:	andeq	r0, r0, sl, asr #17
    a564:	andeq	r2, r0, r0, ror #24
    a568:			; <UNDEFINED> instruction: 0x000024b4
    a56c:	andeq	r2, r0, r2, lsr ip
    a570:	andeq	r0, r0, ip, lsl #17
    a574:	andeq	r1, r0, r4, lsr #14
    a578:	strdeq	r2, [r0], -lr
    a57c:	andeq	r2, r0, sl, lsl #7
    a580:	andeq	r0, r0, ip, asr #16
    a584:	andeq	r2, r0, lr, asr #5
    a588:	andeq	r0, r0, r2, lsr #16
    a58c:			; <UNDEFINED> instruction: 0x00002bba
    a590:	andeq	r0, r0, r8, asr #15
    a594:	andeq	r2, r0, lr, asr fp
    a598:	andeq	r2, r0, sl, lsr r0
    a59c:	ldrdeq	r2, [r0], -ip
    a5a0:	andeq	r0, r0, r0, lsl #15
    a5a4:	andeq	r2, r0, r8, lsl fp
    a5a8:	andeq	r2, r0, r4, lsr r1
    a5ac:	andeq	r0, r0, r2, lsr #14
    a5b0:			; <UNDEFINED> instruction: 0x00002aba
    a5b4:	andeq	r2, r0, sl, asr #2
    a5b8:	strdeq	r0, [r0], -r2
    a5bc:	andeq	r2, r0, sl, lsl #21
    a5c0:	muleq	r0, r0, r0
    a5c4:			; <UNDEFINED> instruction: 0x000006ba
    a5c8:	andeq	r2, r0, r2, asr sl
    a5cc:	andeq	r2, r0, r0, lsr #20
    a5d0:	muleq	r0, lr, lr
    a5d4:	andeq	r0, r0, r6, ror r6
    a5d8:	ldrdeq	r2, [r0], -r6
    a5dc:	andeq	r1, r0, r8, ror #27
    a5e0:	andeq	r0, r0, ip, lsr #12
    a5e4:	andeq	r1, r0, r2, lsr #27
    a5e8:	andeq	r2, r0, sl, lsr #19
    a5ec:	andeq	r0, r0, r6, lsl #12
    a5f0:	ldrdeq	r0, [r0], -ip
    a5f4:	andeq	r2, r0, r4, ror r9
    a5f8:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    a5fc:	andeq	r2, r0, r8, asr #18
    a600:	andeq	r1, r0, r8, ror fp
    a604:	andeq	r0, r0, r0, lsr #11
    a608:	andeq	r0, r0, sl, lsl #11
    a60c:	andeq	r2, r0, r0, lsr #18
    a610:	andeq	r2, r0, r4, lsr #4
    a614:			; <UNDEFINED> instruction: 0x00001abc
    a618:	andeq	r2, r0, r0, lsl #17
    a61c:	ldrdeq	r0, [r0], -ip
    a620:	andeq	r1, r0, lr, ror #26
    a624:	andeq	r2, r0, r6, asr #16
    a628:	andeq	r0, r0, r2, lsr #9
    a62c:	andeq	r2, r0, r0, lsl #16
    a630:	andeq	r1, r0, ip, asr #23
    a634:	andeq	r0, r0, r8, asr r4
    a638:	ldrdeq	r2, [r0], -lr
    a63c:	andeq	r1, r0, lr, lsl #20
    a640:	andeq	r0, r0, r6, lsr r4
    a644:			; <UNDEFINED> instruction: 0x00001bb0
    a648:			; <UNDEFINED> instruction: 0x000027ba
    a64c:	andeq	r0, r0, r6, lsl r4
    a650:	andeq	r1, r0, lr, lsr #22
    a654:	andeq	r2, r0, ip, lsl #15
    a658:	andeq	r0, r0, r8, ror #7
    a65c:	andeq	r2, r0, r0, asr #14
    a660:	andeq	r1, r0, r0, ror r9
    a664:	muleq	r0, r8, r3
    a668:	andeq	r2, r0, r0, lsr #14
    a66c:	andeq	r1, r0, ip, ror #22
    a670:	andeq	r0, r0, r8, ror r3
    a674:	ldrbmi	r4, [r9], -pc, lsl #20
    a678:	vceq.f32	d20, d0, d15
    a67c:	strls	r6, [r2, #-997]	; 0xfffffc1b
    a680:	cfstrsmi	mvf4, [lr, #-488]	; 0xfffffe18
    a684:	vqshl.s8	q2, q15, q1
    a688:	andcs	r5, r3, r4, lsl r2
    a68c:			; <UNDEFINED> instruction: 0x9601447d
    a690:	bllt	ff088694 <log_oom_internal@plt+0xff085e08>
    a694:	vadd.f32	d20, d0, d10
    a698:	stmdavs	r0!, {r1, r3, r5, r7, r8, r9, sp, lr}^
    a69c:	ldrbtmi	r4, [sp], #-2569	; 0xfffff5f7
    a6a0:	cfstr32mi	mvfx9, [r9, #-4]
    a6a4:	andls	r4, r2, sl, ror r4
    a6a8:	adcvs	pc, r4, #8388608	; 0x800000
    a6ac:	ldrbtmi	r9, [sp], #-2320	; 0xfffff6f0
    a6b0:	str	r2, [lr], #-3
    a6b4:	strdeq	r2, [r0], -ip
    a6b8:	andeq	r1, r0, r8, lsr ip
    a6bc:	andeq	r0, r0, r4, asr r1
    a6c0:			; <UNDEFINED> instruction: 0x00001dbe
    a6c4:	ldrdeq	r2, [r0], -r8
    a6c8:	andeq	r0, r0, r2, lsr r1
    a6cc:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
    a6d0:	stmdblt	r2!, {r1, r4, r6, fp, ip, sp, lr}^
    a6d4:	stmdbcs	r3, {r1, r4, r9, fp, lr}
    a6d8:			; <UNDEFINED> instruction: 0xf502447a
    a6dc:	stmdale	ip, {r0, r3, r5, r7, r9, sp, lr}
    a6e0:	tstne	r1, r2, lsl #22
    a6e4:	ldmib	r1, {r1, r3, r7, fp, sp, lr}^
    a6e8:			; <UNDEFINED> instruction: 0xf7f70100
    a6ec:	bmi	379ce0 <log_oom_internal@plt+0x377454>
    a6f0:	ldrbtmi	r2, [sl], #-2307	; 0xfffff6fd
    a6f4:	andseq	pc, r0, #-2147483648	; 0x80000000
    a6f8:	ldrlt	sp, [r0, #-2546]	; 0xfffff60e
    a6fc:	stcmi	0, cr11, [sl], {130}	; 0x82
    a700:	bmi	2936dc <log_oom_internal@plt+0x290e50>
    a704:	stmdbmi	sl, {sp}
    a708:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    a70c:	ldrtvs	pc, [r1], #1284	; 0x504	; <UNPREDICTABLE>
    a710:	andcc	r4, r3, #2030043136	; 0x79000000
    a714:			; <UNDEFINED> instruction: 0xf7f89400
    a718:	svclt	0x0000e830
    a71c:	andeq	r3, r1, sl, ror r9
    a720:	andeq	r2, r0, r4, lsr #9
    a724:	andeq	r3, r1, sl, lsr #6
    a728:	andeq	r2, r0, r4, ror r4
    a72c:	ldrdeq	r0, [r0], -r6
    a730:	andeq	r1, r0, r0, lsl #28
    a734:			; <UNDEFINED> instruction: 0xf7f7b508
    a738:			; <UNDEFINED> instruction: 0xf110ef4e
    a73c:	andle	r0, r4, fp, ror pc
    a740:	svclt	0x00081c83
    a744:	andeq	pc, r5, pc, rrx
    a748:			; <UNDEFINED> instruction: 0xf06fbd08
    a74c:	stclt	0, cr0, [r8, #-20]	; 0xffffffec
    a750:	mvnsmi	lr, #737280	; 0xb4000
    a754:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    a758:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    a75c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    a760:	ldcl	7, cr15, [r4], {247}	; 0xf7
    a764:	blne	1d9b960 <log_oom_internal@plt+0x1d990d4>
    a768:	strhle	r1, [sl], -r6
    a76c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    a770:	svccc	0x0004f855
    a774:	strbmi	r3, [sl], -r1, lsl #8
    a778:	ldrtmi	r4, [r8], -r1, asr #12
    a77c:	adcmi	r4, r6, #152, 14	; 0x2600000
    a780:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a784:	svclt	0x000083f8
    a788:			; <UNDEFINED> instruction: 0x000132ba
    a78c:			; <UNDEFINED> instruction: 0x000132b0
    a790:	svclt	0x00004770

Disassembly of section .fini:

0000a794 <.fini>:
    a794:	push	{r3, lr}
    a798:	pop	{r3, pc}
