
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//top_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004026c0 <.init>:
  4026c0:	stp	x29, x30, [sp, #-16]!
  4026c4:	mov	x29, sp
  4026c8:	bl	4041d4 <ferror@plt+0x13e4>
  4026cc:	ldp	x29, x30, [sp], #16
  4026d0:	ret

Disassembly of section .plt:

00000000004026e0 <memcpy@plt-0x20>:
  4026e0:	stp	x16, x30, [sp, #-16]!
  4026e4:	adrp	x16, 429000 <ferror@plt+0x26210>
  4026e8:	ldr	x17, [x16, #4088]
  4026ec:	add	x16, x16, #0xff8
  4026f0:	br	x17
  4026f4:	nop
  4026f8:	nop
  4026fc:	nop

0000000000402700 <memcpy@plt>:
  402700:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402704:	ldr	x17, [x16]
  402708:	add	x16, x16, #0x0
  40270c:	br	x17

0000000000402710 <dev_to_tty@plt>:
  402710:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402714:	ldr	x17, [x16, #8]
  402718:	add	x16, x16, #0x8
  40271c:	br	x17

0000000000402720 <memmove@plt>:
  402720:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402724:	ldr	x17, [x16, #16]
  402728:	add	x16, x16, #0x10
  40272c:	br	x17

0000000000402730 <signal_name_to_number@plt>:
  402730:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402734:	ldr	x17, [x16, #24]
  402738:	add	x16, x16, #0x18
  40273c:	br	x17

0000000000402740 <tcflush@plt>:
  402740:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402744:	ldr	x17, [x16, #32]
  402748:	add	x16, x16, #0x20
  40274c:	br	x17

0000000000402750 <_exit@plt>:
  402750:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402754:	ldr	x17, [x16, #40]
  402758:	add	x16, x16, #0x28
  40275c:	br	x17

0000000000402760 <strtok@plt>:
  402760:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402764:	ldr	x17, [x16, #48]
  402768:	add	x16, x16, #0x30
  40276c:	br	x17

0000000000402770 <strtoul@plt>:
  402770:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402774:	ldr	x17, [x16, #56]
  402778:	add	x16, x16, #0x38
  40277c:	br	x17

0000000000402780 <strlen@plt>:
  402780:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402784:	ldr	x17, [x16, #64]
  402788:	add	x16, x16, #0x40
  40278c:	br	x17

0000000000402790 <fputs@plt>:
  402790:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402794:	ldr	x17, [x16, #72]
  402798:	add	x16, x16, #0x48
  40279c:	br	x17

00000000004027a0 <exit@plt>:
  4027a0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4027a4:	ldr	x17, [x16, #80]
  4027a8:	add	x16, x16, #0x50
  4027ac:	br	x17

00000000004027b0 <raise@plt>:
  4027b0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4027b4:	ldr	x17, [x16, #88]
  4027b8:	add	x16, x16, #0x58
  4027bc:	br	x17

00000000004027c0 <dup@plt>:
  4027c0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4027c4:	ldr	x17, [x16, #96]
  4027c8:	add	x16, x16, #0x60
  4027cc:	br	x17

00000000004027d0 <error@plt>:
  4027d0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4027d4:	ldr	x17, [x16, #104]
  4027d8:	add	x16, x16, #0x68
  4027dc:	br	x17

00000000004027e0 <__libc_current_sigrtmax@plt>:
  4027e0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4027e4:	ldr	x17, [x16, #112]
  4027e8:	add	x16, x16, #0x70
  4027ec:	br	x17

00000000004027f0 <setupterm@plt>:
  4027f0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4027f4:	ldr	x17, [x16, #120]
  4027f8:	add	x16, x16, #0x78
  4027fc:	br	x17

0000000000402800 <mbtowc@plt>:
  402800:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402804:	ldr	x17, [x16, #128]
  402808:	add	x16, x16, #0x80
  40280c:	br	x17

0000000000402810 <sigprocmask@plt>:
  402810:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402814:	ldr	x17, [x16, #136]
  402818:	add	x16, x16, #0x88
  40281c:	br	x17

0000000000402820 <meminfo@plt>:
  402820:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402824:	ldr	x17, [x16, #144]
  402828:	add	x16, x16, #0x90
  40282c:	br	x17

0000000000402830 <setbuffer@plt>:
  402830:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402834:	ldr	x17, [x16, #152]
  402838:	add	x16, x16, #0x98
  40283c:	br	x17

0000000000402840 <putp@plt>:
  402840:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402844:	ldr	x17, [x16, #160]
  402848:	add	x16, x16, #0xa0
  40284c:	br	x17

0000000000402850 <getuid@plt>:
  402850:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402854:	ldr	x17, [x16, #168]
  402858:	add	x16, x16, #0xa8
  40285c:	br	x17

0000000000402860 <__cxa_atexit@plt>:
  402860:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402864:	ldr	x17, [x16, #176]
  402868:	add	x16, x16, #0xb0
  40286c:	br	x17

0000000000402870 <fputc@plt>:
  402870:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402874:	ldr	x17, [x16, #184]
  402878:	add	x16, x16, #0xb8
  40287c:	br	x17

0000000000402880 <qsort@plt>:
  402880:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402884:	ldr	x17, [x16, #192]
  402888:	add	x16, x16, #0xc0
  40288c:	br	x17

0000000000402890 <kill@plt>:
  402890:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402894:	ldr	x17, [x16, #200]
  402898:	add	x16, x16, #0xc8
  40289c:	br	x17

00000000004028a0 <tgoto@plt>:
  4028a0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4028a4:	ldr	x17, [x16, #208]
  4028a8:	add	x16, x16, #0xd0
  4028ac:	br	x17

00000000004028b0 <sigfillset@plt>:
  4028b0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4028b4:	ldr	x17, [x16, #216]
  4028b8:	add	x16, x16, #0xd8
  4028bc:	br	x17

00000000004028c0 <__fpending@plt>:
  4028c0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4028c4:	ldr	x17, [x16, #224]
  4028c8:	add	x16, x16, #0xe0
  4028cc:	br	x17

00000000004028d0 <lookup_wchan@plt>:
  4028d0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4028d4:	ldr	x17, [x16, #232]
  4028d8:	add	x16, x16, #0xe8
  4028dc:	br	x17

00000000004028e0 <__ctype_tolower_loc@plt>:
  4028e0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4028e4:	ldr	x17, [x16, #240]
  4028e8:	add	x16, x16, #0xf0
  4028ec:	br	x17

00000000004028f0 <snprintf@plt>:
  4028f0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4028f4:	ldr	x17, [x16, #248]
  4028f8:	add	x16, x16, #0xf8
  4028fc:	br	x17

0000000000402900 <tcgetattr@plt>:
  402900:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402904:	ldr	x17, [x16, #256]
  402908:	add	x16, x16, #0x100
  40290c:	br	x17

0000000000402910 <fileno@plt>:
  402910:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402914:	ldr	x17, [x16, #264]
  402918:	add	x16, x16, #0x108
  40291c:	br	x17

0000000000402920 <signal@plt>:
  402920:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402924:	ldr	x17, [x16, #272]
  402928:	add	x16, x16, #0x110
  40292c:	br	x17

0000000000402930 <fclose@plt>:
  402930:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402934:	ldr	x17, [x16, #280]
  402938:	add	x16, x16, #0x118
  40293c:	br	x17

0000000000402940 <getpid@plt>:
  402940:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402944:	ldr	x17, [x16, #288]
  402948:	add	x16, x16, #0x120
  40294c:	br	x17

0000000000402950 <fopen@plt>:
  402950:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402954:	ldr	x17, [x16, #296]
  402958:	add	x16, x16, #0x128
  40295c:	br	x17

0000000000402960 <time@plt>:
  402960:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402964:	ldr	x17, [x16, #304]
  402968:	add	x16, x16, #0x130
  40296c:	br	x17

0000000000402970 <wcwidth@plt>:
  402970:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402974:	ldr	x17, [x16, #312]
  402978:	add	x16, x16, #0x138
  40297c:	br	x17

0000000000402980 <signal_number_to_name@plt>:
  402980:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402984:	ldr	x17, [x16, #320]
  402988:	add	x16, x16, #0x140
  40298c:	br	x17

0000000000402990 <tparm@plt>:
  402990:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402994:	ldr	x17, [x16, #328]
  402998:	add	x16, x16, #0x148
  40299c:	br	x17

00000000004029a0 <popen@plt>:
  4029a0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4029a4:	ldr	x17, [x16, #336]
  4029a8:	add	x16, x16, #0x150
  4029ac:	br	x17

00000000004029b0 <__isoc99_fscanf@plt>:
  4029b0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4029b4:	ldr	x17, [x16, #344]
  4029b8:	add	x16, x16, #0x158
  4029bc:	br	x17

00000000004029c0 <sigemptyset@plt>:
  4029c0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4029c4:	ldr	x17, [x16, #352]
  4029c8:	add	x16, x16, #0x160
  4029cc:	br	x17

00000000004029d0 <bindtextdomain@plt>:
  4029d0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4029d4:	ldr	x17, [x16, #360]
  4029d8:	add	x16, x16, #0x168
  4029dc:	br	x17

00000000004029e0 <cpuinfo@plt>:
  4029e0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4029e4:	ldr	x17, [x16, #368]
  4029e8:	add	x16, x16, #0x170
  4029ec:	br	x17

00000000004029f0 <__libc_start_main@plt>:
  4029f0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  4029f4:	ldr	x17, [x16, #376]
  4029f8:	add	x16, x16, #0x178
  4029fc:	br	x17

0000000000402a00 <strverscmp@plt>:
  402a00:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402a04:	ldr	x17, [x16, #384]
  402a08:	add	x16, x16, #0x180
  402a0c:	br	x17

0000000000402a10 <strcat@plt>:
  402a10:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402a14:	ldr	x17, [x16, #392]
  402a18:	add	x16, x16, #0x188
  402a1c:	br	x17

0000000000402a20 <memset@plt>:
  402a20:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402a24:	ldr	x17, [x16, #400]
  402a28:	add	x16, x16, #0x190
  402a2c:	br	x17

0000000000402a30 <uptime@plt>:
  402a30:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402a34:	ldr	x17, [x16, #408]
  402a38:	add	x16, x16, #0x198
  402a3c:	br	x17

0000000000402a40 <tcdrain@plt>:
  402a40:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402a44:	ldr	x17, [x16, #416]
  402a48:	add	x16, x16, #0x1a0
  402a4c:	br	x17

0000000000402a50 <strpbrk@plt>:
  402a50:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402a54:	ldr	x17, [x16, #424]
  402a58:	add	x16, x16, #0x1a8
  402a5c:	br	x17

0000000000402a60 <getpwnam@plt>:
  402a60:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402a64:	ldr	x17, [x16, #432]
  402a68:	add	x16, x16, #0x1b0
  402a6c:	br	x17

0000000000402a70 <numa_init@plt>:
  402a70:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402a74:	ldr	x17, [x16, #440]
  402a78:	add	x16, x16, #0x1b8
  402a7c:	br	x17

0000000000402a80 <pselect@plt>:
  402a80:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402a84:	ldr	x17, [x16, #448]
  402a88:	add	x16, x16, #0x1c0
  402a8c:	br	x17

0000000000402a90 <calloc@plt>:
  402a90:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402a94:	ldr	x17, [x16, #456]
  402a98:	add	x16, x16, #0x1c8
  402a9c:	br	x17

0000000000402aa0 <strcasecmp@plt>:
  402aa0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402aa4:	ldr	x17, [x16, #464]
  402aa8:	add	x16, x16, #0x1d0
  402aac:	br	x17

0000000000402ab0 <realloc@plt>:
  402ab0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402ab4:	ldr	x17, [x16, #472]
  402ab8:	add	x16, x16, #0x1d8
  402abc:	br	x17

0000000000402ac0 <__ctype_toupper_loc@plt>:
  402ac0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402ac4:	ldr	x17, [x16, #480]
  402ac8:	add	x16, x16, #0x1e0
  402acc:	br	x17

0000000000402ad0 <rewind@plt>:
  402ad0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402ad4:	ldr	x17, [x16, #488]
  402ad8:	add	x16, x16, #0x1e8
  402adc:	br	x17

0000000000402ae0 <strerror@plt>:
  402ae0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402ae4:	ldr	x17, [x16, #496]
  402ae8:	add	x16, x16, #0x1f0
  402aec:	br	x17

0000000000402af0 <close@plt>:
  402af0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402af4:	ldr	x17, [x16, #504]
  402af8:	add	x16, x16, #0x1f8
  402afc:	br	x17

0000000000402b00 <sigaction@plt>:
  402b00:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402b04:	ldr	x17, [x16, #512]
  402b08:	add	x16, x16, #0x200
  402b0c:	br	x17

0000000000402b10 <strrchr@plt>:
  402b10:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402b14:	ldr	x17, [x16, #520]
  402b18:	add	x16, x16, #0x208
  402b1c:	br	x17

0000000000402b20 <__gmon_start__@plt>:
  402b20:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402b24:	ldr	x17, [x16, #528]
  402b28:	add	x16, x16, #0x210
  402b2c:	br	x17

0000000000402b30 <abort@plt>:
  402b30:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402b34:	ldr	x17, [x16, #536]
  402b38:	add	x16, x16, #0x218
  402b3c:	br	x17

0000000000402b40 <puts@plt>:
  402b40:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402b44:	ldr	x17, [x16, #544]
  402b48:	add	x16, x16, #0x220
  402b4c:	br	x17

0000000000402b50 <textdomain@plt>:
  402b50:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402b54:	ldr	x17, [x16, #552]
  402b58:	add	x16, x16, #0x228
  402b5c:	br	x17

0000000000402b60 <strcmp@plt>:
  402b60:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402b64:	ldr	x17, [x16, #560]
  402b68:	add	x16, x16, #0x230
  402b6c:	br	x17

0000000000402b70 <getpwuid@plt>:
  402b70:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402b74:	ldr	x17, [x16, #568]
  402b78:	add	x16, x16, #0x238
  402b7c:	br	x17

0000000000402b80 <__ctype_b_loc@plt>:
  402b80:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402b84:	ldr	x17, [x16, #576]
  402b88:	add	x16, x16, #0x240
  402b8c:	br	x17

0000000000402b90 <strtol@plt>:
  402b90:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402b94:	ldr	x17, [x16, #584]
  402b98:	add	x16, x16, #0x248
  402b9c:	br	x17

0000000000402ba0 <fread@plt>:
  402ba0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402ba4:	ldr	x17, [x16, #592]
  402ba8:	add	x16, x16, #0x250
  402bac:	br	x17

0000000000402bb0 <strtof@plt>:
  402bb0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402bb4:	ldr	x17, [x16, #600]
  402bb8:	add	x16, x16, #0x258
  402bbc:	br	x17

0000000000402bc0 <free@plt>:
  402bc0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402bc4:	ldr	x17, [x16, #608]
  402bc8:	add	x16, x16, #0x260
  402bcc:	br	x17

0000000000402bd0 <readeither@plt>:
  402bd0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402bd4:	ldr	x17, [x16, #616]
  402bd8:	add	x16, x16, #0x268
  402bdc:	br	x17

0000000000402be0 <closeproc@plt>:
  402be0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402be4:	ldr	x17, [x16, #624]
  402be8:	add	x16, x16, #0x270
  402bec:	br	x17

0000000000402bf0 <freopen@plt>:
  402bf0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402bf4:	ldr	x17, [x16, #632]
  402bf8:	add	x16, x16, #0x278
  402bfc:	br	x17

0000000000402c00 <strspn@plt>:
  402c00:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402c04:	ldr	x17, [x16, #640]
  402c08:	add	x16, x16, #0x280
  402c0c:	br	x17

0000000000402c10 <strchr@plt>:
  402c10:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402c14:	ldr	x17, [x16, #648]
  402c18:	add	x16, x16, #0x288
  402c1c:	br	x17

0000000000402c20 <get_pid_digits@plt>:
  402c20:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402c24:	ldr	x17, [x16, #656]
  402c28:	add	x16, x16, #0x290
  402c2c:	br	x17

0000000000402c30 <look_up_our_self@plt>:
  402c30:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402c34:	ldr	x17, [x16, #664]
  402c38:	add	x16, x16, #0x298
  402c3c:	br	x17

0000000000402c40 <fflush@plt>:
  402c40:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402c44:	ldr	x17, [x16, #672]
  402c48:	add	x16, x16, #0x2a0
  402c4c:	br	x17

0000000000402c50 <strcpy@plt>:
  402c50:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402c54:	ldr	x17, [x16, #680]
  402c58:	add	x16, x16, #0x2a8
  402c5c:	br	x17

0000000000402c60 <readproc@plt>:
  402c60:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402c64:	ldr	x17, [x16, #688]
  402c68:	add	x16, x16, #0x2b0
  402c6c:	br	x17

0000000000402c70 <openproc@plt>:
  402c70:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402c74:	ldr	x17, [x16, #696]
  402c78:	add	x16, x16, #0x2b8
  402c7c:	br	x17

0000000000402c80 <read@plt>:
  402c80:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402c84:	ldr	x17, [x16, #704]
  402c88:	add	x16, x16, #0x2c0
  402c8c:	br	x17

0000000000402c90 <memchr@plt>:
  402c90:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402c94:	ldr	x17, [x16, #712]
  402c98:	add	x16, x16, #0x2c8
  402c9c:	br	x17

0000000000402ca0 <tcsetattr@plt>:
  402ca0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402ca4:	ldr	x17, [x16, #720]
  402ca8:	add	x16, x16, #0x2d0
  402cac:	br	x17

0000000000402cb0 <sprint_uptime@plt>:
  402cb0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402cb4:	ldr	x17, [x16, #728]
  402cb8:	add	x16, x16, #0x2d8
  402cbc:	br	x17

0000000000402cc0 <strstr@plt>:
  402cc0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402cc4:	ldr	x17, [x16, #736]
  402cc8:	add	x16, x16, #0x2e0
  402ccc:	br	x17

0000000000402cd0 <usleep@plt>:
  402cd0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402cd4:	ldr	x17, [x16, #744]
  402cd8:	add	x16, x16, #0x2e8
  402cdc:	br	x17

0000000000402ce0 <dcgettext@plt>:
  402ce0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402ce4:	ldr	x17, [x16, #752]
  402ce8:	add	x16, x16, #0x2f0
  402cec:	br	x17

0000000000402cf0 <__isoc99_sscanf@plt>:
  402cf0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402cf4:	ldr	x17, [x16, #760]
  402cf8:	add	x16, x16, #0x2f8
  402cfc:	br	x17

0000000000402d00 <vsnprintf@plt>:
  402d00:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402d04:	ldr	x17, [x16, #768]
  402d08:	add	x16, x16, #0x300
  402d0c:	br	x17

0000000000402d10 <dup2@plt>:
  402d10:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402d14:	ldr	x17, [x16, #776]
  402d18:	add	x16, x16, #0x308
  402d1c:	br	x17

0000000000402d20 <strncpy@plt>:
  402d20:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402d24:	ldr	x17, [x16, #784]
  402d28:	add	x16, x16, #0x310
  402d2c:	br	x17

0000000000402d30 <pclose@plt>:
  402d30:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402d34:	ldr	x17, [x16, #792]
  402d38:	add	x16, x16, #0x318
  402d3c:	br	x17

0000000000402d40 <__errno_location@plt>:
  402d40:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402d44:	ldr	x17, [x16, #800]
  402d48:	add	x16, x16, #0x320
  402d4c:	br	x17

0000000000402d50 <getenv@plt>:
  402d50:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402d54:	ldr	x17, [x16, #808]
  402d58:	add	x16, x16, #0x328
  402d5c:	br	x17

0000000000402d60 <setpriority@plt>:
  402d60:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402d64:	ldr	x17, [x16, #816]
  402d68:	add	x16, x16, #0x330
  402d6c:	br	x17

0000000000402d70 <mkdir@plt>:
  402d70:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402d74:	ldr	x17, [x16, #824]
  402d78:	add	x16, x16, #0x338
  402d7c:	br	x17

0000000000402d80 <procps_linux_version@plt>:
  402d80:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402d84:	ldr	x17, [x16, #832]
  402d88:	add	x16, x16, #0x340
  402d8c:	br	x17

0000000000402d90 <fprintf@plt>:
  402d90:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402d94:	ldr	x17, [x16, #840]
  402d98:	add	x16, x16, #0x348
  402d9c:	br	x17

0000000000402da0 <numa_uninit@plt>:
  402da0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402da4:	ldr	x17, [x16, #848]
  402da8:	add	x16, x16, #0x350
  402dac:	br	x17

0000000000402db0 <fgets@plt>:
  402db0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402db4:	ldr	x17, [x16, #856]
  402db8:	add	x16, x16, #0x358
  402dbc:	br	x17

0000000000402dc0 <strcasestr@plt>:
  402dc0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402dc4:	ldr	x17, [x16, #864]
  402dc8:	add	x16, x16, #0x360
  402dcc:	br	x17

0000000000402dd0 <ioctl@plt>:
  402dd0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402dd4:	ldr	x17, [x16, #872]
  402dd8:	add	x16, x16, #0x368
  402ddc:	br	x17

0000000000402de0 <setlocale@plt>:
  402de0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402de4:	ldr	x17, [x16, #880]
  402de8:	add	x16, x16, #0x370
  402dec:	br	x17

0000000000402df0 <ferror@plt>:
  402df0:	adrp	x16, 42a000 <ferror@plt+0x27210>
  402df4:	ldr	x17, [x16, #888]
  402df8:	add	x16, x16, #0x378
  402dfc:	br	x17

Disassembly of section .text:

0000000000402e00 <.text>:
  402e00:	stp	x29, x30, [sp, #-304]!
  402e04:	mov	x29, sp
  402e08:	ldr	x0, [x1]
  402e0c:	stp	x21, x22, [sp, #32]
  402e10:	adrp	x21, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402e14:	add	x21, x21, #0x130
  402e18:	adrp	x22, 42a000 <ferror@plt+0x27210>
  402e1c:	add	x22, x22, #0x390
  402e20:	stp	x19, x20, [sp, #16]
  402e24:	adrp	x20, 42b000 <ferror@plt+0x28210>
  402e28:	stp	x23, x24, [sp, #48]
  402e2c:	mov	x24, x1
  402e30:	add	x20, x20, #0x350
  402e34:	stp	x25, x26, [sp, #64]
  402e38:	mov	w26, #0x1                   	// #1
  402e3c:	add	x19, x20, #0xfe0
  402e40:	stp	x27, x28, [sp, #80]
  402e44:	bl	404670 <ferror@plt+0x1880>
  402e48:	add	x1, x22, #0x34
  402e4c:	mov	x2, #0x8c                  	// #140
  402e50:	add	x0, x21, #0xc8
  402e54:	str	w26, [x21, #340]
  402e58:	bl	402700 <memcpy@plt>
  402e5c:	add	x11, x21, #0x530
  402e60:	add	x12, x21, #0x550
  402e64:	adrp	x9, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402e68:	adrp	x8, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402e6c:	add	x9, x9, #0x438
  402e70:	add	x8, x8, #0x2b8
  402e74:	adrp	x7, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402e78:	adrp	x6, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402e7c:	add	x7, x7, #0x2f8
  402e80:	add	x6, x6, #0x338
  402e84:	adrp	x5, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402e88:	adrp	x4, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402e8c:	add	x5, x5, #0x378
  402e90:	add	x4, x4, #0x3b8
  402e94:	adrp	x3, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402e98:	add	x3, x3, #0x3f8
  402e9c:	stp	x19, x19, [x11]
  402ea0:	mov	w10, #0x2                   	// #2
  402ea4:	add	x1, x22, #0xc0
  402ea8:	stp	x9, x8, [x11, #16]
  402eac:	mov	x2, #0x8c                  	// #140
  402eb0:	add	x0, x21, #0x680
  402eb4:	stp	x7, x6, [x12]
  402eb8:	adrp	x25, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402ebc:	add	x25, x25, #0x6e8
  402ec0:	stp	x5, x4, [x12, #16]
  402ec4:	add	x27, x21, #0x800
  402ec8:	adrp	x23, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402ecc:	str	x3, [x21, #1392]
  402ed0:	add	x23, x23, #0xca0
  402ed4:	str	x25, [x21, #1448]
  402ed8:	str	w10, [x21, #1804]
  402edc:	bl	402700 <memcpy@plt>
  402ee0:	add	x13, x21, #0xae8
  402ee4:	add	x14, x21, #0xb08
  402ee8:	adrp	x8, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402eec:	adrp	x7, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402ef0:	add	x8, x8, #0x9f0
  402ef4:	add	x7, x7, #0x870
  402ef8:	adrp	x6, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402efc:	adrp	x5, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402f00:	add	x6, x6, #0x8b0
  402f04:	add	x5, x5, #0x8f0
  402f08:	adrp	x4, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402f0c:	adrp	x3, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402f10:	add	x4, x4, #0x970
  402f14:	add	x3, x3, #0x9b0
  402f18:	stp	x19, x19, [x13]
  402f1c:	mov	w9, #0x3                   	// #3
  402f20:	add	x1, x22, #0x14c
  402f24:	stp	x8, x7, [x13, #16]
  402f28:	mov	x2, #0x8c                  	// #140
  402f2c:	add	x0, x21, #0xc38
  402f30:	stp	x6, x5, [x14]
  402f34:	stp	x27, x4, [x14, #16]
  402f38:	adrp	x27, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  402f3c:	add	x27, x27, #0x258
  402f40:	str	x3, [x21, #2856]
  402f44:	str	x23, [x21, #2912]
  402f48:	str	x21, [x21, #2920]
  402f4c:	str	w9, [x21, #3268]
  402f50:	bl	402700 <memcpy@plt>
  402f54:	add	x16, x21, #0xff8
  402f58:	add	x17, x21, #0xff8
  402f5c:	adrp	x9, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402f60:	adrp	x8, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402f64:	add	x9, x9, #0xfa8
  402f68:	add	x8, x8, #0xe28
  402f6c:	adrp	x7, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402f70:	adrp	x6, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402f74:	add	x7, x7, #0xe68
  402f78:	add	x6, x6, #0xea8
  402f7c:	adrp	x5, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402f80:	adrp	x4, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402f84:	add	x5, x5, #0xee8
  402f88:	add	x4, x4, #0xf28
  402f8c:	adrp	x3, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  402f90:	add	x3, x3, #0xf68
  402f94:	stp	x19, x19, [x16, #168]
  402f98:	mov	w10, #0x4                   	// #4
  402f9c:	mov	x15, #0x11f0                	// #4592
  402fa0:	stp	x9, x8, [x16, #184]
  402fa4:	add	x1, x22, #0x1d8
  402fa8:	mov	x2, #0x8c                  	// #140
  402fac:	stp	x7, x6, [x17, #200]
  402fb0:	add	x0, x21, x15
  402fb4:	stp	x5, x4, [x17, #216]
  402fb8:	str	x3, [x21, #4320]
  402fbc:	str	x27, [x21, #4376]
  402fc0:	str	x25, [x21, #4384]
  402fc4:	adrp	x25, 413000 <ferror@plt+0x10210>
  402fc8:	str	w10, [x21, #4732]
  402fcc:	bl	402700 <memcpy@plt>
  402fd0:	adrp	x8, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  402fd4:	adrp	x7, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  402fd8:	add	x8, x8, #0x560
  402fdc:	add	x7, x7, #0x3e0
  402fe0:	adrp	x6, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  402fe4:	adrp	x5, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  402fe8:	add	x6, x6, #0x420
  402fec:	add	x5, x5, #0x460
  402ff0:	adrp	x4, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  402ff4:	adrp	x3, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  402ff8:	add	x4, x4, #0x4a0
  402ffc:	add	x3, x3, #0x4e0
  403000:	adrp	x2, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  403004:	add	x2, x2, #0x520
  403008:	fmov	s0, #1.500000000000000000e+00
  40300c:	add	x25, x25, #0x758
  403010:	adrp	x0, 413000 <ferror@plt+0x10210>
  403014:	mov	x1, x25
  403018:	add	x0, x0, #0xbf0
  40301c:	str	x21, [x20, #8]
  403020:	str	s0, [sp, #160]
  403024:	str	x27, [x21, #1456]
  403028:	str	x19, [x21, #5720]
  40302c:	str	x19, [x21, #5728]
  403030:	str	x8, [x21, #5736]
  403034:	str	x7, [x21, #5744]
  403038:	str	x6, [x21, #5752]
  40303c:	str	x5, [x21, #5760]
  403040:	str	x4, [x21, #5768]
  403044:	str	x3, [x21, #5776]
  403048:	str	x2, [x21, #5784]
  40304c:	str	x21, [x21, #5840]
  403050:	str	x23, [x21, #5848]
  403054:	bl	402950 <fopen@plt>
  403058:	cbz	x0, 4030ac <ferror@plt+0x2bc>
  40305c:	mov	x19, x0
  403060:	mov	x2, x0
  403064:	mov	w1, #0x80                  	// #128
  403068:	add	x0, sp, #0xb0
  40306c:	bl	402db0 <fgets@plt>
  403070:	cbz	x0, 4030a4 <ferror@plt+0x2b4>
  403074:	adrp	x3, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  403078:	mov	x2, x19
  40307c:	add	x0, sp, #0xb0
  403080:	mov	w1, #0x80                  	// #128
  403084:	str	w26, [x3, #3556]
  403088:	bl	402db0 <fgets@plt>
  40308c:	cbz	x0, 4030a4 <ferror@plt+0x2b4>
  403090:	adrp	x1, 413000 <ferror@plt+0x10210>
  403094:	add	x0, sp, #0xb0
  403098:	add	x2, x22, #0x2c
  40309c:	add	x1, x1, #0xc00
  4030a0:	bl	402cf0 <__isoc99_sscanf@plt>
  4030a4:	mov	x0, x19
  4030a8:	bl	402930 <fclose@plt>
  4030ac:	adrp	x0, 413000 <ferror@plt+0x10210>
  4030b0:	add	x0, x0, #0xc08
  4030b4:	strb	wzr, [x20, #2128]
  4030b8:	bl	402d50 <getenv@plt>
  4030bc:	mov	x19, x0
  4030c0:	cbz	x0, 4030d0 <ferror@plt+0x2e0>
  4030c4:	ldrb	w0, [x0]
  4030c8:	cmp	w0, #0x2f
  4030cc:	b.eq	403bc8 <ferror@plt+0xdd8>  // b.none
  4030d0:	bl	402850 <getuid@plt>
  4030d4:	bl	402b70 <getpwuid@plt>
  4030d8:	mov	x19, x0
  4030dc:	cbz	x0, 4030f8 <ferror@plt+0x308>
  4030e0:	ldr	x19, [x0, #32]
  4030e4:	cbz	x19, 4030f8 <ferror@plt+0x308>
  4030e8:	ldrb	w0, [x19]
  4030ec:	cmp	w0, #0x2f
  4030f0:	b.eq	403bc8 <ferror@plt+0xdd8>  // b.none
  4030f4:	mov	x19, #0x0                   	// #0
  4030f8:	mov	x1, x25
  4030fc:	add	x0, x20, #0x850
  403100:	bl	402950 <fopen@plt>
  403104:	mov	x23, x0
  403108:	cbz	x0, 403c50 <ferror@plt+0xe60>
  40310c:	add	x2, sp, #0xa0
  403110:	add	x1, x20, #0x850
  403114:	mov	x0, x23
  403118:	bl	4111f8 <ferror@plt+0xe408>
  40311c:	mov	x19, x0
  403120:	mov	x0, x23
  403124:	bl	402930 <fclose@plt>
  403128:	cbnz	x19, 40412c <ferror@plt+0x133c>
  40312c:	stp	d8, d9, [sp, #96]
  403130:	str	d10, [sp, #112]
  403134:	bl	402850 <getuid@plt>
  403138:	cbz	w0, 4031b4 <ferror@plt+0x3c4>
  40313c:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  403140:	add	x19, x19, #0x450
  403144:	ldr	w0, [x19, #2452]
  403148:	cbz	w0, 4031c0 <ferror@plt+0x3d0>
  40314c:	ldr	x23, [x24, #8]
  403150:	add	x24, x24, #0x8
  403154:	cbz	x23, 4032b8 <ferror@plt+0x4c8>
  403158:	movi	v9.2s, #0x4f, lsl #24
  40315c:	movi	v10.2s, #0x44, lsl #24
  403160:	add	x25, sp, #0xb0
  403164:	mov	w0, #0x7f7fffff            	// #2139095039
  403168:	fmov	s8, w0
  40316c:	nop
  403170:	ldrb	w28, [x23]
  403174:	add	x24, x24, #0x8
  403178:	cbz	w28, 403294 <ferror@plt+0x4a4>
  40317c:	adrp	x26, 414000 <ferror@plt+0x11210>
  403180:	add	x26, x26, #0x1d0
  403184:	add	x26, x26, #0x1d8
  403188:	sub	w1, w28, #0x2d
  40318c:	cmp	w1, #0x4a
  403190:	b.ls	4031cc <ferror@plt+0x3dc>  // b.plast
  403194:	adrp	x3, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  403198:	add	x3, x3, #0x878
  40319c:	ldr	x2, [x20, #40]
  4031a0:	mov	w1, w28
  4031a4:	ldr	x0, [x3, #592]
  4031a8:	ldr	x3, [x3, #600]
  4031ac:	bl	404920 <ferror@plt+0x1b30>
  4031b0:	bl	4059a0 <ferror@plt+0x2bb0>
  4031b4:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4031b8:	add	x19, x19, #0x450
  4031bc:	str	wzr, [x19, #2452]
  4031c0:	ldr	s0, [sp, #160]
  4031c4:	str	s0, [x22, #44]
  4031c8:	b	40314c <ferror@plt+0x35c>
  4031cc:	adrp	x0, 414000 <ferror@plt+0x11210>
  4031d0:	add	x0, x0, #0x134
  4031d4:	ldrh	w0, [x0, w1, uxtw #1]
  4031d8:	adr	x1, 4031e4 <ferror@plt+0x3f4>
  4031dc:	add	x0, x1, w0, sxth #2
  4031e0:	br	x0
  4031e4:	ldr	w0, [x19, #1936]
  4031e8:	cbnz	w0, 40401c <ferror@plt+0x122c>
  4031ec:	ldr	x27, [x20, #8]
  4031f0:	ldr	w0, [x27, #380]
  4031f4:	cbnz	w0, 40401c <ferror@plt+0x122c>
  4031f8:	ldrb	w0, [x23, #1]
  4031fc:	add	x23, x23, #0x1
  403200:	cbnz	w0, 403210 <ferror@plt+0x420>
  403204:	ldr	x23, [x24]
  403208:	cbz	x23, 4040c8 <ferror@plt+0x12d8>
  40320c:	add	x24, x24, #0x8
  403210:	mov	w0, #0x1                   	// #1
  403214:	str	w0, [x27, #384]
  403218:	str	wzr, [x19, #1936]
  40321c:	ldrb	w0, [x23]
  403220:	cbz	w0, 403280 <ferror@plt+0x490>
  403224:	cmp	w0, #0x21
  403228:	mov	x3, x23
  40322c:	b.ne	403238 <ferror@plt+0x448>  // b.any
  403230:	add	x3, x23, #0x1
  403234:	str	wzr, [x27, #384]
  403238:	mov	x1, x25
  40323c:	mov	x0, x3
  403240:	mov	w2, #0x0                   	// #0
  403244:	str	x3, [sp, #136]
  403248:	bl	402770 <strtoul@plt>
  40324c:	mov	x1, x0
  403250:	ldr	x2, [sp, #176]
  403254:	ldr	x3, [sp, #136]
  403258:	ldrb	w0, [x2]
  40325c:	cbnz	w0, 403b68 <ferror@plt+0xd78>
  403260:	mov	w0, w1
  403264:	str	x1, [sp, #136]
  403268:	bl	402b70 <getpwuid@plt>
  40326c:	ldr	x1, [sp, #136]
  403270:	cbz	x0, 403ba8 <ferror@plt+0xdb8>
  403274:	ldr	w0, [x0, #16]
  403278:	str	w0, [x27, #376]
  40327c:	str	w28, [x27, #380]
  403280:	mov	x0, x23
  403284:	bl	402780 <strlen@plt>
  403288:	add	x27, x23, x0
  40328c:	ldrb	w0, [x27]
  403290:	cbnz	w0, 403898 <ferror@plt+0xaa8>
  403294:	ldr	x23, [x24]
  403298:	cbnz	x23, 403170 <ferror@plt+0x380>
  40329c:	mov	w0, #0x7f7fffff            	// #2139095039
  4032a0:	fmov	s0, w0
  4032a4:	fcmpe	s8, s0
  4032a8:	b.pl	4032b8 <ferror@plt+0x4c8>  // b.nfrst
  4032ac:	ldr	w0, [x19, #2452]
  4032b0:	cbnz	w0, 404148 <ferror@plt+0x1358>
  4032b4:	str	s8, [x22, #44]
  4032b8:	ldr	w0, [x19, #264]
  4032bc:	mov	x2, #0x0                   	// #0
  4032c0:	mov	w1, #0x1                   	// #1
  4032c4:	cbnz	w0, 403f68 <ferror@plt+0x1178>
  4032c8:	add	x25, x19, #0xc8
  4032cc:	mov	x0, #0x0                   	// #0
  4032d0:	bl	4027f0 <setupterm@plt>
  4032d4:	mov	x1, x25
  4032d8:	mov	w0, #0x0                   	// #0
  4032dc:	bl	402900 <tcgetattr@plt>
  4032e0:	cmn	w0, #0x1
  4032e4:	b.eq	404154 <ferror@plt+0x1364>  // b.none
  4032e8:	adrp	x24, 42b000 <ferror@plt+0x28210>
  4032ec:	mov	w7, #0x21b                 	// #539
  4032f0:	ldp	x0, x1, [x19, #200]
  4032f4:	stp	x0, x1, [sp, #176]
  4032f8:	ldr	w8, [x25, #56]
  4032fc:	ldr	x1, [x24, #784]
  403300:	mov	w3, #0x1                   	// #1
  403304:	ldp	w0, w2, [sp, #176]
  403308:	str	w3, [x19, #196]
  40330c:	ldr	x6, [x1, #32]
  403310:	and	w0, w0, #0xfffffffe
  403314:	ldr	w23, [sp, #188]
  403318:	orr	w0, w0, #0x2
  40331c:	ldp	x4, x5, [x25, #16]
  403320:	and	w1, w23, #0xffffff7f
  403324:	ldr	x26, [x6, #440]
  403328:	orr	w1, w1, w7
  40332c:	ldp	x6, x7, [x25, #32]
  403330:	and	w2, w2, #0xffffe7ff
  403334:	ldr	x9, [x25, #48]
  403338:	stp	w0, w2, [sp, #176]
  40333c:	str	w1, [sp, #188]
  403340:	stp	x4, x5, [sp, #192]
  403344:	stp	x6, x7, [sp, #208]
  403348:	str	x9, [sp, #224]
  40334c:	str	w8, [sp, #232]
  403350:	cbz	x26, 403364 <ferror@plt+0x574>
  403354:	mov	x0, x26
  403358:	bl	402780 <strlen@plt>
  40335c:	cmp	x0, #0x1
  403360:	b.eq	403f5c <ferror@plt+0x116c>  // b.none
  403364:	mov	w3, #0xfffffd65            	// #-667
  403368:	and	w3, w23, w3
  40336c:	orr	w3, w3, #0x1
  403370:	mov	w4, #0x100                 	// #256
  403374:	add	x2, sp, #0xb0
  403378:	mov	w1, #0x2                   	// #2
  40337c:	mov	w0, #0x0                   	// #0
  403380:	str	w3, [sp, #188]
  403384:	strh	w4, [sp, #198]
  403388:	bl	402ca0 <tcsetattr@plt>
  40338c:	cmn	w0, #0x1
  403390:	b.eq	404160 <ferror@plt+0x1370>  // b.none
  403394:	add	x1, x19, #0x328
  403398:	mov	w0, #0x0                   	// #0
  40339c:	bl	402900 <tcgetattr@plt>
  4033a0:	adrp	x23, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  4033a4:	adrp	x0, 42b000 <ferror@plt+0x28210>
  4033a8:	add	x23, x23, #0x550
  4033ac:	add	x1, x23, #0x360
  4033b0:	mov	x2, #0x800                 	// #2048
  4033b4:	ldr	x0, [x0, #688]
  4033b8:	bl	402830 <setbuffer@plt>
  4033bc:	ldr	x0, [x24, #784]
  4033c0:	ldr	x0, [x0, #32]
  4033c4:	ldr	x1, [x0, #696]
  4033c8:	cbz	x1, 403fb0 <ferror@plt+0x11c0>
  4033cc:	ldr	x3, [x0, #488]
  4033d0:	str	x1, [x22, #672]
  4033d4:	cbz	x3, 403fa4 <ferror@plt+0x11b4>
  4033d8:	ldr	x2, [x0, #632]
  4033dc:	str	x3, [x22, #688]
  4033e0:	cbz	x2, 403f98 <ferror@plt+0x11a8>
  4033e4:	ldr	x3, [x0, #664]
  4033e8:	str	x2, [x22, #704]
  4033ec:	cbz	x3, 404010 <ferror@plt+0x1220>
  4033f0:	ldr	x2, [x0, #656]
  4033f4:	str	x3, [x22, #720]
  4033f8:	cbz	x2, 404004 <ferror@plt+0x1214>
  4033fc:	ldr	x3, [x0, #648]
  403400:	str	x2, [x22, #736]
  403404:	cbz	x3, 403ff8 <ferror@plt+0x1208>
  403408:	ldr	x2, [x0, #608]
  40340c:	str	x3, [x22, #752]
  403410:	cbz	x2, 403fec <ferror@plt+0x11fc>
  403414:	ldr	x3, [x0, #1312]
  403418:	str	x2, [x22, #768]
  40341c:	cbz	x3, 403fe0 <ferror@plt+0x11f0>
  403420:	ldr	x2, [x0, #440]
  403424:	str	x3, [x22, #784]
  403428:	cbz	x2, 403fd4 <ferror@plt+0x11e4>
  40342c:	ldr	x3, [x0, #616]
  403430:	str	x2, [x22, #800]
  403434:	cbz	x3, 403fc8 <ferror@plt+0x11d8>
  403438:	ldr	x2, [x0, #472]
  40343c:	str	x3, [x22, #816]
  403440:	cbz	x2, 403fbc <ferror@plt+0x11cc>
  403444:	adrp	x25, 413000 <ferror@plt+0x10210>
  403448:	add	x25, x25, #0xc80
  40344c:	mov	x0, x25
  403450:	add	x26, x23, #0xb60
  403454:	str	x2, [x22, #832]
  403458:	bl	404920 <ferror@plt+0x1b30>
  40345c:	mov	x2, #0x20                  	// #32
  403460:	mov	x1, x0
  403464:	mov	x0, x26
  403468:	bl	402d20 <strncpy@plt>
  40346c:	ldr	x0, [x24, #784]
  403470:	strb	wzr, [x23, #2943]
  403474:	ldr	x0, [x0, #32]
  403478:	ldr	x1, [x0, #488]
  40347c:	cbz	x1, 403f80 <ferror@plt+0x1190>
  403480:	mov	x0, x25
  403484:	add	x26, x23, #0xb80
  403488:	bl	404920 <ferror@plt+0x1b30>
  40348c:	mov	x1, x0
  403490:	mov	x2, #0x20                  	// #32
  403494:	mov	x0, x26
  403498:	bl	402d20 <strncpy@plt>
  40349c:	strb	wzr, [x23, #2975]
  4034a0:	ldr	x0, [x24, #784]
  4034a4:	ldr	x0, [x0, #32]
  4034a8:	ldr	x1, [x0, #632]
  4034ac:	cbz	x1, 403f74 <ferror@plt+0x1184>
  4034b0:	add	x26, x23, #0xba0
  4034b4:	mov	x0, x25
  4034b8:	bl	404920 <ferror@plt+0x1b30>
  4034bc:	mov	x1, x0
  4034c0:	mov	x2, #0x20                  	// #32
  4034c4:	mov	x0, x26
  4034c8:	bl	402d20 <strncpy@plt>
  4034cc:	strb	wzr, [x26, #31]
  4034d0:	ldr	x0, [x24, #784]
  4034d4:	ldr	x0, [x0, #32]
  4034d8:	ldr	x1, [x0, #664]
  4034dc:	cbz	x1, 403f8c <ferror@plt+0x119c>
  4034e0:	add	x23, x23, #0xbc0
  4034e4:	mov	x0, x25
  4034e8:	bl	404920 <ferror@plt+0x1b30>
  4034ec:	mov	x1, x0
  4034f0:	mov	x2, #0x20                  	// #32
  4034f4:	mov	x0, x23
  4034f8:	bl	402d20 <strncpy@plt>
  4034fc:	strb	wzr, [x23, #31]
  403500:	ldr	x0, [x24, #784]
  403504:	ldr	x0, [x0, #32]
  403508:	ldr	x0, [x0, #712]
  40350c:	cbz	x0, 403f50 <ferror@plt+0x1160>
  403510:	bl	402840 <putp@plt>
  403514:	adrp	x25, 413000 <ferror@plt+0x10210>
  403518:	mov	x23, x21
  40351c:	add	x25, x25, #0xa58
  403520:	mov	w24, #0x4                   	// #4
  403524:	ldr	w3, [x23, #340]
  403528:	add	x4, x23, #0xec
  40352c:	mov	x2, x25
  403530:	add	x0, x23, #0x328
  403534:	mov	x1, #0x6                   	// #6
  403538:	bl	4028f0 <snprintf@plt>
  40353c:	ldr	w0, [x19, #264]
  403540:	cbnz	w0, 40354c <ferror@plt+0x75c>
  403544:	mov	x0, x23
  403548:	bl	4052a8 <ferror@plt+0x24b8>
  40354c:	mov	x1, #0x100                 	// #256
  403550:	mov	x0, #0x1                   	// #1
  403554:	bl	402a90 <calloc@plt>
  403558:	cbz	x0, 40413c <ferror@plt+0x134c>
  40355c:	str	x0, [x23, #1424]
  403560:	subs	w24, w24, #0x1
  403564:	str	wzr, [x23, #1432]
  403568:	add	x23, x23, #0x5b8
  40356c:	b.ne	403524 <ferror@plt+0x734>  // b.any
  403570:	ldr	w0, [x19, #264]
  403574:	cbnz	w0, 403d70 <ferror@plt+0xf80>
  403578:	sub	x0, x19, #0x10
  40357c:	str	x0, [x22, #632]
  403580:	bl	402840 <putp@plt>
  403584:	adrp	x23, 42b000 <ferror@plt+0x28210>
  403588:	bl	408ae8 <ferror@plt+0x5cf8>
  40358c:	ldr	x0, [x23, #672]
  403590:	bl	402910 <fileno@plt>
  403594:	bl	4027c0 <dup@plt>
  403598:	str	w0, [x22, #628]
  40359c:	tbnz	w0, #31, 4035b8 <ferror@plt+0x7c8>
  4035a0:	ldr	x2, [x23, #672]
  4035a4:	adrp	x1, 413000 <ferror@plt+0x10210>
  4035a8:	adrp	x0, 413000 <ferror@plt+0x10210>
  4035ac:	add	x1, x1, #0xc88
  4035b0:	add	x0, x0, #0xc90
  4035b4:	bl	402bf0 <freopen@plt>
  4035b8:	add	x0, x19, #0x510
  4035bc:	bl	4029c0 <sigemptyset@plt>
  4035c0:	mov	w0, #0x6b28                	// #27432
  4035c4:	sub	x25, x19, #0x10
  4035c8:	movk	w0, #0x4e6e, lsl #16
  4035cc:	fmov	s8, w0
  4035d0:	bl	40f328 <ferror@plt+0xc538>
  4035d4:	ldr	w0, [x22, #3144]
  4035d8:	cmp	w0, #0x0
  4035dc:	b.le	4035e8 <ferror@plt+0x7f8>
  4035e0:	sub	w0, w0, #0x1
  4035e4:	str	w0, [x22, #3144]
  4035e8:	ldr	w0, [x22, #3144]
  4035ec:	cbz	w0, 403c28 <ferror@plt+0xe38>
  4035f0:	ldr	s0, [x22, #44]
  4035f4:	ldr	w23, [x19, #264]
  4035f8:	fcvtzs	s1, s0
  4035fc:	fcvtzs	x0, s0
  403600:	scvtf	s1, s1
  403604:	str	x0, [sp, #160]
  403608:	fsub	s0, s0, s1
  40360c:	fmul	s0, s0, s8
  403610:	fcvtzs	x0, s0
  403614:	str	x0, [sp, #168]
  403618:	cbnz	w23, 403c30 <ferror@plt+0xe40>
  40361c:	adrp	x0, 414000 <ferror@plt+0x11210>
  403620:	add	x5, x19, #0x510
  403624:	movi	v0.4s, #0x0
  403628:	add	x4, sp, #0xa0
  40362c:	ldr	q1, [x0, #1200]
  403630:	add	x1, sp, #0xb0
  403634:	mov	x3, #0x0                   	// #0
  403638:	mov	x2, #0x0                   	// #0
  40363c:	mov	w0, #0x1                   	// #1
  403640:	stp	q0, q0, [sp, #208]
  403644:	stp	q1, q0, [sp, #176]
  403648:	stp	q0, q0, [sp, #240]
  40364c:	stp	q0, q0, [sp, #272]
  403650:	bl	402a80 <pselect@plt>
  403654:	cmp	w0, #0x0
  403658:	b.le	4035d0 <ferror@plt+0x7e0>
  40365c:	bl	408020 <ferror@plt+0x5230>
  403660:	mov	w24, w0
  403664:	cmp	w0, #0x57
  403668:	b.eq	403d90 <ferror@plt+0xfa0>  // b.none
  40366c:	b.gt	403d0c <ferror@plt+0xf1c>
  403670:	cbz	w0, 40367c <ferror@plt+0x88c>
  403674:	cmp	w0, #0x1b
  403678:	b.ne	403d14 <ferror@plt+0xf24>  // b.any
  40367c:	adrp	x23, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  403680:	add	x23, x23, #0x550
  403684:	mov	x0, #0x0                   	// #0
  403688:	str	xzr, [x23, #824]
  40368c:	bl	402960 <time@plt>
  403690:	mov	x24, x0
  403694:	cmp	x0, #0x2
  403698:	b.gt	403f20 <ferror@plt+0x1130>
  40369c:	mov	x0, x25
  4036a0:	str	x25, [x22, #632]
  4036a4:	bl	402840 <putp@plt>
  4036a8:	b	4035d0 <ferror@plt+0x7e0>
  4036ac:	ldr	x1, [x20, #8]
  4036b0:	ldr	w0, [x1, #204]
  4036b4:	eor	w0, w0, #0x40
  4036b8:	str	w0, [x1, #204]
  4036bc:	nop
  4036c0:	ldrb	w0, [x23]
  4036c4:	cbz	w0, 403294 <ferror@plt+0x4a4>
  4036c8:	ldrb	w28, [x23, #1]
  4036cc:	add	x23, x23, #0x1
  4036d0:	cbnz	w28, 403188 <ferror@plt+0x398>
  4036d4:	b	403294 <ferror@plt+0x4a4>
  4036d8:	mov	w0, #0x1                   	// #1
  4036dc:	str	w0, [x19, #1092]
  4036e0:	b	4036c0 <ferror@plt+0x8d0>
  4036e4:	ldrb	w27, [x23, #1]
  4036e8:	add	x23, x23, #0x1
  4036ec:	cbnz	w27, 403700 <ferror@plt+0x910>
  4036f0:	ldr	x23, [x24]
  4036f4:	cbz	x23, 4040dc <ferror@plt+0x12ec>
  4036f8:	ldrb	w27, [x23]
  4036fc:	add	x24, x24, #0x8
  403700:	bl	4028e0 <__ctype_tolower_loc@plt>
  403704:	adrp	x28, 413000 <ferror@plt+0x10210>
  403708:	ldr	x2, [x0]
  40370c:	mov	w1, w27
  403710:	add	x28, x28, #0xc70
  403714:	mov	x0, x28
  403718:	ldr	w1, [x2, x1, lsl #2]
  40371c:	bl	402c10 <strchr@plt>
  403720:	cbz	x0, 404094 <ferror@plt+0x12a4>
  403724:	sub	x0, x0, x28
  403728:	str	w0, [x22, #616]
  40372c:	b	4036c0 <ferror@plt+0x8d0>
  403730:	ldr	x2, [x20, #8]
  403734:	ldr	w1, [x2, #204]
  403738:	and	w3, w1, #0xffff7fff
  40373c:	eor	w0, w1, #0x8000
  403740:	tst	x1, #0x400000
  403744:	csel	w0, w0, w3, eq  // eq = none
  403748:	and	w0, w0, #0xffbfffff
  40374c:	orr	w0, w0, #0x2000
  403750:	str	w0, [x2, #204]
  403754:	b	4036c0 <ferror@plt+0x8d0>
  403758:	ldrb	w0, [x23, #1]
  40375c:	cbz	w0, 403b30 <ferror@plt+0xd40>
  403760:	add	x23, x23, #0x1
  403764:	adrp	x1, 413000 <ferror@plt+0x10210>
  403768:	mov	x0, x23
  40376c:	add	x1, x1, #0xc68
  403770:	bl	402c00 <strspn@plt>
  403774:	cbnz	x0, 4040a8 <ferror@plt+0x12b8>
  403778:	ldrb	w28, [x23]
  40377c:	cbnz	w28, 403188 <ferror@plt+0x398>
  403780:	b	403294 <ferror@plt+0x4a4>
  403784:	ldrb	w28, [x23, #1]
  403788:	cbz	w28, 403b1c <ferror@plt+0xd2c>
  40378c:	add	x27, x23, #0x1
  403790:	str	xzr, [sp, #136]
  403794:	mov	x1, x26
  403798:	mov	x0, x27
  40379c:	bl	402c00 <strspn@plt>
  4037a0:	mov	x4, x0
  4037a4:	cbnz	w0, 403a64 <ferror@plt+0xc74>
  4037a8:	mov	w0, #0xffffffff            	// #-1
  4037ac:	str	w0, [x19, #1128]
  4037b0:	add	x23, x23, #0x1
  4037b4:	cbnz	w28, 403188 <ferror@plt+0x398>
  4037b8:	b	403294 <ferror@plt+0x4a4>
  4037bc:	mov	w0, #0x1                   	// #1
  4037c0:	str	w0, [x19, #2452]
  4037c4:	b	4036c0 <ferror@plt+0x8d0>
  4037c8:	ldr	x0, [x20, #8]
  4037cc:	ldr	w0, [x0, #380]
  4037d0:	cbnz	w0, 40401c <ferror@plt+0x122c>
  4037d4:	adrp	x28, 413000 <ferror@plt+0x10210>
  4037d8:	add	x28, x28, #0x7f0
  4037dc:	adrp	x27, 413000 <ferror@plt+0x10210>
  4037e0:	add	x0, x27, #0xc78
  4037e4:	str	x0, [sp, #136]
  4037e8:	ldrb	w0, [x23, #1]
  4037ec:	add	x27, x23, #0x1
  4037f0:	cbnz	w0, 403800 <ferror@plt+0xa10>
  4037f4:	ldr	x27, [x24]
  4037f8:	cbz	x27, 403d5c <ferror@plt+0xf6c>
  4037fc:	add	x24, x24, #0x8
  403800:	ldr	w23, [x19, #1936]
  403804:	cmp	w23, #0x13
  403808:	b.gt	403d48 <ferror@plt+0xf58>
  40380c:	mov	x2, x25
  403810:	mov	x1, x28
  403814:	mov	x0, x27
  403818:	bl	402cf0 <__isoc99_sscanf@plt>
  40381c:	cmp	w0, #0x1
  403820:	b.ne	403bb4 <ferror@plt+0xdc4>  // b.any
  403824:	ldr	x1, [sp, #136]
  403828:	mov	x0, x27
  40382c:	bl	402a50 <strpbrk@plt>
  403830:	cbnz	x0, 403bb4 <ferror@plt+0xdc4>
  403834:	ldr	w0, [sp, #176]
  403838:	cbz	w0, 403ac4 <ferror@plt+0xcd4>
  40383c:	cmp	w23, #0x0
  403840:	b.le	403ab0 <ferror@plt+0xcc0>
  403844:	sub	w2, w23, #0x1
  403848:	add	x1, x19, #0x3f4
  40384c:	add	x4, x19, #0x3f0
  403850:	add	x1, x1, w2, uxtw #2
  403854:	b	403864 <ferror@plt+0xa74>
  403858:	add	x4, x4, #0x4
  40385c:	cmp	x1, x4
  403860:	b.eq	403ab0 <ferror@plt+0xcc0>  // b.none
  403864:	ldr	w2, [x4]
  403868:	cmp	w2, w0
  40386c:	b.ne	403858 <ferror@plt+0xa68>  // b.any
  403870:	mov	x0, x27
  403874:	mov	w1, #0x2c                  	// #44
  403878:	bl	402c10 <strchr@plt>
  40387c:	mov	x23, x0
  403880:	cbz	x0, 40328c <ferror@plt+0x49c>
  403884:	ldrb	w0, [x0]
  403888:	cbnz	w0, 4037e8 <ferror@plt+0x9f8>
  40388c:	mov	x27, x23
  403890:	ldrb	w0, [x27]
  403894:	cbz	w0, 403294 <ferror@plt+0x4a4>
  403898:	mov	x1, x26
  40389c:	add	x0, x27, #0x1
  4038a0:	bl	402c00 <strspn@plt>
  4038a4:	add	x23, x27, x0
  4038a8:	b	4036c0 <ferror@plt+0x8d0>
  4038ac:	ldr	x0, [x20, #8]
  4038b0:	ldr	w1, [x0, #204]
  4038b4:	eor	w1, w1, #0x20
  4038b8:	stp	w1, wzr, [x0, #204]
  4038bc:	b	4036c0 <ferror@plt+0x8d0>
  4038c0:	ldrb	w0, [x23, #1]
  4038c4:	add	x27, x23, #0x1
  4038c8:	cbnz	w0, 4038d8 <ferror@plt+0xae8>
  4038cc:	ldr	x27, [x24]
  4038d0:	cbz	x27, 4040f0 <ferror@plt+0x1300>
  4038d4:	add	x24, x24, #0x8
  4038d8:	mov	x3, x27
  4038dc:	adrp	x2, 414000 <ferror@plt+0x11210>
  4038e0:	add	x2, x2, #0xc38
  4038e4:	mov	x1, #0x80                  	// #128
  4038e8:	mov	x0, x25
  4038ec:	bl	4028f0 <snprintf@plt>
  4038f0:	add	x1, sp, #0xa0
  4038f4:	mov	x0, x25
  4038f8:	bl	402bb0 <strtof@plt>
  4038fc:	fmov	s8, s0
  403900:	ldr	x1, [sp, #160]
  403904:	ldrb	w0, [x1]
  403908:	cbz	w0, 403b44 <ferror@plt+0xd54>
  40390c:	cmp	w0, #0x2e
  403910:	b.eq	403b9c <ferror@plt+0xdac>  // b.none
  403914:	cmp	w0, #0x2c
  403918:	b.ne	403924 <ferror@plt+0xb34>  // b.any
  40391c:	mov	w0, #0x2e                  	// #46
  403920:	strb	w0, [x1]
  403924:	mov	x0, x25
  403928:	add	x1, sp, #0xa0
  40392c:	bl	402bb0 <strtof@plt>
  403930:	fmov	s8, s0
  403934:	ldr	x0, [sp, #160]
  403938:	cmp	x0, x25
  40393c:	b.eq	403948 <ferror@plt+0xb58>  // b.none
  403940:	ldrb	w0, [x0]
  403944:	cbz	w0, 403b4c <ferror@plt+0xd5c>
  403948:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40394c:	mov	x1, x27
  403950:	ldr	x0, [x0, #2216]
  403954:	bl	404920 <ferror@plt+0x1b30>
  403958:	bl	4059a0 <ferror@plt+0x2bb0>
  40395c:	ldr	x1, [x20, #8]
  403960:	ldr	w0, [x1, #204]
  403964:	eor	w0, w0, #0x80
  403968:	str	w0, [x1, #204]
  40396c:	b	4036c0 <ferror@plt+0x8d0>
  403970:	mov	w0, #0x1                   	// #1
  403974:	str	w0, [x19, #264]
  403978:	b	4036c0 <ferror@plt+0x8d0>
  40397c:	ldrb	w0, [x23, #1]
  403980:	add	x23, x23, #0x1
  403984:	cbnz	w0, 403998 <ferror@plt+0xba8>
  403988:	ldr	x23, [x24]
  40398c:	cbz	x23, 404104 <ferror@plt+0x1314>
  403990:	ldrb	w0, [x23]
  403994:	add	x24, x24, #0x8
  403998:	cmp	w0, #0x2b
  40399c:	b.eq	403b84 <ferror@plt+0xd94>  // b.none
  4039a0:	cmp	w0, #0x2d
  4039a4:	b.ne	4039bc <ferror@plt+0xbcc>  // b.any
  4039a8:	ldr	x1, [x20, #8]
  4039ac:	add	x23, x23, #0x1
  4039b0:	ldr	w0, [x1, #204]
  4039b4:	and	w0, w0, #0xfffffffb
  4039b8:	str	w0, [x1, #204]
  4039bc:	adrp	x28, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4039c0:	mov	x27, #0x0                   	// #0
  4039c4:	add	x28, x28, #0xd88
  4039c8:	b	4039d8 <ferror@plt+0xbe8>
  4039cc:	add	x27, x27, #0x1
  4039d0:	cmp	x27, #0x3a
  4039d4:	b.eq	404080 <ferror@plt+0x1290>  // b.none
  4039d8:	ldr	x1, [x28, x27, lsl #3]
  4039dc:	mov	x0, x23
  4039e0:	bl	402b60 <strcmp@plt>
  4039e4:	cbnz	w0, 4039cc <ferror@plt+0xbdc>
  4039e8:	ldr	x1, [x20, #8]
  4039ec:	mov	x0, x23
  4039f0:	ldr	w2, [x1, #204]
  4039f4:	and	w2, w2, #0xfffffffd
  4039f8:	stp	w27, w2, [x1, #200]
  4039fc:	bl	402780 <strlen@plt>
  403a00:	add	x27, x23, x0
  403a04:	b	40328c <ferror@plt+0x49c>
  403a08:	ldrb	w0, [x23, #1]
  403a0c:	add	x27, x23, #0x1
  403a10:	cbnz	w0, 403a20 <ferror@plt+0xc30>
  403a14:	ldr	x27, [x24]
  403a18:	cbz	x27, 404118 <ferror@plt+0x1328>
  403a1c:	add	x24, x24, #0x8
  403a20:	mov	x1, x25
  403a24:	mov	x0, x27
  403a28:	mov	w2, #0x0                   	// #0
  403a2c:	bl	402b90 <strtol@plt>
  403a30:	ldr	x1, [sp, #176]
  403a34:	cmp	x27, x1
  403a38:	b.eq	403a50 <ferror@plt+0xc60>  // b.none
  403a3c:	ldrb	w1, [x1]
  403a40:	cbnz	w1, 403a50 <ferror@plt+0xc60>
  403a44:	scvtf	s1, x0
  403a48:	fcmpe	s1, s9
  403a4c:	b.mi	403ad0 <ferror@plt+0xce0>  // b.first
  403a50:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  403a54:	mov	x1, x27
  403a58:	ldr	x0, [x0, #2256]
  403a5c:	bl	404920 <ferror@plt+0x1b30>
  403a60:	bl	4059a0 <ferror@plt+0x2bb0>
  403a64:	mov	x1, x25
  403a68:	mov	x0, x27
  403a6c:	mov	w2, #0x0                   	// #0
  403a70:	str	x4, [sp, #144]
  403a74:	bl	402b90 <strtol@plt>
  403a78:	ldr	x1, [sp, #176]
  403a7c:	ldr	x4, [sp, #144]
  403a80:	cmp	x1, x27
  403a84:	b.eq	403a9c <ferror@plt+0xcac>  // b.none
  403a88:	ldrb	w1, [x1]
  403a8c:	cbnz	w1, 403a9c <ferror@plt+0xcac>
  403a90:	scvtf	s1, x0
  403a94:	fcmpe	s1, s9
  403a98:	b.mi	403ae8 <ferror@plt+0xcf8>  // b.first
  403a9c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  403aa0:	mov	x1, x27
  403aa4:	ldr	x0, [x0, #2288]
  403aa8:	bl	404920 <ferror@plt+0x1b30>
  403aac:	bl	4059a0 <ferror@plt+0x2bb0>
  403ab0:	add	x1, x19, #0x3f0
  403ab4:	add	w2, w23, #0x1
  403ab8:	str	w2, [x19, #1936]
  403abc:	str	w0, [x1, w23, sxtw #2]
  403ac0:	b	403870 <ferror@plt+0xa80>
  403ac4:	bl	402940 <getpid@plt>
  403ac8:	str	w0, [sp, #176]
  403acc:	b	40383c <ferror@plt+0xa4c>
  403ad0:	fmov	s0, #1.000000000000000000e+00
  403ad4:	fcmpe	s1, s0
  403ad8:	b.mi	403a50 <ferror@plt+0xc60>  // b.first
  403adc:	fcvtzs	s1, s1
  403ae0:	str	s1, [x22, #3144]
  403ae4:	b	40328c <ferror@plt+0x49c>
  403ae8:	fmov	s0, #3.000000000000000000e+00
  403aec:	fcmpe	s1, s0
  403af0:	b.mi	403a9c <ferror@plt+0xcac>  // b.first
  403af4:	fcmpe	s1, s10
  403af8:	b.gt	403a9c <ferror@plt+0xcac>
  403afc:	fcvtzs	s1, s1
  403b00:	ldrb	w28, [x27, w4, sxtw]
  403b04:	ldr	x0, [sp, #136]
  403b08:	add	x23, x27, w4, sxtw
  403b0c:	str	s1, [x19, #1128]
  403b10:	add	x24, x24, x0
  403b14:	cbnz	w28, 403188 <ferror@plt+0x398>
  403b18:	b	403294 <ferror@plt+0x4a4>
  403b1c:	ldr	x27, [x24]
  403b20:	mov	x0, #0x8                   	// #8
  403b24:	str	x0, [sp, #136]
  403b28:	cbnz	x27, 403794 <ferror@plt+0x9a4>
  403b2c:	b	4037a8 <ferror@plt+0x9b8>
  403b30:	ldr	x0, [x24]
  403b34:	cbz	x0, 403764 <ferror@plt+0x974>
  403b38:	add	x24, x24, #0x8
  403b3c:	mov	x23, x0
  403b40:	b	403764 <ferror@plt+0x974>
  403b44:	cmp	x1, x25
  403b48:	b.eq	403948 <ferror@plt+0xb58>  // b.none
  403b4c:	fcmpe	s8, s9
  403b50:	b.pl	403948 <ferror@plt+0xb58>  // b.nfrst
  403b54:	fcmpe	s8, #0.0
  403b58:	b.pl	40328c <ferror@plt+0x49c>  // b.nfrst
  403b5c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  403b60:	ldr	x0, [x0, #2312]
  403b64:	bl	4059a0 <ferror@plt+0x2bb0>
  403b68:	mov	x0, x3
  403b6c:	bl	402a60 <getpwnam@plt>
  403b70:	cbnz	x0, 403274 <ferror@plt+0x484>
  403b74:	adrp	x27, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  403b78:	ldr	x0, [x27, #2280]
  403b7c:	cbz	x0, 403280 <ferror@plt+0x490>
  403b80:	bl	4059a0 <ferror@plt+0x2bb0>
  403b84:	ldr	x1, [x20, #8]
  403b88:	add	x23, x23, #0x1
  403b8c:	ldr	w0, [x1, #204]
  403b90:	orr	w0, w0, #0x4
  403b94:	str	w0, [x1, #204]
  403b98:	b	4039bc <ferror@plt+0xbcc>
  403b9c:	mov	w0, #0x2c                  	// #44
  403ba0:	strb	w0, [x1]
  403ba4:	b	403924 <ferror@plt+0xb34>
  403ba8:	str	w1, [x27, #376]
  403bac:	str	w28, [x27, #380]
  403bb0:	b	403280 <ferror@plt+0x490>
  403bb4:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  403bb8:	mov	x1, x27
  403bbc:	ldr	x0, [x0, #2248]
  403bc0:	bl	404920 <ferror@plt+0x1b30>
  403bc4:	bl	4059a0 <ferror@plt+0x2bb0>
  403bc8:	ldr	x2, [x20, #40]
  403bcc:	mov	x1, x19
  403bd0:	adrp	x0, 413000 <ferror@plt+0x10210>
  403bd4:	add	x0, x0, #0xcf0
  403bd8:	bl	4049c0 <ferror@plt+0x1bd0>
  403bdc:	b	4030f8 <ferror@plt+0x308>
  403be0:	adrp	x3, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  403be4:	add	x3, x3, #0x878
  403be8:	ldr	x2, [x20, #40]
  403bec:	adrp	x1, 413000 <ferror@plt+0x10210>
  403bf0:	ldr	x0, [x3, #376]
  403bf4:	add	x1, x1, #0x928
  403bf8:	ldr	x3, [x3, #600]
  403bfc:	bl	404920 <ferror@plt+0x1b30>
  403c00:	bl	402b40 <puts@plt>
  403c04:	mov	x0, #0x0                   	// #0
  403c08:	bl	405940 <ferror@plt+0x2b50>
  403c0c:	adrp	x19, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  403c10:	add	x19, x19, #0xd88
  403c14:	add	x20, x19, #0x1d0
  403c18:	ldr	x0, [x19], #8
  403c1c:	bl	402b40 <puts@plt>
  403c20:	cmp	x19, x20
  403c24:	b.ne	403c18 <ferror@plt+0xe28>  // b.any
  403c28:	mov	x0, #0x0                   	// #0
  403c2c:	bl	405940 <ferror@plt+0x2b50>
  403c30:	add	x4, sp, #0xa0
  403c34:	mov	x5, #0x0                   	// #0
  403c38:	mov	x3, #0x0                   	// #0
  403c3c:	mov	x2, #0x0                   	// #0
  403c40:	mov	x1, #0x0                   	// #0
  403c44:	mov	w0, #0x0                   	// #0
  403c48:	bl	402a80 <pselect@plt>
  403c4c:	b	4035d0 <ferror@plt+0x7e0>
  403c50:	adrp	x0, 413000 <ferror@plt+0x10210>
  403c54:	add	x0, x0, #0xc10
  403c58:	bl	402d50 <getenv@plt>
  403c5c:	mov	x23, x0
  403c60:	cbz	x0, 403c70 <ferror@plt+0xe80>
  403c64:	ldrb	w0, [x0]
  403c68:	cmp	w0, #0x2f
  403c6c:	b.eq	403c90 <ferror@plt+0xea0>  // b.none
  403c70:	cbz	x19, 403ccc <ferror@plt+0xedc>
  403c74:	mov	x1, x19
  403c78:	adrp	x0, 413000 <ferror@plt+0x10210>
  403c7c:	add	x0, x0, #0xc20
  403c80:	bl	404920 <ferror@plt+0x1b30>
  403c84:	mov	w1, #0x1c0                 	// #448
  403c88:	mov	x23, x0
  403c8c:	bl	402d70 <mkdir@plt>
  403c90:	adrp	x0, 413000 <ferror@plt+0x10210>
  403c94:	mov	x1, x23
  403c98:	add	x0, x0, #0xc30
  403c9c:	bl	4049c0 <ferror@plt+0x1bd0>
  403ca0:	cbz	w0, 403ccc <ferror@plt+0xedc>
  403ca4:	add	x19, x20, #0x850
  403ca8:	mov	w1, #0x1c0                 	// #448
  403cac:	mov	x0, x19
  403cb0:	bl	402d70 <mkdir@plt>
  403cb4:	ldr	x2, [x20, #40]
  403cb8:	adrp	x0, 413000 <ferror@plt+0x10210>
  403cbc:	mov	x1, x23
  403cc0:	add	x0, x0, #0xc40
  403cc4:	bl	4049c0 <ferror@plt+0x1bd0>
  403cc8:	cbnz	w0, 403cf4 <ferror@plt+0xf04>
  403ccc:	adrp	x19, 413000 <ferror@plt+0x10210>
  403cd0:	add	x19, x19, #0xc50
  403cd4:	mov	x1, x25
  403cd8:	mov	x0, x19
  403cdc:	bl	402950 <fopen@plt>
  403ce0:	mov	x23, x0
  403ce4:	cbz	x0, 40312c <ferror@plt+0x33c>
  403ce8:	mov	x1, x19
  403cec:	add	x2, sp, #0xa0
  403cf0:	b	403118 <ferror@plt+0x328>
  403cf4:	mov	x0, x19
  403cf8:	mov	x1, x25
  403cfc:	bl	402950 <fopen@plt>
  403d00:	mov	x23, x0
  403d04:	cbz	x0, 403ccc <ferror@plt+0xedc>
  403d08:	b	40310c <ferror@plt+0x31c>
  403d0c:	cmp	w0, #0x71
  403d10:	b.eq	403c28 <ferror@plt+0xe38>  // b.none
  403d14:	add	x26, x22, #0xc60
  403d18:	mov	w1, w24
  403d1c:	mov	x0, x26
  403d20:	bl	402c10 <strchr@plt>
  403d24:	cbnz	x0, 404028 <ferror@plt+0x1238>
  403d28:	add	w23, w23, #0x1
  403d2c:	add	x26, x26, #0x88
  403d30:	cmp	w23, #0x5
  403d34:	b.ne	403d18 <ferror@plt+0xf28>  // b.any
  403d38:	adrp	x27, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  403d3c:	ldr	x0, [x27, #2752]
  403d40:	bl	408d40 <ferror@plt+0x5f50>
  403d44:	b	40367c <ferror@plt+0x88c>
  403d48:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  403d4c:	mov	w1, #0x14                  	// #20
  403d50:	ldr	x0, [x0, #2560]
  403d54:	bl	404920 <ferror@plt+0x1b30>
  403d58:	bl	4059a0 <ferror@plt+0x2bb0>
  403d5c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  403d60:	mov	w1, #0x70                  	// #112
  403d64:	ldr	x0, [x0, #2568]
  403d68:	bl	404920 <ferror@plt+0x1b30>
  403d6c:	bl	4059a0 <ferror@plt+0x2bb0>
  403d70:	ldr	x3, [x20, #8]
  403d74:	mov	x1, #0x1                   	// #1
  403d78:	mov	w0, w1
  403d7c:	ldr	w2, [x3, #204]
  403d80:	and	w2, w2, #0xfff7ffff
  403d84:	str	w2, [x3, #204]
  403d88:	bl	402920 <signal@plt>
  403d8c:	b	403584 <ferror@plt+0x794>
  403d90:	adrp	x23, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  403d94:	add	x23, x23, #0x550
  403d98:	adrp	x8, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  403d9c:	add	x27, x8, #0x878
  403da0:	ldr	w0, [x23, #852]
  403da4:	cbz	w0, 403ddc <ferror@plt+0xfec>
  403da8:	ldr	x0, [x27, #720]
  403dac:	bl	4093c0 <ferror@plt+0x65d0>
  403db0:	bl	408020 <ferror@plt+0x5230>
  403db4:	mov	w24, w0
  403db8:	add	w0, w0, #0x80
  403dbc:	cmp	w0, #0x17f
  403dc0:	b.hi	403684 <ferror@plt+0x894>  // b.pmore
  403dc4:	bl	4028e0 <__ctype_tolower_loc@plt>
  403dc8:	ldr	x0, [x0]
  403dcc:	ldr	w0, [x0, w24, sxtw #2]
  403dd0:	cmp	w0, #0x79
  403dd4:	b.ne	403684 <ferror@plt+0x894>  // b.any
  403dd8:	str	wzr, [x23, #852]
  403ddc:	add	x26, x20, #0x850
  403de0:	adrp	x1, 413000 <ferror@plt+0x10210>
  403de4:	mov	x0, x26
  403de8:	add	x1, x1, #0xc88
  403dec:	bl	402950 <fopen@plt>
  403df0:	mov	x24, x0
  403df4:	cbz	x0, 404058 <ferror@plt+0x1268>
  403df8:	ldr	x2, [x20, #40]
  403dfc:	mov	w3, #0x4                   	// #4
  403e00:	adrp	x1, 413000 <ferror@plt+0x10210>
  403e04:	add	x1, x1, #0xca0
  403e08:	str	w3, [sp, #136]
  403e0c:	adrp	x28, 413000 <ferror@plt+0x10210>
  403e10:	bl	402d90 <fprintf@plt>
  403e14:	add	x28, x28, #0xcd8
  403e18:	ldr	s0, [x22, #44]
  403e1c:	mov	w1, #0x447a0000            	// #1148846080
  403e20:	ldr	x7, [x20, #8]
  403e24:	fmov	s1, w1
  403e28:	fcvtzs	w5, s0
  403e2c:	mov	w6, #0xdd07                	// #56583
  403e30:	sub	x7, x7, x21
  403e34:	movk	w6, #0x95ae, lsl #16
  403e38:	ldp	w3, w4, [x22, #36]
  403e3c:	asr	x7, x7, #3
  403e40:	mov	x0, x24
  403e44:	adrp	x1, 413000 <ferror@plt+0x10210>
  403e48:	scvtf	s2, w5
  403e4c:	add	x1, x1, #0xa78
  403e50:	mul	w7, w7, w6
  403e54:	mov	w2, #0x69                  	// #105
  403e58:	fsub	s0, s0, s2
  403e5c:	fmul	s0, s0, s1
  403e60:	fcvtzs	w6, s0
  403e64:	bl	402d90 <fprintf@plt>
  403e68:	adrp	x7, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  403e6c:	add	x26, x7, #0x21c
  403e70:	adrp	x1, 413000 <ferror@plt+0x10210>
  403e74:	adrp	x0, 413000 <ferror@plt+0x10210>
  403e78:	add	x1, x1, #0xad8
  403e7c:	add	x0, x0, #0xb20
  403e80:	stp	x1, x0, [sp, #144]
  403e84:	add	x3, x26, #0x4
  403e88:	mov	x2, x26
  403e8c:	mov	x1, x28
  403e90:	mov	x0, x24
  403e94:	bl	402d90 <fprintf@plt>
  403e98:	ldp	w3, w2, [x26, #-36]
  403e9c:	mov	x0, x24
  403ea0:	ldp	w4, w5, [x26, #-28]
  403ea4:	ldur	w6, [x26, #-20]
  403ea8:	ldr	x1, [sp, #144]
  403eac:	bl	402d90 <fprintf@plt>
  403eb0:	ldp	w2, w3, [x26, #-16]
  403eb4:	mov	x0, x24
  403eb8:	ldp	w4, w5, [x26, #-8]
  403ebc:	add	x26, x26, #0x5b8
  403ec0:	ldr	x1, [sp, #152]
  403ec4:	bl	402d90 <fprintf@plt>
  403ec8:	ldr	w0, [sp, #136]
  403ecc:	subs	w0, w0, #0x1
  403ed0:	str	w0, [sp, #136]
  403ed4:	b.ne	403e84 <ferror@plt+0x1094>  // b.any
  403ed8:	add	x6, x22, #0x26c
  403edc:	mov	x0, x24
  403ee0:	adrp	x1, 413000 <ferror@plt+0x10210>
  403ee4:	add	x1, x1, #0xb68
  403ee8:	ldp	w2, w3, [x6, #-8]
  403eec:	ldp	w4, w5, [x6]
  403ef0:	bl	402d90 <fprintf@plt>
  403ef4:	ldr	x0, [x19, #2432]
  403ef8:	cbz	x0, 403f04 <ferror@plt+0x1114>
  403efc:	mov	x1, x24
  403f00:	bl	402790 <fputs@plt>
  403f04:	mov	x0, x24
  403f08:	bl	402930 <fclose@plt>
  403f0c:	ldr	x0, [x27, #688]
  403f10:	add	x1, x20, #0x850
  403f14:	bl	404920 <ferror@plt+0x1b30>
  403f18:	bl	408d40 <ferror@plt+0x5f50>
  403f1c:	b	403684 <ferror@plt+0x894>
  403f20:	bl	402820 <meminfo@plt>
  403f24:	bl	4029e0 <cpuinfo@plt>
  403f28:	adrp	x0, 42b000 <ferror@plt+0x28210>
  403f2c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  403f30:	ldr	x0, [x0, #680]
  403f34:	ldr	x1, [x1, #800]
  403f38:	str	w1, [x20, #48]
  403f3c:	blr	x0
  403f40:	add	w0, w0, #0x1
  403f44:	str	w0, [x20, #68]
  403f48:	str	x24, [x23, #824]
  403f4c:	b	40369c <ferror@plt+0x8ac>
  403f50:	adrp	x0, 417000 <ferror@plt+0x14210>
  403f54:	add	x0, x0, #0x4a8
  403f58:	b	403510 <ferror@plt+0x720>
  403f5c:	ldrb	w0, [x26]
  403f60:	strb	w0, [sp, #195]
  403f64:	b	403364 <ferror@plt+0x574>
  403f68:	add	x0, x22, #0xc50
  403f6c:	bl	4027f0 <setupterm@plt>
  403f70:	b	403514 <ferror@plt+0x724>
  403f74:	adrp	x1, 417000 <ferror@plt+0x14210>
  403f78:	add	x1, x1, #0x4a8
  403f7c:	b	4034b0 <ferror@plt+0x6c0>
  403f80:	adrp	x1, 417000 <ferror@plt+0x14210>
  403f84:	add	x1, x1, #0x4a8
  403f88:	b	403480 <ferror@plt+0x690>
  403f8c:	adrp	x1, 417000 <ferror@plt+0x14210>
  403f90:	add	x1, x1, #0x4a8
  403f94:	b	4034e0 <ferror@plt+0x6f0>
  403f98:	adrp	x2, 417000 <ferror@plt+0x14210>
  403f9c:	add	x2, x2, #0x4a8
  403fa0:	b	4033e4 <ferror@plt+0x5f4>
  403fa4:	adrp	x3, 417000 <ferror@plt+0x14210>
  403fa8:	add	x3, x3, #0x4a8
  403fac:	b	4033d8 <ferror@plt+0x5e8>
  403fb0:	adrp	x1, 417000 <ferror@plt+0x14210>
  403fb4:	add	x1, x1, #0x4a8
  403fb8:	b	4033cc <ferror@plt+0x5dc>
  403fbc:	adrp	x2, 417000 <ferror@plt+0x14210>
  403fc0:	add	x2, x2, #0x4a8
  403fc4:	b	403444 <ferror@plt+0x654>
  403fc8:	adrp	x3, 417000 <ferror@plt+0x14210>
  403fcc:	add	x3, x3, #0x4a8
  403fd0:	b	403438 <ferror@plt+0x648>
  403fd4:	adrp	x2, 417000 <ferror@plt+0x14210>
  403fd8:	add	x2, x2, #0x4a8
  403fdc:	b	40342c <ferror@plt+0x63c>
  403fe0:	adrp	x3, 417000 <ferror@plt+0x14210>
  403fe4:	add	x3, x3, #0x4a8
  403fe8:	b	403420 <ferror@plt+0x630>
  403fec:	adrp	x2, 417000 <ferror@plt+0x14210>
  403ff0:	add	x2, x2, #0x4a8
  403ff4:	b	403414 <ferror@plt+0x624>
  403ff8:	adrp	x3, 417000 <ferror@plt+0x14210>
  403ffc:	add	x3, x3, #0x4a8
  404000:	b	403408 <ferror@plt+0x618>
  404004:	adrp	x2, 417000 <ferror@plt+0x14210>
  404008:	add	x2, x2, #0x4a8
  40400c:	b	4033fc <ferror@plt+0x60c>
  404010:	adrp	x3, 417000 <ferror@plt+0x14210>
  404014:	add	x3, x3, #0x4a8
  404018:	b	4033f0 <ferror@plt+0x600>
  40401c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  404020:	ldr	x0, [x0, #2728]
  404024:	bl	4059a0 <ferror@plt+0x2bb0>
  404028:	sxtw	x23, w23
  40402c:	mov	x2, #0x88                  	// #136
  404030:	add	x1, x22, #0xc58
  404034:	mov	w0, w24
  404038:	mul	x23, x23, x2
  40403c:	ldr	x1, [x1, x23]
  404040:	adrp	x23, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  404044:	add	x23, x23, #0x550
  404048:	blr	x1
  40404c:	mov	w0, #0x1                   	// #1
  404050:	str	w0, [x20, #72]
  404054:	b	403684 <ferror@plt+0x894>
  404058:	bl	402d40 <__errno_location@plt>
  40405c:	ldr	w0, [x0]
  404060:	ldr	x24, [x27, #216]
  404064:	bl	402ae0 <strerror@plt>
  404068:	mov	x2, x0
  40406c:	mov	x1, x26
  404070:	mov	x0, x24
  404074:	bl	404920 <ferror@plt+0x1b30>
  404078:	bl	408d40 <ferror@plt+0x5f50>
  40407c:	b	403684 <ferror@plt+0x894>
  404080:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  404084:	mov	x1, x23
  404088:	ldr	x0, [x0, #2872]
  40408c:	bl	404920 <ferror@plt+0x1b30>
  404090:	bl	4059a0 <ferror@plt+0x2bb0>
  404094:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  404098:	mov	w1, w27
  40409c:	ldr	x0, [x0, #2240]
  4040a0:	bl	404920 <ferror@plt+0x1b30>
  4040a4:	bl	4059a0 <ferror@plt+0x2bb0>
  4040a8:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4040ac:	add	x0, x0, #0x878
  4040b0:	ldr	x2, [x20, #40]
  4040b4:	mov	x1, x23
  4040b8:	ldr	x3, [x0, #600]
  4040bc:	ldr	x0, [x0, #696]
  4040c0:	bl	404920 <ferror@plt+0x1b30>
  4040c4:	bl	4059a0 <ferror@plt+0x2bb0>
  4040c8:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4040cc:	mov	w1, w28
  4040d0:	ldr	x0, [x0, #2568]
  4040d4:	bl	404920 <ferror@plt+0x1b30>
  4040d8:	bl	4059a0 <ferror@plt+0x2bb0>
  4040dc:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4040e0:	mov	w1, #0x45                  	// #69
  4040e4:	ldr	x0, [x0, #2568]
  4040e8:	bl	404920 <ferror@plt+0x1b30>
  4040ec:	bl	4059a0 <ferror@plt+0x2bb0>
  4040f0:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4040f4:	mov	w1, #0x64                  	// #100
  4040f8:	ldr	x0, [x0, #2568]
  4040fc:	bl	404920 <ferror@plt+0x1b30>
  404100:	bl	4059a0 <ferror@plt+0x2bb0>
  404104:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  404108:	mov	w1, #0x6f                  	// #111
  40410c:	ldr	x0, [x0, #2568]
  404110:	bl	404920 <ferror@plt+0x1b30>
  404114:	bl	4059a0 <ferror@plt+0x2bb0>
  404118:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40411c:	mov	w1, #0x6e                  	// #110
  404120:	ldr	x0, [x0, #2568]
  404124:	bl	404920 <ferror@plt+0x1b30>
  404128:	bl	4059a0 <ferror@plt+0x2bb0>
  40412c:	mov	x0, x19
  404130:	stp	d8, d9, [sp, #96]
  404134:	str	d10, [sp, #112]
  404138:	bl	4059a0 <ferror@plt+0x2bb0>
  40413c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  404140:	ldr	x0, [x0, #2360]
  404144:	bl	4059a0 <ferror@plt+0x2bb0>
  404148:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40414c:	ldr	x0, [x0, #2328]
  404150:	bl	4059a0 <ferror@plt+0x2bb0>
  404154:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  404158:	ldr	x0, [x0, #2424]
  40415c:	bl	4059a0 <ferror@plt+0x2bb0>
  404160:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  404164:	ldr	x19, [x0, #2432]
  404168:	bl	402d40 <__errno_location@plt>
  40416c:	ldr	w0, [x0]
  404170:	bl	402ae0 <strerror@plt>
  404174:	mov	x1, x0
  404178:	mov	x0, x19
  40417c:	bl	404920 <ferror@plt+0x1b30>
  404180:	bl	4059a0 <ferror@plt+0x2bb0>
  404184:	mov	x29, #0x0                   	// #0
  404188:	mov	x30, #0x0                   	// #0
  40418c:	mov	x5, x0
  404190:	ldr	x1, [sp]
  404194:	add	x2, sp, #0x8
  404198:	mov	x6, sp
  40419c:	movz	x0, #0x0, lsl #48
  4041a0:	movk	x0, #0x0, lsl #32
  4041a4:	movk	x0, #0x40, lsl #16
  4041a8:	movk	x0, #0x2e00
  4041ac:	movz	x3, #0x0, lsl #48
  4041b0:	movk	x3, #0x0, lsl #32
  4041b4:	movk	x3, #0x41, lsl #16
  4041b8:	movk	x3, #0x3648
  4041bc:	movz	x4, #0x0, lsl #48
  4041c0:	movk	x4, #0x0, lsl #32
  4041c4:	movk	x4, #0x41, lsl #16
  4041c8:	movk	x4, #0x36c8
  4041cc:	bl	4029f0 <__libc_start_main@plt>
  4041d0:	bl	402b30 <abort@plt>
  4041d4:	adrp	x0, 429000 <ferror@plt+0x26210>
  4041d8:	ldr	x0, [x0, #4064]
  4041dc:	cbz	x0, 4041e4 <ferror@plt+0x13f4>
  4041e0:	b	402b20 <__gmon_start__@plt>
  4041e4:	ret
  4041e8:	adrp	x0, 42b000 <ferror@plt+0x28210>
  4041ec:	add	x0, x0, #0x290
  4041f0:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4041f4:	add	x1, x1, #0x290
  4041f8:	cmp	x1, x0
  4041fc:	b.eq	404214 <ferror@plt+0x1424>  // b.none
  404200:	adrp	x1, 413000 <ferror@plt+0x10210>
  404204:	ldr	x1, [x1, #1784]
  404208:	cbz	x1, 404214 <ferror@plt+0x1424>
  40420c:	mov	x16, x1
  404210:	br	x16
  404214:	ret
  404218:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40421c:	add	x0, x0, #0x290
  404220:	adrp	x1, 42b000 <ferror@plt+0x28210>
  404224:	add	x1, x1, #0x290
  404228:	sub	x1, x1, x0
  40422c:	lsr	x2, x1, #63
  404230:	add	x1, x2, x1, asr #3
  404234:	cmp	xzr, x1, asr #1
  404238:	asr	x1, x1, #1
  40423c:	b.eq	404254 <ferror@plt+0x1464>  // b.none
  404240:	adrp	x2, 413000 <ferror@plt+0x10210>
  404244:	ldr	x2, [x2, #1792]
  404248:	cbz	x2, 404254 <ferror@plt+0x1464>
  40424c:	mov	x16, x2
  404250:	br	x16
  404254:	ret
  404258:	stp	x29, x30, [sp, #-32]!
  40425c:	mov	x29, sp
  404260:	str	x19, [sp, #16]
  404264:	adrp	x19, 42b000 <ferror@plt+0x28210>
  404268:	ldrb	w0, [x19, #832]
  40426c:	cbnz	w0, 40427c <ferror@plt+0x148c>
  404270:	bl	4041e8 <ferror@plt+0x13f8>
  404274:	mov	w0, #0x1                   	// #1
  404278:	strb	w0, [x19, #832]
  40427c:	ldr	x19, [sp, #16]
  404280:	ldp	x29, x30, [sp], #32
  404284:	ret
  404288:	b	404218 <ferror@plt+0x1428>
  40428c:	nop
  404290:	ldr	x0, [x0]
  404294:	adrp	x2, 42b000 <ferror@plt+0x28210>
  404298:	ldr	x1, [x1]
  40429c:	ldr	w0, [x0, #916]
  4042a0:	ldr	w2, [x2, #848]
  4042a4:	ldr	w1, [x1, #916]
  4042a8:	sub	w0, w1, w0
  4042ac:	mul	w0, w0, w2
  4042b0:	ret
  4042b4:	nop
  4042b8:	ldr	x0, [x0]
  4042bc:	adrp	x2, 42b000 <ferror@plt+0x28210>
  4042c0:	ldr	x1, [x1]
  4042c4:	ldr	w0, [x0, #880]
  4042c8:	ldr	w2, [x2, #848]
  4042cc:	ldr	w1, [x1, #880]
  4042d0:	sub	w0, w1, w0
  4042d4:	mul	w0, w0, w2
  4042d8:	ret
  4042dc:	nop
  4042e0:	ldr	x0, [x0]
  4042e4:	adrp	x2, 42b000 <ferror@plt+0x28210>
  4042e8:	ldr	x1, [x1]
  4042ec:	ldr	x0, [x0, #224]
  4042f0:	ldr	x1, [x1, #224]
  4042f4:	ldr	w2, [x2, #848]
  4042f8:	sub	x0, x1, x0
  4042fc:	mul	w0, w2, w0
  404300:	ret
  404304:	nop
  404308:	stp	x29, x30, [sp, #-32]!
  40430c:	mov	x29, sp
  404310:	ldr	x0, [x0]
  404314:	stp	x19, x20, [sp, #16]
  404318:	adrp	x20, 42b000 <ferror@plt+0x28210>
  40431c:	mov	x19, x1
  404320:	ldr	x2, [x20, #656]
  404324:	ldr	w0, [x0, #916]
  404328:	blr	x2
  40432c:	ldr	x2, [x19]
  404330:	mov	w19, w0
  404334:	ldr	x1, [x20, #656]
  404338:	ldr	w0, [x2, #916]
  40433c:	blr	x1
  404340:	sub	w0, w0, w19
  404344:	adrp	x1, 42b000 <ferror@plt+0x28210>
  404348:	ldp	x19, x20, [sp, #16]
  40434c:	ldr	w1, [x1, #848]
  404350:	ldp	x29, x30, [sp], #32
  404354:	mul	w0, w0, w1
  404358:	ret
  40435c:	nop
  404360:	ldr	x0, [x0]
  404364:	adrp	x2, 42b000 <ferror@plt+0x28210>
  404368:	ldr	x1, [x1]
  40436c:	ldr	w0, [x0, #856]
  404370:	ldr	w2, [x2, #848]
  404374:	ldr	w1, [x1, #856]
  404378:	sub	w0, w1, w0
  40437c:	mul	w0, w0, w2
  404380:	ret
  404384:	nop
  404388:	ldr	x0, [x0]
  40438c:	adrp	x2, 42b000 <ferror@plt+0x28210>
  404390:	ldr	x1, [x1]
  404394:	ldr	w0, [x0]
  404398:	ldr	w2, [x2, #848]
  40439c:	ldr	w1, [x1]
  4043a0:	sub	w0, w1, w0
  4043a4:	mul	w0, w0, w2
  4043a8:	ret
  4043ac:	nop
  4043b0:	ldr	x0, [x0]
  4043b4:	adrp	x2, 42b000 <ferror@plt+0x28210>
  4043b8:	ldr	x1, [x1]
  4043bc:	ldr	w0, [x0, #4]
  4043c0:	ldr	w2, [x2, #848]
  4043c4:	ldr	w1, [x1, #4]
  4043c8:	sub	w0, w1, w0
  4043cc:	mul	w0, w0, w2
  4043d0:	ret
  4043d4:	nop
  4043d8:	ldr	x0, [x0]
  4043dc:	adrp	x2, 42b000 <ferror@plt+0x28210>
  4043e0:	ldr	x1, [x1]
  4043e4:	ldr	x0, [x0, #216]
  4043e8:	ldr	x1, [x1, #216]
  4043ec:	ldr	w2, [x2, #848]
  4043f0:	sub	x0, x1, x0
  4043f4:	mul	w0, w2, w0
  4043f8:	ret
  4043fc:	nop
  404400:	ldr	x0, [x0]
  404404:	adrp	x2, 42b000 <ferror@plt+0x28210>
  404408:	ldr	x1, [x1]
  40440c:	ldrb	w0, [x0, #28]
  404410:	ldr	w2, [x2, #848]
  404414:	ldrb	w1, [x1, #28]
  404418:	sub	w0, w1, w0
  40441c:	mul	w0, w0, w2
  404420:	ret
  404424:	nop
  404428:	ldr	x0, [x0]
  40442c:	adrp	x2, 42b000 <ferror@plt+0x28210>
  404430:	ldr	x1, [x1]
  404434:	ldr	w0, [x0, #868]
  404438:	ldr	w2, [x2, #848]
  40443c:	ldr	w1, [x1, #868]
  404440:	sub	w0, w1, w0
  404444:	mul	w0, w0, w2
  404448:	ret
  40444c:	nop
  404450:	ldr	x0, [x0]
  404454:	adrp	x2, 42b000 <ferror@plt+0x28210>
  404458:	ldr	x1, [x1]
  40445c:	ldr	w0, [x0, #864]
  404460:	ldr	w2, [x2, #848]
  404464:	ldr	w1, [x1, #864]
  404468:	sub	w0, w1, w0
  40446c:	mul	w0, w0, w2
  404470:	ret
  404474:	nop
  404478:	ldr	x0, [x0]
  40447c:	adrp	x2, 42b000 <ferror@plt+0x28210>
  404480:	ldr	x1, [x1]
  404484:	ldr	w0, [x0, #872]
  404488:	ldr	w2, [x2, #848]
  40448c:	ldr	w1, [x1, #872]
  404490:	sub	w0, w1, w0
  404494:	mul	w0, w0, w2
  404498:	ret
  40449c:	nop
  4044a0:	ldr	x0, [x0]
  4044a4:	adrp	x2, 42b000 <ferror@plt+0x28210>
  4044a8:	ldr	x1, [x1]
  4044ac:	ldr	w0, [x0, #876]
  4044b0:	ldr	w2, [x2, #848]
  4044b4:	ldr	w1, [x1, #876]
  4044b8:	sub	w0, w1, w0
  4044bc:	mul	w0, w0, w2
  4044c0:	ret
  4044c4:	nop
  4044c8:	ldr	x0, [x0]
  4044cc:	adrp	x2, 42b000 <ferror@plt+0x28210>
  4044d0:	ldr	x1, [x1]
  4044d4:	ldr	w0, [x0, #884]
  4044d8:	ldr	w2, [x2, #848]
  4044dc:	ldr	w1, [x1, #884]
  4044e0:	sub	w0, w1, w0
  4044e4:	mul	w0, w0, w2
  4044e8:	ret
  4044ec:	nop
  4044f0:	ldr	x0, [x0]
  4044f4:	adrp	x2, 42b000 <ferror@plt+0x28210>
  4044f8:	ldr	x1, [x1]
  4044fc:	ldr	w0, [x0, #892]
  404500:	ldr	w2, [x2, #848]
  404504:	ldr	w1, [x1, #892]
  404508:	sub	w0, w1, w0
  40450c:	mul	w0, w0, w2
  404510:	ret
  404514:	nop
  404518:	adrp	x1, 42b000 <ferror@plt+0x28210>
  40451c:	cmp	w0, #0x50
  404520:	ldr	x2, [x1, #856]
  404524:	ldr	w1, [x2, #204]
  404528:	and	w1, w1, #0xfffffffd
  40452c:	str	w1, [x2, #204]
  404530:	b.eq	404564 <ferror@plt+0x1774>  // b.none
  404534:	b.gt	404550 <ferror@plt+0x1760>
  404538:	cmp	w0, #0x4d
  40453c:	b.eq	404570 <ferror@plt+0x1780>  // b.none
  404540:	cmp	w0, #0x4e
  404544:	b.ne	40454c <ferror@plt+0x175c>  // b.any
  404548:	str	wzr, [x2, #200]
  40454c:	ret
  404550:	cmp	w0, #0x54
  404554:	b.ne	40454c <ferror@plt+0x175c>  // b.any
  404558:	mov	w0, #0x14                  	// #20
  40455c:	str	w0, [x2, #200]
  404560:	ret
  404564:	mov	w0, #0x12                  	// #18
  404568:	str	w0, [x2, #200]
  40456c:	ret
  404570:	mov	w0, #0x15                  	// #21
  404574:	str	w0, [x2, #200]
  404578:	ret
  40457c:	nop
  404580:	stp	x29, x30, [sp, #-64]!
  404584:	adrp	x2, 42b000 <ferror@plt+0x28210>
  404588:	add	x2, x2, #0x350
  40458c:	mov	x29, sp
  404590:	stp	x21, x22, [sp, #32]
  404594:	ldp	w3, w22, [x2, #16]
  404598:	cmp	w3, w22
  40459c:	b.ge	404624 <ferror@plt+0x1834>  // b.tcont
  4045a0:	ldr	x5, [x2, #32]
  4045a4:	str	x23, [sp, #48]
  4045a8:	ldr	x23, [x2, #24]
  4045ac:	stp	x19, x20, [sp, #16]
  4045b0:	cmp	w1, #0x65
  4045b4:	mov	w6, #0x65                  	// #101
  4045b8:	csel	w1, w1, w6, le
  4045bc:	ldr	x4, [x23, w0, sxtw #3]
  4045c0:	str	x4, [x5, w3, sxtw #3]
  4045c4:	add	w3, w3, #0x1
  4045c8:	str	w3, [x2, #16]
  4045cc:	add	w19, w0, #0x1
  4045d0:	add	x20, x23, w0, sxtw #3
  4045d4:	strb	w1, [x4, #31]
  4045d8:	cmp	w22, w19
  4045dc:	b.le	40461c <ferror@plt+0x182c>
  4045e0:	sxtw	x19, w19
  4045e4:	add	w21, w1, #0x1
  4045e8:	ldr	x1, [x23, x19, lsl #3]
  4045ec:	mov	w0, w19
  4045f0:	ldr	x2, [x20]
  4045f4:	add	x19, x19, #0x1
  4045f8:	ldr	w3, [x1, #868]
  4045fc:	ldr	w2, [x2]
  404600:	cmp	w2, w3
  404604:	b.eq	40463c <ferror@plt+0x184c>  // b.none
  404608:	ldr	w4, [x1, #4]
  40460c:	cmp	w2, w4
  404610:	b.eq	404630 <ferror@plt+0x1840>  // b.none
  404614:	cmp	w22, w19
  404618:	b.gt	4045e8 <ferror@plt+0x17f8>
  40461c:	ldp	x19, x20, [sp, #16]
  404620:	ldr	x23, [sp, #48]
  404624:	ldp	x21, x22, [sp, #32]
  404628:	ldp	x29, x30, [sp], #64
  40462c:	ret
  404630:	ldr	w1, [x1]
  404634:	cmp	w3, w1
  404638:	b.ne	404614 <ferror@plt+0x1824>  // b.any
  40463c:	mov	w1, w21
  404640:	bl	404580 <ferror@plt+0x1790>
  404644:	b	404614 <ferror@plt+0x1824>
  404648:	ldr	x2, [x0]
  40464c:	mov	w3, #0x1                   	// #1
  404650:	ldr	x0, [x1]
  404654:	ldr	x2, [x2, #64]
  404658:	ldr	x1, [x0, #64]
  40465c:	cmp	x2, x1
  404660:	csetm	w0, cc  // cc = lo, ul, last
  404664:	csel	w0, w0, w3, ls  // ls = plast
  404668:	ret
  40466c:	nop
  404670:	sub	sp, sp, #0x4e0
  404674:	stp	x29, x30, [sp]
  404678:	mov	x29, sp
  40467c:	stp	x19, x20, [sp, #16]
  404680:	mov	x20, x0
  404684:	adrp	x19, 42b000 <ferror@plt+0x28210>
  404688:	stp	x21, x22, [sp, #32]
  40468c:	bl	402d80 <procps_linux_version@plt>
  404690:	adrp	x1, 413000 <ferror@plt+0x10210>
  404694:	mov	w21, w0
  404698:	add	x0, x1, #0x518
  40469c:	bl	4136d0 <ferror@plt+0x108e0>
  4046a0:	add	x19, x19, #0x350
  4046a4:	add	x0, sp, #0xd0
  4046a8:	bl	402c30 <look_up_our_self@plt>
  4046ac:	mov	w1, #0x2f                  	// #47
  4046b0:	mov	x0, x20
  4046b4:	bl	402b10 <strrchr@plt>
  4046b8:	cmp	x0, #0x0
  4046bc:	csinc	x20, x20, x0, eq  // eq = none
  4046c0:	str	x20, [x19, #40]
  4046c4:	bl	411ab0 <ferror@plt+0xecc0>
  4046c8:	adrp	x1, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4046cc:	add	x1, x1, #0x810
  4046d0:	adrp	x2, 42b000 <ferror@plt+0x28210>
  4046d4:	adrp	x3, 42b000 <ferror@plt+0x28210>
  4046d8:	adrp	x0, 405000 <ferror@plt+0x2210>
  4046dc:	add	x0, x0, #0xa18
  4046e0:	ldr	x2, [x2, #800]
  4046e4:	str	x0, [x3, #664]
  4046e8:	ldr	x0, [x1, #40]
  4046ec:	str	w2, [x19, #48]
  4046f0:	str	x0, [x19, #56]
  4046f4:	mov	w0, #0x529                 	// #1321
  4046f8:	movk	w0, #0x2, lsl #16
  4046fc:	cmp	w21, w0
  404700:	b.le	40473c <ferror@plt+0x194c>
  404704:	ldr	x0, [x1, #48]
  404708:	str	x0, [x19, #56]
  40470c:	mov	w0, #0x5ff                 	// #1535
  404710:	movk	w0, #0x2, lsl #16
  404714:	cmp	w21, w0
  404718:	b.le	40473c <ferror@plt+0x194c>
  40471c:	ldr	x0, [x1, #56]
  404720:	str	x0, [x19, #56]
  404724:	mov	w0, #0x60a                 	// #1546
  404728:	movk	w0, #0x2, lsl #16
  40472c:	cmp	w21, w0
  404730:	b.le	40473c <ferror@plt+0x194c>
  404734:	ldr	x0, [x1, #64]
  404738:	str	x0, [x19, #56]
  40473c:	adrp	x0, 42b000 <ferror@plt+0x28210>
  404740:	ldr	x0, [x0, #752]
  404744:	cmp	w0, #0x400
  404748:	b.le	404770 <ferror@plt+0x1980>
  40474c:	ldr	w1, [x19, #64]
  404750:	add	w1, w1, #0x1
  404754:	nop
  404758:	asr	w0, w0, #1
  40475c:	mov	w2, w1
  404760:	cmp	w0, #0x400
  404764:	add	w1, w1, #0x1
  404768:	b.gt	404758 <ferror@plt+0x1968>
  40476c:	str	w2, [x19, #64]
  404770:	adrp	x20, 44e000 <kb_main_total@@LIBPROCPS_0+0x22cc8>
  404774:	add	x20, x20, #0x130
  404778:	mov	x2, #0x1000                	// #4096
  40477c:	mov	w1, #0xff                  	// #255
  404780:	mov	x0, x20
  404784:	bl	402a20 <memset@plt>
  404788:	mov	x1, x20
  40478c:	mov	x2, #0x1000                	// #4096
  404790:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x24cc8>
  404794:	add	x0, x0, #0x130
  404798:	bl	402700 <memcpy@plt>
  40479c:	mov	x1, x20
  4047a0:	mov	x2, #0x1000                	// #4096
  4047a4:	adrp	x0, 44f000 <kb_main_total@@LIBPROCPS_0+0x23cc8>
  4047a8:	add	x0, x0, #0x130
  4047ac:	bl	402700 <memcpy@plt>
  4047b0:	bl	402a70 <numa_init@plt>
  4047b4:	adrp	x0, 42b000 <ferror@plt+0x28210>
  4047b8:	ldr	x0, [x0, #680]
  4047bc:	blr	x0
  4047c0:	add	w1, w0, #0x1
  4047c4:	add	x0, sp, #0x40
  4047c8:	stp	xzr, xzr, [sp, #56]
  4047cc:	str	w1, [x19, #68]
  4047d0:	stp	xzr, xzr, [sp, #72]
  4047d4:	stp	xzr, xzr, [sp, #88]
  4047d8:	stp	xzr, xzr, [sp, #104]
  4047dc:	stp	xzr, xzr, [sp, #120]
  4047e0:	stp	xzr, xzr, [sp, #136]
  4047e4:	stp	xzr, xzr, [sp, #152]
  4047e8:	stp	xzr, xzr, [sp, #168]
  4047ec:	stp	xzr, xzr, [sp, #184]
  4047f0:	str	xzr, [sp, #200]
  4047f4:	bl	4029c0 <sigemptyset@plt>
  4047f8:	str	wzr, [sp, #192]
  4047fc:	bl	4027e0 <__libc_current_sigrtmax@plt>
  404800:	mov	w19, w0
  404804:	cbz	w0, 404864 <ferror@plt+0x1a74>
  404808:	adrp	x21, 404000 <ferror@plt+0x1210>
  40480c:	adrp	x20, 405000 <ferror@plt+0x2210>
  404810:	add	x21, x21, #0x8f8
  404814:	add	x20, x20, #0x8c0
  404818:	adrp	x22, 406000 <ferror@plt+0x3210>
  40481c:	cmp	w19, #0x12
  404820:	b.eq	4048b0 <ferror@plt+0x1ac0>  // b.none
  404824:	nop
  404828:	b.gt	4048b8 <ferror@plt+0x1ac8>
  40482c:	cmp	w19, #0xa
  404830:	b.eq	404888 <ferror@plt+0x1a98>  // b.none
  404834:	b.le	404878 <ferror@plt+0x1a88>
  404838:	cmp	w19, #0xf
  40483c:	b.gt	404898 <ferror@plt+0x1aa8>
  404840:	cmp	w19, #0xb
  404844:	b.ne	404888 <ferror@plt+0x1a98>  // b.any
  404848:	str	x20, [sp, #56]
  40484c:	add	x1, sp, #0x38
  404850:	mov	w0, w19
  404854:	mov	x2, #0x0                   	// #0
  404858:	bl	402b00 <sigaction@plt>
  40485c:	subs	w19, w19, #0x1
  404860:	b.ne	40481c <ferror@plt+0x1a2c>  // b.any
  404864:	ldp	x29, x30, [sp]
  404868:	ldp	x19, x20, [sp, #16]
  40486c:	ldp	x21, x22, [sp, #32]
  404870:	add	sp, sp, #0x4e0
  404874:	ret
  404878:	cmp	w19, #0x3
  40487c:	b.gt	4048d4 <ferror@plt+0x1ae4>
  404880:	cmp	w19, #0x0
  404884:	b.le	404848 <ferror@plt+0x1a58>
  404888:	adrp	x0, 405000 <ferror@plt+0x2210>
  40488c:	add	x0, x0, #0x9e0
  404890:	str	x0, [sp, #56]
  404894:	b	40484c <ferror@plt+0x1a5c>
  404898:	cmp	w19, #0x11
  40489c:	b.ne	404848 <ferror@plt+0x1a58>  // b.any
  4048a0:	sub	w19, w19, #0x1
  4048a4:	nop
  4048a8:	cmp	w19, #0x12
  4048ac:	b.ne	404828 <ferror@plt+0x1a38>  // b.any
  4048b0:	str	x21, [sp, #56]
  4048b4:	b	40484c <ferror@plt+0x1a5c>
  4048b8:	cmp	w19, #0x16
  4048bc:	b.gt	4048e4 <ferror@plt+0x1af4>
  4048c0:	cmp	w19, #0x13
  4048c4:	b.eq	40485c <ferror@plt+0x1a6c>  // b.none
  4048c8:	add	x0, x22, #0x598
  4048cc:	str	x0, [sp, #56]
  4048d0:	b	40484c <ferror@plt+0x1a5c>
  4048d4:	cmp	w19, #0x9
  4048d8:	b.ne	404848 <ferror@plt+0x1a58>  // b.any
  4048dc:	sub	w19, w19, #0x1
  4048e0:	b	4048a8 <ferror@plt+0x1ab8>
  4048e4:	cmp	w19, #0x1c
  4048e8:	b.ne	404848 <ferror@plt+0x1a58>  // b.any
  4048ec:	str	x21, [sp, #56]
  4048f0:	b	40484c <ferror@plt+0x1a5c>
  4048f4:	nop
  4048f8:	stp	x29, x30, [sp, #-16]!
  4048fc:	mov	w0, #0x1                   	// #1
  404900:	mov	x29, sp
  404904:	bl	402a40 <tcdrain@plt>
  404908:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40490c:	add	x0, x0, #0x350
  404910:	mov	w1, #0x2                   	// #2
  404914:	str	w1, [x0, #72]
  404918:	ldp	x29, x30, [sp], #16
  40491c:	ret
  404920:	stp	x29, x30, [sp, #-288]!
  404924:	mov	w9, #0xffffffc8            	// #-56
  404928:	mov	w8, #0xffffff80            	// #-128
  40492c:	mov	x29, sp
  404930:	add	x11, sp, #0x120
  404934:	add	x10, sp, #0xe0
  404938:	stp	x11, x11, [sp, #64]
  40493c:	str	x10, [sp, #80]
  404940:	mov	x10, x0
  404944:	stp	w9, w8, [sp, #88]
  404948:	ldp	x12, x13, [sp, #64]
  40494c:	str	x19, [sp, #16]
  404950:	ldp	x8, x9, [sp, #80]
  404954:	adrp	x19, 42b000 <ferror@plt+0x28210>
  404958:	add	x19, x19, #0x350
  40495c:	stp	x12, x13, [sp, #32]
  404960:	add	x19, x19, #0x50
  404964:	mov	x0, x19
  404968:	stp	x8, x9, [sp, #48]
  40496c:	str	q0, [sp, #96]
  404970:	str	q1, [sp, #112]
  404974:	str	q2, [sp, #128]
  404978:	str	q3, [sp, #144]
  40497c:	str	q4, [sp, #160]
  404980:	str	q5, [sp, #176]
  404984:	str	q6, [sp, #192]
  404988:	str	q7, [sp, #208]
  40498c:	stp	x1, x2, [sp, #232]
  404990:	mov	x2, x10
  404994:	mov	x1, #0x800                 	// #2048
  404998:	stp	x3, x4, [sp, #248]
  40499c:	add	x3, sp, #0x20
  4049a0:	stp	x5, x6, [sp, #264]
  4049a4:	str	x7, [sp, #280]
  4049a8:	bl	402d00 <vsnprintf@plt>
  4049ac:	mov	x0, x19
  4049b0:	ldr	x19, [sp, #16]
  4049b4:	ldp	x29, x30, [sp], #288
  4049b8:	ret
  4049bc:	nop
  4049c0:	stp	x29, x30, [sp, #-288]!
  4049c4:	mov	w9, #0xffffffc8            	// #-56
  4049c8:	mov	w8, #0xffffff80            	// #-128
  4049cc:	mov	x29, sp
  4049d0:	add	x11, sp, #0xe0
  4049d4:	add	x10, sp, #0x120
  4049d8:	stp	x10, x10, [sp, #64]
  4049dc:	mov	x10, x0
  4049e0:	str	x11, [sp, #80]
  4049e4:	stp	w9, w8, [sp, #88]
  4049e8:	ldp	x12, x13, [sp, #64]
  4049ec:	str	x19, [sp, #16]
  4049f0:	ldp	x8, x9, [sp, #80]
  4049f4:	adrp	x19, 42b000 <ferror@plt+0x28210>
  4049f8:	add	x19, x19, #0x350
  4049fc:	stp	x1, x2, [sp, #232]
  404a00:	mov	x1, #0x400                 	// #1024
  404a04:	add	x0, x19, #0x850
  404a08:	mov	x2, x10
  404a0c:	stp	x12, x13, [sp, #32]
  404a10:	stp	x8, x9, [sp, #48]
  404a14:	str	q0, [sp, #96]
  404a18:	str	q1, [sp, #112]
  404a1c:	str	q2, [sp, #128]
  404a20:	str	q3, [sp, #144]
  404a24:	str	q4, [sp, #160]
  404a28:	str	q5, [sp, #176]
  404a2c:	str	q6, [sp, #192]
  404a30:	str	q7, [sp, #208]
  404a34:	stp	x3, x4, [sp, #248]
  404a38:	add	x3, sp, #0x20
  404a3c:	stp	x5, x6, [sp, #264]
  404a40:	str	x7, [sp, #280]
  404a44:	bl	402d00 <vsnprintf@plt>
  404a48:	sub	w1, w0, #0x1
  404a4c:	cmp	w1, #0x3fe
  404a50:	b.ls	404a5c <ferror@plt+0x1c6c>  // b.plast
  404a54:	mov	w0, #0x0                   	// #0
  404a58:	strb	wzr, [x19, #2128]
  404a5c:	ldr	x19, [sp, #16]
  404a60:	ldp	x29, x30, [sp], #288
  404a64:	ret
  404a68:	stp	x29, x30, [sp, #-112]!
  404a6c:	mov	x29, sp
  404a70:	stp	x23, x24, [sp, #48]
  404a74:	adrp	x24, 42a000 <ferror@plt+0x27210>
  404a78:	add	x23, x24, #0x390
  404a7c:	stp	x21, x22, [sp, #32]
  404a80:	adrp	x22, 42b000 <ferror@plt+0x28210>
  404a84:	add	x22, x22, #0x350
  404a88:	ldr	w3, [x23, #624]
  404a8c:	stp	x19, x20, [sp, #16]
  404a90:	mov	w20, w1
  404a94:	cmp	w3, #0x0
  404a98:	stp	x25, x26, [sp, #64]
  404a9c:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  404aa0:	mov	w25, w2
  404aa4:	strb	wzr, [x22, #3152]
  404aa8:	b.eq	404b60 <ferror@plt+0x1d70>  // b.none
  404aac:	add	x21, x22, #0xc50
  404ab0:	mov	x3, x0
  404ab4:	mov	x19, x0
  404ab8:	adrp	x2, 413000 <ferror@plt+0x10210>
  404abc:	mov	x0, x21
  404ac0:	add	x2, x2, #0x708
  404ac4:	mov	x1, #0x80                  	// #128
  404ac8:	bl	4028f0 <snprintf@plt>
  404acc:	cmp	w0, w20
  404ad0:	b.le	404b60 <ferror@plt+0x1d70>
  404ad4:	ldrb	w3, [x24, #912]
  404ad8:	stp	d8, d9, [sp, #80]
  404adc:	ucvtf	s8, x19
  404ae0:	cbz	w3, 404bb4 <ferror@plt+0x1dc4>
  404ae4:	adrp	x26, 413000 <ferror@plt+0x10210>
  404ae8:	adrp	x24, 413000 <ferror@plt+0x10210>
  404aec:	mov	w0, #0x3a800000            	// #981467136
  404af0:	add	x26, x26, #0x710
  404af4:	add	x24, x24, #0x718
  404af8:	mov	x19, x23
  404afc:	str	d10, [sp, #96]
  404b00:	fmov	s10, w0
  404b04:	b	404b20 <ferror@plt+0x1d30>
  404b08:	ldrb	w3, [x19]
  404b0c:	bl	4028f0 <snprintf@plt>
  404b10:	cmp	w0, w20
  404b14:	b.le	404b58 <ferror@plt+0x1d68>
  404b18:	ldrb	w3, [x19, #1]!
  404b1c:	cbz	w3, 404bb0 <ferror@plt+0x1dc0>
  404b20:	fmul	s8, s8, s10
  404b24:	mov	x2, x26
  404b28:	mov	x1, #0x80                  	// #128
  404b2c:	mov	x0, x21
  404b30:	fcvt	d9, s8
  404b34:	fmov	d0, d9
  404b38:	bl	4028f0 <snprintf@plt>
  404b3c:	mov	w3, w0
  404b40:	fmov	d0, d9
  404b44:	mov	x2, x24
  404b48:	mov	x0, x21
  404b4c:	cmp	w3, w20
  404b50:	mov	x1, #0x80                  	// #128
  404b54:	b.gt	404b08 <ferror@plt+0x1d18>
  404b58:	ldp	d8, d9, [sp, #80]
  404b5c:	ldr	d10, [sp, #96]
  404b60:	cmp	w25, #0x0
  404b64:	add	x19, x22, #0xcd0
  404b68:	add	x2, x23, #0x10
  404b6c:	add	x23, x23, #0x8
  404b70:	csel	x2, x23, x2, ne  // ne = any
  404b74:	add	x5, x22, #0xc50
  404b78:	mov	w4, w20
  404b7c:	mov	w3, w20
  404b80:	mov	x0, x19
  404b84:	mov	x1, #0x200                 	// #512
  404b88:	adrp	x6, 413000 <ferror@plt+0x10210>
  404b8c:	add	x6, x6, #0x720
  404b90:	bl	4028f0 <snprintf@plt>
  404b94:	mov	x0, x19
  404b98:	ldp	x19, x20, [sp, #16]
  404b9c:	ldp	x21, x22, [sp, #32]
  404ba0:	ldp	x23, x24, [sp, #48]
  404ba4:	ldp	x25, x26, [sp, #64]
  404ba8:	ldp	x29, x30, [sp], #112
  404bac:	ret
  404bb0:	ldr	d10, [sp, #96]
  404bb4:	mov	w0, #0x3f                  	// #63
  404bb8:	strh	w0, [x22, #3152]
  404bbc:	ldp	d8, d9, [sp, #80]
  404bc0:	b	404b60 <ferror@plt+0x1d70>
  404bc4:	nop
  404bc8:	stp	x29, x30, [sp, #-64]!
  404bcc:	mov	x29, sp
  404bd0:	stp	x19, x20, [sp, #16]
  404bd4:	adrp	x19, 42a000 <ferror@plt+0x27210>
  404bd8:	add	x19, x19, #0x390
  404bdc:	adrp	x20, 42b000 <ferror@plt+0x28210>
  404be0:	add	x20, x20, #0x350
  404be4:	stp	x21, x22, [sp, #32]
  404be8:	mov	w21, w0
  404bec:	ldr	w2, [x19, #624]
  404bf0:	strb	wzr, [x20, #3792]
  404bf4:	mov	w22, w1
  404bf8:	cbz	w2, 404c04 <ferror@plt+0x1e14>
  404bfc:	fcmpe	s0, #0.0
  404c00:	b.ls	404c3c <ferror@plt+0x1e4c>  // b.plast
  404c04:	str	d8, [sp, #56]
  404c08:	fcvt	d8, s0
  404c0c:	str	x23, [sp, #48]
  404c10:	add	x23, x20, #0xed0
  404c14:	mov	x0, x23
  404c18:	adrp	x2, 413000 <ferror@plt+0x10210>
  404c1c:	mov	x1, #0x80                  	// #128
  404c20:	add	x2, x2, #0x728
  404c24:	fmov	d0, d8
  404c28:	bl	4028f0 <snprintf@plt>
  404c2c:	cmp	w0, w21
  404c30:	b.gt	404c84 <ferror@plt+0x1e94>
  404c34:	ldr	x23, [sp, #48]
  404c38:	ldr	d8, [sp, #56]
  404c3c:	cmp	w22, #0x0
  404c40:	add	x2, x19, #0x10
  404c44:	add	x22, x20, #0xcd0
  404c48:	add	x19, x19, #0x8
  404c4c:	csel	x2, x19, x2, ne  // ne = any
  404c50:	add	x5, x20, #0xed0
  404c54:	mov	w4, w21
  404c58:	mov	w3, w21
  404c5c:	mov	x0, x22
  404c60:	mov	x1, #0x200                 	// #512
  404c64:	adrp	x6, 413000 <ferror@plt+0x10210>
  404c68:	add	x6, x6, #0x720
  404c6c:	bl	4028f0 <snprintf@plt>
  404c70:	mov	x0, x22
  404c74:	ldp	x19, x20, [sp, #16]
  404c78:	ldp	x21, x22, [sp, #32]
  404c7c:	ldp	x29, x30, [sp], #64
  404c80:	ret
  404c84:	fmov	d0, d8
  404c88:	mov	x0, x23
  404c8c:	mov	w3, w21
  404c90:	adrp	x2, 413000 <ferror@plt+0x10210>
  404c94:	mov	x1, #0x80                  	// #128
  404c98:	add	x2, x2, #0x730
  404c9c:	bl	4028f0 <snprintf@plt>
  404ca0:	cmp	w0, w21
  404ca4:	b.le	404c34 <ferror@plt+0x1e44>
  404ca8:	mov	w0, #0x3f                  	// #63
  404cac:	strh	w0, [x20, #3792]
  404cb0:	ldr	x23, [sp, #48]
  404cb4:	ldr	d8, [sp, #56]
  404cb8:	b	404c3c <ferror@plt+0x1e4c>
  404cbc:	nop
  404cc0:	stp	x29, x30, [sp, #-64]!
  404cc4:	adrp	x6, 42a000 <ferror@plt+0x27210>
  404cc8:	mov	x29, sp
  404ccc:	stp	x19, x20, [sp, #16]
  404cd0:	add	x20, x6, #0x390
  404cd4:	adrp	x19, 42b000 <ferror@plt+0x28210>
  404cd8:	add	x19, x19, #0x350
  404cdc:	stp	x21, x22, [sp, #32]
  404ce0:	ldr	w4, [x20, #624]
  404ce4:	mov	w21, w2
  404ce8:	mov	w22, w3
  404cec:	strb	wzr, [x19, #3920]
  404cf0:	cmp	w4, #0x0
  404cf4:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  404cf8:	b.eq	404d5c <ferror@plt+0x1f6c>  // b.none
  404cfc:	str	x23, [sp, #48]
  404d00:	mov	w5, w0
  404d04:	str	d8, [sp, #56]
  404d08:	cmp	w0, #0x0
  404d0c:	ucvtf	s8, x1
  404d10:	b.le	404da4 <ferror@plt+0x1fb4>
  404d14:	mov	w0, #0x3a800000            	// #981467136
  404d18:	fmov	s0, w0
  404d1c:	cmp	w5, #0x1
  404d20:	fmul	s8, s8, s0
  404d24:	b.eq	404dd4 <ferror@plt+0x1fe4>  // b.none
  404d28:	fmul	s8, s8, s0
  404d2c:	cmp	w5, #0x2
  404d30:	b.eq	404e84 <ferror@plt+0x2094>  // b.none
  404d34:	fmul	s8, s8, s0
  404d38:	cmp	w5, #0x3
  404d3c:	b.eq	404e9c <ferror@plt+0x20ac>  // b.none
  404d40:	fmul	s0, s8, s0
  404d44:	cmp	w5, #0x4
  404d48:	b.eq	404e90 <ferror@plt+0x20a0>  // b.none
  404d4c:	mov	w0, #0x3f                  	// #63
  404d50:	strh	w0, [x19, #3920]
  404d54:	ldr	x23, [sp, #48]
  404d58:	ldr	d8, [sp, #56]
  404d5c:	cmp	w22, #0x0
  404d60:	add	x0, x20, #0x10
  404d64:	add	x22, x19, #0xcd0
  404d68:	add	x2, x20, #0x8
  404d6c:	csel	x2, x2, x0, ne  // ne = any
  404d70:	add	x5, x19, #0xf50
  404d74:	mov	w4, w21
  404d78:	mov	w3, w21
  404d7c:	mov	x0, x22
  404d80:	mov	x1, #0x200                 	// #512
  404d84:	adrp	x6, 413000 <ferror@plt+0x10210>
  404d88:	add	x6, x6, #0x720
  404d8c:	bl	4028f0 <snprintf@plt>
  404d90:	mov	x0, x22
  404d94:	ldp	x19, x20, [sp, #16]
  404d98:	ldp	x21, x22, [sp, #32]
  404d9c:	ldp	x29, x30, [sp], #64
  404da0:	ret
  404da4:	ldrb	w3, [x6, #912]
  404da8:	fcvt	d0, s8
  404dac:	add	x0, x19, #0xf50
  404db0:	adrp	x2, 413000 <ferror@plt+0x10210>
  404db4:	mov	x1, #0x80                  	// #128
  404db8:	add	x2, x2, #0x738
  404dbc:	bl	4028f0 <snprintf@plt>
  404dc0:	cmp	w21, w0
  404dc4:	b.ge	404d54 <ferror@plt+0x1f64>  // b.tcont
  404dc8:	mov	w0, #0x3a800000            	// #981467136
  404dcc:	fmov	s0, w0
  404dd0:	fmul	s8, s8, s0
  404dd4:	ldrb	w3, [x20, #1]
  404dd8:	fcvt	d0, s8
  404ddc:	adrp	x23, 413000 <ferror@plt+0x10210>
  404de0:	add	x23, x23, #0x710
  404de4:	mov	x2, x23
  404de8:	add	x0, x19, #0xf50
  404dec:	mov	x1, #0x80                  	// #128
  404df0:	bl	4028f0 <snprintf@plt>
  404df4:	cmp	w21, w0
  404df8:	b.ge	404d54 <ferror@plt+0x1f64>  // b.tcont
  404dfc:	mov	w0, #0x3a800000            	// #981467136
  404e00:	fmov	s0, w0
  404e04:	fmul	s8, s8, s0
  404e08:	ldrb	w3, [x20, #2]
  404e0c:	fcvt	d0, s8
  404e10:	mov	x2, x23
  404e14:	add	x0, x19, #0xf50
  404e18:	mov	x1, #0x80                  	// #128
  404e1c:	bl	4028f0 <snprintf@plt>
  404e20:	cmp	w21, w0
  404e24:	b.ge	404d54 <ferror@plt+0x1f64>  // b.tcont
  404e28:	mov	w0, #0x3a800000            	// #981467136
  404e2c:	fmov	s0, w0
  404e30:	fmul	s8, s8, s0
  404e34:	ldrb	w3, [x20, #3]
  404e38:	fcvt	d0, s8
  404e3c:	mov	x2, x23
  404e40:	add	x0, x19, #0xf50
  404e44:	mov	x1, #0x80                  	// #128
  404e48:	bl	4028f0 <snprintf@plt>
  404e4c:	cmp	w21, w0
  404e50:	b.ge	404d54 <ferror@plt+0x1f64>  // b.tcont
  404e54:	mov	w0, #0x3a800000            	// #981467136
  404e58:	fmov	s0, w0
  404e5c:	fmul	s0, s8, s0
  404e60:	fcvt	d0, s0
  404e64:	ldrb	w3, [x20, #4]
  404e68:	mov	x2, x23
  404e6c:	add	x0, x19, #0xf50
  404e70:	mov	x1, #0x80                  	// #128
  404e74:	bl	4028f0 <snprintf@plt>
  404e78:	cmp	w0, w21
  404e7c:	b.gt	404d4c <ferror@plt+0x1f5c>
  404e80:	b	404d54 <ferror@plt+0x1f64>
  404e84:	adrp	x23, 413000 <ferror@plt+0x10210>
  404e88:	add	x23, x23, #0x710
  404e8c:	b	404e08 <ferror@plt+0x2018>
  404e90:	adrp	x23, 413000 <ferror@plt+0x10210>
  404e94:	add	x23, x23, #0x710
  404e98:	b	404e60 <ferror@plt+0x2070>
  404e9c:	adrp	x23, 413000 <ferror@plt+0x10210>
  404ea0:	add	x23, x23, #0x710
  404ea4:	b	404e34 <ferror@plt+0x2044>
  404ea8:	ldr	x0, [x0]
  404eac:	mov	x2, x1
  404eb0:	ldr	x1, [x0, #488]
  404eb4:	cbz	x1, 404ee4 <ferror@plt+0x20f4>
  404eb8:	ldr	x0, [x2]
  404ebc:	ldr	x0, [x0, #488]
  404ec0:	cbz	x0, 404ee4 <ferror@plt+0x20f4>
  404ec4:	stp	x29, x30, [sp, #-16]!
  404ec8:	mov	x29, sp
  404ecc:	bl	402b60 <strcmp@plt>
  404ed0:	adrp	x1, 42b000 <ferror@plt+0x28210>
  404ed4:	ldp	x29, x30, [sp], #16
  404ed8:	ldr	w1, [x1, #848]
  404edc:	mul	w0, w0, w1
  404ee0:	ret
  404ee4:	mov	w0, #0x0                   	// #0
  404ee8:	ret
  404eec:	nop
  404ef0:	ldr	x0, [x0]
  404ef4:	mov	x2, x1
  404ef8:	ldr	x1, [x0, #1032]
  404efc:	cbz	x1, 404f2c <ferror@plt+0x213c>
  404f00:	ldr	x0, [x2]
  404f04:	ldr	x0, [x0, #1032]
  404f08:	cbz	x0, 404f2c <ferror@plt+0x213c>
  404f0c:	stp	x29, x30, [sp, #-16]!
  404f10:	mov	x29, sp
  404f14:	bl	402b60 <strcmp@plt>
  404f18:	adrp	x1, 42b000 <ferror@plt+0x28210>
  404f1c:	ldp	x29, x30, [sp], #16
  404f20:	ldr	w1, [x1, #848]
  404f24:	mul	w0, w0, w1
  404f28:	ret
  404f2c:	mov	w0, #0x0                   	// #0
  404f30:	ret
  404f34:	nop
  404f38:	ldr	x0, [x0]
  404f3c:	mov	x2, x1
  404f40:	ldr	x0, [x0, #464]
  404f44:	ldr	x1, [x0]
  404f48:	cbz	x1, 404f7c <ferror@plt+0x218c>
  404f4c:	ldr	x0, [x2]
  404f50:	ldr	x0, [x0, #464]
  404f54:	ldr	x0, [x0]
  404f58:	cbz	x0, 404f7c <ferror@plt+0x218c>
  404f5c:	stp	x29, x30, [sp, #-16]!
  404f60:	mov	x29, sp
  404f64:	bl	402b60 <strcmp@plt>
  404f68:	adrp	x1, 42b000 <ferror@plt+0x28210>
  404f6c:	ldp	x29, x30, [sp], #16
  404f70:	ldr	w1, [x1, #848]
  404f74:	mul	w0, w0, w1
  404f78:	ret
  404f7c:	mov	w0, #0x0                   	// #0
  404f80:	ret
  404f84:	nop
  404f88:	ldr	x0, [x0]
  404f8c:	mov	x2, x1
  404f90:	ldr	x1, [x0, #504]
  404f94:	cbz	x1, 404fc4 <ferror@plt+0x21d4>
  404f98:	ldr	x0, [x2]
  404f9c:	ldr	x0, [x0, #504]
  404fa0:	cbz	x0, 404fc4 <ferror@plt+0x21d4>
  404fa4:	stp	x29, x30, [sp, #-16]!
  404fa8:	mov	x29, sp
  404fac:	bl	402b60 <strcmp@plt>
  404fb0:	adrp	x1, 42b000 <ferror@plt+0x28210>
  404fb4:	ldp	x29, x30, [sp], #16
  404fb8:	ldr	w1, [x1, #848]
  404fbc:	mul	w0, w0, w1
  404fc0:	ret
  404fc4:	mov	w0, #0x0                   	// #0
  404fc8:	ret
  404fcc:	nop
  404fd0:	ldr	x0, [x0]
  404fd4:	mov	x2, x1
  404fd8:	ldr	x0, [x0, #480]
  404fdc:	ldr	x1, [x0]
  404fe0:	cbz	x1, 405014 <ferror@plt+0x2224>
  404fe4:	ldr	x0, [x2]
  404fe8:	ldr	x0, [x0, #480]
  404fec:	ldr	x0, [x0]
  404ff0:	cbz	x0, 405014 <ferror@plt+0x2224>
  404ff4:	stp	x29, x30, [sp, #-16]!
  404ff8:	mov	x29, sp
  404ffc:	bl	402b60 <strcmp@plt>
  405000:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405004:	ldp	x29, x30, [sp], #16
  405008:	ldr	w1, [x1, #848]
  40500c:	mul	w0, w0, w1
  405010:	ret
  405014:	mov	w0, #0x0                   	// #0
  405018:	ret
  40501c:	nop
  405020:	stp	x29, x30, [sp, #-16]!
  405024:	mov	x29, sp
  405028:	ldr	x2, [x0]
  40502c:	ldr	x0, [x1]
  405030:	add	x1, x2, #0x2a5
  405034:	add	x0, x0, #0x2a5
  405038:	bl	402b60 <strcmp@plt>
  40503c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405040:	ldp	x29, x30, [sp], #16
  405044:	ldr	w1, [x1, #848]
  405048:	mul	w0, w0, w1
  40504c:	ret
  405050:	stp	x29, x30, [sp, #-16]!
  405054:	mov	x29, sp
  405058:	ldr	x2, [x0]
  40505c:	ldr	x0, [x1]
  405060:	add	x1, x2, #0x242
  405064:	add	x0, x0, #0x242
  405068:	bl	402b60 <strcmp@plt>
  40506c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405070:	ldp	x29, x30, [sp], #16
  405074:	ldr	w1, [x1, #848]
  405078:	mul	w0, w0, w1
  40507c:	ret
  405080:	stp	x29, x30, [sp, #-16]!
  405084:	mov	x29, sp
  405088:	ldr	x2, [x0]
  40508c:	ldr	x0, [x1]
  405090:	add	x1, x2, #0x221
  405094:	add	x0, x0, #0x221
  405098:	bl	402b60 <strcmp@plt>
  40509c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4050a0:	ldp	x29, x30, [sp], #16
  4050a4:	ldr	w1, [x1, #848]
  4050a8:	mul	w0, w0, w1
  4050ac:	ret
  4050b0:	stp	x29, x30, [sp, #-16]!
  4050b4:	mov	x29, sp
  4050b8:	ldr	x2, [x0]
  4050bc:	ldr	x0, [x1]
  4050c0:	add	x1, x2, #0x200
  4050c4:	add	x0, x0, #0x200
  4050c8:	bl	402b60 <strcmp@plt>
  4050cc:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4050d0:	ldp	x29, x30, [sp], #16
  4050d4:	ldr	w1, [x1, #848]
  4050d8:	mul	w0, w0, w1
  4050dc:	ret
  4050e0:	ldr	x0, [x0]
  4050e4:	mov	x2, x1
  4050e8:	ldr	x1, [x0, #496]
  4050ec:	cbz	x1, 40511c <ferror@plt+0x232c>
  4050f0:	ldr	x0, [x2]
  4050f4:	ldr	x0, [x0, #496]
  4050f8:	cbz	x0, 40511c <ferror@plt+0x232c>
  4050fc:	stp	x29, x30, [sp, #-16]!
  405100:	mov	x29, sp
  405104:	bl	402a00 <strverscmp@plt>
  405108:	adrp	x1, 42b000 <ferror@plt+0x28210>
  40510c:	ldp	x29, x30, [sp], #16
  405110:	ldr	w1, [x1, #848]
  405114:	mul	w0, w0, w1
  405118:	ret
  40511c:	mov	w0, #0x0                   	// #0
  405120:	ret
  405124:	nop
  405128:	ldr	x3, [x0]
  40512c:	ldr	x2, [x1]
  405130:	ldr	x1, [x3, #320]
  405134:	ldr	x0, [x2, #320]
  405138:	ldr	x3, [x3, #368]
  40513c:	ldr	x2, [x2, #368]
  405140:	add	x1, x1, x3
  405144:	add	x0, x0, x2
  405148:	cmp	x1, x0
  40514c:	b.cc	405174 <ferror@plt+0x2384>  // b.lo, b.ul, b.last
  405150:	mov	w0, #0x0                   	// #0
  405154:	b.hi	40515c <ferror@plt+0x236c>  // b.pmore
  405158:	ret
  40515c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405160:	mov	w0, #0xffffffff            	// #-1
  405164:	ldr	w1, [x1, #848]
  405168:	cmp	w1, #0x1
  40516c:	cneg	w0, w0, lt  // lt = tstop
  405170:	ret
  405174:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405178:	mov	w0, #0x1                   	// #1
  40517c:	ldr	w1, [x1, #848]
  405180:	cmp	w1, w0
  405184:	cneg	w0, w0, lt  // lt = tstop
  405188:	ret
  40518c:	nop
  405190:	ldr	x4, [x0]
  405194:	adrp	x6, 42b000 <ferror@plt+0x28210>
  405198:	ldr	x3, [x1]
  40519c:	add	x2, x6, #0x350
  4051a0:	ldp	x1, x7, [x4, #32]
  4051a4:	ldr	w0, [x2, #4048]
  4051a8:	ldp	x5, x2, [x3, #32]
  4051ac:	add	x1, x1, x7
  4051b0:	add	x2, x2, x5
  4051b4:	cbz	w0, 4051e8 <ferror@plt+0x23f8>
  4051b8:	ldp	x5, x7, [x4, #48]
  4051bc:	ldr	x0, [x3, #48]
  4051c0:	ldr	x4, [x3, #56]
  4051c4:	add	x3, x5, x7
  4051c8:	add	x0, x0, x4
  4051cc:	add	x1, x3, x1
  4051d0:	add	x2, x0, x2
  4051d4:	cmp	x1, x2
  4051d8:	b.cc	405208 <ferror@plt+0x2418>  // b.lo, b.ul, b.last
  4051dc:	mov	w0, #0x0                   	// #0
  4051e0:	b.hi	4051f4 <ferror@plt+0x2404>  // b.pmore
  4051e4:	ret
  4051e8:	cmp	x2, x1
  4051ec:	b.hi	405208 <ferror@plt+0x2418>  // b.pmore
  4051f0:	b.cs	4051e4 <ferror@plt+0x23f4>  // b.hs, b.nlast
  4051f4:	ldr	w1, [x6, #848]
  4051f8:	mov	w0, #0xffffffff            	// #-1
  4051fc:	cmp	w1, #0x1
  405200:	cneg	w0, w0, lt  // lt = tstop
  405204:	ret
  405208:	ldr	w1, [x6, #848]
  40520c:	mov	w0, #0x1                   	// #1
  405210:	cmp	w1, w0
  405214:	cneg	w0, w0, lt  // lt = tstop
  405218:	ret
  40521c:	nop
  405220:	stp	x29, x30, [sp, #-32]!
  405224:	mov	x29, sp
  405228:	str	x19, [sp, #16]
  40522c:	adrp	x19, 42b000 <ferror@plt+0x28210>
  405230:	add	x2, x19, #0x350
  405234:	ldr	w3, [x2, #4052]
  405238:	ldr	x2, [x0]
  40523c:	cbz	w3, 405278 <ferror@plt+0x2488>
  405240:	ldr	x2, [x2, #472]
  405244:	cbz	x2, 40529c <ferror@plt+0x24ac>
  405248:	ldr	x1, [x1]
  40524c:	mov	w0, #0x0                   	// #0
  405250:	ldr	x3, [x1, #472]
  405254:	cbz	x3, 405290 <ferror@plt+0x24a0>
  405258:	ldr	x1, [x2]
  40525c:	ldr	x0, [x3]
  405260:	bl	402b60 <strcmp@plt>
  405264:	ldr	w1, [x19, #848]
  405268:	ldr	x19, [sp, #16]
  40526c:	ldp	x29, x30, [sp], #32
  405270:	mul	w0, w0, w1
  405274:	ret
  405278:	ldr	x0, [x1]
  40527c:	add	x1, x2, #0x308
  405280:	add	x0, x0, #0x308
  405284:	bl	402b60 <strcmp@plt>
  405288:	ldr	w1, [x19, #848]
  40528c:	mul	w0, w0, w1
  405290:	ldr	x19, [sp, #16]
  405294:	ldp	x29, x30, [sp], #32
  405298:	ret
  40529c:	mov	w0, #0x0                   	// #0
  4052a0:	b	405290 <ferror@plt+0x24a0>
  4052a4:	nop
  4052a8:	sub	sp, sp, #0x70
  4052ac:	stp	x29, x30, [sp, #16]
  4052b0:	add	x29, sp, #0x10
  4052b4:	stp	x19, x20, [sp, #32]
  4052b8:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4052bc:	add	x19, x19, #0x450
  4052c0:	mov	x20, x0
  4052c4:	stp	x21, x22, [sp, #48]
  4052c8:	ldur	w0, [x19, #-224]
  4052cc:	stp	x23, x24, [sp, #64]
  4052d0:	stp	x25, x26, [sp, #80]
  4052d4:	stp	x27, x28, [sp, #96]
  4052d8:	cbz	w0, 405578 <ferror@plt+0x2788>
  4052dc:	adrp	x21, 413000 <ferror@plt+0x10210>
  4052e0:	add	x21, x21, #0x748
  4052e4:	ldr	w22, [x20, #204]
  4052e8:	add	x23, x20, #0x308
  4052ec:	tbnz	w22, #3, 4053e8 <ferror@plt+0x25f8>
  4052f0:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4052f4:	adrp	x0, 417000 <ferror@plt+0x14210>
  4052f8:	add	x0, x0, #0x4a8
  4052fc:	ldr	x1, [x1, #784]
  405300:	ldr	x1, [x1, #32]
  405304:	ldr	x1, [x1, #216]
  405308:	cmp	x1, #0x0
  40530c:	csel	x1, x0, x1, eq  // eq = none
  405310:	mov	x0, x23
  405314:	mov	x2, #0x20                  	// #32
  405318:	bl	402d20 <strncpy@plt>
  40531c:	strb	wzr, [x20, #807]
  405320:	add	x28, x20, #0x1c8
  405324:	add	x27, x20, #0x208
  405328:	add	x26, x20, #0x248
  40532c:	add	x25, x20, #0x2c8
  405330:	tbz	w22, #11, 40534c <ferror@plt+0x255c>
  405334:	adrp	x24, 42b000 <ferror@plt+0x28210>
  405338:	ldr	x0, [x24, #784]
  40533c:	ldr	x1, [x0, #24]
  405340:	ldrsh	w1, [x1, #26]
  405344:	cmp	w1, #0x0
  405348:	b.gt	4053f8 <ferror@plt+0x2608>
  40534c:	strb	wzr, [x20, #392]
  405350:	sub	x24, x19, #0x100
  405354:	mov	x1, x24
  405358:	mov	x2, #0x40                  	// #64
  40535c:	mov	x0, x28
  405360:	bl	402d20 <strncpy@plt>
  405364:	strb	wzr, [x20, #519]
  405368:	mov	x1, x23
  40536c:	mov	x2, #0x40                  	// #64
  405370:	mov	x0, x27
  405374:	bl	402d20 <strncpy@plt>
  405378:	strb	wzr, [x20, #583]
  40537c:	mov	x1, x24
  405380:	mov	x2, #0x40                  	// #64
  405384:	mov	x0, x26
  405388:	bl	402d20 <strncpy@plt>
  40538c:	strb	wzr, [x20, #647]
  405390:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405394:	add	x1, x1, #0x350
  405398:	mov	x0, x25
  40539c:	add	x1, x1, #0xfe0
  4053a0:	mov	x2, #0x40                  	// #64
  4053a4:	bl	402d20 <strncpy@plt>
  4053a8:	strb	wzr, [x20, #775]
  4053ac:	tst	x22, #0x400
  4053b0:	sub	x4, x19, #0x100
  4053b4:	csel	x4, x4, x23, eq  // eq = none
  4053b8:	mov	x3, x25
  4053bc:	mov	x2, x21
  4053c0:	add	x0, x20, #0x288
  4053c4:	ldp	x29, x30, [sp, #16]
  4053c8:	mov	x1, #0x40                  	// #64
  4053cc:	ldp	x19, x20, [sp, #32]
  4053d0:	ldp	x21, x22, [sp, #48]
  4053d4:	ldp	x23, x24, [sp, #64]
  4053d8:	ldp	x25, x26, [sp, #80]
  4053dc:	ldp	x27, x28, [sp, #96]
  4053e0:	add	sp, sp, #0x70
  4053e4:	b	4028f0 <snprintf@plt>
  4053e8:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4053ec:	add	x1, x1, #0x350
  4053f0:	add	x1, x1, #0xfe0
  4053f4:	b	405310 <ferror@plt+0x2520>
  4053f8:	ldr	x0, [x0, #32]
  4053fc:	mov	w7, #0x0                   	// #0
  405400:	ldr	w1, [x20, #220]
  405404:	mov	w6, #0x0                   	// #0
  405408:	mov	w5, #0x0                   	// #0
  40540c:	mov	w4, #0x0                   	// #0
  405410:	ldr	x0, [x0, #2872]
  405414:	str	wzr, [sp]
  405418:	str	wzr, [sp, #8]
  40541c:	mov	w3, #0x0                   	// #0
  405420:	mov	w2, #0x0                   	// #0
  405424:	sub	x22, x19, #0x100
  405428:	bl	402990 <tparm@plt>
  40542c:	mov	x1, x0
  405430:	mov	x2, #0x40                  	// #64
  405434:	add	x0, x20, #0x188
  405438:	bl	402d20 <strncpy@plt>
  40543c:	strb	wzr, [x20, #455]
  405440:	ldr	x0, [x24, #784]
  405444:	mov	w7, #0x0                   	// #0
  405448:	ldr	w1, [x20, #224]
  40544c:	mov	w6, #0x0                   	// #0
  405450:	mov	w5, #0x0                   	// #0
  405454:	mov	w4, #0x0                   	// #0
  405458:	ldr	x0, [x0, #32]
  40545c:	mov	w3, #0x0                   	// #0
  405460:	mov	w2, #0x0                   	// #0
  405464:	ldr	x0, [x0, #2872]
  405468:	str	wzr, [sp]
  40546c:	str	wzr, [sp, #8]
  405470:	bl	402990 <tparm@plt>
  405474:	mov	x3, x0
  405478:	mov	x4, x22
  40547c:	mov	x2, x21
  405480:	mov	x1, #0x40                  	// #64
  405484:	mov	x0, x28
  405488:	bl	4028f0 <snprintf@plt>
  40548c:	ldr	x0, [x24, #784]
  405490:	mov	w7, #0x0                   	// #0
  405494:	ldr	w1, [x20, #224]
  405498:	mov	w6, #0x0                   	// #0
  40549c:	mov	w5, #0x0                   	// #0
  4054a0:	mov	w4, #0x0                   	// #0
  4054a4:	ldr	x0, [x0, #32]
  4054a8:	mov	w3, #0x0                   	// #0
  4054ac:	mov	w2, #0x0                   	// #0
  4054b0:	ldr	x0, [x0, #2872]
  4054b4:	str	wzr, [sp]
  4054b8:	str	wzr, [sp, #8]
  4054bc:	bl	402990 <tparm@plt>
  4054c0:	mov	x3, x0
  4054c4:	mov	x4, x23
  4054c8:	mov	x2, x21
  4054cc:	mov	x1, #0x40                  	// #64
  4054d0:	mov	x0, x27
  4054d4:	bl	4028f0 <snprintf@plt>
  4054d8:	ldr	x0, [x24, #784]
  4054dc:	mov	w7, #0x0                   	// #0
  4054e0:	ldr	w1, [x20, #228]
  4054e4:	mov	w6, #0x0                   	// #0
  4054e8:	mov	w5, #0x0                   	// #0
  4054ec:	mov	w4, #0x0                   	// #0
  4054f0:	ldr	x0, [x0, #32]
  4054f4:	mov	w3, #0x0                   	// #0
  4054f8:	mov	w2, #0x0                   	// #0
  4054fc:	ldr	x0, [x0, #2872]
  405500:	str	wzr, [sp]
  405504:	str	wzr, [sp, #8]
  405508:	bl	402990 <tparm@plt>
  40550c:	mov	x3, x0
  405510:	mov	x4, x22
  405514:	mov	x2, x21
  405518:	mov	x1, #0x40                  	// #64
  40551c:	mov	x0, x26
  405520:	bl	4028f0 <snprintf@plt>
  405524:	ldr	x0, [x24, #784]
  405528:	mov	w7, #0x0                   	// #0
  40552c:	ldr	w1, [x20, #232]
  405530:	mov	w6, #0x0                   	// #0
  405534:	mov	w5, #0x0                   	// #0
  405538:	mov	w4, #0x0                   	// #0
  40553c:	ldr	x0, [x0, #32]
  405540:	mov	w3, #0x0                   	// #0
  405544:	mov	w2, #0x0                   	// #0
  405548:	ldr	x0, [x0, #2872]
  40554c:	str	wzr, [sp]
  405550:	str	wzr, [sp, #8]
  405554:	bl	402990 <tparm@plt>
  405558:	mov	x4, x0
  40555c:	add	x3, x19, #0x80
  405560:	mov	x2, x21
  405564:	mov	x0, x25
  405568:	mov	x1, #0x40                  	// #64
  40556c:	bl	4028f0 <snprintf@plt>
  405570:	ldr	w22, [x20, #204]
  405574:	b	4053ac <ferror@plt+0x25bc>
  405578:	adrp	x24, 42b000 <ferror@plt+0x28210>
  40557c:	adrp	x21, 417000 <ferror@plt+0x14210>
  405580:	add	x21, x21, #0x4a8
  405584:	mov	x2, #0x20                  	// #32
  405588:	ldr	x1, [x24, #784]
  40558c:	sub	x0, x19, #0xd0
  405590:	sub	x26, x19, #0x90
  405594:	sub	x25, x19, #0x10
  405598:	add	x23, x19, #0x10
  40559c:	ldr	x27, [x1, #32]
  4055a0:	ldr	x1, [x27, #48]
  4055a4:	cmp	x1, #0x0
  4055a8:	csel	x1, x21, x1, eq  // eq = none
  4055ac:	bl	402d20 <strncpy@plt>
  4055b0:	sturb	wzr, [x19, #-177]
  4055b4:	mov	x2, #0x20                  	// #32
  4055b8:	sub	x0, x19, #0xb0
  4055bc:	ldr	x22, [x27, #56]
  4055c0:	cmp	x22, #0x0
  4055c4:	csel	x22, x21, x22, eq  // eq = none
  4055c8:	mov	x1, x22
  4055cc:	bl	402d20 <strncpy@plt>
  4055d0:	sturb	wzr, [x19, #-145]
  4055d4:	mov	x0, x26
  4055d8:	mov	x2, #0x20                  	// #32
  4055dc:	ldr	x1, [x27, #40]
  4055e0:	cmp	x1, #0x0
  4055e4:	csel	x1, x21, x1, eq  // eq = none
  4055e8:	bl	402d20 <strncpy@plt>
  4055ec:	sturb	wzr, [x19, #-113]
  4055f0:	mov	x3, x22
  4055f4:	add	x0, x26, #0x20
  4055f8:	mov	x1, #0x20                  	// #32
  4055fc:	adrp	x2, 413000 <ferror@plt+0x10210>
  405600:	add	x2, x2, #0x740
  405604:	bl	4028f0 <snprintf@plt>
  405608:	ldr	x26, [x24, #784]
  40560c:	mov	x2, #0x20                  	// #32
  405610:	sub	x0, x19, #0x50
  405614:	ldr	x22, [x26, #32]
  405618:	ldr	x1, [x22, #160]
  40561c:	cmp	x1, #0x0
  405620:	csel	x1, x21, x1, eq  // eq = none
  405624:	bl	402d20 <strncpy@plt>
  405628:	sturb	wzr, [x19, #-49]
  40562c:	ldr	x1, [x22, #128]
  405630:	mov	x2, #0x20                  	// #32
  405634:	sub	x0, x19, #0x30
  405638:	cmp	x1, #0x0
  40563c:	csel	x1, x21, x1, eq  // eq = none
  405640:	bl	402d20 <strncpy@plt>
  405644:	sturb	wzr, [x19, #-17]
  405648:	ldr	x1, [x22, #104]
  40564c:	mov	x2, #0x20                  	// #32
  405650:	mov	x0, x25
  405654:	cmp	x1, #0x0
  405658:	csel	x1, x21, x1, eq  // eq = none
  40565c:	bl	402d20 <strncpy@plt>
  405660:	strb	wzr, [x19, #15]
  405664:	ldr	x1, [x22, #96]
  405668:	mov	x0, x23
  40566c:	mov	x2, #0x20                  	// #32
  405670:	adrp	x23, 42b000 <ferror@plt+0x28210>
  405674:	cmp	x1, #0x0
  405678:	add	x23, x23, #0x350
  40567c:	csel	x1, x21, x1, eq  // eq = none
  405680:	bl	402d20 <strncpy@plt>
  405684:	mov	x3, x0
  405688:	ldr	x1, [x22, #312]
  40568c:	add	x4, x23, #0xfe0
  405690:	mov	x0, x4
  405694:	mov	x2, #0x20                  	// #32
  405698:	cmp	x1, #0x0
  40569c:	strb	wzr, [x3, #31]
  4056a0:	csel	x1, x21, x1, eq  // eq = none
  4056a4:	bl	402d20 <strncpy@plt>
  4056a8:	strb	wzr, [x0, #31]
  4056ac:	ldr	x1, [x22, #272]
  4056b0:	sub	x0, x19, #0x100
  4056b4:	mov	x2, #0x20                  	// #32
  4056b8:	cmp	x1, #0x0
  4056bc:	csel	x1, x21, x1, eq  // eq = none
  4056c0:	bl	402d20 <strncpy@plt>
  4056c4:	sturb	wzr, [x19, #-225]
  4056c8:	ldr	x0, [x26, #16]
  4056cc:	ldrb	w0, [x0, #4]
  4056d0:	cbnz	w0, 405748 <ferror@plt+0x2958>
  4056d4:	ldr	x1, [x22, #1216]
  4056d8:	add	x3, x19, #0x30
  4056dc:	mov	x0, x3
  4056e0:	mov	x2, #0x20                  	// #32
  4056e4:	cmp	x1, #0x0
  4056e8:	add	x25, x19, #0x50
  4056ec:	csel	x1, x21, x1, eq  // eq = none
  4056f0:	bl	402d20 <strncpy@plt>
  4056f4:	strb	wzr, [x0, #31]
  4056f8:	ldr	x1, [x22, #1208]
  4056fc:	mov	x0, x25
  405700:	mov	x2, #0x20                  	// #32
  405704:	cmp	x1, #0x0
  405708:	csel	x1, x21, x1, eq  // eq = none
  40570c:	bl	402d20 <strncpy@plt>
  405710:	strb	wzr, [x19, #111]
  405714:	ldrb	w0, [x19, #48]
  405718:	cbnz	w0, 4057c4 <ferror@plt+0x29d4>
  40571c:	strb	wzr, [x19, #48]
  405720:	strb	wzr, [x19, #80]
  405724:	ldr	x0, [x26, #16]
  405728:	ldrb	w0, [x0, #1]
  40572c:	cbz	w0, 405738 <ferror@plt+0x2948>
  405730:	mov	w0, #0x1                   	// #1
  405734:	str	w0, [x19, #112]
  405738:	add	x0, x19, #0x30
  40573c:	bl	402840 <putp@plt>
  405740:	ldr	x0, [x24, #784]
  405744:	ldr	x22, [x0, #32]
  405748:	adrp	x0, 417000 <ferror@plt+0x14210>
  40574c:	ldr	x4, [x22, #2376]
  405750:	add	x0, x0, #0x4a8
  405754:	add	x22, x19, #0x80
  405758:	adrp	x21, 413000 <ferror@plt+0x10210>
  40575c:	cmp	x4, #0x0
  405760:	add	x21, x21, #0x748
  405764:	csel	x4, x0, x4, eq  // eq = none
  405768:	add	x3, x23, #0xfe0
  40576c:	mov	x2, x21
  405770:	mov	x1, #0x20                  	// #32
  405774:	mov	x0, x22
  405778:	bl	4028f0 <snprintf@plt>
  40577c:	mov	x2, x21
  405780:	mov	x1, #0x20                  	// #32
  405784:	mov	x3, x22
  405788:	sub	x4, x19, #0xd0
  40578c:	add	x0, x19, #0xa0
  405790:	bl	4028f0 <snprintf@plt>
  405794:	ldr	x0, [x24, #784]
  405798:	mov	w2, #0x1                   	// #1
  40579c:	mov	w1, w2
  4057a0:	ldr	x0, [x0, #32]
  4057a4:	ldr	x0, [x0, #80]
  4057a8:	bl	4028a0 <tgoto@plt>
  4057ac:	cbz	x0, 4057b8 <ferror@plt+0x29c8>
  4057b0:	mov	w0, #0x1                   	// #1
  4057b4:	str	w0, [x19, #192]
  4057b8:	mov	w0, #0x1                   	// #1
  4057bc:	stur	w0, [x19, #-224]
  4057c0:	b	4052e4 <ferror@plt+0x24f4>
  4057c4:	ldrb	w0, [x19, #80]
  4057c8:	cbnz	w0, 405738 <ferror@plt+0x2948>
  4057cc:	b	40571c <ferror@plt+0x292c>
  4057d0:	stp	x29, x30, [sp, #-32]!
  4057d4:	mov	x29, sp
  4057d8:	stp	x19, x20, [sp, #16]
  4057dc:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4057e0:	add	x19, x19, #0x450
  4057e4:	ldr	w0, [x19, #196]
  4057e8:	cbnz	w0, 40583c <ferror@plt+0x2a4c>
  4057ec:	adrp	x0, 42b000 <ferror@plt+0x28210>
  4057f0:	adrp	x19, 42a000 <ferror@plt+0x27210>
  4057f4:	add	x19, x19, #0x390
  4057f8:	ldr	x0, [x0, #688]
  4057fc:	bl	402c40 <fflush@plt>
  405800:	ldr	w20, [x19, #628]
  405804:	tbnz	w20, #31, 405830 <ferror@plt+0x2a40>
  405808:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40580c:	ldr	x0, [x0, #672]
  405810:	bl	402910 <fileno@plt>
  405814:	mov	w1, w0
  405818:	mov	w0, w20
  40581c:	bl	402d10 <dup2@plt>
  405820:	mov	w0, w20
  405824:	bl	402af0 <close@plt>
  405828:	mov	w0, #0xffffffff            	// #-1
  40582c:	str	w0, [x19, #628]
  405830:	ldp	x19, x20, [sp, #16]
  405834:	ldp	x29, x30, [sp], #32
  405838:	ret
  40583c:	adrp	x20, 42b000 <ferror@plt+0x28210>
  405840:	add	x2, x19, #0xc8
  405844:	mov	w1, #0x2                   	// #2
  405848:	mov	w0, #0x0                   	// #0
  40584c:	bl	402ca0 <tcsetattr@plt>
  405850:	ldr	x0, [x20, #784]
  405854:	ldr	x0, [x0, #32]
  405858:	ldr	x0, [x0, #704]
  40585c:	cbz	x0, 405864 <ferror@plt+0x2a74>
  405860:	bl	402840 <putp@plt>
  405864:	ldr	w0, [x19, #192]
  405868:	cbnz	w0, 4058a0 <ferror@plt+0x2ab0>
  40586c:	adrp	x0, 417000 <ferror@plt+0x14210>
  405870:	add	x0, x0, #0x4a8
  405874:	bl	402840 <putp@plt>
  405878:	adrp	x0, 413000 <ferror@plt+0x10210>
  40587c:	add	x0, x0, #0xa00
  405880:	bl	402840 <putp@plt>
  405884:	sub	x0, x19, #0x30
  405888:	bl	402840 <putp@plt>
  40588c:	sub	x0, x19, #0xd0
  405890:	bl	402840 <putp@plt>
  405894:	add	x0, x19, #0x50
  405898:	bl	402840 <putp@plt>
  40589c:	b	4057ec <ferror@plt+0x29fc>
  4058a0:	ldr	x0, [x20, #784]
  4058a4:	mov	w1, #0x0                   	// #0
  4058a8:	ldr	w2, [x19, #260]
  4058ac:	ldr	x0, [x0, #32]
  4058b0:	ldr	x0, [x0, #80]
  4058b4:	bl	4028a0 <tgoto@plt>
  4058b8:	b	405874 <ferror@plt+0x2a84>
  4058bc:	nop
  4058c0:	stp	x29, x30, [sp, #-176]!
  4058c4:	mov	x29, sp
  4058c8:	stp	x19, x20, [sp, #16]
  4058cc:	mov	w19, w0
  4058d0:	add	x0, sp, #0x30
  4058d4:	str	x21, [sp, #32]
  4058d8:	bl	4028b0 <sigfillset@plt>
  4058dc:	add	x1, sp, #0x30
  4058e0:	mov	x2, #0x0                   	// #0
  4058e4:	mov	w0, #0x0                   	// #0
  4058e8:	bl	402810 <sigprocmask@plt>
  4058ec:	bl	4057d0 <ferror@plt+0x29e0>
  4058f0:	adrp	x2, 42b000 <ferror@plt+0x28210>
  4058f4:	adrp	x1, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4058f8:	mov	w0, w19
  4058fc:	ldr	x20, [x2, #672]
  405900:	ldr	x21, [x1, #2352]
  405904:	bl	402980 <signal_number_to_name@plt>
  405908:	adrp	x2, 42b000 <ferror@plt+0x28210>
  40590c:	mov	x3, x0
  405910:	mov	x1, x21
  405914:	mov	x0, x20
  405918:	ldr	x4, [x2, #888]
  40591c:	mov	w2, w19
  405920:	bl	402d90 <fprintf@plt>
  405924:	mov	x1, #0x0                   	// #0
  405928:	mov	w0, w19
  40592c:	bl	402920 <signal@plt>
  405930:	mov	w0, w19
  405934:	bl	4027b0 <raise@plt>
  405938:	orr	w0, w19, #0x80
  40593c:	bl	402750 <_exit@plt>
  405940:	stp	x29, x30, [sp, #-32]!
  405944:	mov	x29, sp
  405948:	str	x19, [sp, #16]
  40594c:	mov	x19, x0
  405950:	bl	4057d0 <ferror@plt+0x29e0>
  405954:	bl	402da0 <numa_uninit@plt>
  405958:	cbz	x19, 405974 <ferror@plt+0x2b84>
  40595c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405960:	mov	x0, x19
  405964:	ldr	x1, [x1, #672]
  405968:	bl	402790 <fputs@plt>
  40596c:	mov	w0, #0x1                   	// #1
  405970:	bl	4027a0 <exit@plt>
  405974:	adrp	x0, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  405978:	ldr	w0, [x0, #1368]
  40597c:	cbnz	w0, 405988 <ferror@plt+0x2b98>
  405980:	mov	w0, #0x0                   	// #0
  405984:	bl	4027a0 <exit@plt>
  405988:	adrp	x1, 42b000 <ferror@plt+0x28210>
  40598c:	mov	w0, #0xa                   	// #10
  405990:	ldr	x1, [x1, #688]
  405994:	bl	402870 <fputc@plt>
  405998:	b	405980 <ferror@plt+0x2b90>
  40599c:	nop
  4059a0:	stp	x29, x30, [sp, #-32]!
  4059a4:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4059a8:	mov	x4, x0
  4059ac:	mov	x29, sp
  4059b0:	ldr	x3, [x1, #888]
  4059b4:	adrp	x2, 413000 <ferror@plt+0x10210>
  4059b8:	add	x2, x2, #0x750
  4059bc:	str	x19, [sp, #16]
  4059c0:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4059c4:	add	x19, x19, #0x450
  4059c8:	add	x19, x19, #0x110
  4059cc:	mov	x1, #0x100                 	// #256
  4059d0:	mov	x0, x19
  4059d4:	bl	4028f0 <snprintf@plt>
  4059d8:	mov	x0, x19
  4059dc:	bl	405940 <ferror@plt+0x2b50>
  4059e0:	stp	x29, x30, [sp, #-144]!
  4059e4:	mov	x29, sp
  4059e8:	add	x0, sp, #0x10
  4059ec:	bl	4028b0 <sigfillset@plt>
  4059f0:	add	x1, sp, #0x10
  4059f4:	mov	x2, #0x0                   	// #0
  4059f8:	mov	w0, #0x0                   	// #0
  4059fc:	bl	402810 <sigprocmask@plt>
  405a00:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405a04:	add	x1, x1, #0x350
  405a08:	mov	w2, #0x2                   	// #2
  405a0c:	mov	x0, #0x0                   	// #0
  405a10:	str	w2, [x1, #72]
  405a14:	bl	405940 <ferror@plt+0x2b50>
  405a18:	stp	x29, x30, [sp, #-288]!
  405a1c:	mov	w9, #0xffffffc8            	// #-56
  405a20:	mov	w8, #0xffffff80            	// #-128
  405a24:	mov	x29, sp
  405a28:	add	x11, sp, #0xe0
  405a2c:	add	x10, sp, #0x120
  405a30:	stp	x10, x10, [sp, #64]
  405a34:	mov	x10, x0
  405a38:	str	x11, [sp, #80]
  405a3c:	stp	w9, w8, [sp, #88]
  405a40:	ldp	x12, x13, [sp, #64]
  405a44:	stp	x19, x20, [sp, #16]
  405a48:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  405a4c:	ldp	x8, x9, [sp, #80]
  405a50:	add	x20, x20, #0x450
  405a54:	add	x19, x20, #0x210
  405a58:	stp	x12, x13, [sp, #32]
  405a5c:	mov	x0, x19
  405a60:	stp	x8, x9, [sp, #48]
  405a64:	str	q0, [sp, #96]
  405a68:	str	q1, [sp, #112]
  405a6c:	str	q2, [sp, #128]
  405a70:	str	q3, [sp, #144]
  405a74:	str	q4, [sp, #160]
  405a78:	str	q5, [sp, #176]
  405a7c:	str	q6, [sp, #192]
  405a80:	str	q7, [sp, #208]
  405a84:	stp	x1, x2, [sp, #232]
  405a88:	mov	x2, x10
  405a8c:	mov	x1, #0x100                 	// #256
  405a90:	stp	x3, x4, [sp, #248]
  405a94:	add	x3, sp, #0x20
  405a98:	stp	x5, x6, [sp, #264]
  405a9c:	str	x7, [sp, #280]
  405aa0:	bl	402d00 <vsnprintf@plt>
  405aa4:	ldrb	w0, [x20, #528]
  405aa8:	cbz	w0, 405ad4 <ferror@plt+0x2ce4>
  405aac:	mov	x0, x19
  405ab0:	ldrb	w1, [x0, #1]!
  405ab4:	cbnz	w1, 405ab0 <ferror@plt+0x2cc0>
  405ab8:	adrp	x2, 413000 <ferror@plt+0x10210>
  405abc:	add	x2, x2, #0xa00
  405ac0:	ldrb	w1, [x2], #1
  405ac4:	strb	w1, [x0], #1
  405ac8:	cbnz	w1, 405ac0 <ferror@plt+0x2cd0>
  405acc:	add	x0, x20, #0x210
  405ad0:	bl	405940 <ferror@plt+0x2b50>
  405ad4:	mov	x0, x19
  405ad8:	b	405ab8 <ferror@plt+0x2cc8>
  405adc:	nop
  405ae0:	ldr	x2, [x0]
  405ae4:	ldr	x0, [x1]
  405ae8:	ldr	x1, [x2, #272]
  405aec:	ldr	x0, [x0, #272]
  405af0:	cmp	x1, x0
  405af4:	b.lt	405b1c <ferror@plt+0x2d2c>  // b.tstop
  405af8:	mov	w0, #0x0                   	// #0
  405afc:	b.gt	405b04 <ferror@plt+0x2d14>
  405b00:	ret
  405b04:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405b08:	mov	w0, #0xffffffff            	// #-1
  405b0c:	ldr	w1, [x1, #848]
  405b10:	cmp	w1, #0x1
  405b14:	cneg	w0, w0, lt  // lt = tstop
  405b18:	ret
  405b1c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405b20:	mov	w0, #0x1                   	// #1
  405b24:	ldr	w1, [x1, #848]
  405b28:	cmp	w1, w0
  405b2c:	cneg	w0, w0, lt  // lt = tstop
  405b30:	ret
  405b34:	nop
  405b38:	ldr	x2, [x0]
  405b3c:	ldr	x0, [x1]
  405b40:	ldr	w1, [x2, #908]
  405b44:	ldr	w0, [x0, #908]
  405b48:	cmp	w1, w0
  405b4c:	b.lt	405b74 <ferror@plt+0x2d84>  // b.tstop
  405b50:	mov	w0, #0x0                   	// #0
  405b54:	b.gt	405b5c <ferror@plt+0x2d6c>
  405b58:	ret
  405b5c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405b60:	mov	w0, #0xffffffff            	// #-1
  405b64:	ldr	w1, [x1, #848]
  405b68:	cmp	w1, #0x1
  405b6c:	cneg	w0, w0, lt  // lt = tstop
  405b70:	ret
  405b74:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405b78:	mov	w0, #0x1                   	// #1
  405b7c:	ldr	w1, [x1, #848]
  405b80:	cmp	w1, w0
  405b84:	cneg	w0, w0, lt  // lt = tstop
  405b88:	ret
  405b8c:	nop
  405b90:	ldr	x2, [x0]
  405b94:	ldr	x0, [x1]
  405b98:	ldr	w1, [x2, #860]
  405b9c:	ldr	w0, [x0, #860]
  405ba0:	cmp	w1, w0
  405ba4:	b.lt	405bcc <ferror@plt+0x2ddc>  // b.tstop
  405ba8:	mov	w0, #0x0                   	// #0
  405bac:	b.gt	405bb4 <ferror@plt+0x2dc4>
  405bb0:	ret
  405bb4:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405bb8:	mov	w0, #0xffffffff            	// #-1
  405bbc:	ldr	w1, [x1, #848]
  405bc0:	cmp	w1, #0x1
  405bc4:	cneg	w0, w0, lt  // lt = tstop
  405bc8:	ret
  405bcc:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405bd0:	mov	w0, #0x1                   	// #1
  405bd4:	ldr	w1, [x1, #848]
  405bd8:	cmp	w1, w0
  405bdc:	cneg	w0, w0, lt  // lt = tstop
  405be0:	ret
  405be4:	nop
  405be8:	ldr	x2, [x0]
  405bec:	ldr	x0, [x1]
  405bf0:	ldr	x1, [x2, #368]
  405bf4:	ldr	x0, [x0, #368]
  405bf8:	cmp	x1, x0
  405bfc:	b.cc	405c24 <ferror@plt+0x2e34>  // b.lo, b.ul, b.last
  405c00:	mov	w0, #0x0                   	// #0
  405c04:	b.hi	405c0c <ferror@plt+0x2e1c>  // b.pmore
  405c08:	ret
  405c0c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405c10:	mov	w0, #0xffffffff            	// #-1
  405c14:	ldr	w1, [x1, #848]
  405c18:	cmp	w1, #0x1
  405c1c:	cneg	w0, w0, lt  // lt = tstop
  405c20:	ret
  405c24:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405c28:	mov	w0, #0x1                   	// #1
  405c2c:	ldr	w1, [x1, #848]
  405c30:	cmp	w1, w0
  405c34:	cneg	w0, w0, lt  // lt = tstop
  405c38:	ret
  405c3c:	nop
  405c40:	ldr	x2, [x0]
  405c44:	ldr	x0, [x1]
  405c48:	ldr	x1, [x2, #248]
  405c4c:	ldr	x0, [x0, #248]
  405c50:	cmp	x1, x0
  405c54:	b.lt	405c7c <ferror@plt+0x2e8c>  // b.tstop
  405c58:	mov	w0, #0x0                   	// #0
  405c5c:	b.gt	405c64 <ferror@plt+0x2e74>
  405c60:	ret
  405c64:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405c68:	mov	w0, #0xffffffff            	// #-1
  405c6c:	ldr	w1, [x1, #848]
  405c70:	cmp	w1, #0x1
  405c74:	cneg	w0, w0, lt  // lt = tstop
  405c78:	ret
  405c7c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405c80:	mov	w0, #0x1                   	// #1
  405c84:	ldr	w1, [x1, #848]
  405c88:	cmp	w1, w0
  405c8c:	cneg	w0, w0, lt  // lt = tstop
  405c90:	ret
  405c94:	nop
  405c98:	ldr	x2, [x0]
  405c9c:	ldr	x0, [x1]
  405ca0:	ldr	x1, [x2, #208]
  405ca4:	ldr	x0, [x0, #208]
  405ca8:	cmp	x1, x0
  405cac:	b.cc	405cd4 <ferror@plt+0x2ee4>  // b.lo, b.ul, b.last
  405cb0:	mov	w0, #0x0                   	// #0
  405cb4:	b.hi	405cbc <ferror@plt+0x2ecc>  // b.pmore
  405cb8:	ret
  405cbc:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405cc0:	mov	w0, #0xffffffff            	// #-1
  405cc4:	ldr	w1, [x1, #848]
  405cc8:	cmp	w1, #0x1
  405ccc:	cneg	w0, w0, lt  // lt = tstop
  405cd0:	ret
  405cd4:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405cd8:	mov	w0, #0x1                   	// #1
  405cdc:	ldr	w1, [x1, #848]
  405ce0:	cmp	w1, w0
  405ce4:	cneg	w0, w0, lt  // lt = tstop
  405ce8:	ret
  405cec:	nop
  405cf0:	ldr	x2, [x0]
  405cf4:	ldr	x0, [x1]
  405cf8:	ldr	w1, [x2, #924]
  405cfc:	ldr	w0, [x0, #924]
  405d00:	cmp	w1, w0
  405d04:	b.lt	405d2c <ferror@plt+0x2f3c>  // b.tstop
  405d08:	mov	w0, #0x0                   	// #0
  405d0c:	b.gt	405d14 <ferror@plt+0x2f24>
  405d10:	ret
  405d14:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405d18:	mov	w0, #0xffffffff            	// #-1
  405d1c:	ldr	w1, [x1, #848]
  405d20:	cmp	w1, #0x1
  405d24:	cneg	w0, w0, lt  // lt = tstop
  405d28:	ret
  405d2c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405d30:	mov	w0, #0x1                   	// #1
  405d34:	ldr	w1, [x1, #848]
  405d38:	cmp	w1, w0
  405d3c:	cneg	w0, w0, lt  // lt = tstop
  405d40:	ret
  405d44:	nop
  405d48:	ldr	x2, [x0]
  405d4c:	ldr	x0, [x1]
  405d50:	ldr	w1, [x2, #920]
  405d54:	ldr	w0, [x0, #920]
  405d58:	cmp	w1, w0
  405d5c:	b.lt	405d84 <ferror@plt+0x2f94>  // b.tstop
  405d60:	mov	w0, #0x0                   	// #0
  405d64:	b.gt	405d6c <ferror@plt+0x2f7c>
  405d68:	ret
  405d6c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405d70:	mov	w0, #0xffffffff            	// #-1
  405d74:	ldr	w1, [x1, #848]
  405d78:	cmp	w1, #0x1
  405d7c:	cneg	w0, w0, lt  // lt = tstop
  405d80:	ret
  405d84:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405d88:	mov	w0, #0x1                   	// #1
  405d8c:	ldr	w1, [x1, #848]
  405d90:	cmp	w1, w0
  405d94:	cneg	w0, w0, lt  // lt = tstop
  405d98:	ret
  405d9c:	nop
  405da0:	ldr	x2, [x0]
  405da4:	ldr	x0, [x1]
  405da8:	ldr	x1, [x2, #256]
  405dac:	ldr	x0, [x0, #256]
  405db0:	cmp	x1, x0
  405db4:	b.lt	405ddc <ferror@plt+0x2fec>  // b.tstop
  405db8:	mov	w0, #0x0                   	// #0
  405dbc:	b.gt	405dc4 <ferror@plt+0x2fd4>
  405dc0:	ret
  405dc4:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405dc8:	mov	w0, #0xffffffff            	// #-1
  405dcc:	ldr	w1, [x1, #848]
  405dd0:	cmp	w1, #0x1
  405dd4:	cneg	w0, w0, lt  // lt = tstop
  405dd8:	ret
  405ddc:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405de0:	mov	w0, #0x1                   	// #1
  405de4:	ldr	w1, [x1, #848]
  405de8:	cmp	w1, w0
  405dec:	cneg	w0, w0, lt  // lt = tstop
  405df0:	ret
  405df4:	nop
  405df8:	ldr	x2, [x0]
  405dfc:	ldr	x0, [x1]
  405e00:	ldr	x1, [x2, #328]
  405e04:	ldr	x0, [x0, #328]
  405e08:	cmp	x1, x0
  405e0c:	b.cc	405e34 <ferror@plt+0x3044>  // b.lo, b.ul, b.last
  405e10:	mov	w0, #0x0                   	// #0
  405e14:	b.hi	405e1c <ferror@plt+0x302c>  // b.pmore
  405e18:	ret
  405e1c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405e20:	mov	w0, #0xffffffff            	// #-1
  405e24:	ldr	w1, [x1, #848]
  405e28:	cmp	w1, #0x1
  405e2c:	cneg	w0, w0, lt  // lt = tstop
  405e30:	ret
  405e34:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405e38:	mov	w0, #0x1                   	// #1
  405e3c:	ldr	w1, [x1, #848]
  405e40:	cmp	w1, w0
  405e44:	cneg	w0, w0, lt  // lt = tstop
  405e48:	ret
  405e4c:	nop
  405e50:	ldr	x2, [x0]
  405e54:	ldr	x0, [x1]
  405e58:	ldr	x1, [x2, #336]
  405e5c:	ldr	x0, [x0, #336]
  405e60:	cmp	x1, x0
  405e64:	b.cc	405e8c <ferror@plt+0x309c>  // b.lo, b.ul, b.last
  405e68:	mov	w0, #0x0                   	// #0
  405e6c:	b.hi	405e74 <ferror@plt+0x3084>  // b.pmore
  405e70:	ret
  405e74:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405e78:	mov	w0, #0xffffffff            	// #-1
  405e7c:	ldr	w1, [x1, #848]
  405e80:	cmp	w1, #0x1
  405e84:	cneg	w0, w0, lt  // lt = tstop
  405e88:	ret
  405e8c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405e90:	mov	w0, #0x1                   	// #1
  405e94:	ldr	w1, [x1, #848]
  405e98:	cmp	w1, w0
  405e9c:	cneg	w0, w0, lt  // lt = tstop
  405ea0:	ret
  405ea4:	nop
  405ea8:	ldr	x2, [x0]
  405eac:	ldr	x0, [x1]
  405eb0:	ldr	x1, [x2, #312]
  405eb4:	ldr	x0, [x0, #312]
  405eb8:	cmp	x1, x0
  405ebc:	b.cc	405ee4 <ferror@plt+0x30f4>  // b.lo, b.ul, b.last
  405ec0:	mov	w0, #0x0                   	// #0
  405ec4:	b.hi	405ecc <ferror@plt+0x30dc>  // b.pmore
  405ec8:	ret
  405ecc:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405ed0:	mov	w0, #0xffffffff            	// #-1
  405ed4:	ldr	w1, [x1, #848]
  405ed8:	cmp	w1, #0x1
  405edc:	cneg	w0, w0, lt  // lt = tstop
  405ee0:	ret
  405ee4:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405ee8:	mov	w0, #0x1                   	// #1
  405eec:	ldr	w1, [x1, #848]
  405ef0:	cmp	w1, w0
  405ef4:	cneg	w0, w0, lt  // lt = tstop
  405ef8:	ret
  405efc:	nop
  405f00:	ldr	x2, [x0]
  405f04:	ldr	x0, [x1]
  405f08:	ldr	x1, [x2, #344]
  405f0c:	ldr	x0, [x0, #344]
  405f10:	cmp	x1, x0
  405f14:	b.cc	405f3c <ferror@plt+0x314c>  // b.lo, b.ul, b.last
  405f18:	mov	w0, #0x0                   	// #0
  405f1c:	b.hi	405f24 <ferror@plt+0x3134>  // b.pmore
  405f20:	ret
  405f24:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405f28:	mov	w0, #0xffffffff            	// #-1
  405f2c:	ldr	w1, [x1, #848]
  405f30:	cmp	w1, #0x1
  405f34:	cneg	w0, w0, lt  // lt = tstop
  405f38:	ret
  405f3c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405f40:	mov	w0, #0x1                   	// #1
  405f44:	ldr	w1, [x1, #848]
  405f48:	cmp	w1, w0
  405f4c:	cneg	w0, w0, lt  // lt = tstop
  405f50:	ret
  405f54:	nop
  405f58:	ldr	x2, [x0]
  405f5c:	ldr	x0, [x1]
  405f60:	ldr	x1, [x2, #264]
  405f64:	ldr	x0, [x0, #264]
  405f68:	cmp	x1, x0
  405f6c:	b.lt	405f94 <ferror@plt+0x31a4>  // b.tstop
  405f70:	mov	w0, #0x0                   	// #0
  405f74:	b.gt	405f7c <ferror@plt+0x318c>
  405f78:	ret
  405f7c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405f80:	mov	w0, #0xffffffff            	// #-1
  405f84:	ldr	w1, [x1, #848]
  405f88:	cmp	w1, #0x1
  405f8c:	cneg	w0, w0, lt  // lt = tstop
  405f90:	ret
  405f94:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405f98:	mov	w0, #0x1                   	// #1
  405f9c:	ldr	w1, [x1, #848]
  405fa0:	cmp	w1, w0
  405fa4:	cneg	w0, w0, lt  // lt = tstop
  405fa8:	ret
  405fac:	nop
  405fb0:	ldr	x2, [x0]
  405fb4:	ldr	x0, [x1]
  405fb8:	ldr	w1, [x2, #24]
  405fbc:	ldr	w0, [x0, #24]
  405fc0:	cmp	w1, w0
  405fc4:	b.cc	405fec <ferror@plt+0x31fc>  // b.lo, b.ul, b.last
  405fc8:	mov	w0, #0x0                   	// #0
  405fcc:	b.hi	405fd4 <ferror@plt+0x31e4>  // b.pmore
  405fd0:	ret
  405fd4:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405fd8:	mov	w0, #0xffffffff            	// #-1
  405fdc:	ldr	w1, [x1, #848]
  405fe0:	cmp	w1, #0x1
  405fe4:	cneg	w0, w0, lt  // lt = tstop
  405fe8:	ret
  405fec:	adrp	x1, 42b000 <ferror@plt+0x28210>
  405ff0:	mov	w0, #0x1                   	// #1
  405ff4:	ldr	w1, [x1, #848]
  405ff8:	cmp	w1, w0
  405ffc:	cneg	w0, w0, lt  // lt = tstop
  406000:	ret
  406004:	nop
  406008:	ldr	x2, [x0]
  40600c:	ldr	x0, [x1]
  406010:	ldr	x1, [x2, #288]
  406014:	ldr	x0, [x0, #288]
  406018:	cmp	x1, x0
  40601c:	b.lt	406044 <ferror@plt+0x3254>  // b.tstop
  406020:	mov	w0, #0x0                   	// #0
  406024:	b.gt	40602c <ferror@plt+0x323c>
  406028:	ret
  40602c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406030:	mov	w0, #0xffffffff            	// #-1
  406034:	ldr	w1, [x1, #848]
  406038:	cmp	w1, #0x1
  40603c:	cneg	w0, w0, lt  // lt = tstop
  406040:	ret
  406044:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406048:	mov	w0, #0x1                   	// #1
  40604c:	ldr	w1, [x1, #848]
  406050:	cmp	w1, w0
  406054:	cneg	w0, w0, lt  // lt = tstop
  406058:	ret
  40605c:	nop
  406060:	ldr	x2, [x0]
  406064:	ldr	x0, [x1]
  406068:	ldr	x1, [x2, #296]
  40606c:	ldr	x0, [x0, #296]
  406070:	cmp	x1, x0
  406074:	b.lt	40609c <ferror@plt+0x32ac>  // b.tstop
  406078:	mov	w0, #0x0                   	// #0
  40607c:	b.gt	406084 <ferror@plt+0x3294>
  406080:	ret
  406084:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406088:	mov	w0, #0xffffffff            	// #-1
  40608c:	ldr	w1, [x1, #848]
  406090:	cmp	w1, #0x1
  406094:	cneg	w0, w0, lt  // lt = tstop
  406098:	ret
  40609c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4060a0:	mov	w0, #0x1                   	// #1
  4060a4:	ldr	w1, [x1, #848]
  4060a8:	cmp	w1, w0
  4060ac:	cneg	w0, w0, lt  // lt = tstop
  4060b0:	ret
  4060b4:	nop
  4060b8:	ldr	x2, [x0]
  4060bc:	ldr	x0, [x1]
  4060c0:	ldr	x1, [x2, #440]
  4060c4:	ldr	x0, [x0, #440]
  4060c8:	cmp	x1, x0
  4060cc:	b.cc	4060f4 <ferror@plt+0x3304>  // b.lo, b.ul, b.last
  4060d0:	mov	w0, #0x0                   	// #0
  4060d4:	b.hi	4060dc <ferror@plt+0x32ec>  // b.pmore
  4060d8:	ret
  4060dc:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4060e0:	mov	w0, #0xffffffff            	// #-1
  4060e4:	ldr	w1, [x1, #848]
  4060e8:	cmp	w1, #0x1
  4060ec:	cneg	w0, w0, lt  // lt = tstop
  4060f0:	ret
  4060f4:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4060f8:	mov	w0, #0x1                   	// #1
  4060fc:	ldr	w1, [x1, #848]
  406100:	cmp	w1, w0
  406104:	cneg	w0, w0, lt  // lt = tstop
  406108:	ret
  40610c:	nop
  406110:	ldr	x2, [x0]
  406114:	ldr	x0, [x1]
  406118:	ldr	x1, [x2, #432]
  40611c:	ldr	x0, [x0, #432]
  406120:	cmp	x1, x0
  406124:	b.cc	40614c <ferror@plt+0x335c>  // b.lo, b.ul, b.last
  406128:	mov	w0, #0x0                   	// #0
  40612c:	b.hi	406134 <ferror@plt+0x3344>  // b.pmore
  406130:	ret
  406134:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406138:	mov	w0, #0xffffffff            	// #-1
  40613c:	ldr	w1, [x1, #848]
  406140:	cmp	w1, #0x1
  406144:	cneg	w0, w0, lt  // lt = tstop
  406148:	ret
  40614c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406150:	mov	w0, #0x1                   	// #1
  406154:	ldr	w1, [x1, #848]
  406158:	cmp	w1, w0
  40615c:	cneg	w0, w0, lt  // lt = tstop
  406160:	ret
  406164:	nop
  406168:	ldr	x2, [x0]
  40616c:	ldr	x0, [x1]
  406170:	ldr	x1, [x2, #424]
  406174:	ldr	x0, [x0, #424]
  406178:	cmp	x1, x0
  40617c:	b.cc	4061a4 <ferror@plt+0x33b4>  // b.lo, b.ul, b.last
  406180:	mov	w0, #0x0                   	// #0
  406184:	b.hi	40618c <ferror@plt+0x339c>  // b.pmore
  406188:	ret
  40618c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406190:	mov	w0, #0xffffffff            	// #-1
  406194:	ldr	w1, [x1, #848]
  406198:	cmp	w1, #0x1
  40619c:	cneg	w0, w0, lt  // lt = tstop
  4061a0:	ret
  4061a4:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4061a8:	mov	w0, #0x1                   	// #1
  4061ac:	ldr	w1, [x1, #848]
  4061b0:	cmp	w1, w0
  4061b4:	cneg	w0, w0, lt  // lt = tstop
  4061b8:	ret
  4061bc:	nop
  4061c0:	ldr	x2, [x0]
  4061c4:	ldr	x0, [x1]
  4061c8:	ldr	x1, [x2, #8]
  4061cc:	ldr	x0, [x0, #8]
  4061d0:	cmp	x1, x0
  4061d4:	b.cc	4061fc <ferror@plt+0x340c>  // b.lo, b.ul, b.last
  4061d8:	mov	w0, #0x0                   	// #0
  4061dc:	b.hi	4061e4 <ferror@plt+0x33f4>  // b.pmore
  4061e0:	ret
  4061e4:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4061e8:	mov	w0, #0xffffffff            	// #-1
  4061ec:	ldr	w1, [x1, #848]
  4061f0:	cmp	w1, #0x1
  4061f4:	cneg	w0, w0, lt  // lt = tstop
  4061f8:	ret
  4061fc:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406200:	mov	w0, #0x1                   	// #1
  406204:	ldr	w1, [x1, #848]
  406208:	cmp	w1, w0
  40620c:	cneg	w0, w0, lt  // lt = tstop
  406210:	ret
  406214:	nop
  406218:	ldr	x2, [x0]
  40621c:	ldr	x0, [x1]
  406220:	ldr	x1, [x2, #16]
  406224:	ldr	x0, [x0, #16]
  406228:	cmp	x1, x0
  40622c:	b.cc	406254 <ferror@plt+0x3464>  // b.lo, b.ul, b.last
  406230:	mov	w0, #0x0                   	// #0
  406234:	b.hi	40623c <ferror@plt+0x344c>  // b.pmore
  406238:	ret
  40623c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406240:	mov	w0, #0xffffffff            	// #-1
  406244:	ldr	w1, [x1, #848]
  406248:	cmp	w1, #0x1
  40624c:	cneg	w0, w0, lt  // lt = tstop
  406250:	ret
  406254:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406258:	mov	w0, #0x1                   	// #1
  40625c:	ldr	w1, [x1, #848]
  406260:	cmp	w1, w0
  406264:	cneg	w0, w0, lt  // lt = tstop
  406268:	ret
  40626c:	nop
  406270:	ldr	x2, [x0]
  406274:	ldr	x0, [x1]
  406278:	ldr	x1, [x2, #928]
  40627c:	ldr	x0, [x0, #928]
  406280:	cmp	x1, x0
  406284:	b.lt	4062ac <ferror@plt+0x34bc>  // b.tstop
  406288:	mov	w0, #0x0                   	// #0
  40628c:	b.gt	406294 <ferror@plt+0x34a4>
  406290:	ret
  406294:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406298:	mov	w0, #0xffffffff            	// #-1
  40629c:	ldr	w1, [x1, #848]
  4062a0:	cmp	w1, #0x1
  4062a4:	cneg	w0, w0, lt  // lt = tstop
  4062a8:	ret
  4062ac:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4062b0:	mov	w0, #0x1                   	// #1
  4062b4:	ldr	w1, [x1, #848]
  4062b8:	cmp	w1, w0
  4062bc:	cneg	w0, w0, lt  // lt = tstop
  4062c0:	ret
  4062c4:	nop
  4062c8:	ldr	x2, [x0]
  4062cc:	ldr	x0, [x1]
  4062d0:	ldr	x1, [x2, #936]
  4062d4:	ldr	x0, [x0, #936]
  4062d8:	cmp	x1, x0
  4062dc:	b.lt	406304 <ferror@plt+0x3514>  // b.tstop
  4062e0:	mov	w0, #0x0                   	// #0
  4062e4:	b.gt	4062ec <ferror@plt+0x34fc>
  4062e8:	ret
  4062ec:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4062f0:	mov	w0, #0xffffffff            	// #-1
  4062f4:	ldr	w1, [x1, #848]
  4062f8:	cmp	w1, #0x1
  4062fc:	cneg	w0, w0, lt  // lt = tstop
  406300:	ret
  406304:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406308:	mov	w0, #0x1                   	// #1
  40630c:	ldr	w1, [x1, #848]
  406310:	cmp	w1, w0
  406314:	cneg	w0, w0, lt  // lt = tstop
  406318:	ret
  40631c:	nop
  406320:	ldr	x2, [x0]
  406324:	ldr	x0, [x1]
  406328:	ldr	x1, [x2, #944]
  40632c:	ldr	x0, [x0, #944]
  406330:	cmp	x1, x0
  406334:	b.lt	40635c <ferror@plt+0x356c>  // b.tstop
  406338:	mov	w0, #0x0                   	// #0
  40633c:	b.gt	406344 <ferror@plt+0x3554>
  406340:	ret
  406344:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406348:	mov	w0, #0xffffffff            	// #-1
  40634c:	ldr	w1, [x1, #848]
  406350:	cmp	w1, #0x1
  406354:	cneg	w0, w0, lt  // lt = tstop
  406358:	ret
  40635c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406360:	mov	w0, #0x1                   	// #1
  406364:	ldr	w1, [x1, #848]
  406368:	cmp	w1, w0
  40636c:	cneg	w0, w0, lt  // lt = tstop
  406370:	ret
  406374:	nop
  406378:	ldr	x2, [x0]
  40637c:	ldr	x0, [x1]
  406380:	ldr	x1, [x2, #952]
  406384:	ldr	x0, [x0, #952]
  406388:	cmp	x1, x0
  40638c:	b.lt	4063b4 <ferror@plt+0x35c4>  // b.tstop
  406390:	mov	w0, #0x0                   	// #0
  406394:	b.gt	40639c <ferror@plt+0x35ac>
  406398:	ret
  40639c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4063a0:	mov	w0, #0xffffffff            	// #-1
  4063a4:	ldr	w1, [x1, #848]
  4063a8:	cmp	w1, #0x1
  4063ac:	cneg	w0, w0, lt  // lt = tstop
  4063b0:	ret
  4063b4:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4063b8:	mov	w0, #0x1                   	// #1
  4063bc:	ldr	w1, [x1, #848]
  4063c0:	cmp	w1, w0
  4063c4:	cneg	w0, w0, lt  // lt = tstop
  4063c8:	ret
  4063cc:	nop
  4063d0:	ldr	x2, [x0]
  4063d4:	ldr	x0, [x1]
  4063d8:	ldr	x1, [x2, #960]
  4063dc:	ldr	x0, [x0, #960]
  4063e0:	cmp	x1, x0
  4063e4:	b.lt	40640c <ferror@plt+0x361c>  // b.tstop
  4063e8:	mov	w0, #0x0                   	// #0
  4063ec:	b.gt	4063f4 <ferror@plt+0x3604>
  4063f0:	ret
  4063f4:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4063f8:	mov	w0, #0xffffffff            	// #-1
  4063fc:	ldr	w1, [x1, #848]
  406400:	cmp	w1, #0x1
  406404:	cneg	w0, w0, lt  // lt = tstop
  406408:	ret
  40640c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406410:	mov	w0, #0x1                   	// #1
  406414:	ldr	w1, [x1, #848]
  406418:	cmp	w1, w0
  40641c:	cneg	w0, w0, lt  // lt = tstop
  406420:	ret
  406424:	nop
  406428:	ldr	x2, [x0]
  40642c:	ldr	x0, [x1]
  406430:	ldr	x1, [x2, #968]
  406434:	ldr	x0, [x0, #968]
  406438:	cmp	x1, x0
  40643c:	b.lt	406464 <ferror@plt+0x3674>  // b.tstop
  406440:	mov	w0, #0x0                   	// #0
  406444:	b.gt	40644c <ferror@plt+0x365c>
  406448:	ret
  40644c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406450:	mov	w0, #0xffffffff            	// #-1
  406454:	ldr	w1, [x1, #848]
  406458:	cmp	w1, #0x1
  40645c:	cneg	w0, w0, lt  // lt = tstop
  406460:	ret
  406464:	adrp	x1, 42b000 <ferror@plt+0x28210>
  406468:	mov	w0, #0x1                   	// #1
  40646c:	ldr	w1, [x1, #848]
  406470:	cmp	w1, w0
  406474:	cneg	w0, w0, lt  // lt = tstop
  406478:	ret
  40647c:	nop
  406480:	sub	sp, sp, #0x30
  406484:	sub	sp, sp, #0x10, lsl #12
  406488:	stp	x29, x30, [sp]
  40648c:	mov	x29, sp
  406490:	stp	x19, x20, [sp, #16]
  406494:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  406498:	add	x20, x20, #0x450
  40649c:	stp	x21, x22, [sp, #32]
  4064a0:	mov	x21, x0
  4064a4:	mov	x22, #0x1                   	// #1
  4064a8:	b	4064f4 <ferror@plt+0x3704>
  4064ac:	ldr	x1, [x20, #784]
  4064b0:	ldr	x0, [x20, #792]
  4064b4:	adds	x1, x19, x1
  4064b8:	csel	x1, x1, x22, ne  // ne = any
  4064bc:	bl	402ab0 <realloc@plt>
  4064c0:	cbz	x0, 40653c <ferror@plt+0x374c>
  4064c4:	ldr	x3, [x20, #800]
  4064c8:	mov	x2, x19
  4064cc:	add	x1, sp, #0x30
  4064d0:	str	x0, [x20, #792]
  4064d4:	add	x0, x0, x3
  4064d8:	bl	402700 <memcpy@plt>
  4064dc:	ldr	x0, [x20, #784]
  4064e0:	ldr	x2, [x20, #800]
  4064e4:	add	x0, x0, x19
  4064e8:	str	x0, [x20, #784]
  4064ec:	add	x2, x2, x19
  4064f0:	str	x2, [x20, #800]
  4064f4:	mov	x3, x21
  4064f8:	add	x0, sp, #0x30
  4064fc:	mov	x2, #0x10000               	// #65536
  406500:	mov	x1, #0x1                   	// #1
  406504:	bl	402ba0 <fread@plt>
  406508:	mov	x19, x0
  40650c:	cbnz	x0, 4064ac <ferror@plt+0x36bc>
  406510:	ldr	x2, [x20, #792]
  406514:	mov	x0, x21
  406518:	ldr	x1, [x20, #800]
  40651c:	strb	wzr, [x2, x1]
  406520:	bl	402df0 <ferror@plt>
  406524:	ldp	x29, x30, [sp]
  406528:	ldp	x19, x20, [sp, #16]
  40652c:	ldp	x21, x22, [sp, #32]
  406530:	add	sp, sp, #0x30
  406534:	add	sp, sp, #0x10, lsl #12
  406538:	ret
  40653c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  406540:	ldr	x0, [x0, #2368]
  406544:	bl	4059a0 <ferror@plt+0x2bb0>
  406548:	stp	x29, x30, [sp, #-32]!
  40654c:	mov	x29, sp
  406550:	stp	x19, x20, [sp, #16]
  406554:	mov	x20, x0
  406558:	bl	402780 <strlen@plt>
  40655c:	mov	x19, x0
  406560:	mov	x0, #0x1                   	// #1
  406564:	add	x19, x19, x0
  406568:	mov	x1, x19
  40656c:	bl	402a90 <calloc@plt>
  406570:	cbz	x0, 406588 <ferror@plt+0x3798>
  406574:	mov	x2, x19
  406578:	mov	x1, x20
  40657c:	ldp	x19, x20, [sp, #16]
  406580:	ldp	x29, x30, [sp], #32
  406584:	b	402700 <memcpy@plt>
  406588:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40658c:	ldr	x0, [x0, #2360]
  406590:	bl	4059a0 <ferror@plt+0x2bb0>
  406594:	nop
  406598:	stp	x29, x30, [sp, #-32]!
  40659c:	mov	w1, #0x2                   	// #2
  4065a0:	mov	w0, #0x0                   	// #0
  4065a4:	mov	x29, sp
  4065a8:	stp	x19, x20, [sp, #16]
  4065ac:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4065b0:	add	x19, x19, #0x450
  4065b4:	add	x2, x19, #0xc8
  4065b8:	bl	402ca0 <tcsetattr@plt>
  4065bc:	cmn	w0, #0x1
  4065c0:	b.eq	40668c <ferror@plt+0x389c>  // b.none
  4065c4:	adrp	x20, 42b000 <ferror@plt+0x28210>
  4065c8:	ldr	x0, [x20, #784]
  4065cc:	ldr	x0, [x0, #32]
  4065d0:	ldr	x0, [x0, #704]
  4065d4:	cbz	x0, 4065dc <ferror@plt+0x37ec>
  4065d8:	bl	402840 <putp@plt>
  4065dc:	ldr	w1, [x19, #192]
  4065e0:	adrp	x0, 417000 <ferror@plt+0x14210>
  4065e4:	add	x0, x0, #0x4a8
  4065e8:	cbnz	w1, 406670 <ferror@plt+0x3880>
  4065ec:	bl	402840 <putp@plt>
  4065f0:	sub	x0, x19, #0x30
  4065f4:	bl	402840 <putp@plt>
  4065f8:	add	x0, x19, #0x50
  4065fc:	bl	402840 <putp@plt>
  406600:	adrp	x0, 42b000 <ferror@plt+0x28210>
  406604:	ldr	x0, [x0, #688]
  406608:	bl	402c40 <fflush@plt>
  40660c:	mov	w0, #0x13                  	// #19
  406610:	bl	4027b0 <raise@plt>
  406614:	add	x2, x19, #0x328
  406618:	mov	w1, #0x2                   	// #2
  40661c:	mov	w0, #0x0                   	// #0
  406620:	bl	402ca0 <tcsetattr@plt>
  406624:	cmn	w0, #0x1
  406628:	b.eq	40668c <ferror@plt+0x389c>  // b.none
  40662c:	add	x0, x19, #0x30
  406630:	bl	402840 <putp@plt>
  406634:	ldr	x0, [x20, #784]
  406638:	ldr	x0, [x0, #32]
  40663c:	ldr	x0, [x0, #712]
  406640:	cbz	x0, 406648 <ferror@plt+0x3858>
  406644:	bl	402840 <putp@plt>
  406648:	adrp	x0, 42a000 <ferror@plt+0x27210>
  40664c:	ldr	x0, [x0, #1544]
  406650:	bl	402840 <putp@plt>
  406654:	adrp	x0, 42b000 <ferror@plt+0x28210>
  406658:	add	x0, x0, #0x350
  40665c:	mov	w1, #0x2                   	// #2
  406660:	ldp	x19, x20, [sp, #16]
  406664:	str	w1, [x0, #72]
  406668:	ldp	x29, x30, [sp], #32
  40666c:	ret
  406670:	ldr	x0, [x20, #784]
  406674:	mov	w1, #0x0                   	// #0
  406678:	ldr	w2, [x19, #260]
  40667c:	ldr	x0, [x0, #32]
  406680:	ldr	x0, [x0, #80]
  406684:	bl	4028a0 <tgoto@plt>
  406688:	b	4065ec <ferror@plt+0x37fc>
  40668c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  406690:	ldr	x19, [x0, #2432]
  406694:	bl	402d40 <__errno_location@plt>
  406698:	ldr	w0, [x0]
  40669c:	bl	402ae0 <strerror@plt>
  4066a0:	mov	x1, x0
  4066a4:	mov	x0, x19
  4066a8:	bl	404920 <ferror@plt+0x1b30>
  4066ac:	bl	4059a0 <ferror@plt+0x2bb0>
  4066b0:	stp	x29, x30, [sp, #-80]!
  4066b4:	mov	x0, #0x1                   	// #1
  4066b8:	mov	x1, #0x10                  	// #16
  4066bc:	mov	x29, sp
  4066c0:	stp	x25, x26, [sp, #64]
  4066c4:	adrp	x25, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4066c8:	add	x25, x25, #0x450
  4066cc:	stp	x23, x24, [sp, #48]
  4066d0:	ldr	x24, [x25, #800]
  4066d4:	stp	x19, x20, [sp, #16]
  4066d8:	ldr	x26, [x25, #792]
  4066dc:	add	x24, x24, x0
  4066e0:	stp	x21, x22, [sp, #32]
  4066e4:	add	x24, x26, x24
  4066e8:	bl	402a90 <calloc@plt>
  4066ec:	cbz	x0, 4067d4 <ferror@plt+0x39e4>
  4066f0:	str	x0, [x25, #872]
  4066f4:	cmp	x26, x24
  4066f8:	str	wzr, [x25, #880]
  4066fc:	b.cs	4067b0 <ferror@plt+0x39c0>  // b.hs, b.nlast
  406700:	add	x19, x26, #0x1
  406704:	mov	w20, #0x0                   	// #0
  406708:	b	406718 <ferror@plt+0x3928>
  40670c:	add	x19, x19, #0x1
  406710:	cmp	x24, x23
  406714:	b.ls	406774 <ferror@plt+0x3984>  // b.plast
  406718:	ldurb	w1, [x19, #-1]
  40671c:	sbfiz	x21, x20, #3, #32
  406720:	add	x2, x0, x21
  406724:	mov	x23, x19
  406728:	cmp	w1, #0xa
  40672c:	add	w22, w20, #0x1
  406730:	sxtw	x1, w20
  406734:	b.ne	40670c <ferror@plt+0x391c>  // b.any
  406738:	str	x26, [x0, x1, lsl #3]
  40673c:	add	x1, x21, #0x20
  406740:	str	w22, [x25, #880]
  406744:	bl	402ab0 <realloc@plt>
  406748:	cbz	x0, 4067c8 <ferror@plt+0x39d8>
  40674c:	str	x0, [x25, #872]
  406750:	add	w1, w20, #0x2
  406754:	add	x21, x21, #0x8
  406758:	mov	w20, w22
  40675c:	mov	x26, x19
  406760:	add	x2, x0, x21
  406764:	mov	w22, w1
  406768:	add	x19, x19, #0x1
  40676c:	cmp	x24, x23
  406770:	b.hi	406718 <ferror@plt+0x3928>  // b.pmore
  406774:	ldr	x4, [x25, #792]
  406778:	sbfiz	x1, x22, #3, #32
  40677c:	sub	x3, x24, x26
  406780:	cmp	x3, #0x1
  406784:	csel	w20, w22, w20, ne  // ne = any
  406788:	str	w20, [x25, #880]
  40678c:	ldp	x21, x22, [sp, #32]
  406790:	str	x4, [x0]
  406794:	str	x26, [x2]
  406798:	str	x24, [x0, x1]
  40679c:	ldp	x19, x20, [sp, #16]
  4067a0:	ldp	x23, x24, [sp, #48]
  4067a4:	ldp	x25, x26, [sp, #64]
  4067a8:	ldp	x29, x30, [sp], #80
  4067ac:	ret
  4067b0:	mov	x2, x0
  4067b4:	mov	x4, x26
  4067b8:	mov	x1, #0x8                   	// #8
  4067bc:	mov	w22, #0x1                   	// #1
  4067c0:	mov	w20, #0x0                   	// #0
  4067c4:	b	40677c <ferror@plt+0x398c>
  4067c8:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4067cc:	ldr	x0, [x0, #2368]
  4067d0:	bl	4059a0 <ferror@plt+0x2bb0>
  4067d4:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4067d8:	ldr	x0, [x0, #2360]
  4067dc:	bl	4059a0 <ferror@plt+0x2bb0>
  4067e0:	stp	x29, x30, [sp, #-48]!
  4067e4:	mov	x29, sp
  4067e8:	stp	x21, x22, [sp, #32]
  4067ec:	adrp	x21, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4067f0:	add	x21, x21, #0x878
  4067f4:	stp	x19, x20, [sp, #16]
  4067f8:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4067fc:	add	x20, x20, #0x450
  406800:	ldr	x22, [x21, #776]
  406804:	mov	x0, x22
  406808:	bl	402780 <strlen@plt>
  40680c:	add	x19, x0, #0x800
  406810:	mov	x0, #0x1                   	// #1
  406814:	mov	x1, x19
  406818:	str	x19, [x20, #784]
  40681c:	bl	402a90 <calloc@plt>
  406820:	cbz	x0, 406854 <ferror@plt+0x3a64>
  406824:	mov	x3, x22
  406828:	mov	x1, x19
  40682c:	adrp	x2, 414000 <ferror@plt+0x11210>
  406830:	add	x2, x2, #0xc38
  406834:	str	x0, [x20, #792]
  406838:	bl	4028f0 <snprintf@plt>
  40683c:	sxtw	x0, w0
  406840:	str	x0, [x20, #800]
  406844:	ldp	x19, x20, [sp, #16]
  406848:	ldp	x21, x22, [sp, #32]
  40684c:	ldp	x29, x30, [sp], #48
  406850:	b	4066b0 <ferror@plt+0x38c0>
  406854:	ldr	x0, [x21, #192]
  406858:	bl	4059a0 <ferror@plt+0x2bb0>
  40685c:	nop
  406860:	sub	sp, sp, #0x230
  406864:	mov	x2, x0
  406868:	mov	w3, w1
  40686c:	add	x0, sp, #0x30
  406870:	mov	x1, #0x200                 	// #512
  406874:	stp	x29, x30, [sp]
  406878:	mov	x29, sp
  40687c:	stp	x19, x20, [sp, #16]
  406880:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  406884:	add	x19, x19, #0x450
  406888:	stp	x21, x22, [sp, #32]
  40688c:	bl	4028f0 <snprintf@plt>
  406890:	add	x0, sp, #0x30
  406894:	adrp	x1, 413000 <ferror@plt+0x10210>
  406898:	add	x1, x1, #0x758
  40689c:	bl	4029a0 <popen@plt>
  4068a0:	mov	x22, #0x800                 	// #2048
  4068a4:	mov	x21, x0
  4068a8:	mov	x1, x22
  4068ac:	mov	x0, #0x1                   	// #1
  4068b0:	str	x22, [x19, #784]
  4068b4:	str	xzr, [x19, #800]
  4068b8:	bl	402a90 <calloc@plt>
  4068bc:	cbz	x0, 40695c <ferror@plt+0x3b6c>
  4068c0:	str	x0, [x19, #792]
  4068c4:	mov	x20, x0
  4068c8:	cbz	x21, 406904 <ferror@plt+0x3b14>
  4068cc:	mov	x0, x21
  4068d0:	bl	406480 <ferror@plt+0x3690>
  4068d4:	mov	w20, w0
  4068d8:	mov	x0, x21
  4068dc:	bl	402d30 <pclose@plt>
  4068e0:	cbnz	w20, 4068fc <ferror@plt+0x3b0c>
  4068e4:	bl	4066b0 <ferror@plt+0x38c0>
  4068e8:	ldp	x29, x30, [sp]
  4068ec:	ldp	x19, x20, [sp, #16]
  4068f0:	ldp	x21, x22, [sp, #32]
  4068f4:	add	sp, sp, #0x230
  4068f8:	ret
  4068fc:	ldr	x22, [x19, #784]
  406900:	ldr	x20, [x19, #792]
  406904:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  406908:	ldr	x21, [x0, #2952]
  40690c:	bl	402d40 <__errno_location@plt>
  406910:	ldr	w0, [x0]
  406914:	bl	402ae0 <strerror@plt>
  406918:	mov	x1, x0
  40691c:	mov	x0, x21
  406920:	bl	404920 <ferror@plt+0x1b30>
  406924:	mov	x1, x22
  406928:	mov	x3, x0
  40692c:	adrp	x2, 414000 <ferror@plt+0x11210>
  406930:	mov	x0, x20
  406934:	add	x2, x2, #0xc38
  406938:	bl	4028f0 <snprintf@plt>
  40693c:	sxtw	x0, w0
  406940:	str	x0, [x19, #800]
  406944:	bl	4066b0 <ferror@plt+0x38c0>
  406948:	ldp	x29, x30, [sp]
  40694c:	ldp	x19, x20, [sp, #16]
  406950:	ldp	x21, x22, [sp, #32]
  406954:	add	sp, sp, #0x230
  406958:	ret
  40695c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  406960:	ldr	x0, [x0, #2360]
  406964:	bl	4059a0 <ferror@plt+0x2bb0>
  406968:	sub	sp, sp, #0x230
  40696c:	mov	x2, x0
  406970:	mov	w3, w1
  406974:	add	x0, sp, #0x30
  406978:	mov	x1, #0x200                 	// #512
  40697c:	stp	x29, x30, [sp]
  406980:	mov	x29, sp
  406984:	stp	x19, x20, [sp, #16]
  406988:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40698c:	add	x19, x19, #0x450
  406990:	stp	x21, x22, [sp, #32]
  406994:	bl	4028f0 <snprintf@plt>
  406998:	add	x0, sp, #0x30
  40699c:	adrp	x1, 413000 <ferror@plt+0x10210>
  4069a0:	add	x1, x1, #0x758
  4069a4:	bl	402950 <fopen@plt>
  4069a8:	mov	x22, #0x800                 	// #2048
  4069ac:	mov	x21, x0
  4069b0:	mov	x1, x22
  4069b4:	mov	x0, #0x1                   	// #1
  4069b8:	str	x22, [x19, #784]
  4069bc:	str	xzr, [x19, #800]
  4069c0:	bl	402a90 <calloc@plt>
  4069c4:	cbz	x0, 406a64 <ferror@plt+0x3c74>
  4069c8:	str	x0, [x19, #792]
  4069cc:	mov	x20, x0
  4069d0:	cbz	x21, 406a0c <ferror@plt+0x3c1c>
  4069d4:	mov	x0, x21
  4069d8:	bl	406480 <ferror@plt+0x3690>
  4069dc:	mov	w20, w0
  4069e0:	mov	x0, x21
  4069e4:	bl	402930 <fclose@plt>
  4069e8:	cbnz	w20, 406a04 <ferror@plt+0x3c14>
  4069ec:	bl	4066b0 <ferror@plt+0x38c0>
  4069f0:	ldp	x29, x30, [sp]
  4069f4:	ldp	x19, x20, [sp, #16]
  4069f8:	ldp	x21, x22, [sp, #32]
  4069fc:	add	sp, sp, #0x230
  406a00:	ret
  406a04:	ldr	x22, [x19, #784]
  406a08:	ldr	x20, [x19, #792]
  406a0c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  406a10:	ldr	x21, [x0, #2952]
  406a14:	bl	402d40 <__errno_location@plt>
  406a18:	ldr	w0, [x0]
  406a1c:	bl	402ae0 <strerror@plt>
  406a20:	mov	x1, x0
  406a24:	mov	x0, x21
  406a28:	bl	404920 <ferror@plt+0x1b30>
  406a2c:	mov	x1, x22
  406a30:	mov	x3, x0
  406a34:	adrp	x2, 414000 <ferror@plt+0x11210>
  406a38:	mov	x0, x20
  406a3c:	add	x2, x2, #0xc38
  406a40:	bl	4028f0 <snprintf@plt>
  406a44:	sxtw	x0, w0
  406a48:	str	x0, [x19, #800]
  406a4c:	bl	4066b0 <ferror@plt+0x38c0>
  406a50:	ldp	x29, x30, [sp]
  406a54:	ldp	x19, x20, [sp, #16]
  406a58:	ldp	x21, x22, [sp, #32]
  406a5c:	add	sp, sp, #0x230
  406a60:	ret
  406a64:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  406a68:	ldr	x0, [x0, #2360]
  406a6c:	bl	4059a0 <ferror@plt+0x2bb0>
  406a70:	sub	sp, sp, #0xa90
  406a74:	sxtw	x1, w1
  406a78:	mov	w2, w0
  406a7c:	stp	x29, x30, [sp]
  406a80:	mov	x29, sp
  406a84:	stp	x19, x20, [sp, #16]
  406a88:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  406a8c:	add	x20, x20, #0x450
  406a90:	str	w0, [sp, #104]
  406a94:	add	x0, x1, #0x1
  406a98:	stp	x25, x26, [sp, #64]
  406a9c:	lsl	x3, x0, #3
  406aa0:	ldr	x1, [x20, #872]
  406aa4:	str	x3, [sp, #112]
  406aa8:	sub	x3, x3, #0x8
  406aac:	stp	x27, x28, [sp, #80]
  406ab0:	ldr	x25, [x1, x0, lsl #3]
  406ab4:	stp	x21, x22, [sp, #32]
  406ab8:	ldr	x27, [x1, x3]
  406abc:	stp	x23, x24, [sp, #48]
  406ac0:	ldr	w24, [x20, #884]
  406ac4:	sub	x21, x25, x27
  406ac8:	str	x3, [sp, #120]
  406acc:	sub	w0, w21, #0x1
  406ad0:	cmp	w0, w2
  406ad4:	b.le	406d9c <ferror@plt+0x3fac>
  406ad8:	mov	w1, w2
  406adc:	add	x0, sp, #0x90
  406ae0:	mov	x2, #0x200                 	// #512
  406ae4:	add	x1, x27, w1, sxtw
  406ae8:	bl	402700 <memcpy@plt>
  406aec:	cmp	w24, #0x0
  406af0:	b.le	406c30 <ferror@plt+0x3e40>
  406af4:	adrp	x1, 413000 <ferror@plt+0x10210>
  406af8:	adrp	x0, 413000 <ferror@plt+0x10210>
  406afc:	add	x1, x1, #0x770
  406b00:	add	x0, x0, #0x768
  406b04:	mov	w28, #0x0                   	// #0
  406b08:	mov	w22, #0x0                   	// #0
  406b0c:	mov	w19, #0x0                   	// #0
  406b10:	str	wzr, [sp, #100]
  406b14:	stp	x0, x1, [sp, #128]
  406b18:	b	406b94 <ferror@plt+0x3da4>
  406b1c:	cmp	w28, w23
  406b20:	b.le	406c58 <ferror@plt+0x3e68>
  406b24:	add	x0, sp, #0x90
  406b28:	ldrb	w21, [x0, w19, sxtw]
  406b2c:	cmp	w21, #0xa
  406b30:	b.eq	406c28 <ferror@plt+0x3e38>  // b.none
  406b34:	cmp	w21, #0x7e
  406b38:	b.hi	406cb8 <ferror@plt+0x3ec8>  // b.pmore
  406b3c:	cmp	w21, #0x1f
  406b40:	b.ls	406d18 <ferror@plt+0x3f28>  // b.plast
  406b44:	ldr	w0, [sp, #100]
  406b48:	cbnz	w0, 406d80 <ferror@plt+0x3f90>
  406b4c:	str	wzr, [sp, #100]
  406b50:	add	w22, w22, #0x1
  406b54:	cmp	w22, w24
  406b58:	b.le	406d70 <ferror@plt+0x3f80>
  406b5c:	nop
  406b60:	ldr	x1, [sp, #112]
  406b64:	ldr	x0, [x20, #872]
  406b68:	ldr	x25, [x0, x1]
  406b6c:	ldr	x1, [sp, #120]
  406b70:	ldr	x27, [x0, x1]
  406b74:	sub	x21, x25, x27
  406b78:	sub	w0, w21, #0x1
  406b7c:	cmp	w0, w23
  406b80:	b.le	406c28 <ferror@plt+0x3e38>
  406b84:	ldr	w24, [x20, #884]
  406b88:	add	w19, w19, #0x1
  406b8c:	cmp	w24, w22
  406b90:	b.le	406c28 <ferror@plt+0x3e38>
  406b94:	ldr	w0, [sp, #104]
  406b98:	add	w23, w0, w19
  406b9c:	cbnz	w28, 406b1c <ferror@plt+0x3d2c>
  406ba0:	ldr	x0, [x20, #888]
  406ba4:	ldr	x28, [x0, #48]
  406ba8:	ldrb	w1, [x28]
  406bac:	cbz	w1, 406d10 <ferror@plt+0x3f20>
  406bb0:	sub	w0, w21, #0x1
  406bb4:	sxtw	x2, w0
  406bb8:	mov	x0, x27
  406bbc:	mov	x21, x2
  406bc0:	str	w2, [sp, #108]
  406bc4:	bl	402c90 <memchr@plt>
  406bc8:	cbz	x0, 406d10 <ferror@plt+0x3f20>
  406bcc:	cmp	w21, w23
  406bd0:	b.le	406d10 <ferror@plt+0x3f20>
  406bd4:	mov	w21, w23
  406bd8:	ldrb	w5, [x27, w21, sxtw]
  406bdc:	add	x26, x27, w21, sxtw
  406be0:	mov	x1, x28
  406be4:	mov	x0, x26
  406be8:	cbz	w5, 406c04 <ferror@plt+0x3e14>
  406bec:	bl	402cc0 <strstr@plt>
  406bf0:	mov	x1, x0
  406bf4:	mov	x0, x26
  406bf8:	cbnz	x1, 406d54 <ferror@plt+0x3f64>
  406bfc:	bl	402780 <strlen@plt>
  406c00:	add	w21, w21, w0
  406c04:	ldr	w0, [sp, #108]
  406c08:	add	w21, w21, #0x1
  406c0c:	cmp	w0, w21
  406c10:	b.gt	406bd8 <ferror@plt+0x3de8>
  406c14:	add	x0, sp, #0x90
  406c18:	mov	w28, #0x7fffffff            	// #2147483647
  406c1c:	ldrb	w21, [x0, w19, sxtw]
  406c20:	cmp	w21, #0xa
  406c24:	b.ne	406b34 <ferror@plt+0x3d44>  // b.any
  406c28:	ldr	w0, [sp, #100]
  406c2c:	cbnz	w0, 406db0 <ferror@plt+0x3fc0>
  406c30:	sub	x0, x20, #0xd0
  406c34:	bl	402840 <putp@plt>
  406c38:	ldp	x29, x30, [sp]
  406c3c:	ldp	x19, x20, [sp, #16]
  406c40:	ldp	x21, x22, [sp, #32]
  406c44:	ldp	x23, x24, [sp, #48]
  406c48:	ldp	x25, x26, [sp, #64]
  406c4c:	ldp	x27, x28, [sp, #80]
  406c50:	add	sp, sp, #0xa90
  406c54:	ret
  406c58:	ldr	x1, [x20, #888]
  406c5c:	adrp	x0, 42b000 <ferror@plt+0x28210>
  406c60:	sub	w4, w24, w22
  406c64:	add	x6, x20, #0x80
  406c68:	ldr	x3, [x0, #856]
  406c6c:	adrp	x2, 413000 <ferror@plt+0x10210>
  406c70:	ldr	x5, [x1, #48]
  406c74:	add	x2, x2, #0x778
  406c78:	add	x3, x3, #0x248
  406c7c:	mov	x1, #0x800                 	// #2048
  406c80:	add	x0, sp, #0x290
  406c84:	str	wzr, [sp, #100]
  406c88:	bl	4028f0 <snprintf@plt>
  406c8c:	mov	w28, #0x0                   	// #0
  406c90:	add	x0, sp, #0x290
  406c94:	bl	402840 <putp@plt>
  406c98:	ldr	x0, [x20, #888]
  406c9c:	ldr	w0, [x0, #56]
  406ca0:	sub	w1, w0, #0x1
  406ca4:	add	w22, w22, w0
  406ca8:	ldr	w0, [sp, #104]
  406cac:	add	w19, w19, w1
  406cb0:	add	w23, w0, w19
  406cb4:	b	406b60 <ferror@plt+0x3d70>
  406cb8:	mov	w1, w21
  406cbc:	adrp	x0, 413000 <ferror@plt+0x10210>
  406cc0:	add	x0, x0, #0x760
  406cc4:	bl	404920 <ferror@plt+0x1b30>
  406cc8:	mov	x5, x0
  406ccc:	ldr	w0, [sp, #100]
  406cd0:	cbnz	w0, 406d64 <ferror@plt+0x3f74>
  406cd4:	adrp	x0, 42b000 <ferror@plt+0x28210>
  406cd8:	ldr	x3, [x0, #856]
  406cdc:	add	x3, x3, #0x1c8
  406ce0:	ldr	w4, [x20, #884]
  406ce4:	mov	x1, #0x800                 	// #2048
  406ce8:	ldr	x2, [sp, #128]
  406cec:	sub	w4, w4, w22
  406cf0:	add	w22, w22, #0x4
  406cf4:	mov	w6, #0x1                   	// #1
  406cf8:	add	x0, sp, #0x290
  406cfc:	str	w6, [sp, #100]
  406d00:	bl	4028f0 <snprintf@plt>
  406d04:	add	x0, sp, #0x290
  406d08:	bl	402840 <putp@plt>
  406d0c:	b	406b60 <ferror@plt+0x3d70>
  406d10:	mov	w28, #0x7fffffff            	// #2147483647
  406d14:	b	406b1c <ferror@plt+0x3d2c>
  406d18:	ldr	x0, [sp, #136]
  406d1c:	add	w1, w21, #0x40
  406d20:	bl	404920 <ferror@plt+0x1b30>
  406d24:	mov	x5, x0
  406d28:	ldr	w0, [sp, #100]
  406d2c:	cbnz	w0, 406d90 <ferror@plt+0x3fa0>
  406d30:	adrp	x0, 42b000 <ferror@plt+0x28210>
  406d34:	ldr	x3, [x0, #856]
  406d38:	add	x3, x3, #0x1c8
  406d3c:	ldr	w4, [x20, #884]
  406d40:	mov	x1, #0x800                 	// #2048
  406d44:	ldr	x2, [sp, #128]
  406d48:	sub	w4, w4, w22
  406d4c:	add	w22, w22, #0x2
  406d50:	b	406cf4 <ferror@plt+0x3f04>
  406d54:	cmp	x1, x25
  406d58:	b.cs	406c14 <ferror@plt+0x3e24>  // b.hs, b.nlast
  406d5c:	sub	w28, w1, w27
  406d60:	b	406b1c <ferror@plt+0x3d2c>
  406d64:	adrp	x3, 417000 <ferror@plt+0x14210>
  406d68:	add	x3, x3, #0x4a8
  406d6c:	b	406ce0 <ferror@plt+0x3ef0>
  406d70:	add	x0, x20, #0x380
  406d74:	strb	w21, [x20, #896]
  406d78:	bl	402840 <putp@plt>
  406d7c:	b	406b60 <ferror@plt+0x3d70>
  406d80:	add	x0, x20, #0x80
  406d84:	bl	402840 <putp@plt>
  406d88:	ldr	w24, [x20, #884]
  406d8c:	b	406b4c <ferror@plt+0x3d5c>
  406d90:	adrp	x3, 417000 <ferror@plt+0x14210>
  406d94:	add	x3, x3, #0x4a8
  406d98:	b	406d3c <ferror@plt+0x3f4c>
  406d9c:	mov	w0, #0xa                   	// #10
  406da0:	strb	w0, [sp, #144]
  406da4:	cmp	w24, #0x0
  406da8:	b.gt	406af4 <ferror@plt+0x3d04>
  406dac:	b	406c30 <ferror@plt+0x3e40>
  406db0:	add	x0, x20, #0x80
  406db4:	bl	402840 <putp@plt>
  406db8:	b	406c30 <ferror@plt+0x3e40>
  406dbc:	nop
  406dc0:	mov	x12, #0x1090                	// #4240
  406dc4:	sub	sp, sp, x12
  406dc8:	sbfiz	x2, x1, #3, #32
  406dcc:	stp	x29, x30, [sp]
  406dd0:	mov	x29, sp
  406dd4:	stp	x21, x22, [sp, #32]
  406dd8:	adrp	x21, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  406ddc:	add	x21, x21, #0x450
  406de0:	stp	x23, x24, [sp, #48]
  406de4:	ldr	x24, [x21, #872]
  406de8:	stp	x19, x20, [sp, #16]
  406dec:	stp	x25, x26, [sp, #64]
  406df0:	ldr	x1, [x24, w1, sxtw #3]
  406df4:	stp	x27, x28, [sp, #80]
  406df8:	str	x2, [sp, #112]
  406dfc:	ldrb	w2, [x1]
  406e00:	cbz	w2, 407234 <ferror@plt+0x4444>
  406e04:	adrp	x5, 414000 <ferror@plt+0x11210>
  406e08:	add	x5, x5, #0x1d0
  406e0c:	cmp	w0, #0x0
  406e10:	ldrb	w4, [x5, w2, sxtw]
  406e14:	b.le	407234 <ferror@plt+0x4444>
  406e18:	mov	x3, x1
  406e1c:	mov	w20, #0x0                   	// #0
  406e20:	mov	w2, #0x0                   	// #0
  406e24:	b	406e30 <ferror@plt+0x4040>
  406e28:	ldrb	w4, [x5, w4, sxtw]
  406e2c:	b.eq	406e48 <ferror@plt+0x4058>  // b.none
  406e30:	add	x3, x3, w4, uxtb
  406e34:	add	w20, w20, w4
  406e38:	add	w2, w2, #0x1
  406e3c:	cmp	w0, w2
  406e40:	ldrb	w4, [x3]
  406e44:	cbnz	w4, 406e28 <ferror@plt+0x4038>
  406e48:	ldr	x0, [sp, #112]
  406e4c:	add	x28, x0, #0x8
  406e50:	ldr	x0, [x24, x28]
  406e54:	sub	x0, x0, x1
  406e58:	sub	w0, w0, #0x1
  406e5c:	cmp	w0, w20
  406e60:	b.le	4071c0 <ferror@plt+0x43d0>
  406e64:	add	x1, x1, w20, sxtw
  406e68:	add	x0, sp, #0x90
  406e6c:	mov	x2, #0x800                 	// #2048
  406e70:	bl	402700 <memcpy@plt>
  406e74:	adrp	x1, 414000 <ferror@plt+0x11210>
  406e78:	adrp	x0, 413000 <ferror@plt+0x10210>
  406e7c:	add	x1, x1, #0x1d0
  406e80:	add	x0, x0, #0x770
  406e84:	mov	w23, #0x0                   	// #0
  406e88:	mov	w22, #0x0                   	// #0
  406e8c:	mov	w19, #0x0                   	// #0
  406e90:	str	x1, [sp, #120]
  406e94:	str	x0, [sp, #136]
  406e98:	b	406f60 <ferror@plt+0x4170>
  406e9c:	ldr	w0, [sp, #104]
  406ea0:	cmp	w23, w0
  406ea4:	b.le	4070b4 <ferror@plt+0x42c4>
  406ea8:	add	x0, sp, #0x90
  406eac:	sxtw	x1, w19
  406eb0:	add	w4, w19, #0x1
  406eb4:	ldrb	w3, [x0, w19, sxtw]
  406eb8:	ldr	x0, [sp, #120]
  406ebc:	ldrb	w26, [x0, w3, sxtw]
  406ec0:	cmp	w26, #0x1
  406ec4:	mov	w2, w26
  406ec8:	b.le	406f00 <ferror@plt+0x4110>
  406ecc:	add	x0, sp, #0x90
  406ed0:	and	x2, x26, #0xff
  406ed4:	add	x1, x0, x1
  406ed8:	add	x0, sp, #0x890
  406edc:	str	w3, [sp, #96]
  406ee0:	str	w4, [sp, #104]
  406ee4:	bl	402800 <mbtowc@plt>
  406ee8:	ldr	w0, [sp, #2192]
  406eec:	bl	402970 <wcwidth@plt>
  406ef0:	cmp	w0, #0x0
  406ef4:	ldr	w3, [sp, #96]
  406ef8:	csinc	w2, w0, wzr, gt
  406efc:	ldr	w4, [sp, #104]
  406f00:	cmp	w26, #0x3
  406f04:	b.eq	407124 <ferror@plt+0x4334>  // b.none
  406f08:	b.hi	40701c <ferror@plt+0x422c>  // b.pmore
  406f0c:	cmp	w26, #0x1
  406f10:	b.eq	40718c <ferror@plt+0x439c>  // b.none
  406f14:	cmp	w26, #0x2
  406f18:	b.ne	407164 <ferror@plt+0x4374>  // b.any
  406f1c:	add	x1, sp, #0x90
  406f20:	add	x0, x21, #0x390
  406f24:	strb	w3, [x21, #912]
  406f28:	add	w22, w22, w2
  406f2c:	cmp	w25, w22
  406f30:	add	w19, w19, #0x2
  406f34:	ldrb	w1, [x1, w4, sxtw]
  406f38:	strb	w1, [x0, #1]
  406f3c:	b.ge	407060 <ferror@plt+0x4270>  // b.tcont
  406f40:	ldr	x2, [sp, #112]
  406f44:	add	w1, w19, w20
  406f48:	ldr	x0, [x24, x28]
  406f4c:	ldr	x2, [x24, x2]
  406f50:	sub	x0, x0, x2
  406f54:	sub	w0, w0, #0x1
  406f58:	cmp	w1, w0
  406f5c:	b.ge	407088 <ferror@plt+0x4298>  // b.tcont
  406f60:	ldr	w25, [x21, #884]
  406f64:	cmp	w25, w22
  406f68:	b.le	407088 <ferror@plt+0x4298>
  406f6c:	add	w0, w19, w20
  406f70:	str	w0, [sp, #104]
  406f74:	cbnz	w23, 406e9c <ferror@plt+0x40ac>
  406f78:	ldr	x0, [x21, #888]
  406f7c:	ldr	x26, [x0, #48]
  406f80:	ldrb	w1, [x26]
  406f84:	cbz	w1, 407108 <ferror@plt+0x4318>
  406f88:	ldr	x0, [sp, #112]
  406f8c:	ldr	x23, [x24, x0]
  406f90:	ldr	x0, [x24, x28]
  406f94:	mov	x2, x0
  406f98:	str	x2, [sp, #128]
  406f9c:	sub	x2, x2, x23
  406fa0:	mov	x0, x23
  406fa4:	sub	w2, w2, #0x1
  406fa8:	mov	w27, w2
  406fac:	str	w27, [sp, #108]
  406fb0:	sxtw	x2, w2
  406fb4:	bl	402c90 <memchr@plt>
  406fb8:	cbz	x0, 407108 <ferror@plt+0x4318>
  406fbc:	add	w0, w19, w20
  406fc0:	cmp	w27, w0
  406fc4:	b.le	407108 <ferror@plt+0x4318>
  406fc8:	mov	w27, w0
  406fcc:	nop
  406fd0:	ldrb	w4, [x23, w27, sxtw]
  406fd4:	add	x3, x23, w27, sxtw
  406fd8:	str	x3, [sp, #96]
  406fdc:	mov	x1, x26
  406fe0:	mov	x0, x3
  406fe4:	cbz	w4, 407004 <ferror@plt+0x4214>
  406fe8:	bl	402cc0 <strstr@plt>
  406fec:	mov	x1, x0
  406ff0:	ldr	x3, [sp, #96]
  406ff4:	mov	x0, x3
  406ff8:	cbnz	x1, 407110 <ferror@plt+0x4320>
  406ffc:	bl	402780 <strlen@plt>
  407000:	add	w27, w27, w0
  407004:	ldr	w0, [sp, #108]
  407008:	add	w27, w27, #0x1
  40700c:	cmp	w0, w27
  407010:	b.gt	406fd0 <ferror@plt+0x41e0>
  407014:	mov	w23, #0x7fffffff            	// #2147483647
  407018:	b	406ea8 <ferror@plt+0x40b8>
  40701c:	cmp	w26, #0x4
  407020:	b.ne	407164 <ferror@plt+0x4374>  // b.any
  407024:	add	x6, sp, #0x90
  407028:	add	w5, w19, #0x2
  40702c:	add	w1, w19, #0x3
  407030:	add	x0, x21, #0x3a0
  407034:	add	w22, w22, w2
  407038:	strb	w3, [x21, #928]
  40703c:	ldrb	w4, [x6, w4, sxtw]
  407040:	cmp	w25, w22
  407044:	ldrb	w2, [x6, w5, sxtw]
  407048:	add	w19, w19, #0x4
  40704c:	ldrb	w1, [x6, w1, sxtw]
  407050:	strb	w4, [x0, #1]
  407054:	strb	w2, [x0, #2]
  407058:	strb	w1, [x0, #3]
  40705c:	b.lt	406f40 <ferror@plt+0x4150>  // b.tstop
  407060:	bl	402840 <putp@plt>
  407064:	ldr	x24, [x21, #872]
  407068:	add	w1, w19, w20
  40706c:	ldr	x2, [sp, #112]
  407070:	ldr	x0, [x24, x28]
  407074:	ldr	x2, [x24, x2]
  407078:	sub	x0, x0, x2
  40707c:	sub	w0, w0, #0x1
  407080:	cmp	w1, w0
  407084:	b.lt	406f60 <ferror@plt+0x4170>  // b.tstop
  407088:	sub	x0, x21, #0xd0
  40708c:	bl	402840 <putp@plt>
  407090:	mov	x12, #0x1090                	// #4240
  407094:	ldp	x29, x30, [sp]
  407098:	ldp	x19, x20, [sp, #16]
  40709c:	ldp	x21, x22, [sp, #32]
  4070a0:	ldp	x23, x24, [sp, #48]
  4070a4:	ldp	x25, x26, [sp, #64]
  4070a8:	ldp	x27, x28, [sp, #80]
  4070ac:	add	sp, sp, x12
  4070b0:	ret
  4070b4:	ldr	x1, [x21, #888]
  4070b8:	adrp	x0, 42b000 <ferror@plt+0x28210>
  4070bc:	sub	w4, w25, w22
  4070c0:	add	x6, x21, #0x80
  4070c4:	ldr	x3, [x0, #856]
  4070c8:	adrp	x2, 413000 <ferror@plt+0x10210>
  4070cc:	ldr	x5, [x1, #48]
  4070d0:	add	x2, x2, #0x778
  4070d4:	add	x3, x3, #0x248
  4070d8:	mov	x1, #0x800                 	// #2048
  4070dc:	add	x0, sp, #0x890
  4070e0:	mov	w23, #0x0                   	// #0
  4070e4:	bl	4028f0 <snprintf@plt>
  4070e8:	add	x0, sp, #0x890
  4070ec:	bl	402840 <putp@plt>
  4070f0:	ldr	x0, [x21, #888]
  4070f4:	ldr	x24, [x21, #872]
  4070f8:	ldr	w0, [x0, #56]
  4070fc:	add	w19, w19, w0
  407100:	add	w22, w22, w0
  407104:	b	406f40 <ferror@plt+0x4150>
  407108:	mov	w23, #0x7fffffff            	// #2147483647
  40710c:	b	406e9c <ferror@plt+0x40ac>
  407110:	ldr	x0, [sp, #128]
  407114:	cmp	x0, x1
  407118:	b.ls	407014 <ferror@plt+0x4224>  // b.plast
  40711c:	sub	w23, w1, w23
  407120:	b	406e9c <ferror@plt+0x40ac>
  407124:	add	x1, sp, #0x90
  407128:	add	w0, w19, #0x2
  40712c:	strb	w3, [x21, #920]
  407130:	add	w22, w22, w2
  407134:	cmp	w25, w22
  407138:	add	w19, w19, #0x3
  40713c:	ldrb	w1, [x1, w4, sxtw]
  407140:	strb	w1, [x21, #921]
  407144:	add	x1, sp, #0x90
  407148:	ldrb	w0, [x1, w0, sxtw]
  40714c:	strb	w0, [x21, #922]
  407150:	b.lt	406f40 <ferror@plt+0x4150>  // b.tstop
  407154:	add	x0, x21, #0x398
  407158:	bl	402840 <putp@plt>
  40715c:	ldr	x24, [x21, #872]
  407160:	b	406f40 <ferror@plt+0x4150>
  407164:	mov	w0, #0x20                  	// #32
  407168:	strb	w0, [x21, #904]
  40716c:	add	w22, w22, w2
  407170:	mov	w19, w4
  407174:	cmp	w25, w22
  407178:	b.lt	406f40 <ferror@plt+0x4150>  // b.tstop
  40717c:	add	x0, x21, #0x388
  407180:	bl	402840 <putp@plt>
  407184:	ldr	x24, [x21, #872]
  407188:	b	407068 <ferror@plt+0x4278>
  40718c:	mov	w19, w4
  407190:	cmp	w3, #0xa
  407194:	b.eq	406f40 <ferror@plt+0x4150>  // b.none
  407198:	cmp	w3, #0x1f
  40719c:	b.ls	4071cc <ferror@plt+0x43dc>  // b.plast
  4071a0:	add	w22, w22, w2
  4071a4:	cmp	w3, #0x7f
  4071a8:	b.eq	40721c <ferror@plt+0x442c>  // b.none
  4071ac:	strb	w3, [x21, #904]
  4071b0:	cmp	w25, w22
  4071b4:	b.lt	406f40 <ferror@plt+0x4150>  // b.tstop
  4071b8:	add	x0, x21, #0x388
  4071bc:	b	407180 <ferror@plt+0x4390>
  4071c0:	mov	w0, #0xa                   	// #10
  4071c4:	strb	w0, [sp, #144]
  4071c8:	b	406e74 <ferror@plt+0x4084>
  4071cc:	ldr	x0, [sp, #136]
  4071d0:	add	w1, w3, #0x40
  4071d4:	bl	404920 <ferror@plt+0x1b30>
  4071d8:	mov	x5, x0
  4071dc:	adrp	x1, 42b000 <ferror@plt+0x28210>
  4071e0:	ldr	w4, [x21, #884]
  4071e4:	add	x6, x21, #0x80
  4071e8:	adrp	x2, 413000 <ferror@plt+0x10210>
  4071ec:	ldr	x3, [x1, #856]
  4071f0:	sub	w4, w4, w22
  4071f4:	add	x2, x2, #0x778
  4071f8:	mov	x1, #0x800                 	// #2048
  4071fc:	add	x3, x3, #0x1c8
  407200:	add	x0, sp, #0x890
  407204:	bl	4028f0 <snprintf@plt>
  407208:	add	w22, w22, #0x2
  40720c:	add	x0, sp, #0x890
  407210:	bl	402840 <putp@plt>
  407214:	ldr	x24, [x21, #872]
  407218:	b	406f40 <ferror@plt+0x4150>
  40721c:	mov	w0, #0x20                  	// #32
  407220:	strb	w0, [x21, #904]
  407224:	cmp	w25, w22
  407228:	b.lt	406f40 <ferror@plt+0x4150>  // b.tstop
  40722c:	add	x0, x21, #0x388
  407230:	b	407180 <ferror@plt+0x4390>
  407234:	mov	w20, #0x0                   	// #0
  407238:	b	406e48 <ferror@plt+0x4058>
  40723c:	nop
  407240:	sub	sp, sp, #0x980
  407244:	adrp	x2, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  407248:	add	x2, x2, #0x450
  40724c:	mov	w3, #0x3a                  	// #58
  407250:	stp	x29, x30, [sp, #80]
  407254:	add	x29, sp, #0x50
  407258:	ldr	w4, [x2, #260]
  40725c:	stp	x19, x20, [sp, #96]
  407260:	mov	w20, w1
  407264:	str	w0, [sp, #196]
  407268:	sub	w0, w4, #0x4
  40726c:	str	x2, [sp, #232]
  407270:	ldr	w2, [x2, #884]
  407274:	str	w0, [sp, #280]
  407278:	cmp	w2, #0xa
  40727c:	b.le	4072a4 <ferror@plt+0x44b4>
  407280:	mov	w0, #0xa2e9                	// #41705
  407284:	movk	w0, #0x2e8b, lsl #16
  407288:	smull	x0, w2, w0
  40728c:	asr	x0, x0, #33
  407290:	sub	w0, w0, w2, asr #31
  407294:	udiv	w1, w3, w0
  407298:	msub	w0, w1, w0, w3
  40729c:	cmp	w0, #0x0
  4072a0:	cinc	w3, w1, ne  // ne = any
  4072a4:	sub	w0, w4, #0x4
  4072a8:	cmp	w0, w3
  4072ac:	b.lt	4076c4 <ferror@plt+0x48d4>  // b.tstop
  4072b0:	sub	w1, w4, #0x4
  4072b4:	mov	w3, #0x3a                  	// #58
  4072b8:	sdiv	w0, w3, w1
  4072bc:	msub	w3, w0, w1, w3
  4072c0:	cmp	w3, #0x0
  4072c4:	cinc	w0, w0, ne  // ne = any
  4072c8:	cmp	w0, #0x1
  4072cc:	b.le	4076a0 <ferror@plt+0x48b0>
  4072d0:	sdiv	w0, w2, w0
  4072d4:	mov	w5, #0x21                  	// #33
  4072d8:	mov	w3, #0xb                   	// #11
  4072dc:	cmp	w0, w5
  4072e0:	csel	w0, w0, w5, le
  4072e4:	str	w0, [sp, #284]
  4072e8:	subs	w0, w0, w3
  4072ec:	str	w0, [sp, #240]
  4072f0:	b.mi	4076c4 <ferror@plt+0x48d4>  // b.first
  4072f4:	ldr	x1, [sp, #232]
  4072f8:	adrp	x19, 42b000 <ferror@plt+0x28210>
  4072fc:	add	x19, x19, #0x350
  407300:	stp	x21, x22, [sp, #112]
  407304:	ldr	w0, [x1, #936]
  407308:	stp	x23, x24, [sp, #128]
  40730c:	cmp	w0, w2
  407310:	ldr	x0, [x19, #8]
  407314:	stp	x25, x26, [sp, #144]
  407318:	stp	x27, x28, [sp, #160]
  40731c:	str	x0, [sp, #200]
  407320:	b.ne	407330 <ferror@plt+0x4540>  // b.any
  407324:	ldr	w0, [x1, #940]
  407328:	cmp	w4, w0
  40732c:	b.eq	407344 <ferror@plt+0x4554>  // b.none
  407330:	ldr	x1, [sp, #232]
  407334:	sub	x0, x1, #0xb0
  407338:	str	w2, [x1, #936]
  40733c:	str	w4, [x1, #940]
  407340:	bl	402840 <putp@plt>
  407344:	and	w1, w20, #0x1
  407348:	str	w1, [sp, #244]
  40734c:	add	x1, x19, #0xfe0
  407350:	str	x1, [sp, #216]
  407354:	ldr	w1, [sp, #240]
  407358:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40735c:	adrp	x24, 417000 <ferror@plt+0x14210>
  407360:	adrp	x22, 414000 <ferror@plt+0x11210>
  407364:	sub	w1, w1, #0x2
  407368:	str	w1, [sp, #192]
  40736c:	ldr	x1, [sp, #200]
  407370:	add	x23, sp, #0x128
  407374:	ldr	x0, [x0, #688]
  407378:	add	x1, x1, #0xf0
  40737c:	str	x1, [sp, #248]
  407380:	add	x24, x24, #0x4a8
  407384:	add	x22, x22, #0x1d0
  407388:	mov	x20, #0x0                   	// #0
  40738c:	bl	402c40 <fflush@plt>
  407390:	adrp	x1, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  407394:	adrp	x0, 413000 <ferror@plt+0x10210>
  407398:	add	x1, x1, #0xbb8
  40739c:	add	x0, x0, #0x788
  4073a0:	str	x1, [sp, #208]
  4073a4:	adrp	x1, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4073a8:	add	x26, x1, #0xd88
  4073ac:	str	x0, [sp, #264]
  4073b0:	adrp	x0, 413000 <ferror@plt+0x10210>
  4073b4:	add	x0, x0, #0x790
  4073b8:	str	x0, [sp, #272]
  4073bc:	adrp	x0, 413000 <ferror@plt+0x10210>
  4073c0:	add	x0, x0, #0x798
  4073c4:	str	x0, [sp, #256]
  4073c8:	ldr	x0, [sp, #248]
  4073cc:	stp	w20, w20, [sp, #224]
  4073d0:	mov	w3, #0x0                   	// #0
  4073d4:	ldrb	w25, [x0, x20]
  4073d8:	ldr	w0, [sp, #244]
  4073dc:	and	w19, w25, #0x7f
  4073e0:	cmp	w0, #0x0
  4073e4:	ldr	w0, [sp, #196]
  4073e8:	sub	w19, w19, #0x25
  4073ec:	ccmp	w0, w20, #0x0, ne  // ne = any
  4073f0:	and	x19, x19, #0xff
  4073f4:	ldr	x0, [sp, #200]
  4073f8:	add	x21, x0, #0x248
  4073fc:	ldr	w0, [sp, #192]
  407400:	csel	x21, x24, x21, ne  // ne = any
  407404:	cmp	w0, #0x0
  407408:	ldr	x0, [sp, #208]
  40740c:	ldr	x27, [x0, x19, lsl #3]
  407410:	b.le	40748c <ferror@plt+0x469c>
  407414:	ldrb	w2, [x27]
  407418:	cbz	w2, 40748c <ferror@plt+0x469c>
  40741c:	mov	w7, #0x0                   	// #0
  407420:	stp	x20, x19, [sp, #176]
  407424:	mov	x20, x27
  407428:	mov	w19, w7
  40742c:	b	40743c <ferror@plt+0x464c>
  407430:	add	x20, x20, w28, uxtb
  407434:	ldrb	w2, [x20]
  407438:	cbz	w2, 40747c <ferror@plt+0x468c>
  40743c:	ldrb	w28, [x22, w2, sxtw]
  407440:	mov	x1, x20
  407444:	add	x0, sp, #0x180
  407448:	and	x2, x28, #0xff
  40744c:	cmp	w28, #0x1
  407450:	mov	w3, w28
  407454:	b.le	40746c <ferror@plt+0x467c>
  407458:	bl	402800 <mbtowc@plt>
  40745c:	ldr	w0, [sp, #384]
  407460:	bl	402970 <wcwidth@plt>
  407464:	cmp	w0, #0x0
  407468:	csinc	w3, w0, wzr, gt
  40746c:	ldr	w0, [sp, #192]
  407470:	add	w19, w19, w3
  407474:	cmp	w0, w19
  407478:	b.ge	407430 <ferror@plt+0x4640>  // b.tcont
  40747c:	sub	w3, w20, w27
  407480:	ldp	x20, x19, [sp, #176]
  407484:	ldr	x0, [sp, #208]
  407488:	ldr	x27, [x0, x19, lsl #3]
  40748c:	mov	x4, x27
  407490:	ldr	x2, [sp, #264]
  407494:	mov	x0, x23
  407498:	mov	x1, #0x58                  	// #88
  40749c:	bl	4028f0 <snprintf@plt>
  4074a0:	ldr	x27, [x26, x19, lsl #3]
  4074a4:	ldrb	w2, [x27]
  4074a8:	cbz	w2, 4077dc <ferror@plt+0x49ec>
  4074ac:	mov	w7, #0x0                   	// #0
  4074b0:	stp	x20, x19, [sp, #176]
  4074b4:	mov	w20, w7
  4074b8:	mov	x19, x27
  4074bc:	b	4074cc <ferror@plt+0x46dc>
  4074c0:	add	x19, x19, w28, uxtb
  4074c4:	ldrb	w2, [x19]
  4074c8:	cbz	w2, 407508 <ferror@plt+0x4718>
  4074cc:	ldrb	w28, [x22, w2, sxtw]
  4074d0:	mov	x1, x19
  4074d4:	add	x0, sp, #0x180
  4074d8:	and	x2, x28, #0xff
  4074dc:	cmp	w28, #0x1
  4074e0:	mov	w3, w28
  4074e4:	b.le	4074fc <ferror@plt+0x470c>
  4074e8:	bl	402800 <mbtowc@plt>
  4074ec:	ldr	w0, [sp, #384]
  4074f0:	bl	402970 <wcwidth@plt>
  4074f4:	cmp	w0, #0x0
  4074f8:	csinc	w3, w0, wzr, gt
  4074fc:	add	w20, w20, w3
  407500:	cmp	w20, #0x7
  407504:	b.le	4074c0 <ferror@plt+0x46d0>
  407508:	sub	w1, w19, w27
  40750c:	ldp	x20, x19, [sp, #176]
  407510:	ldr	x2, [x26, x19, lsl #3]
  407514:	ldr	x0, [sp, #272]
  407518:	bl	404920 <ferror@plt+0x1b30>
  40751c:	ldrb	w2, [x0]
  407520:	cbz	w2, 4077d4 <ferror@plt+0x49e4>
  407524:	mov	x5, x19
  407528:	mov	x28, x0
  40752c:	mov	x19, x0
  407530:	mov	w27, #0x0                   	// #0
  407534:	nop
  407538:	ldrb	w3, [x22, w2, sxtw]
  40753c:	mov	x1, x28
  407540:	add	x0, sp, #0x180
  407544:	and	x4, x3, #0xff
  407548:	cmp	w3, #0x1
  40754c:	mov	x2, x4
  407550:	b.gt	40771c <ferror@plt+0x492c>
  407554:	add	x28, x28, x4
  407558:	add	w27, w27, w3
  40755c:	ldrb	w2, [x28]
  407560:	cbnz	w2, 407538 <ferror@plt+0x4748>
  407564:	mov	x8, x19
  407568:	mov	x19, x5
  40756c:	sub	x8, x28, x8
  407570:	sub	w8, w8, w27
  407574:	add	w27, w8, #0x7
  407578:	ldrb	w2, [sp, #298]
  40757c:	cbz	w2, 4077cc <ferror@plt+0x49dc>
  407580:	add	x3, x23, #0x2
  407584:	mov	x5, x20
  407588:	mov	x6, x19
  40758c:	mov	w4, #0x0                   	// #0
  407590:	mov	x19, x3
  407594:	mov	w20, w4
  407598:	mov	w28, #0x1                   	// #1
  40759c:	nop
  4075a0:	ldrb	w3, [x22, w2, sxtw]
  4075a4:	mov	x1, x19
  4075a8:	add	x0, sp, #0x180
  4075ac:	and	x4, x3, #0xff
  4075b0:	cmp	w3, #0x1
  4075b4:	mov	x2, x4
  4075b8:	b.gt	4076ec <ferror@plt+0x48fc>
  4075bc:	add	x19, x19, x4
  4075c0:	add	w20, w20, w3
  4075c4:	ldrb	w2, [x19]
  4075c8:	cbnz	w2, 4075a0 <ferror@plt+0x47b0>
  4075cc:	mov	x3, x19
  4075d0:	add	x28, x23, #0x2
  4075d4:	mov	w4, w20
  4075d8:	ldr	w0, [sp, #240]
  4075dc:	sub	x28, x3, x28
  4075e0:	mov	x20, x5
  4075e4:	sub	w28, w28, w4
  4075e8:	mov	x19, x6
  4075ec:	add	w28, w28, w0
  4075f0:	ldr	x0, [sp, #232]
  4075f4:	mov	x3, x24
  4075f8:	ldr	w0, [x0, #192]
  4075fc:	cbnz	w0, 407770 <ferror@plt+0x4980>
  407600:	ldr	x0, [x26, x19, lsl #3]
  407604:	tbz	w25, #7, 40774c <ferror@plt+0x495c>
  407608:	ldr	w1, [sp, #196]
  40760c:	ldr	w2, [sp, #224]
  407610:	cmp	w1, w2
  407614:	ldr	x1, [sp, #200]
  407618:	add	x5, x1, #0x308
  40761c:	b.eq	4077c0 <ferror@plt+0x49d0>  // b.none
  407620:	mov	x9, x5
  407624:	mov	x7, x24
  407628:	mov	w4, #0x2a                  	// #42
  40762c:	ldr	x8, [sp, #216]
  407630:	mov	x6, x21
  407634:	ldr	x2, [sp, #256]
  407638:	str	w27, [sp]
  40763c:	str	w27, [sp, #8]
  407640:	mov	x1, #0x800                 	// #2048
  407644:	stp	x0, x8, [sp, #16]
  407648:	add	x0, sp, #0x180
  40764c:	add	x20, x20, #0x1
  407650:	stp	x9, x21, [sp, #32]
  407654:	str	w28, [sp, #48]
  407658:	str	w28, [sp, #56]
  40765c:	stp	x23, x8, [sp, #64]
  407660:	bl	4028f0 <snprintf@plt>
  407664:	add	x0, sp, #0x180
  407668:	bl	402840 <putp@plt>
  40766c:	cmp	x20, #0x3a
  407670:	b.ne	4073c8 <ferror@plt+0x45d8>  // b.any
  407674:	ldr	x0, [sp, #232]
  407678:	add	x0, x0, #0x80
  40767c:	bl	402840 <putp@plt>
  407680:	ldp	x29, x30, [sp, #80]
  407684:	ldp	x19, x20, [sp, #96]
  407688:	ldp	x21, x22, [sp, #112]
  40768c:	ldp	x23, x24, [sp, #128]
  407690:	ldp	x25, x26, [sp, #144]
  407694:	ldp	x27, x28, [sp, #160]
  407698:	add	sp, sp, #0x980
  40769c:	ret
  4076a0:	mov	w0, w2
  4076a4:	mov	w5, #0x20                  	// #32
  4076a8:	cmp	w0, w5
  4076ac:	mov	w3, #0xa                   	// #10
  4076b0:	csel	w0, w0, w5, le
  4076b4:	str	w0, [sp, #284]
  4076b8:	subs	w0, w0, w3
  4076bc:	str	w0, [sp, #240]
  4076c0:	b.pl	4072f4 <ferror@plt+0x4504>  // b.nfrst
  4076c4:	adrp	x0, 413000 <ferror@plt+0x10210>
  4076c8:	add	x0, x0, #0xa00
  4076cc:	bl	402840 <putp@plt>
  4076d0:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4076d4:	ldr	x0, [x0, #2896]
  4076d8:	bl	402840 <putp@plt>
  4076dc:	ldp	x29, x30, [sp, #80]
  4076e0:	ldp	x19, x20, [sp, #96]
  4076e4:	add	sp, sp, #0x980
  4076e8:	ret
  4076ec:	add	x19, x19, x4
  4076f0:	stp	x5, x6, [sp, #176]
  4076f4:	bl	402800 <mbtowc@plt>
  4076f8:	ldr	w0, [sp, #384]
  4076fc:	bl	402970 <wcwidth@plt>
  407700:	cmp	w0, #0x0
  407704:	ldrb	w2, [x19]
  407708:	csel	w0, w0, w28, gt
  40770c:	add	w20, w20, w0
  407710:	ldp	x5, x6, [sp, #176]
  407714:	cbnz	w2, 4075a0 <ferror@plt+0x47b0>
  407718:	b	4075cc <ferror@plt+0x47dc>
  40771c:	add	x28, x28, x4
  407720:	str	x5, [sp, #176]
  407724:	bl	402800 <mbtowc@plt>
  407728:	ldr	w0, [sp, #384]
  40772c:	bl	402970 <wcwidth@plt>
  407730:	cmp	w0, #0x0
  407734:	ldrb	w2, [x28]
  407738:	csinc	w0, w0, wzr, gt
  40773c:	add	w27, w27, w0
  407740:	ldr	x5, [sp, #176]
  407744:	cbnz	w2, 407538 <ferror@plt+0x4748>
  407748:	b	407564 <ferror@plt+0x4774>
  40774c:	ldr	w1, [sp, #196]
  407750:	ldr	w2, [sp, #224]
  407754:	cmp	w1, w2
  407758:	b.eq	4077a8 <ferror@plt+0x49b8>  // b.none
  40775c:	mov	x7, x24
  407760:	mov	x9, x24
  407764:	mov	w4, #0x20                  	// #32
  407768:	ldr	x5, [sp, #216]
  40776c:	b	40762c <ferror@plt+0x483c>
  407770:	adrp	x0, 42b000 <ferror@plt+0x28210>
  407774:	ldr	w3, [sp, #228]
  407778:	ldr	w4, [sp, #280]
  40777c:	ldr	x0, [x0, #784]
  407780:	ldr	w1, [sp, #284]
  407784:	sdiv	w2, w3, w4
  407788:	ldr	x0, [x0, #32]
  40778c:	mul	w1, w2, w1
  407790:	ldr	x0, [x0, #80]
  407794:	msub	w2, w2, w4, w3
  407798:	add	w2, w2, #0x4
  40779c:	bl	4028a0 <tgoto@plt>
  4077a0:	mov	x3, x0
  4077a4:	b	407600 <ferror@plt+0x4810>
  4077a8:	ldr	x1, [sp, #200]
  4077ac:	mov	x9, x24
  4077b0:	mov	w4, #0x20                  	// #32
  4077b4:	add	x7, x1, #0x248
  4077b8:	ldr	x5, [sp, #216]
  4077bc:	b	40762c <ferror@plt+0x483c>
  4077c0:	add	x7, x1, #0x248
  4077c4:	mov	x9, x5
  4077c8:	b	407628 <ferror@plt+0x4838>
  4077cc:	ldr	w28, [sp, #240]
  4077d0:	b	4075f0 <ferror@plt+0x4800>
  4077d4:	mov	w27, #0x7                   	// #7
  4077d8:	b	407578 <ferror@plt+0x4788>
  4077dc:	mov	x2, x27
  4077e0:	mov	w1, #0x0                   	// #0
  4077e4:	b	407514 <ferror@plt+0x4724>
  4077e8:	stp	x29, x30, [sp, #-80]!
  4077ec:	mov	x29, sp
  4077f0:	stp	x19, x20, [sp, #16]
  4077f4:	cbz	x0, 4079cc <ferror@plt+0x4bdc>
  4077f8:	stp	x21, x22, [sp, #32]
  4077fc:	mov	x19, x0
  407800:	stp	x23, x24, [sp, #48]
  407804:	ldrb	w0, [x0, #28]
  407808:	cmp	w0, #0x5a
  40780c:	b.eq	4079b4 <ferror@plt+0x4bc4>  // b.none
  407810:	b.hi	407910 <ferror@plt+0x4b20>  // b.pmore
  407814:	cmp	w0, #0x52
  407818:	b.eq	40799c <ferror@plt+0x4bac>  // b.none
  40781c:	cmp	w0, #0x54
  407820:	b.ne	407918 <ferror@plt+0x4b28>  // b.any
  407824:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  407828:	add	x20, x20, #0x450
  40782c:	ldr	w0, [x20, #960]
  407830:	add	w0, w0, #0x1
  407834:	str	w0, [x20, #960]
  407838:	adrp	x21, 42b000 <ferror@plt+0x28210>
  40783c:	add	x21, x21, #0x350
  407840:	ldr	w23, [x20, #992]
  407844:	ldr	w22, [x21, #20]
  407848:	add	w24, w22, #0x1
  40784c:	cmp	w24, w23
  407850:	b.ge	407948 <ferror@plt+0x4b58>  // b.tcont
  407854:	ldr	x0, [x20, #984]
  407858:	sbfiz	x7, x22, #5, #32
  40785c:	add	x5, x0, x7
  407860:	ubfiz	x3, x22, #5, #32
  407864:	ldr	w2, [x19]
  407868:	add	x3, x0, x3
  40786c:	ldp	x4, x8, [x19, #32]
  407870:	adrp	x1, 42a000 <ferror@plt+0x27210>
  407874:	add	x1, x1, #0x390
  407878:	ldp	d1, d0, [x19, #432]
  40787c:	str	w2, [x5, #24]
  407880:	ldr	x6, [x1, #648]
  407884:	add	x4, x4, x8
  407888:	ldr	w2, [x3, #24]
  40788c:	str	x4, [x0, x7]
  407890:	and	x2, x2, #0x3ff
  407894:	ldr	x1, [x1, #640]
  407898:	ldr	w0, [x6, x2, lsl #2]
  40789c:	stp	d0, d1, [x5, #8]
  4078a0:	str	w0, [x3, #28]
  4078a4:	str	w22, [x6, x2, lsl #2]
  4078a8:	ldr	w0, [x19]
  4078ac:	and	x2, x0, #0x3ff
  4078b0:	ldr	w1, [x1, x2, lsl #2]
  4078b4:	tbnz	w1, #31, 4078f4 <ferror@plt+0x4b04>
  4078b8:	ldr	x3, [x20, #976]
  4078bc:	b	4078c8 <ferror@plt+0x4ad8>
  4078c0:	ldr	w1, [x1, #28]
  4078c4:	tbnz	w1, #31, 4078f4 <ferror@plt+0x4b04>
  4078c8:	sbfiz	x1, x1, #5, #32
  4078cc:	add	x1, x3, x1
  4078d0:	ldr	w2, [x1, #24]
  4078d4:	cmp	w0, w2
  4078d8:	b.ne	4078c0 <ferror@plt+0x4ad0>  // b.any
  4078dc:	mov	v0.d[1], v1.d[0]
  4078e0:	ldur	q2, [x1, #8]
  4078e4:	ldr	x0, [x1]
  4078e8:	sub	v0.2d, v0.2d, v2.2d
  4078ec:	sub	x4, x4, x0
  4078f0:	stur	q0, [x19, #8]
  4078f4:	str	w24, [x21, #20]
  4078f8:	ldp	x21, x22, [sp, #32]
  4078fc:	str	w4, [x19, #24]
  407900:	ldp	x23, x24, [sp, #48]
  407904:	ldp	x19, x20, [sp, #16]
  407908:	ldp	x29, x30, [sp], #80
  40790c:	ret
  407910:	cmp	w0, #0x74
  407914:	b.eq	407824 <ferror@plt+0x4a34>  // b.none
  407918:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40791c:	add	x20, x20, #0x450
  407920:	adrp	x21, 42b000 <ferror@plt+0x28210>
  407924:	add	x21, x21, #0x350
  407928:	ldr	w0, [x20, #964]
  40792c:	ldr	w22, [x21, #20]
  407930:	ldr	w23, [x20, #992]
  407934:	add	w0, w0, #0x1
  407938:	str	w0, [x20, #964]
  40793c:	add	w24, w22, #0x1
  407940:	cmp	w24, w23
  407944:	b.lt	407854 <ferror@plt+0x4a64>  // b.tstop
  407948:	adds	w0, w23, w23, lsl #2
  40794c:	add	w23, w0, #0x3
  407950:	csel	w23, w23, w0, mi  // mi = first
  407954:	ldr	x0, [x20, #976]
  407958:	asr	w23, w23, #2
  40795c:	add	w23, w23, #0x64
  407960:	str	w23, [x20, #992]
  407964:	sbfiz	x23, x23, #5, #32
  407968:	cmp	x23, #0x0
  40796c:	csinc	x23, x23, xzr, ne  // ne = any
  407970:	mov	x1, x23
  407974:	bl	402ab0 <realloc@plt>
  407978:	mov	x2, x0
  40797c:	cbz	x0, 407a9c <ferror@plt+0x4cac>
  407980:	ldr	x0, [x20, #984]
  407984:	mov	x1, x23
  407988:	str	x2, [x20, #976]
  40798c:	bl	402ab0 <realloc@plt>
  407990:	cbz	x0, 407a9c <ferror@plt+0x4cac>
  407994:	str	x0, [x20, #984]
  407998:	b	407858 <ferror@plt+0x4a68>
  40799c:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4079a0:	add	x20, x20, #0x450
  4079a4:	ldr	w0, [x20, #968]
  4079a8:	add	w0, w0, #0x1
  4079ac:	str	w0, [x20, #968]
  4079b0:	b	407838 <ferror@plt+0x4a48>
  4079b4:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4079b8:	add	x20, x20, #0x450
  4079bc:	ldr	w0, [x20, #956]
  4079c0:	add	w0, w0, #0x1
  4079c4:	str	w0, [x20, #956]
  4079c8:	b	407838 <ferror@plt+0x4a48>
  4079cc:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4079d0:	add	x20, x20, #0x450
  4079d4:	mov	x1, #0x0                   	// #0
  4079d8:	add	x0, sp, #0x48
  4079dc:	bl	402a30 <uptime@plt>
  4079e0:	ldr	d3, [sp, #72]
  4079e4:	adrp	x0, 414000 <ferror@plt+0x11210>
  4079e8:	ldr	d0, [x20, #944]
  4079ec:	adrp	x3, 42a000 <ferror@plt+0x27210>
  4079f0:	ldr	d4, [x0, #1176]
  4079f4:	adrp	x0, 42b000 <ferror@plt+0x28210>
  4079f8:	str	d3, [x20, #944]
  4079fc:	add	x3, x3, #0x390
  407a00:	fsub	d0, d3, d0
  407a04:	mov	w1, #0xd70a                	// #55050
  407a08:	ldr	x0, [x0, #816]
  407a0c:	movk	w1, #0x3ba3, lsl #16
  407a10:	fmov	s2, w1
  407a14:	ldr	w1, [x3, #40]
  407a18:	fcvt	s0, d0
  407a1c:	ucvtf	s1, x0
  407a20:	fcvt	d3, s0
  407a24:	fcmp	d3, d4
  407a28:	fcsel	s0, s0, s2, pl  // pl = nfrst
  407a2c:	fmul	s0, s1, s0
  407a30:	cbnz	w1, 407a44 <ferror@plt+0x4c54>
  407a34:	adrp	x0, 42b000 <ferror@plt+0x28210>
  407a38:	ldr	x0, [x0, #800]
  407a3c:	scvtf	s1, x0
  407a40:	fmul	s0, s0, s1
  407a44:	mov	w0, #0x42c80000            	// #1120403456
  407a48:	fmov	s1, w0
  407a4c:	ldr	x0, [x3, #640]
  407a50:	adrp	x2, 42b000 <ferror@plt+0x28210>
  407a54:	fdiv	s0, s1, s0
  407a58:	adrp	x1, 44e000 <kb_main_total@@LIBPROCPS_0+0x22cc8>
  407a5c:	ldr	x6, [x3, #648]
  407a60:	str	x6, [x3, #640]
  407a64:	ldr	x4, [x20, #976]
  407a68:	str	x0, [x3, #648]
  407a6c:	ldr	x5, [x20, #984]
  407a70:	add	x3, x20, #0x3c4
  407a74:	add	x1, x1, #0x130
  407a78:	str	wzr, [x2, #868]
  407a7c:	mov	x2, #0x1000                	// #4096
  407a80:	str	x5, [x20, #976]
  407a84:	stp	wzr, wzr, [x3, #-8]
  407a88:	stp	wzr, wzr, [x3]
  407a8c:	str	x4, [x20, #984]
  407a90:	str	s0, [x20, #952]
  407a94:	bl	402700 <memcpy@plt>
  407a98:	b	407904 <ferror@plt+0x4b14>
  407a9c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  407aa0:	ldr	x0, [x0, #2368]
  407aa4:	bl	4059a0 <ferror@plt+0x2bb0>
  407aa8:	stp	x29, x30, [sp, #-80]!
  407aac:	mov	x0, #0x0                   	// #0
  407ab0:	mov	x29, sp
  407ab4:	stp	x19, x20, [sp, #16]
  407ab8:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  407abc:	add	x20, x20, #0x450
  407ac0:	stp	x21, x22, [sp, #32]
  407ac4:	stp	x23, x24, [sp, #48]
  407ac8:	str	x25, [sp, #64]
  407acc:	bl	4077e8 <ferror@plt+0x49f8>
  407ad0:	ldr	w0, [x20, #1088]
  407ad4:	add	x1, x20, #0x3f0
  407ad8:	bl	402c70 <openproc@plt>
  407adc:	cbz	x0, 407c88 <ferror@plt+0x4e98>
  407ae0:	ldr	w1, [x20, #1092]
  407ae4:	mov	x24, x0
  407ae8:	adrp	x23, 402000 <memcpy@plt-0x700>
  407aec:	adrp	x0, 402000 <memcpy@plt-0x700>
  407af0:	add	x23, x23, #0xbd0
  407af4:	add	x0, x0, #0xc60
  407af8:	cmp	w1, #0x0
  407afc:	adrp	x21, 42b000 <ferror@plt+0x28210>
  407b00:	csel	x23, x23, x0, ne  // ne = any
  407b04:	add	x21, x21, #0x350
  407b08:	mov	x25, #0x1                   	// #1
  407b0c:	b	407b34 <ferror@plt+0x4d44>
  407b10:	add	x19, x0, w19, sxtw #3
  407b14:	mov	x0, x24
  407b18:	ldr	x1, [x19]
  407b1c:	blr	x23
  407b20:	cbz	x0, 407bac <ferror@plt+0x4dbc>
  407b24:	ldrsw	x3, [x21, #20]
  407b28:	ldr	x2, [x20, #1104]
  407b2c:	str	x0, [x2, x3, lsl #3]
  407b30:	bl	4077e8 <ferror@plt+0x49f8>
  407b34:	ldr	w1, [x20, #1096]
  407b38:	ldr	w19, [x21, #20]
  407b3c:	ldr	x0, [x20, #1104]
  407b40:	cmp	w19, w1
  407b44:	b.ne	407b10 <ferror@plt+0x4d20>  // b.any
  407b48:	add	w22, w19, w19, lsl #2
  407b4c:	mov	w1, w22
  407b50:	cmp	w22, #0x0
  407b54:	add	w22, w22, #0x3
  407b58:	csel	w22, w22, w1, lt  // lt = tstop
  407b5c:	asr	w22, w22, #2
  407b60:	add	w22, w22, #0xa
  407b64:	str	w22, [x20, #1096]
  407b68:	sbfiz	x1, x22, #3, #32
  407b6c:	cmp	x1, #0x0
  407b70:	csel	x1, x1, x25, ne  // ne = any
  407b74:	bl	402ab0 <realloc@plt>
  407b78:	mov	x3, x0
  407b7c:	cbz	x0, 407c7c <ferror@plt+0x4e8c>
  407b80:	sub	w2, w22, w19
  407b84:	add	x19, x0, w19, sxtw #3
  407b88:	mov	w1, #0x0                   	// #0
  407b8c:	mov	x0, x19
  407b90:	sbfiz	x2, x2, #3, #32
  407b94:	str	x3, [x20, #1104]
  407b98:	bl	402a20 <memset@plt>
  407b9c:	ldr	x1, [x19]
  407ba0:	mov	x0, x24
  407ba4:	blr	x23
  407ba8:	cbnz	x0, 407b24 <ferror@plt+0x4d34>
  407bac:	mov	x0, x24
  407bb0:	bl	402be0 <closeproc@plt>
  407bb4:	ldr	w0, [x20, #1096]
  407bb8:	ldr	w1, [x20, #1112]
  407bbc:	cmp	w1, w0
  407bc0:	b.eq	407c2c <ferror@plt+0x4e3c>  // b.none
  407bc4:	sbfiz	x22, x0, #3, #32
  407bc8:	adrp	x19, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  407bcc:	cmp	x22, #0x0
  407bd0:	add	x19, x19, #0x130
  407bd4:	mov	x1, #0x16e0                	// #5856
  407bd8:	csinc	x22, x22, xzr, ne  // ne = any
  407bdc:	add	x23, x19, x1
  407be0:	str	w0, [x20, #1112]
  407be4:	ldr	x0, [x19, #1440]
  407be8:	mov	x1, x22
  407bec:	bl	402ab0 <realloc@plt>
  407bf0:	cbz	x0, 407c7c <ferror@plt+0x4e8c>
  407bf4:	ldr	x1, [x20, #1104]
  407bf8:	str	x0, [x19, #1440]
  407bfc:	ldrsw	x2, [x21, #20]
  407c00:	add	x19, x19, #0x5b8
  407c04:	lsl	x2, x2, #3
  407c08:	bl	402700 <memcpy@plt>
  407c0c:	cmp	x19, x23
  407c10:	b.ne	407be4 <ferror@plt+0x4df4>  // b.any
  407c14:	ldp	x19, x20, [sp, #16]
  407c18:	ldp	x21, x22, [sp, #32]
  407c1c:	ldp	x23, x24, [sp, #48]
  407c20:	ldr	x25, [sp, #64]
  407c24:	ldp	x29, x30, [sp], #80
  407c28:	ret
  407c2c:	ldrsw	x2, [x21, #20]
  407c30:	adrp	x19, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  407c34:	add	x19, x19, #0x130
  407c38:	mov	x3, #0x16e0                	// #5856
  407c3c:	add	x21, x19, x3
  407c40:	ldr	x22, [x20, #1104]
  407c44:	lsl	x20, x2, #3
  407c48:	ldr	x0, [x19, #1440]
  407c4c:	mov	x2, x20
  407c50:	mov	x1, x22
  407c54:	add	x19, x19, #0x5b8
  407c58:	bl	402700 <memcpy@plt>
  407c5c:	cmp	x21, x19
  407c60:	b.ne	407c48 <ferror@plt+0x4e58>  // b.any
  407c64:	ldp	x19, x20, [sp, #16]
  407c68:	ldp	x21, x22, [sp, #32]
  407c6c:	ldp	x23, x24, [sp, #48]
  407c70:	ldr	x25, [sp, #64]
  407c74:	ldp	x29, x30, [sp], #80
  407c78:	ret
  407c7c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  407c80:	ldr	x0, [x0, #2368]
  407c84:	bl	4059a0 <ferror@plt+0x2bb0>
  407c88:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  407c8c:	ldr	x19, [x0, #2376]
  407c90:	bl	402d40 <__errno_location@plt>
  407c94:	ldr	w0, [x0]
  407c98:	bl	402ae0 <strerror@plt>
  407c9c:	mov	x1, x0
  407ca0:	mov	x0, x19
  407ca4:	bl	404920 <ferror@plt+0x1b30>
  407ca8:	bl	4059a0 <ferror@plt+0x2bb0>
  407cac:	nop
  407cb0:	stp	x29, x30, [sp, #-80]!
  407cb4:	adrp	x0, 42b000 <ferror@plt+0x28210>
  407cb8:	mov	x1, #0x5413                	// #21523
  407cbc:	mov	x29, sp
  407cc0:	ldr	x3, [x0, #784]
  407cc4:	stp	x19, x20, [sp, #16]
  407cc8:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  407ccc:	add	x19, x19, #0x450
  407cd0:	stp	x21, x22, [sp, #32]
  407cd4:	add	x2, sp, #0x40
  407cd8:	ldr	x3, [x3, #24]
  407cdc:	mov	w0, #0x1                   	// #1
  407ce0:	ldrsh	w20, [x3]
  407ce4:	ldrsh	w21, [x3, #4]
  407ce8:	str	w21, [x19, #260]
  407cec:	str	w20, [x19, #884]
  407cf0:	bl	402dd0 <ioctl@plt>
  407cf4:	cmn	w0, #0x1
  407cf8:	b.eq	407d04 <ferror@plt+0x4f14>  // b.none
  407cfc:	ldrh	w0, [sp, #66]
  407d00:	cbnz	w0, 407ea8 <ferror@plt+0x50b8>
  407d04:	ldr	w0, [x19, #112]
  407d08:	cbz	w0, 407d14 <ferror@plt+0x4f24>
  407d0c:	sub	w20, w20, #0x1
  407d10:	str	w20, [x19, #884]
  407d14:	cmp	w20, #0x200
  407d18:	b.le	407e90 <ferror@plt+0x50a0>
  407d1c:	mov	w0, #0x200                 	// #512
  407d20:	mov	w20, w0
  407d24:	str	w0, [x19, #884]
  407d28:	ldr	w0, [x19, #1116]
  407d2c:	cbz	w0, 407e5c <ferror@plt+0x506c>
  407d30:	ldr	w1, [x19, #1120]
  407d34:	ldr	w2, [x19, #1124]
  407d38:	ldr	w0, [x19, #264]
  407d3c:	cbz	w0, 407dbc <ferror@plt+0x4fcc>
  407d40:	cbnz	w1, 407ed0 <ferror@plt+0x50e0>
  407d44:	cmp	w2, #0x0
  407d48:	mov	w1, #0x7fffffff            	// #2147483647
  407d4c:	csel	w2, w2, w1, ne  // ne = any
  407d50:	mov	x0, #0x800                 	// #2048
  407d54:	ldr	x1, [x19, #1152]
  407d58:	str	w2, [x19, #260]
  407d5c:	str	x0, [x19, #1136]
  407d60:	mov	x21, x0
  407d64:	cmp	x1, x21
  407d68:	ldr	x0, [x19, #1144]
  407d6c:	b.cc	407e0c <ferror@plt+0x501c>  // b.lo, b.ul, b.last
  407d70:	mov	x2, x21
  407d74:	mov	w1, #0x0                   	// #0
  407d78:	bl	402a20 <memset@plt>
  407d7c:	cmp	w20, #0x7e
  407d80:	b.le	407e38 <ferror@plt+0x5048>
  407d84:	mov	w0, #0x64                  	// #100
  407d88:	fmov	s0, #1.000000000000000000e+00
  407d8c:	str	w0, [x19, #1160]
  407d90:	adrp	x0, 42b000 <ferror@plt+0x28210>
  407d94:	str	s0, [x19, #1164]
  407d98:	ldr	x0, [x0, #688]
  407d9c:	bl	402c40 <fflush@plt>
  407da0:	adrp	x0, 42b000 <ferror@plt+0x28210>
  407da4:	add	x0, x0, #0x350
  407da8:	ldp	x19, x20, [sp, #16]
  407dac:	ldp	x21, x22, [sp, #32]
  407db0:	str	wzr, [x0, #72]
  407db4:	ldp	x29, x30, [sp], #80
  407db8:	ret
  407dbc:	cbz	w1, 407dd0 <ferror@plt+0x4fe0>
  407dc0:	cmp	w20, w1
  407dc4:	b.le	407dd0 <ferror@plt+0x4fe0>
  407dc8:	mov	w20, w1
  407dcc:	str	w1, [x19, #884]
  407dd0:	cbz	w2, 407de4 <ferror@plt+0x4ff4>
  407dd4:	cmp	w21, w2
  407dd8:	b.le	407de4 <ferror@plt+0x4ff4>
  407ddc:	mov	w21, w2
  407de0:	str	w2, [x19, #260]
  407de4:	mov	w0, #0xfffff               	// #1048575
  407de8:	cmp	w21, w0
  407dec:	b.ls	407ec4 <ferror@plt+0x50d4>  // b.plast
  407df0:	mov	x21, #0x7ffff800            	// #2147481600
  407df4:	str	w0, [x19, #260]
  407df8:	str	x21, [x19, #1136]
  407dfc:	ldr	x1, [x19, #1152]
  407e00:	ldr	x0, [x19, #1144]
  407e04:	cmp	x1, x21
  407e08:	b.cs	407d70 <ferror@plt+0x4f80>  // b.hs, b.nlast
  407e0c:	cmp	x21, #0x0
  407e10:	str	x21, [x19, #1152]
  407e14:	csinc	x1, x21, xzr, ne  // ne = any
  407e18:	bl	402ab0 <realloc@plt>
  407e1c:	cbz	x0, 408010 <ferror@plt+0x5220>
  407e20:	mov	x2, x21
  407e24:	mov	w1, #0x0                   	// #0
  407e28:	str	x0, [x19, #1144]
  407e2c:	bl	402a20 <memset@plt>
  407e30:	cmp	w20, #0x7e
  407e34:	b.gt	407d84 <ferror@plt+0x4f94>
  407e38:	cmp	w20, #0x50
  407e3c:	b.le	407eec <ferror@plt+0x50fc>
  407e40:	sub	w20, w20, #0x1b
  407e44:	mov	w0, #0x42c80000            	// #1120403456
  407e48:	fmov	s1, w0
  407e4c:	str	w20, [x19, #1160]
  407e50:	scvtf	s0, w20
  407e54:	fdiv	s0, s0, s1
  407e58:	b	407d90 <ferror@plt+0x4fa0>
  407e5c:	ldr	w1, [x19, #1128]
  407e60:	cmp	w1, #0x0
  407e64:	b.le	407edc <ferror@plt+0x50ec>
  407e68:	ldr	w2, [x19, #1124]
  407e6c:	str	w1, [x19, #1120]
  407e70:	cmp	w1, #0x200
  407e74:	b.le	407e84 <ferror@plt+0x5094>
  407e78:	mov	w0, #0x200                 	// #512
  407e7c:	mov	w1, w0
  407e80:	str	w0, [x19, #1120]
  407e84:	mov	w0, #0x1                   	// #1
  407e88:	str	w0, [x19, #1116]
  407e8c:	b	407d38 <ferror@plt+0x4f48>
  407e90:	cmp	w20, #0x2
  407e94:	b.gt	407d28 <ferror@plt+0x4f38>
  407e98:	mov	w0, #0x3                   	// #3
  407e9c:	mov	w20, w0
  407ea0:	str	w0, [x19, #884]
  407ea4:	b	407d28 <ferror@plt+0x4f38>
  407ea8:	ldrh	w1, [sp, #64]
  407eac:	cbz	w1, 407d04 <ferror@plt+0x4f14>
  407eb0:	mov	w20, w0
  407eb4:	mov	w21, w1
  407eb8:	str	w1, [x19, #260]
  407ebc:	str	w0, [x19, #884]
  407ec0:	b	407d04 <ferror@plt+0x4f14>
  407ec4:	sbfiz	x21, x21, #11, #32
  407ec8:	str	x21, [x19, #1136]
  407ecc:	b	407dfc <ferror@plt+0x500c>
  407ed0:	mov	w20, w1
  407ed4:	str	w1, [x19, #884]
  407ed8:	b	407d44 <ferror@plt+0x4f54>
  407edc:	b.ne	407f04 <ferror@plt+0x5114>  // b.any
  407ee0:	ldr	w1, [x19, #1120]
  407ee4:	ldr	w2, [x19, #1124]
  407ee8:	b	407e70 <ferror@plt+0x5080>
  407eec:	mov	w0, #0xae14                	// #44564
  407ef0:	mov	w1, #0x35                  	// #53
  407ef4:	movk	w0, #0x3f07, lsl #16
  407ef8:	fmov	s0, w0
  407efc:	str	w1, [x19, #1160]
  407f00:	b	407d90 <ferror@plt+0x4fa0>
  407f04:	adrp	x0, 413000 <ferror@plt+0x10210>
  407f08:	add	x0, x0, #0x7c0
  407f0c:	str	x23, [sp, #48]
  407f10:	bl	402d50 <getenv@plt>
  407f14:	mov	x22, x0
  407f18:	adrp	x0, 413000 <ferror@plt+0x10210>
  407f1c:	add	x0, x0, #0x7c8
  407f20:	bl	402d50 <getenv@plt>
  407f24:	mov	x23, x0
  407f28:	cbz	x22, 407fb0 <ferror@plt+0x51c0>
  407f2c:	ldrb	w0, [x22]
  407f30:	cbz	w0, 407fb0 <ferror@plt+0x51c0>
  407f34:	add	x1, sp, #0x48
  407f38:	mov	w2, #0x0                   	// #0
  407f3c:	mov	x0, x22
  407f40:	bl	402b90 <strtol@plt>
  407f44:	ldr	x2, [sp, #72]
  407f48:	mov	x1, x0
  407f4c:	ldrb	w0, [x2]
  407f50:	cbnz	w0, 407fb0 <ferror@plt+0x51c0>
  407f54:	sub	x2, x1, #0x1
  407f58:	mov	x0, #0x7ffffffe            	// #2147483646
  407f5c:	cmp	x2, x0
  407f60:	b.hi	407fb0 <ferror@plt+0x51c0>  // b.pmore
  407f64:	str	w1, [x19, #1120]
  407f68:	cbz	x23, 407fec <ferror@plt+0x51fc>
  407f6c:	nop
  407f70:	ldrb	w0, [x23]
  407f74:	cbz	w0, 407fb4 <ferror@plt+0x51c4>
  407f78:	add	x1, sp, #0x48
  407f7c:	mov	x0, x23
  407f80:	mov	w2, #0x0                   	// #0
  407f84:	bl	402b90 <strtol@plt>
  407f88:	ldr	x1, [sp, #72]
  407f8c:	ldrb	w1, [x1]
  407f90:	cbnz	w1, 407fb4 <ferror@plt+0x51c4>
  407f94:	sub	x2, x0, #0x1
  407f98:	mov	x1, #0x7ffffffe            	// #2147483646
  407f9c:	cmp	x2, x1
  407fa0:	b.hi	407fb4 <ferror@plt+0x51c4>  // b.pmore
  407fa4:	mov	w2, w0
  407fa8:	str	w0, [x19, #1124]
  407fac:	b	407fb8 <ferror@plt+0x51c8>
  407fb0:	cbnz	x23, 407f70 <ferror@plt+0x5180>
  407fb4:	ldr	w2, [x19, #1124]
  407fb8:	ldr	w1, [x19, #1120]
  407fbc:	cbnz	w1, 407ff0 <ferror@plt+0x5200>
  407fc0:	mov	w0, #0x200                 	// #512
  407fc4:	mov	w1, w0
  407fc8:	str	w0, [x19, #1120]
  407fcc:	cmp	w2, #0x0
  407fd0:	ccmp	w2, #0x2, #0x0, ne  // ne = any
  407fd4:	b.gt	408008 <ferror@plt+0x5218>
  407fd8:	mov	w0, #0x3                   	// #3
  407fdc:	mov	w2, w0
  407fe0:	str	w0, [x19, #1124]
  407fe4:	ldr	x23, [sp, #48]
  407fe8:	b	407e70 <ferror@plt+0x5080>
  407fec:	ldr	w2, [x19, #1124]
  407ff0:	cmp	w1, #0x2
  407ff4:	b.gt	407fcc <ferror@plt+0x51dc>
  407ff8:	mov	w0, #0x3                   	// #3
  407ffc:	mov	w1, w0
  408000:	str	w0, [x19, #1120]
  408004:	b	407fcc <ferror@plt+0x51dc>
  408008:	ldr	x23, [sp, #48]
  40800c:	b	407e70 <ferror@plt+0x5080>
  408010:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  408014:	str	x23, [sp, #48]
  408018:	ldr	x0, [x0, #2368]
  40801c:	bl	4059a0 <ferror@plt+0x2bb0>
  408020:	stp	x29, x30, [sp, #-192]!
  408024:	mov	x6, #0x1                   	// #1
  408028:	mov	x4, #0x0                   	// #0
  40802c:	mov	x29, sp
  408030:	stp	x21, x22, [sp, #32]
  408034:	adrp	x22, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  408038:	add	x22, x22, #0x450
  40803c:	stp	x19, x20, [sp, #16]
  408040:	add	x19, x22, #0x490
  408044:	add	x5, x22, #0x510
  408048:	stp	xzr, xzr, [sp, #64]
  40804c:	add	x1, sp, #0x40
  408050:	mov	x3, #0x0                   	// #0
  408054:	stp	xzr, xzr, [x19]
  408058:	mov	x2, #0x0                   	// #0
  40805c:	mov	w0, #0x1                   	// #1
  408060:	stp	xzr, xzr, [x19, #16]
  408064:	stp	xzr, xzr, [x19, #32]
  408068:	stp	xzr, xzr, [x19, #48]
  40806c:	stp	xzr, xzr, [x19, #64]
  408070:	stp	xzr, xzr, [x19, #80]
  408074:	stp	xzr, xzr, [x19, #96]
  408078:	stp	xzr, xzr, [x19, #112]
  40807c:	str	x6, [sp, #64]
  408080:	stp	xzr, xzr, [sp, #80]
  408084:	stp	xzr, xzr, [sp, #96]
  408088:	stp	xzr, xzr, [sp, #112]
  40808c:	stp	xzr, xzr, [sp, #128]
  408090:	stp	xzr, xzr, [sp, #144]
  408094:	stp	xzr, xzr, [sp, #160]
  408098:	stp	xzr, xzr, [sp, #176]
  40809c:	bl	402a80 <pselect@plt>
  4080a0:	cmp	w0, #0x0
  4080a4:	b.le	4081a0 <ferror@plt+0x53b0>
  4080a8:	mov	x1, x19
  4080ac:	mov	x2, #0x7f                  	// #127
  4080b0:	mov	w0, #0x0                   	// #0
  4080b4:	bl	402c80 <read@plt>
  4080b8:	mov	x20, x0
  4080bc:	cbz	w0, 4081b4 <ferror@plt+0x53c4>
  4080c0:	mov	w1, #0x0                   	// #0
  4080c4:	mov	w0, #0x0                   	// #0
  4080c8:	bl	402740 <tcflush@plt>
  4080cc:	cmp	w20, #0x0
  4080d0:	mov	w0, #0x0                   	// #0
  4080d4:	b.le	408138 <ferror@plt+0x5348>
  4080d8:	mov	x0, x19
  4080dc:	mov	w1, #0x1b                  	// #27
  4080e0:	str	x23, [sp, #48]
  4080e4:	bl	402b10 <strrchr@plt>
  4080e8:	mov	x21, x0
  4080ec:	cbz	x0, 408184 <ferror@plt+0x5394>
  4080f0:	cmp	x0, x19
  4080f4:	b.hi	408148 <ferror@plt+0x5358>  // b.pmore
  4080f8:	adrp	x19, 42a000 <ferror@plt+0x27210>
  4080fc:	add	x23, x19, #0x390
  408100:	add	x20, x23, #0x290
  408104:	mov	w19, #0x0                   	// #0
  408108:	b	40811c <ferror@plt+0x532c>
  40810c:	add	w19, w19, #0x1
  408110:	add	x20, x20, #0x10
  408114:	cmp	w19, #0x1c
  408118:	b.eq	40815c <ferror@plt+0x536c>  // b.none
  40811c:	ldr	x0, [x20]
  408120:	mov	x1, x21
  408124:	bl	402b60 <strcmp@plt>
  408128:	cbnz	w0, 40810c <ferror@plt+0x531c>
  40812c:	add	x19, x23, w19, sxtw #4
  408130:	ldr	x23, [sp, #48]
  408134:	ldr	w0, [x19, #664]
  408138:	ldp	x19, x20, [sp, #16]
  40813c:	ldp	x21, x22, [sp, #32]
  408140:	ldp	x29, x30, [sp], #192
  408144:	ret
  408148:	ldurb	w0, [x0, #-1]
  40814c:	cmp	w0, #0x1b
  408150:	cset	x0, eq  // eq = none
  408154:	sub	x21, x21, x0
  408158:	b	4080f8 <ferror@plt+0x5308>
  40815c:	ldrb	w1, [x22, #1168]
  408160:	add	x22, x22, #0x490
  408164:	cmp	w1, #0x1b
  408168:	b.eq	40818c <ferror@plt+0x539c>  // b.none
  40816c:	mov	w0, w1
  408170:	ldp	x19, x20, [sp, #16]
  408174:	ldp	x21, x22, [sp, #32]
  408178:	ldr	x23, [sp, #48]
  40817c:	ldp	x29, x30, [sp], #192
  408180:	ret
  408184:	mov	x21, x19
  408188:	b	4080f8 <ferror@plt+0x5308>
  40818c:	ldrb	w2, [x22, #1]
  408190:	mov	w0, #0x0                   	// #0
  408194:	cbz	w2, 40816c <ferror@plt+0x537c>
  408198:	ldr	x23, [sp, #48]
  40819c:	b	408138 <ferror@plt+0x5348>
  4081a0:	mov	w1, #0x0                   	// #0
  4081a4:	mov	w0, #0x0                   	// #0
  4081a8:	bl	402740 <tcflush@plt>
  4081ac:	mov	w0, #0x0                   	// #0
  4081b0:	b	408138 <ferror@plt+0x5348>
  4081b4:	mov	x0, #0x0                   	// #0
  4081b8:	str	x23, [sp, #48]
  4081bc:	bl	405940 <ferror@plt+0x2b50>
  4081c0:	sub	sp, sp, #0x270
  4081c4:	cmp	w1, #0x0
  4081c8:	stp	x29, x30, [sp]
  4081cc:	mov	x29, sp
  4081d0:	stp	x19, x20, [sp, #16]
  4081d4:	mov	w20, w1
  4081d8:	stp	x21, x22, [sp, #32]
  4081dc:	mov	w21, w2
  4081e0:	stp	x23, x24, [sp, #48]
  4081e4:	mov	x24, x0
  4081e8:	stp	x25, x26, [sp, #64]
  4081ec:	b.le	408360 <ferror@plt+0x5570>
  4081f0:	ldrb	w2, [x0]
  4081f4:	cbz	w2, 40836c <ferror@plt+0x557c>
  4081f8:	adrp	x22, 414000 <ferror@plt+0x11210>
  4081fc:	mov	x19, x0
  408200:	add	x22, x22, #0x1d0
  408204:	add	x23, sp, #0x70
  408208:	mov	w25, #0x1                   	// #1
  40820c:	str	x27, [sp, #80]
  408210:	mov	w27, #0x0                   	// #0
  408214:	b	408224 <ferror@plt+0x5434>
  408218:	add	x19, x19, w26, uxtb
  40821c:	ldrb	w2, [x19]
  408220:	cbz	w2, 408260 <ferror@plt+0x5470>
  408224:	ldrb	w26, [x22, w2, sxtw]
  408228:	mov	x1, x19
  40822c:	mov	x0, x23
  408230:	and	x2, x26, #0xff
  408234:	cmp	w26, #0x1
  408238:	mov	w6, w26
  40823c:	b.le	408254 <ferror@plt+0x5464>
  408240:	bl	402800 <mbtowc@plt>
  408244:	ldr	w0, [sp, #112]
  408248:	bl	402970 <wcwidth@plt>
  40824c:	cmp	w0, #0x0
  408250:	csel	w6, w0, w25, gt
  408254:	add	w27, w27, w6
  408258:	cmp	w20, w27
  40825c:	b.ge	408218 <ferror@plt+0x5428>  // b.tcont
  408260:	ldr	x27, [sp, #80]
  408264:	sub	w3, w19, w24
  408268:	mov	x4, x24
  40826c:	mov	x0, x23
  408270:	adrp	x2, 413000 <ferror@plt+0x10210>
  408274:	mov	x1, #0x200                 	// #512
  408278:	add	x2, x2, #0x790
  40827c:	bl	4028f0 <snprintf@plt>
  408280:	ldrb	w2, [sp, #112]
  408284:	cbz	w2, 4082d8 <ferror@plt+0x54e8>
  408288:	adrp	x22, 414000 <ferror@plt+0x11210>
  40828c:	mov	x19, x23
  408290:	add	x22, x22, #0x1d0
  408294:	mov	w25, #0x0                   	// #0
  408298:	mov	w24, #0x1                   	// #1
  40829c:	nop
  4082a0:	ldrb	w3, [x22, w2, sxtw]
  4082a4:	mov	x1, x19
  4082a8:	add	x0, sp, #0x6c
  4082ac:	and	x4, x3, #0xff
  4082b0:	cmp	w3, #0x1
  4082b4:	mov	x2, x4
  4082b8:	add	x19, x19, x4
  4082bc:	b.gt	40833c <ferror@plt+0x554c>
  4082c0:	ldrb	w2, [x19]
  4082c4:	add	w25, w25, w3
  4082c8:	cbnz	w2, 4082a0 <ferror@plt+0x54b0>
  4082cc:	sub	x19, x19, x23
  4082d0:	sub	w19, w19, w25
  4082d4:	add	w20, w20, w19
  4082d8:	cmp	w21, #0x0
  4082dc:	adrp	x0, 42a000 <ferror@plt+0x27210>
  4082e0:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4082e4:	add	x0, x0, #0x390
  4082e8:	add	x19, x19, #0x450
  4082ec:	add	x2, x0, #0x458
  4082f0:	add	x19, x19, #0x590
  4082f4:	add	x0, x0, #0x450
  4082f8:	mov	x5, x23
  4082fc:	csel	x2, x0, x2, ne  // ne = any
  408300:	mov	w4, w20
  408304:	mov	w3, w20
  408308:	mov	x0, x19
  40830c:	mov	x1, #0x200                 	// #512
  408310:	adrp	x6, 413000 <ferror@plt+0x10210>
  408314:	add	x6, x6, #0x720
  408318:	bl	4028f0 <snprintf@plt>
  40831c:	mov	x0, x19
  408320:	ldp	x29, x30, [sp]
  408324:	ldp	x19, x20, [sp, #16]
  408328:	ldp	x21, x22, [sp, #32]
  40832c:	ldp	x23, x24, [sp, #48]
  408330:	ldp	x25, x26, [sp, #64]
  408334:	add	sp, sp, #0x270
  408338:	ret
  40833c:	bl	402800 <mbtowc@plt>
  408340:	ldr	w0, [sp, #108]
  408344:	bl	402970 <wcwidth@plt>
  408348:	cmp	w0, #0x0
  40834c:	ldrb	w2, [x19]
  408350:	csel	w0, w0, w24, gt
  408354:	add	w25, w25, w0
  408358:	cbnz	w2, 4082a0 <ferror@plt+0x54b0>
  40835c:	b	4082cc <ferror@plt+0x54dc>
  408360:	add	x23, sp, #0x70
  408364:	mov	w3, #0x0                   	// #0
  408368:	b	408268 <ferror@plt+0x5478>
  40836c:	add	x23, sp, #0x70
  408370:	mov	w3, #0x0                   	// #0
  408374:	b	408268 <ferror@plt+0x5478>
  408378:	stp	x29, x30, [sp, #-400]!
  40837c:	mov	x29, sp
  408380:	stp	x23, x24, [sp, #48]
  408384:	adrp	x24, 42b000 <ferror@plt+0x28210>
  408388:	add	x0, x24, #0x350
  40838c:	adrp	x23, 413000 <ferror@plt+0x10210>
  408390:	add	x23, x23, #0x7d0
  408394:	stp	x19, x20, [sp, #16]
  408398:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40839c:	add	x20, x20, #0x450
  4083a0:	stp	x21, x22, [sp, #32]
  4083a4:	adrp	x21, 42a000 <ferror@plt+0x27210>
  4083a8:	add	x21, x21, #0x390
  4083ac:	stp	x25, x26, [sp, #64]
  4083b0:	adrp	x22, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4083b4:	stp	x27, x28, [sp, #80]
  4083b8:	str	x0, [sp, #136]
  4083bc:	ldr	x24, [x0, #8]
  4083c0:	bl	407cb0 <ferror@plt+0x4ec0>
  4083c4:	add	x0, x22, #0xd88
  4083c8:	str	x0, [sp, #96]
  4083cc:	nop
  4083d0:	ldr	w7, [x21, #36]
  4083d4:	cbz	w7, 4085f4 <ferror@plt+0x5804>
  4083d8:	ldr	w0, [x24, #204]
  4083dc:	tbnz	w0, #4, 4085f4 <ferror@plt+0x5804>
  4083e0:	ldr	x24, [x24, #1448]
  4083e4:	ldr	x0, [sp, #136]
  4083e8:	ldr	x0, [x0, #8]
  4083ec:	cmp	x0, x24
  4083f0:	b.ne	4083d0 <ferror@plt+0x55e0>  // b.any
  4083f4:	mov	w23, #0x100                 	// #256
  4083f8:	adrp	x22, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4083fc:	ldr	w27, [x24, #204]
  408400:	mov	x26, x24
  408404:	add	x22, x22, #0xd88
  408408:	movk	w23, #0x2, lsl #16
  40840c:	str	wzr, [x20, #1088]
  408410:	b	408424 <ferror@plt+0x5634>
  408414:	ldr	x26, [x26, #1448]
  408418:	cmp	x26, x24
  40841c:	ldr	w27, [x26, #204]
  408420:	b.eq	4085b0 <ferror@plt+0x57c0>  // b.none
  408424:	ldr	w0, [x21, #36]
  408428:	cbz	w0, 408924 <ferror@plt+0x5b34>
  40842c:	tbz	w27, #4, 408414 <ferror@plt+0x5624>
  408430:	add	x25, x26, #0x32e
  408434:	mov	x2, #0x200                 	// #512
  408438:	mov	w1, #0x0                   	// #0
  40843c:	mov	x0, x25
  408440:	bl	402a20 <memset@plt>
  408444:	ldr	w1, [x26, #340]
  408448:	adrp	x0, 413000 <ferror@plt+0x10210>
  40844c:	add	x0, x0, #0x7f0
  408450:	bl	404920 <ferror@plt+0x1b30>
  408454:	mov	x1, x0
  408458:	ldrb	w2, [x26, #814]
  40845c:	cbz	w2, 408468 <ferror@plt+0x5678>
  408460:	ldrb	w0, [x25, #1]!
  408464:	cbnz	w0, 408460 <ferror@plt+0x5670>
  408468:	ldrb	w0, [x1], #1
  40846c:	mov	x19, x25
  408470:	strb	w0, [x25], #1
  408474:	cbnz	w0, 408468 <ferror@plt+0x5678>
  408478:	ldr	w27, [x26, #204]
  40847c:	ldr	w1, [x26, #348]
  408480:	mov	x25, x26
  408484:	ldr	w3, [x20, #1088]
  408488:	add	x28, x21, #0x468
  40848c:	cmp	w1, #0x0
  408490:	b.gt	4084a8 <ferror@plt+0x56b8>
  408494:	b	408548 <ferror@plt+0x5758>
  408498:	add	x25, x25, #0x1
  40849c:	sub	w0, w25, w26
  4084a0:	cmp	w0, w1
  4084a4:	b.ge	408548 <ferror@plt+0x5758>  // b.tcont
  4084a8:	ldrb	w0, [x25, #100]
  4084ac:	cmp	w0, #0x39
  4084b0:	b.hi	408498 <ferror@plt+0x56a8>  // b.pmore
  4084b4:	cmp	w0, #0x20
  4084b8:	b.ne	4084c8 <ferror@plt+0x56d8>  // b.any
  4084bc:	tst	x27, #0x80
  4084c0:	orr	w1, w3, w23
  4084c4:	csel	w3, w1, w3, ne  // ne = any
  4084c8:	sbfiz	x1, x0, #5, #32
  4084cc:	sxtw	x2, w0
  4084d0:	add	x0, x28, x1
  4084d4:	ldr	w1, [x28, x1]
  4084d8:	ldr	w0, [x0, #24]
  4084dc:	cmn	w1, #0x1
  4084e0:	orr	w3, w0, w3
  4084e4:	str	w3, [x20, #1088]
  4084e8:	ldr	x0, [x22, x2, lsl #3]
  4084ec:	b.ne	4084f4 <ferror@plt+0x5704>  // b.any
  4084f0:	ldr	w1, [x26, #372]
  4084f4:	add	x2, x28, x2, lsl #5
  4084f8:	ldr	w2, [x2, #8]
  4084fc:	and	w2, w27, w2
  408500:	bl	4081c0 <ferror@plt+0x53d0>
  408504:	ldrb	w1, [x19]
  408508:	cbz	w1, 408518 <ferror@plt+0x5728>
  40850c:	nop
  408510:	ldrb	w1, [x19, #1]!
  408514:	cbnz	w1, 408510 <ferror@plt+0x5720>
  408518:	ldrb	w1, [x0], #1
  40851c:	mov	x2, x19
  408520:	strb	w1, [x19], #1
  408524:	cbnz	w1, 408518 <ferror@plt+0x5728>
  408528:	ldr	w1, [x26, #348]
  40852c:	add	x25, x25, #0x1
  408530:	sub	w0, w25, w26
  408534:	ldr	w3, [x20, #1088]
  408538:	ldr	w27, [x26, #204]
  40853c:	mov	x19, x2
  408540:	cmp	w0, w1
  408544:	b.lt	4084a8 <ferror@plt+0x56b8>  // b.tstop
  408548:	ldr	w0, [x26, #200]
  40854c:	tst	x27, #0x2
  408550:	orr	w1, w3, #0x40
  408554:	csel	w3, w1, w3, ne  // ne = any
  408558:	tst	x27, #0x20
  40855c:	ubfiz	x1, x0, #5, #8
  408560:	orr	w2, w3, #0x40
  408564:	add	x1, x21, x1
  408568:	and	w0, w0, #0xff
  40856c:	csel	w3, w2, w3, eq  // eq = none
  408570:	cmp	w0, #0x20
  408574:	ldr	w0, [x1, #1152]
  408578:	orr	w3, w3, w0
  40857c:	str	w3, [x20, #1088]
  408580:	b.eq	408944 <ferror@plt+0x5b54>  // b.none
  408584:	ldr	w0, [x26, #380]
  408588:	cmp	w0, #0x55
  40858c:	b.ne	408598 <ferror@plt+0x57a8>  // b.any
  408590:	orr	w3, w3, #0x20
  408594:	str	w3, [x20, #1088]
  408598:	ldr	w0, [x21, #36]
  40859c:	ldr	x1, [sp, #136]
  4085a0:	ldr	x24, [x1, #8]
  4085a4:	cbnz	w0, 408414 <ferror@plt+0x5624>
  4085a8:	cmp	x26, x24
  4085ac:	b.ne	408424 <ferror@plt+0x5634>  // b.any
  4085b0:	ldr	w0, [x20, #1088]
  4085b4:	tbz	w0, #25, 4089e0 <ferror@plt+0x5bf0>
  4085b8:	tst	w0, #0x60
  4085bc:	b.eq	4089f0 <ferror@plt+0x5c00>  // b.none
  4085c0:	ldr	w0, [x20, #1936]
  4085c4:	cbz	w0, 4085d4 <ferror@plt+0x57e4>
  4085c8:	ldr	w0, [x20, #1088]
  4085cc:	orr	w0, w0, #0x1000
  4085d0:	str	w0, [x20, #1088]
  4085d4:	tbnz	w27, #19, 4089fc <ferror@plt+0x5c0c>
  4085d8:	ldp	x19, x20, [sp, #16]
  4085dc:	ldp	x21, x22, [sp, #32]
  4085e0:	ldp	x23, x24, [sp, #48]
  4085e4:	ldp	x25, x26, [sp, #64]
  4085e8:	ldp	x27, x28, [sp, #80]
  4085ec:	ldp	x29, x30, [sp], #400
  4085f0:	ret
  4085f4:	add	x1, x24, #0xf0
  4085f8:	add	x6, x24, #0x12a
  4085fc:	mov	w3, #0x0                   	// #0
  408600:	mov	w9, #0x3b                  	// #59
  408604:	mov	w8, #0x3c                  	// #60
  408608:	str	wzr, [x24, #352]
  40860c:	str	wzr, [x24, #388]
  408610:	b	408620 <ferror@plt+0x5830>
  408614:	add	x1, x1, #0x1
  408618:	cmp	x6, x1
  40861c:	b.eq	408664 <ferror@plt+0x5874>  // b.none
  408620:	ldrb	w2, [x1]
  408624:	add	w4, w3, #0x1
  408628:	and	w0, w2, #0x7f
  40862c:	sub	w0, w0, #0x25
  408630:	tbz	w2, #7, 408614 <ferror@plt+0x5824>
  408634:	ldr	w2, [x24, #204]
  408638:	and	w0, w0, #0xff
  40863c:	tbz	w2, #9, 40864c <ferror@plt+0x585c>
  408640:	ldr	w2, [x24, #200]
  408644:	cmp	w0, w2
  408648:	b.eq	4088a8 <ferror@plt+0x5ab8>  // b.none
  40864c:	str	w4, [x24, #352]
  408650:	add	x1, x1, #0x1
  408654:	strb	w0, [x24, w3, sxtw]
  408658:	cmp	x6, x1
  40865c:	mov	w3, w4
  408660:	b.ne	408620 <ferror@plt+0x5830>  // b.any
  408664:	cbnz	w3, 408678 <ferror@plt+0x5888>
  408668:	mov	w0, #0x1                   	// #1
  40866c:	mov	w3, w0
  408670:	strb	wzr, [x24]
  408674:	str	w0, [x24, #352]
  408678:	str	wzr, [x24, #372]
  40867c:	add	x25, x24, #0x32e
  408680:	strb	wzr, [x24, #814]
  408684:	mov	x19, x25
  408688:	cbnz	w7, 408988 <ferror@plt+0x5b98>
  40868c:	ldr	w1, [x24, #356]
  408690:	ldr	w8, [x20, #884]
  408694:	cmp	w1, w3
  408698:	b.ge	4089bc <ferror@plt+0x5bcc>  // b.tcont
  40869c:	add	x0, x21, #0x468
  4086a0:	mov	w2, w1
  4086a4:	add	x26, x24, #0x64
  4086a8:	mov	x27, #0x0                   	// #0
  4086ac:	str	x0, [sp, #104]
  4086b0:	str	wzr, [sp, #120]
  4086b4:	b	4086cc <ferror@plt+0x58dc>
  4086b8:	add	w0, w22, #0x1
  4086bc:	add	x27, x27, #0x1
  4086c0:	add	w1, w0, w2
  4086c4:	cmp	w1, w3
  4086c8:	b.ge	408764 <ferror@plt+0x5974>  // b.tcont
  4086cc:	ldrb	w0, [x24, w1, sxtw]
  4086d0:	mov	w22, w27
  4086d4:	strb	w0, [x26, x27]
  4086d8:	mov	w28, w27
  4086dc:	cmp	w0, #0x39
  4086e0:	b.hi	4086b8 <ferror@plt+0x58c8>  // b.pmore
  4086e4:	ldr	x3, [sp, #96]
  4086e8:	lsl	x2, x0, #5
  4086ec:	sub	x1, x19, x25
  4086f0:	ldr	x3, [x3, x0, lsl #3]
  4086f4:	ldr	x0, [sp, #104]
  4086f8:	ldr	w2, [x0, x2]
  4086fc:	cmn	w2, #0x1
  408700:	b.eq	4088c4 <ferror@plt+0x5ad4>  // b.none
  408704:	add	w2, w2, #0x1
  408708:	add	w1, w2, w1
  40870c:	cmp	w1, w8
  408710:	b.gt	408910 <ferror@plt+0x5b20>
  408714:	mov	w1, w2
  408718:	mov	x0, x23
  40871c:	bl	404920 <ferror@plt+0x1b30>
  408720:	ldrb	w1, [x19]
  408724:	cbz	w1, 408730 <ferror@plt+0x5940>
  408728:	ldrb	w1, [x19, #1]!
  40872c:	cbnz	w1, 408728 <ferror@plt+0x5938>
  408730:	ldrb	w1, [x0], #1
  408734:	mov	x2, x19
  408738:	strb	w1, [x19], #1
  40873c:	cbnz	w1, 408730 <ferror@plt+0x5940>
  408740:	mov	x19, x2
  408744:	ldr	w2, [x24, #356]
  408748:	ldr	w3, [x24, #352]
  40874c:	add	w0, w22, #0x1
  408750:	add	w1, w0, w2
  408754:	ldr	w8, [x20, #884]
  408758:	add	x27, x27, #0x1
  40875c:	cmp	w1, w3
  408760:	b.lt	4086cc <ferror@plt+0x58dc>  // b.tstop
  408764:	ldr	w9, [x24, #372]
  408768:	add	x1, x24, w28, sxtw
  40876c:	ldrb	w1, [x1, #100]
  408770:	cmp	w1, #0x3b
  408774:	csel	w28, w28, w0, eq  // eq = none
  408778:	str	w28, [x24, #348]
  40877c:	mov	x0, x25
  408780:	str	w8, [sp, #104]
  408784:	str	w9, [sp, #112]
  408788:	bl	402780 <strlen@plt>
  40878c:	ldr	w1, [sp, #120]
  408790:	ldr	w8, [sp, #104]
  408794:	ldr	w9, [sp, #112]
  408798:	add	w8, w8, w9
  40879c:	sub	w0, w8, w0
  4087a0:	cbz	w1, 4087ac <ferror@plt+0x59bc>
  4087a4:	ldr	w1, [sp, #120]
  4087a8:	sdiv	w0, w0, w1
  4087ac:	str	w0, [x24, #372]
  4087b0:	mov	x19, x25
  4087b4:	ldr	w0, [x21, #36]
  4087b8:	strb	wzr, [x24, #814]
  4087bc:	cbnz	w0, 408954 <ferror@plt+0x5b64>
  4087c0:	ldr	w0, [x24, #352]
  4087c4:	str	wzr, [x24, #360]
  4087c8:	subs	w0, w0, #0x1
  4087cc:	b.mi	408980 <ferror@plt+0x5b90>  // b.first
  4087d0:	sxtw	x27, w0
  4087d4:	add	x26, x21, #0x468
  4087d8:	mov	w28, #0x0                   	// #0
  4087dc:	b	4087ec <ferror@plt+0x59fc>
  4087e0:	str	w27, [x24, #360]
  4087e4:	sub	x27, x27, #0x1
  4087e8:	tbnz	w27, #31, 408888 <ferror@plt+0x5a98>
  4087ec:	ldrb	w0, [x24, x27]
  4087f0:	mov	w1, w28
  4087f4:	mov	w28, w27
  4087f8:	cmp	w0, #0x39
  4087fc:	b.hi	4087e0 <ferror@plt+0x59f0>  // b.pmore
  408800:	lsl	x2, x0, #5
  408804:	ldr	x3, [sp, #96]
  408808:	ldr	w2, [x26, x2]
  40880c:	adds	w2, w2, #0x1
  408810:	ldr	x3, [x3, x0, lsl #3]
  408814:	b.ne	408834 <ferror@plt+0x5a44>  // b.any
  408818:	mov	x0, x3
  40881c:	str	x3, [sp, #104]
  408820:	str	w1, [sp, #120]
  408824:	bl	402780 <strlen@plt>
  408828:	ldr	w1, [sp, #120]
  40882c:	add	w2, w0, #0x1
  408830:	ldr	x3, [sp, #104]
  408834:	sub	x0, x19, x25
  408838:	ldr	w4, [x20, #884]
  40883c:	add	w0, w2, w0
  408840:	cmp	w0, w4
  408844:	b.gt	40893c <ferror@plt+0x5b4c>
  408848:	mov	w1, w2
  40884c:	mov	x0, x23
  408850:	bl	404920 <ferror@plt+0x1b30>
  408854:	ldrb	w1, [x19]
  408858:	cbz	w1, 408868 <ferror@plt+0x5a78>
  40885c:	nop
  408860:	ldrb	w1, [x19, #1]!
  408864:	cbnz	w1, 408860 <ferror@plt+0x5a70>
  408868:	ldrb	w1, [x0], #1
  40886c:	mov	x2, x19
  408870:	strb	w1, [x19], #1
  408874:	cbnz	w1, 408868 <ferror@plt+0x5a78>
  408878:	str	w28, [x24, #360]
  40887c:	mov	x19, x2
  408880:	sub	x27, x27, #0x1
  408884:	tbz	w27, #31, 4087ec <ferror@plt+0x59fc>
  408888:	ldrb	w0, [x24, w28, sxtw]
  40888c:	cmp	w0, #0x3c
  408890:	b.ne	40889c <ferror@plt+0x5aac>  // b.any
  408894:	add	w28, w28, #0x1
  408898:	str	w28, [x24, #360]
  40889c:	ldr	w0, [x21, #36]
  4088a0:	cbz	w0, 4083e4 <ferror@plt+0x55f4>
  4088a4:	b	4083e0 <ferror@plt+0x55f0>
  4088a8:	add	w2, w3, #0x2
  4088ac:	strb	w9, [x24, w3, sxtw]
  4088b0:	strb	w0, [x24, w4, sxtw]
  4088b4:	add	w3, w3, #0x3
  4088b8:	str	w3, [x24, #352]
  4088bc:	strb	w8, [x24, w2, sxtw]
  4088c0:	b	408614 <ferror@plt+0x5824>
  4088c4:	mov	x0, x3
  4088c8:	str	x3, [sp, #112]
  4088cc:	str	w8, [sp, #124]
  4088d0:	str	x1, [sp, #128]
  4088d4:	bl	402780 <strlen@plt>
  4088d8:	ldr	x1, [sp, #128]
  4088dc:	add	w2, w0, #0x1
  4088e0:	ldr	w8, [sp, #124]
  4088e4:	add	w1, w2, w1
  4088e8:	ldr	w9, [x24, #372]
  4088ec:	cmp	w1, w8
  4088f0:	ldr	x3, [sp, #112]
  4088f4:	b.gt	408914 <ferror@plt+0x5b24>
  4088f8:	ldr	w1, [sp, #120]
  4088fc:	add	w0, w9, w0
  408900:	str	w0, [x24, #372]
  408904:	add	w1, w1, #0x1
  408908:	str	w1, [sp, #120]
  40890c:	b	408714 <ferror@plt+0x5924>
  408910:	ldr	w9, [x24, #372]
  408914:	cbz	w28, 408778 <ferror@plt+0x5988>
  408918:	mov	w0, w28
  40891c:	sub	w28, w28, #0x1
  408920:	b	408768 <ferror@plt+0x5978>
  408924:	add	x19, x26, #0x32e
  408928:	mov	x2, #0x200                 	// #512
  40892c:	mov	x0, x19
  408930:	mov	w1, #0x0                   	// #0
  408934:	bl	402a20 <memset@plt>
  408938:	b	40847c <ferror@plt+0x568c>
  40893c:	mov	w28, w1
  408940:	b	408888 <ferror@plt+0x5a98>
  408944:	tbz	w27, #7, 408584 <ferror@plt+0x5794>
  408948:	orr	w3, w3, w23
  40894c:	str	w3, [x20, #1088]
  408950:	b	408584 <ferror@plt+0x5794>
  408954:	adrp	x2, 413000 <ferror@plt+0x10210>
  408958:	mov	x0, x25
  40895c:	add	x2, x2, #0x720
  408960:	ldrb	w1, [x2], #1
  408964:	mov	x19, x0
  408968:	strb	w1, [x0], #1
  40896c:	cbnz	w1, 408960 <ferror@plt+0x5b70>
  408970:	ldr	w0, [x24, #352]
  408974:	str	wzr, [x24, #360]
  408978:	subs	w0, w0, #0x1
  40897c:	b.pl	4087d0 <ferror@plt+0x59e0>  // b.nfrst
  408980:	mov	w28, #0x0                   	// #0
  408984:	b	408888 <ferror@plt+0x5a98>
  408988:	adrp	x2, 413000 <ferror@plt+0x10210>
  40898c:	mov	x0, x25
  408990:	add	x2, x2, #0x720
  408994:	nop
  408998:	ldrb	w1, [x2], #1
  40899c:	mov	x19, x0
  4089a0:	strb	w1, [x0], #1
  4089a4:	cbnz	w1, 408998 <ferror@plt+0x5ba8>
  4089a8:	ldr	w3, [x24, #352]
  4089ac:	ldr	w1, [x24, #356]
  4089b0:	ldr	w8, [x20, #884]
  4089b4:	cmp	w1, w3
  4089b8:	b.lt	40869c <ferror@plt+0x58ac>  // b.tstop
  4089bc:	str	wzr, [x24, #348]
  4089c0:	mov	x0, x25
  4089c4:	str	w8, [sp, #104]
  4089c8:	bl	402780 <strlen@plt>
  4089cc:	ldr	w19, [x24, #372]
  4089d0:	ldr	w8, [sp, #104]
  4089d4:	add	w8, w8, w19
  4089d8:	sub	w0, w8, w0
  4089dc:	b	4087ac <ferror@plt+0x59bc>
  4089e0:	cbnz	w0, 4085c0 <ferror@plt+0x57d0>
  4089e4:	mov	w0, #0x40                  	// #64
  4089e8:	str	w0, [x20, #1088]
  4089ec:	b	4085c0 <ferror@plt+0x57d0>
  4089f0:	orr	w0, w0, #0x40
  4089f4:	str	w0, [x20, #1088]
  4089f8:	b	4085c0 <ferror@plt+0x57d0>
  4089fc:	ldr	w21, [x24, #356]
  408a00:	ldr	w0, [x24, #352]
  408a04:	add	w19, w21, #0x1
  408a08:	tbnz	w27, #9, 408a9c <ferror@plt+0x5cac>
  408a0c:	adrp	x1, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  408a10:	cmp	w0, #0x0
  408a14:	ldr	w3, [x24, #364]
  408a18:	mov	w4, #0x1                   	// #1
  408a1c:	ldr	x2, [x1, #2720]
  408a20:	csel	w5, w0, w4, gt
  408a24:	cmp	w19, #0x0
  408a28:	add	w3, w3, w4
  408a2c:	csel	w4, w19, w4, gt
  408a30:	mov	x1, #0x80                  	// #128
  408a34:	add	x0, sp, #0x90
  408a38:	bl	4028f0 <snprintf@plt>
  408a3c:	add	x1, sp, #0x90
  408a40:	add	x0, sp, #0x110
  408a44:	bl	402c50 <strcpy@plt>
  408a48:	ldr	x0, [sp, #136]
  408a4c:	ldr	x0, [x0, #8]
  408a50:	ldr	w4, [x0, #368]
  408a54:	cbnz	w4, 408ac8 <ferror@plt+0x5cd8>
  408a58:	ldr	w4, [x20, #884]
  408a5c:	add	x5, sp, #0x110
  408a60:	sub	x6, x20, #0xd0
  408a64:	add	x3, x20, #0x80
  408a68:	add	x0, x20, #0x7a0
  408a6c:	sub	w4, w4, #0x3
  408a70:	mov	x1, #0x80                  	// #128
  408a74:	adrp	x2, 413000 <ferror@plt+0x10210>
  408a78:	add	x2, x2, #0x7e0
  408a7c:	bl	4028f0 <snprintf@plt>
  408a80:	ldp	x19, x20, [sp, #16]
  408a84:	ldp	x21, x22, [sp, #32]
  408a88:	ldp	x23, x24, [sp, #48]
  408a8c:	ldp	x25, x26, [sp, #64]
  408a90:	ldp	x27, x28, [sp, #80]
  408a94:	ldp	x29, x30, [sp], #400
  408a98:	ret
  408a9c:	ldr	w1, [x24, #200]
  408aa0:	sub	w22, w0, #0x2
  408aa4:	sxtw	x2, w0
  408aa8:	mov	x0, x24
  408aac:	bl	402c90 <memchr@plt>
  408ab0:	sub	x0, x0, x24
  408ab4:	cmp	w21, w0
  408ab8:	sub	w21, w21, #0x1
  408abc:	mov	w0, w22
  408ac0:	csel	w19, w21, w19, gt
  408ac4:	b	408a0c <ferror@plt+0x5c1c>
  408ac8:	add	x3, sp, #0x90
  408acc:	add	x0, sp, #0x110
  408ad0:	adrp	x2, 413000 <ferror@plt+0x10210>
  408ad4:	mov	x1, #0x80                  	// #128
  408ad8:	add	x2, x2, #0x7d8
  408adc:	bl	4028f0 <snprintf@plt>
  408ae0:	b	408a58 <ferror@plt+0x5c68>
  408ae4:	nop
  408ae8:	stp	x29, x30, [sp, #-64]!
  408aec:	mov	x29, sp
  408af0:	stp	x19, x20, [sp, #16]
  408af4:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  408af8:	add	x20, x20, #0x450
  408afc:	ldr	w0, [x20, #2080]
  408b00:	cbz	w0, 408c14 <ferror@plt+0x5e24>
  408b04:	adrp	x19, 42a000 <ferror@plt+0x27210>
  408b08:	add	x19, x19, #0x390
  408b0c:	mov	w0, #0xcccd                	// #52429
  408b10:	movk	w0, #0x42c7, lsl #16
  408b14:	fmov	s0, w0
  408b18:	ldr	w1, [x19, #40]
  408b1c:	adrp	x0, 42b000 <ferror@plt+0x28210>
  408b20:	str	s0, [x20, #2084]
  408b24:	ldr	x3, [x0, #800]
  408b28:	cbnz	w1, 408ca8 <ferror@plt+0x5eb8>
  408b2c:	adrp	x20, 413000 <ferror@plt+0x10210>
  408b30:	add	x20, x20, #0x7f8
  408b34:	mov	x2, x20
  408b38:	add	x0, sp, #0x38
  408b3c:	mov	x1, #0x8                   	// #8
  408b40:	bl	4028f0 <snprintf@plt>
  408b44:	cmp	w0, #0x1
  408b48:	b.eq	408b58 <ferror@plt+0x5d68>  // b.none
  408b4c:	cmp	w0, #0x5
  408b50:	b.hi	408d20 <ferror@plt+0x5f30>  // b.pmore
  408b54:	str	w0, [x19, #1672]
  408b58:	adrp	x3, 42b000 <ferror@plt+0x28210>
  408b5c:	mov	x2, x20
  408b60:	add	x0, sp, #0x38
  408b64:	mov	x1, #0x8                   	// #8
  408b68:	ldr	w3, [x3, #916]
  408b6c:	bl	4028f0 <snprintf@plt>
  408b70:	cmp	w0, #0x2
  408b74:	b.gt	408cf4 <ferror@plt+0x5f04>
  408b78:	ldr	w1, [x19, #612]
  408b7c:	tbnz	w1, #31, 408bd4 <ferror@plt+0x5de4>
  408b80:	add	x0, x19, #0x468
  408b84:	add	w2, w1, #0x8
  408b88:	add	w3, w1, #0x5
  408b8c:	add	w1, w1, #0xa
  408b90:	str	w3, [x0, #64]
  408b94:	str	w2, [x0, #96]
  408b98:	str	w3, [x0, #128]
  408b9c:	str	w2, [x0, #160]
  408ba0:	str	w3, [x0, #192]
  408ba4:	str	w2, [x0, #224]
  408ba8:	str	w3, [x0, #256]
  408bac:	str	w2, [x0, #288]
  408bb0:	str	w2, [x0, #352]
  408bb4:	str	w1, [x0, #1056]
  408bb8:	str	w1, [x0, #1440]
  408bbc:	str	w1, [x0, #1472]
  408bc0:	str	w1, [x0, #1504]
  408bc4:	str	w1, [x0, #1536]
  408bc8:	str	w1, [x0, #1568]
  408bcc:	str	w1, [x0, #1600]
  408bd0:	str	w2, [x0, #1632]
  408bd4:	ldr	w1, [x19, #620]
  408bd8:	str	w1, [x19, #1836]
  408bdc:	str	w1, [x19, #1868]
  408be0:	str	w1, [x19, #1900]
  408be4:	str	w1, [x19, #1932]
  408be8:	str	w1, [x19, #1964]
  408bec:	str	w1, [x19, #1996]
  408bf0:	str	w1, [x19, #2540]
  408bf4:	str	w1, [x19, #2796]
  408bf8:	str	w1, [x19, #2828]
  408bfc:	str	w1, [x19, #2860]
  408c00:	str	w1, [x19, #2892]
  408c04:	bl	408378 <ferror@plt+0x5588>
  408c08:	ldp	x19, x20, [sp, #16]
  408c0c:	ldp	x29, x30, [sp], #64
  408c10:	ret
  408c14:	adrp	x19, 42a000 <ferror@plt+0x27210>
  408c18:	add	x19, x19, #0x390
  408c1c:	str	x21, [sp, #32]
  408c20:	add	x21, x19, #0x468
  408c24:	mov	w0, #0x5                   	// #5
  408c28:	mov	w2, #0x1                   	// #1
  408c2c:	mov	w1, #0x2                   	// #2
  408c30:	str	w0, [x19, #1128]
  408c34:	str	w0, [x21, #32]
  408c38:	str	w0, [x21, #320]
  408c3c:	str	w0, [x21, #384]
  408c40:	str	w0, [x21, #416]
  408c44:	str	w2, [x21, #544]
  408c48:	str	w0, [x21, #1216]
  408c4c:	str	w1, [x21, #1824]
  408c50:	bl	402c20 <get_pid_digits@plt>
  408c54:	cmp	w0, #0x5
  408c58:	b.ls	408c7c <ferror@plt+0x5e8c>  // b.plast
  408c5c:	cmp	w0, #0xa
  408c60:	b.hi	408d30 <ferror@plt+0x5f40>  // b.pmore
  408c64:	str	w0, [x21, #32]
  408c68:	str	w0, [x21, #320]
  408c6c:	str	w0, [x21, #384]
  408c70:	str	w0, [x21, #416]
  408c74:	str	w0, [x19, #1128]
  408c78:	str	w0, [x21, #1216]
  408c7c:	mov	w0, #0x1                   	// #1
  408c80:	ldr	w1, [x19, #40]
  408c84:	ldr	x21, [sp, #32]
  408c88:	str	w0, [x20, #2080]
  408c8c:	mov	w0, #0xcccd                	// #52429
  408c90:	movk	w0, #0x42c7, lsl #16
  408c94:	fmov	s0, w0
  408c98:	adrp	x0, 42b000 <ferror@plt+0x28210>
  408c9c:	str	s0, [x20, #2084]
  408ca0:	ldr	x3, [x0, #800]
  408ca4:	cbz	w1, 408b2c <ferror@plt+0x5d3c>
  408ca8:	cmp	x3, #0x1
  408cac:	b.le	408b2c <ferror@plt+0x5d3c>
  408cb0:	ldr	w0, [x20, #1092]
  408cb4:	cbnz	w0, 408b2c <ferror@plt+0x5d3c>
  408cb8:	scvtf	d0, x3
  408cbc:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  408cc0:	fmov	d1, x0
  408cc4:	cmp	x3, #0xa
  408cc8:	fmul	d0, d0, d1
  408ccc:	fcvt	s0, d0
  408cd0:	str	s0, [x20, #2084]
  408cd4:	b.le	408cfc <ferror@plt+0x5f0c>
  408cd8:	mov	w0, #0x4f80                	// #20352
  408cdc:	movk	w0, #0x47c3, lsl #16
  408ce0:	fmov	s1, w0
  408ce4:	fcmpe	s0, s1
  408ce8:	b.le	408b2c <ferror@plt+0x5d3c>
  408cec:	str	w0, [x20, #2084]
  408cf0:	b	408b2c <ferror@plt+0x5d3c>
  408cf4:	str	w0, [x19, #2952]
  408cf8:	b	408b78 <ferror@plt+0x5d88>
  408cfc:	adrp	x0, 414000 <ferror@plt+0x11210>
  408d00:	fcvt	d0, s0
  408d04:	ldr	d1, [x0, #1184]
  408d08:	fcmpe	d0, d1
  408d0c:	b.le	408b2c <ferror@plt+0x5d3c>
  408d10:	mov	w0, #0xf99a                	// #63898
  408d14:	movk	w0, #0x4479, lsl #16
  408d18:	str	w0, [x20, #2084]
  408d1c:	b	408b2c <ferror@plt+0x5d3c>
  408d20:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  408d24:	str	x21, [sp, #32]
  408d28:	ldr	x0, [x0, #2440]
  408d2c:	bl	4059a0 <ferror@plt+0x2bb0>
  408d30:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  408d34:	ldr	x0, [x0, #2448]
  408d38:	bl	4059a0 <ferror@plt+0x2bb0>
  408d3c:	nop
  408d40:	sub	sp, sp, #0x880
  408d44:	adrp	x3, 417000 <ferror@plt+0x14210>
  408d48:	add	x3, x3, #0x4a8
  408d4c:	stp	x29, x30, [sp, #16]
  408d50:	add	x29, sp, #0x10
  408d54:	stp	x19, x20, [sp, #32]
  408d58:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  408d5c:	add	x19, x19, #0x450
  408d60:	stp	x21, x22, [sp, #48]
  408d64:	mov	x21, x0
  408d68:	ldr	w1, [x19, #192]
  408d6c:	stp	x25, x26, [sp, #80]
  408d70:	stp	x27, x28, [sp, #96]
  408d74:	cbnz	w1, 408e88 <ferror@plt+0x6098>
  408d78:	adrp	x1, 42b000 <ferror@plt+0x28210>
  408d7c:	ldr	w22, [x19, #884]
  408d80:	ldr	x26, [x1, #856]
  408d84:	sub	w22, w22, #0x2
  408d88:	cmp	w22, #0x0
  408d8c:	add	x26, x26, #0x1c8
  408d90:	b.le	408e7c <ferror@plt+0x608c>
  408d94:	ldrb	w2, [x21]
  408d98:	cbz	w2, 408eac <ferror@plt+0x60bc>
  408d9c:	mov	x20, x21
  408da0:	add	x27, sp, #0x80
  408da4:	mov	w28, #0x0                   	// #0
  408da8:	mov	w25, #0x1                   	// #1
  408dac:	stp	x23, x24, [sp, #64]
  408db0:	adrp	x24, 414000 <ferror@plt+0x11210>
  408db4:	add	x24, x24, #0x1d0
  408db8:	b	408dc8 <ferror@plt+0x5fd8>
  408dbc:	add	x20, x20, w23, uxtb
  408dc0:	ldrb	w2, [x20]
  408dc4:	cbz	w2, 408e0c <ferror@plt+0x601c>
  408dc8:	ldrb	w23, [x24, w2, sxtw]
  408dcc:	mov	x1, x20
  408dd0:	mov	x0, x27
  408dd4:	and	x2, x23, #0xff
  408dd8:	cmp	w23, #0x1
  408ddc:	mov	w7, w23
  408de0:	b.le	408e00 <ferror@plt+0x6010>
  408de4:	str	x3, [sp, #120]
  408de8:	bl	402800 <mbtowc@plt>
  408dec:	ldr	w0, [sp, #128]
  408df0:	bl	402970 <wcwidth@plt>
  408df4:	cmp	w0, #0x0
  408df8:	ldr	x3, [sp, #120]
  408dfc:	csel	w7, w0, w25, gt
  408e00:	add	w28, w28, w7
  408e04:	cmp	w22, w28
  408e08:	b.ge	408dbc <ferror@plt+0x5fcc>  // b.tcont
  408e0c:	ldp	x23, x24, [sp, #64]
  408e10:	sub	w5, w20, w21
  408e14:	sub	x8, x19, #0xd0
  408e18:	mov	x6, x21
  408e1c:	mov	x4, x26
  408e20:	sub	x7, x19, #0x10
  408e24:	adrp	x2, 413000 <ferror@plt+0x10210>
  408e28:	add	x19, x19, #0x80
  408e2c:	add	x2, x2, #0x800
  408e30:	stp	x19, x8, [sp]
  408e34:	mov	x1, #0x800                 	// #2048
  408e38:	mov	x0, x27
  408e3c:	bl	4028f0 <snprintf@plt>
  408e40:	mov	x0, x27
  408e44:	bl	402840 <putp@plt>
  408e48:	adrp	x0, 42b000 <ferror@plt+0x28210>
  408e4c:	ldr	x0, [x0, #688]
  408e50:	bl	402c40 <fflush@plt>
  408e54:	mov	w0, #0x12d0                	// #4816
  408e58:	movk	w0, #0x13, lsl #16
  408e5c:	bl	402cd0 <usleep@plt>
  408e60:	ldp	x29, x30, [sp, #16]
  408e64:	ldp	x19, x20, [sp, #32]
  408e68:	ldp	x21, x22, [sp, #48]
  408e6c:	ldp	x25, x26, [sp, #80]
  408e70:	ldp	x27, x28, [sp, #96]
  408e74:	add	sp, sp, #0x880
  408e78:	ret
  408e7c:	add	x27, sp, #0x80
  408e80:	mov	w5, #0x0                   	// #0
  408e84:	b	408e14 <ferror@plt+0x6024>
  408e88:	adrp	x0, 42b000 <ferror@plt+0x28210>
  408e8c:	ldr	w2, [x19, #2088]
  408e90:	mov	w1, #0x0                   	// #0
  408e94:	ldr	x0, [x0, #784]
  408e98:	ldr	x0, [x0, #32]
  408e9c:	ldr	x0, [x0, #80]
  408ea0:	bl	4028a0 <tgoto@plt>
  408ea4:	mov	x3, x0
  408ea8:	b	408d78 <ferror@plt+0x5f88>
  408eac:	add	x27, sp, #0x80
  408eb0:	mov	w5, #0x0                   	// #0
  408eb4:	b	408e14 <ferror@plt+0x6024>
  408eb8:	sub	sp, sp, #0x90
  408ebc:	adrp	x0, 42a000 <ferror@plt+0x27210>
  408ec0:	add	x0, x0, #0x390
  408ec4:	stp	x29, x30, [sp, #32]
  408ec8:	add	x29, sp, #0x20
  408ecc:	ldrsw	x2, [x0, #2984]
  408ed0:	stp	x21, x22, [sp, #64]
  408ed4:	adrp	x21, 42b000 <ferror@plt+0x28210>
  408ed8:	ldr	x1, [x21, #800]
  408edc:	stp	x19, x20, [sp, #48]
  408ee0:	stp	x23, x24, [sp, #80]
  408ee4:	cmp	x2, x1
  408ee8:	stp	x25, x26, [sp, #96]
  408eec:	stp	x27, x28, [sp, #112]
  408ef0:	b.ne	4092ac <ferror@plt+0x64bc>  // b.any
  408ef4:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  408ef8:	add	x20, x20, #0x450
  408efc:	ldr	x19, [x20, #2096]
  408f00:	cbz	x19, 4092e4 <ferror@plt+0x64f4>
  408f04:	mov	x0, x19
  408f08:	bl	402ad0 <rewind@plt>
  408f0c:	ldr	x0, [x20, #2096]
  408f10:	bl	402c40 <fflush@plt>
  408f14:	ldr	x0, [x20, #2112]
  408f18:	cbz	x0, 409350 <ferror@plt+0x6560>
  408f1c:	ldr	w19, [x20, #2120]
  408f20:	strb	wzr, [x0]
  408f24:	mov	w22, #0x0                   	// #0
  408f28:	mov	x23, #0x1                   	// #1
  408f2c:	b	408f68 <ferror@plt+0x6178>
  408f30:	ldr	w19, [x20, #2120]
  408f34:	add	w22, w22, w0
  408f38:	ldr	x26, [x20, #2112]
  408f3c:	cmp	w19, w22
  408f40:	b.gt	4092dc <ferror@plt+0x64ec>
  408f44:	add	w19, w19, #0x400
  408f48:	mov	x0, x26
  408f4c:	str	w19, [x20, #2120]
  408f50:	sxtw	x1, w19
  408f54:	cmp	x1, #0x0
  408f58:	csel	x1, x1, x23, ne  // ne = any
  408f5c:	bl	402ab0 <realloc@plt>
  408f60:	cbz	x0, 409378 <ferror@plt+0x6588>
  408f64:	str	x0, [x20, #2112]
  408f68:	ldr	x3, [x20, #2096]
  408f6c:	sub	w2, w19, w22
  408f70:	sxtw	x19, w22
  408f74:	mov	x1, #0x1                   	// #1
  408f78:	sxtw	x2, w2
  408f7c:	add	x0, x0, x19
  408f80:	bl	402ba0 <fread@plt>
  408f84:	cmp	w0, #0x0
  408f88:	b.gt	408f30 <ferror@plt+0x6140>
  408f8c:	ldr	x26, [x20, #2112]
  408f90:	strb	wzr, [x26, x19]
  408f94:	ldr	x8, [x20, #2104]
  408f98:	mov	x0, x26
  408f9c:	ldr	x19, [x21, #800]
  408fa0:	adrp	x1, 413000 <ferror@plt+0x10210>
  408fa4:	add	x1, x1, #0x828
  408fa8:	str	x8, [sp, #136]
  408fac:	add	x19, x19, x19, lsl #2
  408fb0:	lsl	x19, x19, #5
  408fb4:	add	x28, x8, x19
  408fb8:	add	x10, x28, #0x38
  408fbc:	add	x11, x28, #0x30
  408fc0:	add	x7, x28, #0x28
  408fc4:	add	x6, x28, #0x20
  408fc8:	ldp	x2, x3, [x28]
  408fcc:	stp	x2, x3, [x28, #72]
  408fd0:	add	x5, x28, #0x18
  408fd4:	ldp	x2, x3, [x28, #16]
  408fd8:	stp	x2, x3, [x28, #88]
  408fdc:	add	x4, x28, #0x10
  408fe0:	ldp	x2, x3, [x28, #32]
  408fe4:	stp	x2, x3, [x28, #104]
  408fe8:	ldp	x2, x3, [x28, #48]
  408fec:	stp	x2, x3, [x28, #120]
  408ff0:	ldr	x2, [x28, #64]
  408ff4:	str	x2, [x28, #136]
  408ff8:	stp	x11, x10, [sp]
  408ffc:	add	x3, x28, #0x8
  409000:	mov	x2, x28
  409004:	bl	402cf0 <__isoc99_sscanf@plt>
  409008:	cmp	w0, #0x3
  40900c:	ldr	x8, [sp, #136]
  409010:	b.le	4093b4 <ferror@plt+0x65c4>
  409014:	ldp	x0, x3, [x28, #8]
  409018:	adrp	x9, 42b000 <ferror@plt+0x28210>
  40901c:	ldr	x2, [x8, x19]
  409020:	add	x25, x9, #0x350
  409024:	ldr	x4, [x28, #24]
  409028:	mov	x1, #0x6666666666666666    	// #7378697629483820646
  40902c:	add	x2, x2, x3
  409030:	movk	x1, #0x6667
  409034:	add	x0, x0, x4
  409038:	ldp	x3, x4, [x28, #32]
  40903c:	add	x0, x0, x2
  409040:	ldr	x2, [x28, #48]
  409044:	ldr	x19, [x21, #800]
  409048:	add	x3, x3, x4
  40904c:	ldr	x4, [x28, #56]
  409050:	add	x0, x0, x3
  409054:	ldr	x3, [x28, #136]
  409058:	add	x2, x2, x4
  40905c:	add	x0, x0, x2
  409060:	ldr	x2, [x25, #8]
  409064:	ldr	w2, [x2, #204]
  409068:	str	x0, [x28, #64]
  40906c:	sub	x0, x0, x3
  409070:	sdiv	x0, x0, x19
  409074:	smulh	x1, x0, x1
  409078:	asr	x1, x1, #1
  40907c:	sub	x0, x1, x0, asr #63
  409080:	str	x0, [x28, #144]
  409084:	tbnz	w2, #22, 409284 <ferror@plt+0x6494>
  409088:	cmp	x19, #0x0
  40908c:	b.le	409370 <ferror@plt+0x6580>
  409090:	adrp	x23, 413000 <ferror@plt+0x10210>
  409094:	mov	x27, #0x0                   	// #0
  409098:	add	x23, x23, #0x858
  40909c:	adrp	x24, 42b000 <ferror@plt+0x28210>
  4090a0:	b	4091d8 <ferror@plt+0x63e8>
  4090a4:	ldr	x0, [x25, #8]
  4090a8:	ldr	x1, [x28, #144]
  4090ac:	ldr	w0, [x0, #204]
  4090b0:	str	x1, [x19, #144]
  4090b4:	tbz	w0, #22, 4091c0 <ferror@plt+0x63d0>
  4090b8:	ldr	w0, [x25, #68]
  4090bc:	cbz	w0, 4091c0 <ferror@plt+0x63d0>
  4090c0:	ldr	x1, [x24, #656]
  4090c4:	ldr	w0, [x19, #152]
  4090c8:	blr	x1
  4090cc:	tbnz	w0, #31, 4091c0 <ferror@plt+0x63d0>
  4090d0:	sxtw	x2, w0
  4090d4:	add	x2, x2, #0x1
  4090d8:	ldp	x4, x8, [x19]
  4090dc:	add	x2, x2, x2, lsl #2
  4090e0:	ldr	x7, [x19, #16]
  4090e4:	lsl	x2, x2, #5
  4090e8:	add	x1, x28, x2
  4090ec:	ldr	x3, [x28, x2]
  4090f0:	ldp	x6, x5, [x1, #8]
  4090f4:	add	x3, x3, x4
  4090f8:	str	x3, [x28, x2]
  4090fc:	ldp	x4, x3, [x1, #24]
  409100:	add	x5, x5, x7
  409104:	add	x6, x6, x8
  409108:	ldp	x2, x7, [x19, #24]
  40910c:	add	x4, x4, x2
  409110:	add	x3, x3, x7
  409114:	ldr	x2, [x1, #72]
  409118:	ldr	x7, [x19, #72]
  40911c:	add	x2, x2, x7
  409120:	ldr	x7, [x19, #80]
  409124:	stp	x6, x5, [x1, #8]
  409128:	ldp	x6, x5, [x1, #80]
  40912c:	add	x6, x6, x7
  409130:	ldr	x7, [x19, #88]
  409134:	add	x5, x5, x7
  409138:	ldr	x7, [x19, #96]
  40913c:	stp	x4, x3, [x1, #24]
  409140:	ldp	x4, x3, [x1, #96]
  409144:	add	x4, x4, x7
  409148:	ldr	x7, [x19, #104]
  40914c:	add	x3, x3, x7
  409150:	ldr	x7, [x19, #40]
  409154:	stp	x2, x6, [x1, #72]
  409158:	ldr	x2, [x1, #40]
  40915c:	stp	x5, x4, [x1, #88]
  409160:	add	x2, x2, x7
  409164:	str	x3, [x1, #104]
  409168:	str	x2, [x1, #40]
  40916c:	ldp	x4, x5, [x19, #48]
  409170:	ldp	x3, x2, [x1, #48]
  409174:	add	x3, x3, x4
  409178:	add	x2, x2, x5
  40917c:	ldr	x4, [x1, #112]
  409180:	ldr	x5, [x19, #112]
  409184:	add	x4, x4, x5
  409188:	ldr	x5, [x19, #120]
  40918c:	stp	x3, x2, [x1, #48]
  409190:	ldp	x3, x2, [x1, #120]
  409194:	add	x3, x3, x5
  409198:	ldr	x5, [x19, #128]
  40919c:	str	x4, [x1, #112]
  4091a0:	ldr	x4, [x28, #144]
  4091a4:	add	x2, x2, x5
  4091a8:	stp	x3, x2, [x1, #120]
  4091ac:	str	x4, [x1, #144]
  4091b0:	str	w0, [x19, #156]
  4091b4:	mov	w0, #0xffffffff            	// #-1
  4091b8:	str	w0, [x1, #152]
  4091bc:	nop
  4091c0:	ldr	x0, [x21, #800]
  4091c4:	add	x27, x27, #0x1
  4091c8:	add	w1, w22, #0x1
  4091cc:	cmp	x0, x27
  4091d0:	b.le	409260 <ferror@plt+0x6470>
  4091d4:	ldr	x8, [x20, #2104]
  4091d8:	add	x19, x27, x27, lsl #2
  4091dc:	mov	x0, x26
  4091e0:	mov	w1, #0xa                   	// #10
  4091e4:	add	x19, x8, x19, lsl #5
  4091e8:	bl	402c10 <strchr@plt>
  4091ec:	add	x26, x0, #0x1
  4091f0:	add	x8, x19, #0x38
  4091f4:	add	x4, x19, #0x30
  4091f8:	add	x5, x19, #0x28
  4091fc:	ldp	x2, x3, [x19]
  409200:	stp	x2, x3, [x19, #72]
  409204:	mov	x1, x23
  409208:	ldp	x2, x3, [x19, #16]
  40920c:	stp	x2, x3, [x19, #88]
  409210:	add	x7, x19, #0x20
  409214:	ldp	x2, x3, [x19, #32]
  409218:	stp	x2, x3, [x19, #104]
  40921c:	add	x6, x19, #0x18
  409220:	ldp	x2, x3, [x19, #48]
  409224:	stp	x2, x3, [x19, #120]
  409228:	mov	w22, w27
  40922c:	ldr	x0, [x19, #64]
  409230:	str	x0, [x19, #136]
  409234:	stp	x5, x4, [sp]
  409238:	mov	x3, x19
  40923c:	add	x2, x19, #0x98
  409240:	str	x8, [sp, #16]
  409244:	mov	x0, x26
  409248:	add	x5, x19, #0x10
  40924c:	add	x4, x19, #0x8
  409250:	bl	402cf0 <__isoc99_sscanf@plt>
  409254:	cmp	w0, #0x3
  409258:	mov	w1, w27
  40925c:	b.gt	4090a4 <ferror@plt+0x62b4>
  409260:	str	w1, [x25, #48]
  409264:	ldp	x29, x30, [sp, #32]
  409268:	ldp	x19, x20, [sp, #48]
  40926c:	ldp	x21, x22, [sp, #64]
  409270:	ldp	x23, x24, [sp, #80]
  409274:	ldp	x25, x26, [sp, #96]
  409278:	ldp	x27, x28, [sp, #112]
  40927c:	add	sp, sp, #0x90
  409280:	ret
  409284:	ldr	w2, [x25, #68]
  409288:	cbz	w2, 409088 <ferror@plt+0x6298>
  40928c:	mov	w3, #0xa0                  	// #160
  409290:	add	x0, x28, #0xa0
  409294:	mov	w1, #0x0                   	// #0
  409298:	str	x8, [sp, #136]
  40929c:	smull	x2, w2, w3
  4092a0:	bl	402a20 <memset@plt>
  4092a4:	ldr	x8, [sp, #136]
  4092a8:	b	409088 <ferror@plt+0x6298>
  4092ac:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4092b0:	add	x20, x20, #0x450
  4092b4:	str	w1, [x0, #2984]
  4092b8:	bl	408ae8 <ferror@plt+0x5cf8>
  4092bc:	ldr	x0, [x20, #2096]
  4092c0:	cbz	x0, 4092cc <ferror@plt+0x64dc>
  4092c4:	bl	402930 <fclose@plt>
  4092c8:	str	xzr, [x20, #2096]
  4092cc:	ldr	x0, [x20, #2104]
  4092d0:	cbz	x0, 4092e4 <ferror@plt+0x64f4>
  4092d4:	bl	402bc0 <free@plt>
  4092d8:	b	408efc <ferror@plt+0x610c>
  4092dc:	sxtw	x19, w22
  4092e0:	b	408f90 <ferror@plt+0x61a0>
  4092e4:	adrp	x1, 413000 <ferror@plt+0x10210>
  4092e8:	adrp	x0, 413000 <ferror@plt+0x10210>
  4092ec:	add	x1, x1, #0x758
  4092f0:	add	x0, x0, #0x818
  4092f4:	bl	402950 <fopen@plt>
  4092f8:	str	x0, [x20, #2096]
  4092fc:	mov	x19, x0
  409300:	cbz	x0, 409384 <ferror@plt+0x6594>
  409304:	ldr	x2, [x21, #800]
  409308:	adrp	x3, 42b000 <ferror@plt+0x28210>
  40930c:	mov	x0, #0x1                   	// #1
  409310:	ldrsw	x1, [x3, #916]
  409314:	add	x2, x2, x0
  409318:	add	x2, x2, x1
  40931c:	add	x2, x2, x2, lsl #2
  409320:	lsl	x1, x2, #5
  409324:	cmp	x1, #0x0
  409328:	csel	x1, x1, x0, ne  // ne = any
  40932c:	bl	402a90 <calloc@plt>
  409330:	cbz	x0, 4093a8 <ferror@plt+0x65b8>
  409334:	str	x0, [x20, #2104]
  409338:	mov	x0, x19
  40933c:	bl	402ad0 <rewind@plt>
  409340:	ldr	x0, [x20, #2096]
  409344:	bl	402c40 <fflush@plt>
  409348:	ldr	x0, [x20, #2112]
  40934c:	cbnz	x0, 408f1c <ferror@plt+0x612c>
  409350:	mov	w19, #0x400                 	// #1024
  409354:	mov	x1, #0x400                 	// #1024
  409358:	mov	x0, #0x1                   	// #1
  40935c:	str	w19, [x20, #2120]
  409360:	bl	402a90 <calloc@plt>
  409364:	cbz	x0, 4093a8 <ferror@plt+0x65b8>
  409368:	str	x0, [x20, #2112]
  40936c:	b	408f24 <ferror@plt+0x6134>
  409370:	mov	w1, #0x0                   	// #0
  409374:	b	409260 <ferror@plt+0x6470>
  409378:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40937c:	ldr	x0, [x0, #2368]
  409380:	bl	4059a0 <ferror@plt+0x2bb0>
  409384:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  409388:	ldr	x19, [x0, #2416]
  40938c:	bl	402d40 <__errno_location@plt>
  409390:	ldr	w0, [x0]
  409394:	bl	402ae0 <strerror@plt>
  409398:	mov	x1, x0
  40939c:	mov	x0, x19
  4093a0:	bl	404920 <ferror@plt+0x1b30>
  4093a4:	bl	4059a0 <ferror@plt+0x2bb0>
  4093a8:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4093ac:	ldr	x0, [x0, #2360]
  4093b0:	bl	4059a0 <ferror@plt+0x2bb0>
  4093b4:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4093b8:	ldr	x0, [x0, #2408]
  4093bc:	bl	4059a0 <ferror@plt+0x2bb0>
  4093c0:	sub	sp, sp, #0x970
  4093c4:	stp	x29, x30, [sp, #16]
  4093c8:	add	x29, sp, #0x10
  4093cc:	stp	x19, x20, [sp, #32]
  4093d0:	adrp	x20, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4093d4:	add	x20, x20, #0x450
  4093d8:	stp	x23, x24, [sp, #64]
  4093dc:	mov	x24, x0
  4093e0:	ldr	w23, [x20, #884]
  4093e4:	stp	x21, x22, [sp, #48]
  4093e8:	sub	w23, w23, #0x2
  4093ec:	stp	x25, x26, [sp, #80]
  4093f0:	cmp	w23, #0x0
  4093f4:	b.le	4095a4 <ferror@plt+0x67b4>
  4093f8:	ldrb	w2, [x0]
  4093fc:	cbz	w2, 4095e0 <ferror@plt+0x67f0>
  409400:	adrp	x22, 414000 <ferror@plt+0x11210>
  409404:	mov	x19, x0
  409408:	add	x22, x22, #0x1d0
  40940c:	add	x21, sp, #0x170
  409410:	mov	w25, #0x1                   	// #1
  409414:	str	x27, [sp, #96]
  409418:	mov	w27, #0x0                   	// #0
  40941c:	b	40942c <ferror@plt+0x663c>
  409420:	add	x19, x19, w26, uxtb
  409424:	ldrb	w2, [x19]
  409428:	cbz	w2, 409468 <ferror@plt+0x6678>
  40942c:	ldrb	w26, [x22, w2, sxtw]
  409430:	mov	x1, x19
  409434:	mov	x0, x21
  409438:	and	x2, x26, #0xff
  40943c:	cmp	w26, #0x1
  409440:	mov	w5, w26
  409444:	b.le	40945c <ferror@plt+0x666c>
  409448:	bl	402800 <mbtowc@plt>
  40944c:	ldr	w0, [sp, #368]
  409450:	bl	402970 <wcwidth@plt>
  409454:	cmp	w0, #0x0
  409458:	csel	w5, w0, w25, gt
  40945c:	add	w27, w27, w5
  409460:	cmp	w23, w27
  409464:	b.ge	409420 <ferror@plt+0x6630>  // b.tcont
  409468:	ldr	x27, [sp, #96]
  40946c:	sub	w3, w19, w24
  409470:	add	x23, sp, #0x70
  409474:	mov	x4, x24
  409478:	mov	x0, x23
  40947c:	adrp	x2, 413000 <ferror@plt+0x10210>
  409480:	mov	x1, #0x100                 	// #256
  409484:	add	x2, x2, #0x790
  409488:	bl	4028f0 <snprintf@plt>
  40948c:	ldrb	w2, [sp, #112]
  409490:	cbz	w2, 4095d4 <ferror@plt+0x67e4>
  409494:	adrp	x22, 414000 <ferror@plt+0x11210>
  409498:	mov	x19, x23
  40949c:	add	x22, x22, #0x1d0
  4094a0:	mov	w25, #0x0                   	// #0
  4094a4:	mov	w24, #0x1                   	// #1
  4094a8:	ldrb	w3, [x22, w2, sxtw]
  4094ac:	mov	x1, x19
  4094b0:	mov	x0, x21
  4094b4:	and	x4, x3, #0xff
  4094b8:	cmp	w3, #0x1
  4094bc:	mov	x2, x4
  4094c0:	add	x19, x19, x4
  4094c4:	b.gt	409580 <ferror@plt+0x6790>
  4094c8:	ldrb	w2, [x19]
  4094cc:	add	w25, w25, w3
  4094d0:	cbnz	w2, 4094a8 <ferror@plt+0x66b8>
  4094d4:	sub	x19, x19, x23
  4094d8:	sub	w19, w19, w25
  4094dc:	mov	w22, w19
  4094e0:	ldr	w0, [x20, #192]
  4094e4:	adrp	x3, 417000 <ferror@plt+0x14210>
  4094e8:	add	x3, x3, #0x4a8
  4094ec:	cbnz	w0, 4095b0 <ferror@plt+0x67c0>
  4094f0:	adrp	x0, 42b000 <ferror@plt+0x28210>
  4094f4:	ldr	w5, [x20, #884]
  4094f8:	sub	x8, x20, #0xd0
  4094fc:	sub	x7, x20, #0x50
  409500:	ldr	x4, [x0, #856]
  409504:	sub	w5, w5, #0x2
  409508:	mov	x6, x23
  40950c:	add	w5, w5, w19
  409510:	add	x4, x4, #0x208
  409514:	add	x0, x20, #0x80
  409518:	adrp	x2, 413000 <ferror@plt+0x10210>
  40951c:	add	x2, x2, #0x888
  409520:	stp	x0, x8, [sp]
  409524:	mov	x1, #0x800                 	// #2048
  409528:	mov	x0, x21
  40952c:	bl	4028f0 <snprintf@plt>
  409530:	mov	x0, x21
  409534:	bl	402840 <putp@plt>
  409538:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40953c:	ldr	x0, [x0, #688]
  409540:	bl	402c40 <fflush@plt>
  409544:	mov	x0, x23
  409548:	bl	402780 <strlen@plt>
  40954c:	sub	w1, w0, w22
  409550:	ldr	w0, [x20, #884]
  409554:	add	w1, w1, #0x1
  409558:	cmp	w1, w0
  40955c:	sub	w0, w0, #0x1
  409560:	csel	w0, w0, w1, ge  // ge = tcont
  409564:	ldp	x29, x30, [sp, #16]
  409568:	ldp	x19, x20, [sp, #32]
  40956c:	ldp	x21, x22, [sp, #48]
  409570:	ldp	x23, x24, [sp, #64]
  409574:	ldp	x25, x26, [sp, #80]
  409578:	add	sp, sp, #0x970
  40957c:	ret
  409580:	bl	402800 <mbtowc@plt>
  409584:	ldr	w0, [sp, #368]
  409588:	bl	402970 <wcwidth@plt>
  40958c:	cmp	w0, #0x0
  409590:	ldrb	w2, [x19]
  409594:	csel	w0, w0, w24, gt
  409598:	add	w25, w25, w0
  40959c:	cbnz	w2, 4094a8 <ferror@plt+0x66b8>
  4095a0:	b	4094d4 <ferror@plt+0x66e4>
  4095a4:	add	x21, sp, #0x170
  4095a8:	mov	w3, #0x0                   	// #0
  4095ac:	b	409470 <ferror@plt+0x6680>
  4095b0:	adrp	x0, 42b000 <ferror@plt+0x28210>
  4095b4:	ldr	w2, [x20, #2088]
  4095b8:	mov	w1, #0x0                   	// #0
  4095bc:	ldr	x0, [x0, #784]
  4095c0:	ldr	x0, [x0, #32]
  4095c4:	ldr	x0, [x0, #80]
  4095c8:	bl	4028a0 <tgoto@plt>
  4095cc:	mov	x3, x0
  4095d0:	b	4094f0 <ferror@plt+0x6700>
  4095d4:	mov	w19, #0x0                   	// #0
  4095d8:	mov	w22, #0x0                   	// #0
  4095dc:	b	4094e0 <ferror@plt+0x66f0>
  4095e0:	add	x21, sp, #0x170
  4095e4:	mov	w3, #0x0                   	// #0
  4095e8:	b	409470 <ferror@plt+0x6680>
  4095ec:	nop
  4095f0:	mov	x12, #0x1490                	// #5264
  4095f4:	sub	sp, sp, x12
  4095f8:	stp	x29, x30, [sp]
  4095fc:	mov	x29, sp
  409600:	stp	x25, x26, [sp, #64]
  409604:	adrp	x26, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  409608:	add	x1, x26, #0x450
  40960c:	stp	x19, x20, [sp, #16]
  409610:	mov	x20, x0
  409614:	sub	x0, x1, #0xd0
  409618:	stp	x21, x22, [sp, #32]
  40961c:	stp	x23, x24, [sp, #48]
  409620:	stp	x27, x28, [sp, #80]
  409624:	str	x1, [sp, #104]
  409628:	mov	w1, #0xa                   	// #10
  40962c:	str	x0, [sp, #136]
  409630:	mov	x0, x20
  409634:	bl	402c10 <strchr@plt>
  409638:	str	x0, [sp, #128]
  40963c:	cbz	x0, 409848 <ferror@plt+0x6a58>
  409640:	sub	x19, x0, x20
  409644:	add	x3, sp, #0x290
  409648:	mov	x0, #0x1fd                 	// #509
  40964c:	cmp	x19, x0
  409650:	csel	x19, x19, x0, ls  // ls = plast
  409654:	mov	x21, x3
  409658:	mov	x1, x20
  40965c:	mov	x2, x19
  409660:	mov	x0, x3
  409664:	mov	x20, x3
  409668:	bl	402700 <memcpy@plt>
  40966c:	adrp	x25, 42b000 <ferror@plt+0x28210>
  409670:	mov	x3, x0
  409674:	add	x0, x25, #0x350
  409678:	adrp	x24, 413000 <ferror@plt+0x10210>
  40967c:	str	x0, [sp, #112]
  409680:	add	x0, x24, #0x778
  409684:	str	x0, [sp, #120]
  409688:	ldr	x0, [sp, #104]
  40968c:	strb	wzr, [x3, x19]
  409690:	add	x26, sp, #0x490
  409694:	add	x28, sp, #0xc90
  409698:	strb	wzr, [sp, #1168]
  40969c:	ldr	w19, [x0, #884]
  4096a0:	ldrb	w0, [x20]
  4096a4:	cbz	w0, 40980c <ferror@plt+0x6a1c>
  4096a8:	ldrb	w0, [x21]
  4096ac:	cmp	w0, #0x7e
  4096b0:	b.eq	409874 <ferror@plt+0x6a84>  // b.none
  4096b4:	cbz	w0, 409880 <ferror@plt+0x6a90>
  4096b8:	sub	w1, w0, #0x1
  4096bc:	cmp	w1, #0x7
  4096c0:	b.hi	4098ac <ferror@plt+0x6abc>  // b.pmore
  4096c4:	ldr	x1, [sp, #112]
  4096c8:	strb	wzr, [x21]
  4096cc:	cmp	w19, #0x0
  4096d0:	mov	w4, #0x0                   	// #0
  4096d4:	ldr	x1, [x1, #8]
  4096d8:	add	x0, x1, w0, sxtw #3
  4096dc:	ldr	x23, [x0, #1328]
  4096e0:	b.le	40974c <ferror@plt+0x695c>
  4096e4:	ldrb	w2, [x20]
  4096e8:	cbz	w2, 40974c <ferror@plt+0x695c>
  4096ec:	adrp	x6, 414000 <ferror@plt+0x11210>
  4096f0:	mov	x24, x20
  4096f4:	add	x27, x6, #0x1d0
  4096f8:	mov	w25, #0x0                   	// #0
  4096fc:	b	40970c <ferror@plt+0x691c>
  409700:	add	x24, x24, w22, uxtb
  409704:	ldrb	w2, [x24]
  409708:	cbz	w2, 409748 <ferror@plt+0x6958>
  40970c:	ldrb	w22, [x27, w2, sxtw]
  409710:	mov	x1, x24
  409714:	mov	x0, x28
  409718:	and	x2, x22, #0xff
  40971c:	cmp	w22, #0x1
  409720:	mov	w5, w22
  409724:	b.le	40973c <ferror@plt+0x694c>
  409728:	bl	402800 <mbtowc@plt>
  40972c:	ldr	w0, [sp, #3216]
  409730:	bl	402970 <wcwidth@plt>
  409734:	cmp	w0, #0x0
  409738:	csinc	w5, w0, wzr, gt
  40973c:	add	w25, w25, w5
  409740:	cmp	w19, w25
  409744:	b.ge	409700 <ferror@plt+0x6910>  // b.tcont
  409748:	sub	w4, w24, w20
  40974c:	ldr	x2, [sp, #120]
  409750:	mov	x3, x23
  409754:	ldr	x0, [sp, #104]
  409758:	mov	x5, x20
  40975c:	mov	x1, #0x200                 	// #512
  409760:	add	x6, x0, #0x80
  409764:	add	x0, sp, #0x90
  409768:	bl	4028f0 <snprintf@plt>
  40976c:	ldrb	w0, [x26]
  409770:	cbz	w0, 409780 <ferror@plt+0x6990>
  409774:	nop
  409778:	ldrb	w0, [x26, #1]!
  40977c:	cbnz	w0, 409778 <ferror@plt+0x6988>
  409780:	add	x1, sp, #0x90
  409784:	nop
  409788:	ldrb	w0, [x1], #1
  40978c:	mov	x24, x26
  409790:	strb	w0, [x26], #1
  409794:	cbnz	w0, 409788 <ferror@plt+0x6998>
  409798:	ldrb	w2, [x20]
  40979c:	sub	x0, x21, x20
  4097a0:	sub	w19, w19, w0
  4097a4:	cbz	w2, 4097f8 <ferror@plt+0x6a08>
  4097a8:	adrp	x6, 414000 <ferror@plt+0x11210>
  4097ac:	mov	x22, x20
  4097b0:	add	x27, x6, #0x1d0
  4097b4:	mov	w26, #0x0                   	// #0
  4097b8:	mov	w23, #0x1                   	// #1
  4097bc:	nop
  4097c0:	ldrb	w3, [x27, w2, sxtw]
  4097c4:	mov	x1, x22
  4097c8:	mov	x0, x28
  4097cc:	and	x4, x3, #0xff
  4097d0:	cmp	w3, #0x1
  4097d4:	mov	x2, x4
  4097d8:	add	x22, x22, x4
  4097dc:	b.gt	409888 <ferror@plt+0x6a98>
  4097e0:	ldrb	w2, [x22]
  4097e4:	add	w26, w26, w3
  4097e8:	cbnz	w2, 4097c0 <ferror@plt+0x69d0>
  4097ec:	sub	x20, x22, x20
  4097f0:	sub	w20, w20, w26
  4097f4:	add	w19, w19, w20
  4097f8:	add	x21, x21, #0x2
  4097fc:	mov	x26, x24
  409800:	mov	x20, x21
  409804:	cmp	w19, #0x0
  409808:	b.gt	4096a0 <ferror@plt+0x68b0>
  40980c:	ldp	x0, x4, [sp, #128]
  409810:	add	x3, sp, #0x490
  409814:	adrp	x2, 413000 <ferror@plt+0x10210>
  409818:	add	x2, x2, #0x898
  40981c:	mov	x1, #0x800                 	// #2048
  409820:	add	x20, x0, #0x1
  409824:	mov	x0, x28
  409828:	bl	4028f0 <snprintf@plt>
  40982c:	mov	x0, x28
  409830:	bl	402840 <putp@plt>
  409834:	mov	x0, x20
  409838:	mov	w1, #0xa                   	// #10
  40983c:	bl	402c10 <strchr@plt>
  409840:	str	x0, [sp, #128]
  409844:	cbnz	x0, 409640 <ferror@plt+0x6850>
  409848:	ldrb	w2, [x20]
  40984c:	cbnz	w2, 4098b4 <ferror@plt+0x6ac4>
  409850:	mov	x12, #0x1490                	// #5264
  409854:	ldp	x29, x30, [sp]
  409858:	ldp	x19, x20, [sp, #16]
  40985c:	ldp	x21, x22, [sp, #32]
  409860:	ldp	x23, x24, [sp, #48]
  409864:	ldp	x25, x26, [sp, #64]
  409868:	ldp	x27, x28, [sp, #80]
  40986c:	add	sp, sp, x12
  409870:	ret
  409874:	ldrb	w0, [x21, #1]
  409878:	sub	w0, w0, #0x30
  40987c:	cbnz	w0, 4096b8 <ferror@plt+0x68c8>
  409880:	sturh	wzr, [x21, #1]
  409884:	b	4096c4 <ferror@plt+0x68d4>
  409888:	bl	402800 <mbtowc@plt>
  40988c:	ldr	w0, [sp, #3216]
  409890:	bl	402970 <wcwidth@plt>
  409894:	cmp	w0, #0x0
  409898:	ldrb	w2, [x22]
  40989c:	csel	w0, w0, w23, gt
  4098a0:	add	w26, w26, w0
  4098a4:	cbnz	w2, 4097c0 <ferror@plt+0x69d0>
  4098a8:	b	4097ec <ferror@plt+0x69fc>
  4098ac:	add	x21, x21, #0x1
  4098b0:	b	409804 <ferror@plt+0x6a14>
  4098b4:	adrp	x0, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  4098b8:	ldr	w23, [x0, #1988]
  4098bc:	sub	w23, w23, #0x1
  4098c0:	cmp	w23, #0x0
  4098c4:	b.le	409934 <ferror@plt+0x6b44>
  4098c8:	adrp	x6, 414000 <ferror@plt+0x11210>
  4098cc:	mov	x19, x20
  4098d0:	add	x27, x6, #0x1d0
  4098d4:	add	x28, sp, #0xc90
  4098d8:	mov	w22, #0x0                   	// #0
  4098dc:	mov	w24, #0x1                   	// #1
  4098e0:	b	4098f0 <ferror@plt+0x6b00>
  4098e4:	add	x19, x19, w21, uxtb
  4098e8:	ldrb	w2, [x19]
  4098ec:	cbz	w2, 40992c <ferror@plt+0x6b3c>
  4098f0:	ldrb	w21, [x27, w2, sxtw]
  4098f4:	mov	x1, x19
  4098f8:	mov	x0, x28
  4098fc:	and	x2, x21, #0xff
  409900:	cmp	w21, #0x1
  409904:	mov	w3, w21
  409908:	b.le	409920 <ferror@plt+0x6b30>
  40990c:	bl	402800 <mbtowc@plt>
  409910:	ldr	w0, [sp, #3216]
  409914:	bl	402970 <wcwidth@plt>
  409918:	cmp	w0, #0x0
  40991c:	csel	w3, w0, w24, gt
  409920:	add	w22, w22, w3
  409924:	cmp	w23, w22
  409928:	b.ge	4098e4 <ferror@plt+0x6af4>  // b.tcont
  40992c:	sub	w3, w19, w20
  409930:	b	40993c <ferror@plt+0x6b4c>
  409934:	add	x28, sp, #0xc90
  409938:	mov	w3, #0x0                   	// #0
  40993c:	mov	x4, x20
  409940:	adrp	x2, 413000 <ferror@plt+0x10210>
  409944:	add	x2, x2, #0x790
  409948:	mov	x1, #0x800                 	// #2048
  40994c:	mov	x0, x28
  409950:	bl	4028f0 <snprintf@plt>
  409954:	mov	x0, x28
  409958:	bl	402840 <putp@plt>
  40995c:	b	409850 <ferror@plt+0x6a60>
  409960:	mov	x12, #0x1490                	// #5264
  409964:	sub	sp, sp, x12
  409968:	stp	x29, x30, [sp]
  40996c:	mov	x29, sp
  409970:	stp	x25, x26, [sp, #64]
  409974:	adrp	x26, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  409978:	add	x2, x26, #0x450
  40997c:	stp	x19, x20, [sp, #16]
  409980:	mov	x20, x1
  409984:	mov	w1, #0xa                   	// #10
  409988:	str	w0, [sp, #132]
  40998c:	sub	x0, x2, #0xd0
  409990:	stp	x21, x22, [sp, #32]
  409994:	stp	x23, x24, [sp, #48]
  409998:	stp	x27, x28, [sp, #80]
  40999c:	str	x2, [sp, #96]
  4099a0:	str	x0, [sp, #136]
  4099a4:	mov	x0, x20
  4099a8:	bl	402c10 <strchr@plt>
  4099ac:	str	x0, [sp, #120]
  4099b0:	cbz	x0, 409bcc <ferror@plt+0x6ddc>
  4099b4:	nop
  4099b8:	sub	x19, x0, x20
  4099bc:	add	x3, sp, #0x290
  4099c0:	mov	x0, #0x1fd                 	// #509
  4099c4:	cmp	x19, x0
  4099c8:	csel	x19, x19, x0, ls  // ls = plast
  4099cc:	mov	x21, x3
  4099d0:	mov	x1, x20
  4099d4:	mov	x2, x19
  4099d8:	mov	x0, x3
  4099dc:	mov	x20, x3
  4099e0:	bl	402700 <memcpy@plt>
  4099e4:	adrp	x25, 42b000 <ferror@plt+0x28210>
  4099e8:	mov	x3, x0
  4099ec:	add	x0, x25, #0x350
  4099f0:	adrp	x24, 413000 <ferror@plt+0x10210>
  4099f4:	str	x0, [sp, #104]
  4099f8:	add	x0, x24, #0x778
  4099fc:	str	x0, [sp, #112]
  409a00:	ldr	x0, [sp, #96]
  409a04:	strb	wzr, [x3, x19]
  409a08:	add	x26, sp, #0x490
  409a0c:	add	x28, sp, #0xc90
  409a10:	strb	wzr, [sp, #1168]
  409a14:	ldr	w19, [x0, #884]
  409a18:	ldrb	w0, [x20]
  409a1c:	cbz	w0, 409b84 <ferror@plt+0x6d94>
  409a20:	ldrb	w0, [x21]
  409a24:	cmp	w0, #0x7e
  409a28:	b.eq	409bf8 <ferror@plt+0x6e08>  // b.none
  409a2c:	cbz	w0, 409c04 <ferror@plt+0x6e14>
  409a30:	sub	w1, w0, #0x1
  409a34:	cmp	w1, #0x7
  409a38:	b.hi	409c30 <ferror@plt+0x6e40>  // b.pmore
  409a3c:	ldr	x1, [sp, #104]
  409a40:	strb	wzr, [x21]
  409a44:	cmp	w19, #0x0
  409a48:	mov	w4, #0x0                   	// #0
  409a4c:	ldr	x1, [x1, #8]
  409a50:	add	x0, x1, w0, sxtw #3
  409a54:	ldr	x23, [x0, #1328]
  409a58:	b.le	409ac4 <ferror@plt+0x6cd4>
  409a5c:	ldrb	w2, [x20]
  409a60:	cbz	w2, 409ac4 <ferror@plt+0x6cd4>
  409a64:	adrp	x6, 414000 <ferror@plt+0x11210>
  409a68:	mov	x24, x20
  409a6c:	add	x27, x6, #0x1d0
  409a70:	mov	w25, #0x0                   	// #0
  409a74:	b	409a84 <ferror@plt+0x6c94>
  409a78:	add	x24, x24, w22, uxtb
  409a7c:	ldrb	w2, [x24]
  409a80:	cbz	w2, 409ac0 <ferror@plt+0x6cd0>
  409a84:	ldrb	w22, [x27, w2, sxtw]
  409a88:	mov	x1, x24
  409a8c:	mov	x0, x28
  409a90:	and	x2, x22, #0xff
  409a94:	cmp	w22, #0x1
  409a98:	mov	w5, w22
  409a9c:	b.le	409ab4 <ferror@plt+0x6cc4>
  409aa0:	bl	402800 <mbtowc@plt>
  409aa4:	ldr	w0, [sp, #3216]
  409aa8:	bl	402970 <wcwidth@plt>
  409aac:	cmp	w0, #0x0
  409ab0:	csinc	w5, w0, wzr, gt
  409ab4:	add	w25, w25, w5
  409ab8:	cmp	w19, w25
  409abc:	b.ge	409a78 <ferror@plt+0x6c88>  // b.tcont
  409ac0:	sub	w4, w24, w20
  409ac4:	ldr	x2, [sp, #112]
  409ac8:	mov	x3, x23
  409acc:	ldr	x0, [sp, #96]
  409ad0:	mov	x5, x20
  409ad4:	mov	x1, #0x200                 	// #512
  409ad8:	add	x6, x0, #0x80
  409adc:	add	x0, sp, #0x90
  409ae0:	bl	4028f0 <snprintf@plt>
  409ae4:	ldrb	w0, [x26]
  409ae8:	cbz	w0, 409af8 <ferror@plt+0x6d08>
  409aec:	nop
  409af0:	ldrb	w0, [x26, #1]!
  409af4:	cbnz	w0, 409af0 <ferror@plt+0x6d00>
  409af8:	add	x1, sp, #0x90
  409afc:	nop
  409b00:	ldrb	w0, [x1], #1
  409b04:	mov	x24, x26
  409b08:	strb	w0, [x26], #1
  409b0c:	cbnz	w0, 409b00 <ferror@plt+0x6d10>
  409b10:	ldrb	w2, [x20]
  409b14:	sub	x0, x21, x20
  409b18:	sub	w19, w19, w0
  409b1c:	cbz	w2, 409b70 <ferror@plt+0x6d80>
  409b20:	adrp	x6, 414000 <ferror@plt+0x11210>
  409b24:	mov	x23, x20
  409b28:	add	x27, x6, #0x1d0
  409b2c:	mov	w26, #0x0                   	// #0
  409b30:	mov	w22, #0x1                   	// #1
  409b34:	nop
  409b38:	ldrb	w3, [x27, w2, sxtw]
  409b3c:	mov	x1, x23
  409b40:	mov	x0, x28
  409b44:	and	x4, x3, #0xff
  409b48:	cmp	w3, #0x1
  409b4c:	mov	x2, x4
  409b50:	add	x23, x23, x4
  409b54:	b.gt	409c0c <ferror@plt+0x6e1c>
  409b58:	ldrb	w2, [x23]
  409b5c:	add	w26, w26, w3
  409b60:	cbnz	w2, 409b38 <ferror@plt+0x6d48>
  409b64:	sub	x20, x23, x20
  409b68:	sub	w20, w20, w26
  409b6c:	add	w19, w19, w20
  409b70:	add	x21, x21, #0x2
  409b74:	mov	x26, x24
  409b78:	mov	x20, x21
  409b7c:	cmp	w19, #0x0
  409b80:	b.gt	409a18 <ferror@plt+0x6c28>
  409b84:	ldr	w0, [sp, #132]
  409b88:	cbz	w0, 409c38 <ferror@plt+0x6e48>
  409b8c:	ldr	x4, [sp, #136]
  409b90:	add	x3, sp, #0x490
  409b94:	adrp	x2, 413000 <ferror@plt+0x10210>
  409b98:	add	x2, x2, #0x898
  409b9c:	mov	x1, #0x800                 	// #2048
  409ba0:	mov	x0, x28
  409ba4:	bl	4028f0 <snprintf@plt>
  409ba8:	mov	x0, x28
  409bac:	bl	402840 <putp@plt>
  409bb0:	ldr	x0, [sp, #120]
  409bb4:	mov	w1, #0xa                   	// #10
  409bb8:	add	x20, x0, #0x1
  409bbc:	mov	x0, x20
  409bc0:	bl	402c10 <strchr@plt>
  409bc4:	str	x0, [sp, #120]
  409bc8:	cbnz	x0, 4099b8 <ferror@plt+0x6bc8>
  409bcc:	ldrb	w2, [x20]
  409bd0:	cbnz	w2, 409d14 <ferror@plt+0x6f24>
  409bd4:	mov	x12, #0x1490                	// #5264
  409bd8:	ldp	x29, x30, [sp]
  409bdc:	ldp	x19, x20, [sp, #16]
  409be0:	ldp	x21, x22, [sp, #32]
  409be4:	ldp	x23, x24, [sp, #48]
  409be8:	ldp	x25, x26, [sp, #64]
  409bec:	ldp	x27, x28, [sp, #80]
  409bf0:	add	sp, sp, x12
  409bf4:	ret
  409bf8:	ldrb	w0, [x21, #1]
  409bfc:	sub	w0, w0, #0x30
  409c00:	cbnz	w0, 409a30 <ferror@plt+0x6c40>
  409c04:	sturh	wzr, [x21, #1]
  409c08:	b	409a3c <ferror@plt+0x6c4c>
  409c0c:	bl	402800 <mbtowc@plt>
  409c10:	ldr	w0, [sp, #3216]
  409c14:	bl	402970 <wcwidth@plt>
  409c18:	cmp	w0, #0x0
  409c1c:	ldrb	w2, [x23]
  409c20:	csel	w0, w0, w22, gt
  409c24:	add	w26, w26, w0
  409c28:	cbnz	w2, 409b38 <ferror@plt+0x6d48>
  409c2c:	b	409b64 <ferror@plt+0x6d74>
  409c30:	add	x21, x21, #0x1
  409c34:	b	409b7c <ferror@plt+0x6d8c>
  409c38:	ldr	x19, [sp, #96]
  409c3c:	mov	x1, #0x800                 	// #2048
  409c40:	add	x3, sp, #0x490
  409c44:	mov	x0, x28
  409c48:	add	x4, x19, #0xa0
  409c4c:	adrp	x2, 413000 <ferror@plt+0x10210>
  409c50:	add	x2, x2, #0x898
  409c54:	bl	4028f0 <snprintf@plt>
  409c58:	ldr	w1, [x19, #264]
  409c5c:	cbnz	w1, 409cb4 <ferror@plt+0x6ec4>
  409c60:	adrp	x0, 42a000 <ferror@plt+0x27210>
  409c64:	add	x0, x0, #0x390
  409c68:	ldr	w1, [x0, #2988]
  409c6c:	tbnz	w1, #31, 409bb0 <ferror@plt+0x6dc0>
  409c70:	ldr	x3, [sp, #96]
  409c74:	ldr	w2, [x3, #260]
  409c78:	cmp	w1, w2
  409c7c:	b.ge	409bb0 <ferror@plt+0x6dc0>  // b.tcont
  409c80:	ldr	x3, [x3, #1144]
  409c84:	lsl	w19, w1, #11
  409c88:	add	w2, w1, #0x1
  409c8c:	mov	x1, x28
  409c90:	str	w2, [x0, #2988]
  409c94:	add	x19, x3, w19, sxtw
  409c98:	mov	x0, x19
  409c9c:	bl	402b60 <strcmp@plt>
  409ca0:	cbnz	w0, 409cf4 <ferror@plt+0x6f04>
  409ca4:	adrp	x0, 413000 <ferror@plt+0x10210>
  409ca8:	add	x0, x0, #0xa00
  409cac:	bl	402840 <putp@plt>
  409cb0:	b	409bb0 <ferror@plt+0x6dc0>
  409cb4:	cmp	w0, #0x7ff
  409cb8:	b.gt	409d0c <ferror@plt+0x6f1c>
  409cbc:	add	x1, x28, w0, sxtw
  409cc0:	cmp	x1, x28
  409cc4:	b.hi	409cd8 <ferror@plt+0x6ee8>  // b.pmore
  409cc8:	b	409ce4 <ferror@plt+0x6ef4>
  409ccc:	sub	x1, x1, #0x1
  409cd0:	cmp	x1, x28
  409cd4:	b.ls	409ce4 <ferror@plt+0x6ef4>  // b.plast
  409cd8:	ldurb	w0, [x1, #-1]
  409cdc:	cmp	w0, #0x20
  409ce0:	b.eq	409ccc <ferror@plt+0x6edc>  // b.none
  409ce4:	strb	wzr, [x1]
  409ce8:	mov	x0, x28
  409cec:	bl	402840 <putp@plt>
  409cf0:	b	409bb0 <ferror@plt+0x6dc0>
  409cf4:	mov	x1, x28
  409cf8:	mov	x0, x19
  409cfc:	bl	402c50 <strcpy@plt>
  409d00:	mov	x0, x19
  409d04:	bl	402840 <putp@plt>
  409d08:	b	409bb0 <ferror@plt+0x6dc0>
  409d0c:	add	x1, x28, #0x7ff
  409d10:	b	409cd8 <ferror@plt+0x6ee8>
  409d14:	adrp	x0, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  409d18:	ldr	w23, [x0, #1988]
  409d1c:	sub	w23, w23, #0x1
  409d20:	cmp	w23, #0x0
  409d24:	b.le	409d94 <ferror@plt+0x6fa4>
  409d28:	adrp	x6, 414000 <ferror@plt+0x11210>
  409d2c:	mov	x19, x20
  409d30:	add	x27, x6, #0x1d0
  409d34:	add	x28, sp, #0xc90
  409d38:	mov	w22, #0x0                   	// #0
  409d3c:	mov	w24, #0x1                   	// #1
  409d40:	b	409d50 <ferror@plt+0x6f60>
  409d44:	add	x19, x19, w21, uxtb
  409d48:	ldrb	w2, [x19]
  409d4c:	cbz	w2, 409d8c <ferror@plt+0x6f9c>
  409d50:	ldrb	w21, [x27, w2, sxtw]
  409d54:	mov	x1, x19
  409d58:	mov	x0, x28
  409d5c:	and	x2, x21, #0xff
  409d60:	cmp	w21, #0x1
  409d64:	mov	w3, w21
  409d68:	b.le	409d80 <ferror@plt+0x6f90>
  409d6c:	bl	402800 <mbtowc@plt>
  409d70:	ldr	w0, [sp, #3216]
  409d74:	bl	402970 <wcwidth@plt>
  409d78:	cmp	w0, #0x0
  409d7c:	csel	w3, w0, w24, gt
  409d80:	add	w22, w22, w3
  409d84:	cmp	w23, w22
  409d88:	b.ge	409d44 <ferror@plt+0x6f54>  // b.tcont
  409d8c:	sub	w3, w19, w20
  409d90:	b	409d9c <ferror@plt+0x6fac>
  409d94:	add	x28, sp, #0xc90
  409d98:	mov	w3, #0x0                   	// #0
  409d9c:	mov	x4, x20
  409da0:	adrp	x2, 413000 <ferror@plt+0x10210>
  409da4:	add	x2, x2, #0x790
  409da8:	mov	x1, #0x800                 	// #2048
  409dac:	mov	x0, x28
  409db0:	bl	4028f0 <snprintf@plt>
  409db4:	mov	x0, x28
  409db8:	bl	402840 <putp@plt>
  409dbc:	b	409bd4 <ferror@plt+0x6de4>
  409dc0:	sub	sp, sp, #0x250
  409dc4:	stp	x29, x30, [sp]
  409dc8:	mov	x29, sp
  409dcc:	ldp	x4, x3, [x0]
  409dd0:	stp	x19, x20, [sp, #16]
  409dd4:	mov	x20, x1
  409dd8:	ldp	x2, x7, [x0, #16]
  409ddc:	stp	d8, d9, [sp, #64]
  409de0:	ldr	x1, [x0, #72]
  409de4:	ldp	x9, x12, [x0, #104]
  409de8:	subs	x4, x4, x1
  409dec:	ldr	x1, [x0, #88]
  409df0:	csel	x4, x4, xzr, pl  // pl = nfrst
  409df4:	ldp	x11, x10, [x0, #120]
  409df8:	subs	x5, x2, x1
  409dfc:	ldr	x1, [x0, #80]
  409e00:	csel	x5, x5, xzr, pl  // pl = nfrst
  409e04:	ldr	x2, [x0, #96]
  409e08:	subs	x1, x3, x1
  409e0c:	ldr	x8, [x0, #32]
  409e10:	csel	x1, x1, xzr, pl  // pl = nfrst
  409e14:	subs	x7, x7, x2
  409e18:	add	x3, x5, x4
  409e1c:	ldr	x2, [x0, #40]
  409e20:	csel	x7, x7, xzr, pl  // pl = nfrst
  409e24:	ldr	x6, [x0, #48]
  409e28:	subs	x8, x8, x9
  409e2c:	add	x3, x3, x1
  409e30:	csel	x8, x8, xzr, pl  // pl = nfrst
  409e34:	ldr	x9, [x0, #56]
  409e38:	subs	x2, x2, x12
  409e3c:	add	x3, x3, x7
  409e40:	csel	x2, x2, xzr, pl  // pl = nfrst
  409e44:	add	x3, x3, x8
  409e48:	subs	x6, x6, x11
  409e4c:	csel	x6, x6, xzr, pl  // pl = nfrst
  409e50:	add	x3, x3, x2
  409e54:	subs	x9, x9, x10
  409e58:	ldr	x10, [x0, #144]
  409e5c:	csel	x9, x9, xzr, pl  // pl = nfrst
  409e60:	add	x0, x3, x6
  409e64:	add	x0, x0, x9
  409e68:	cmp	x10, x0
  409e6c:	b.le	409fd4 <ferror@plt+0x71e4>
  409e70:	mov	w0, #0x42c80000            	// #1120403456
  409e74:	mov	x9, #0x0                   	// #0
  409e78:	fmov	s16, w0
  409e7c:	mov	x6, #0x0                   	// #0
  409e80:	mov	x2, #0x0                   	// #0
  409e84:	mov	x8, #0x0                   	// #0
  409e88:	mov	x1, #0x0                   	// #0
  409e8c:	mov	x5, #0x0                   	// #0
  409e90:	mov	x4, #0x0                   	// #0
  409e94:	mov	x7, #0x1                   	// #1
  409e98:	adrp	x3, 42b000 <ferror@plt+0x28210>
  409e9c:	add	x3, x3, #0x350
  409ea0:	ldr	x0, [x3, #8]
  409ea4:	ldr	w0, [x0, #212]
  409ea8:	cbz	w0, 40a000 <ferror@plt+0x7210>
  409eac:	add	x2, x5, x2
  409eb0:	add	x4, x4, x1
  409eb4:	add	x2, x2, x6
  409eb8:	stp	x21, x22, [sp, #32]
  409ebc:	scvtf	s9, x4
  409ec0:	scvtf	s8, x2
  409ec4:	adrp	x21, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  409ec8:	add	x21, x21, #0x450
  409ecc:	fmov	d0, #5.000000000000000000e-01
  409ed0:	sub	w0, w0, #0x1
  409ed4:	adrp	x2, 414000 <ferror@plt+0x11210>
  409ed8:	fmul	s9, s9, s16
  409edc:	add	x2, x2, #0x1d0
  409ee0:	fmul	s8, s8, s16
  409ee4:	ldr	s2, [x21, #1164]
  409ee8:	sbfiz	x1, x0, #1, #32
  409eec:	add	x2, x2, #0x100
  409ef0:	add	x0, x1, w0, sxtw
  409ef4:	str	x23, [sp, #48]
  409ef8:	fmul	s1, s2, s9
  409efc:	ldr	w6, [x21, #1160]
  409f00:	fmul	s2, s2, s8
  409f04:	lsl	x1, x0, #3
  409f08:	add	x23, x2, x1
  409f0c:	add	x0, sp, #0x50
  409f10:	fcvt	d1, s1
  409f14:	fcvt	d2, s2
  409f18:	ldr	x2, [x2, x1]
  409f1c:	mov	x1, #0x80                  	// #128
  409f20:	fadd	d1, d1, d0
  409f24:	fadd	d2, d2, d0
  409f28:	ldr	x22, [x23, #16]
  409f2c:	fcvtzs	w3, d1
  409f30:	fcvtzs	w19, d2
  409f34:	mov	x4, x22
  409f38:	sub	w7, w6, w3
  409f3c:	add	w5, w3, w19
  409f40:	cmp	w5, w6
  409f44:	csel	w19, w7, w19, gt
  409f48:	bl	4028f0 <snprintf@plt>
  409f4c:	ldr	x2, [x23, #8]
  409f50:	mov	w3, w19
  409f54:	mov	x4, x22
  409f58:	add	x0, sp, #0xd0
  409f5c:	mov	x1, #0x80                  	// #128
  409f60:	bl	4028f0 <snprintf@plt>
  409f64:	add	x4, sp, #0xd0
  409f68:	add	x3, sp, #0x50
  409f6c:	add	x0, sp, #0x150
  409f70:	mov	x1, #0x100                 	// #256
  409f74:	adrp	x2, 413000 <ferror@plt+0x10210>
  409f78:	add	x2, x2, #0x748
  409f7c:	bl	4028f0 <snprintf@plt>
  409f80:	fadd	s2, s9, s8
  409f84:	fcvt	d1, s8
  409f88:	fcvt	d0, s9
  409f8c:	ldr	w2, [x21, #1160]
  409f90:	add	x3, sp, #0x150
  409f94:	mov	x1, x20
  409f98:	adrp	x0, 413000 <ferror@plt+0x10210>
  409f9c:	fcvt	d2, s2
  409fa0:	add	w2, w2, #0x4
  409fa4:	add	x0, x0, #0x8a0
  409fa8:	bl	404920 <ferror@plt+0x1b30>
  409fac:	mov	x1, x0
  409fb0:	mov	w0, #0x0                   	// #0
  409fb4:	bl	409960 <ferror@plt+0x6b70>
  409fb8:	ldp	x29, x30, [sp]
  409fbc:	ldp	x19, x20, [sp, #16]
  409fc0:	ldp	x21, x22, [sp, #32]
  409fc4:	ldr	x23, [sp, #48]
  409fc8:	ldp	d8, d9, [sp, #64]
  409fcc:	add	sp, sp, #0x250
  409fd0:	ret
  409fd4:	cmp	x0, #0x0
  409fd8:	b.le	40a08c <ferror@plt+0x729c>
  409fdc:	adrp	x3, 42b000 <ferror@plt+0x28210>
  409fe0:	add	x3, x3, #0x350
  409fe4:	scvtf	s0, x0
  409fe8:	mov	w0, #0x42c80000            	// #1120403456
  409fec:	fmov	s8, w0
  409ff0:	ldr	x0, [x3, #8]
  409ff4:	fdiv	s16, s8, s0
  409ff8:	ldr	w0, [x0, #212]
  409ffc:	cbnz	w0, 409eac <ferror@plt+0x70bc>
  40a000:	scvtf	s7, x9
  40a004:	scvtf	s6, x6
  40a008:	scvtf	s5, x2
  40a00c:	scvtf	s4, x8
  40a010:	scvtf	s3, x7
  40a014:	scvtf	s1, x5
  40a018:	scvtf	s0, x4
  40a01c:	scvtf	s2, x1
  40a020:	fmul	s7, s7, s16
  40a024:	fmul	s6, s6, s16
  40a028:	fmul	s5, s5, s16
  40a02c:	fmul	s4, s4, s16
  40a030:	fmul	s3, s3, s16
  40a034:	fmul	s1, s1, s16
  40a038:	fmul	s2, s2, s16
  40a03c:	fmul	s0, s0, s16
  40a040:	fcvt	d7, s7
  40a044:	fcvt	d6, s6
  40a048:	fcvt	d5, s5
  40a04c:	fcvt	d4, s4
  40a050:	fcvt	d3, s3
  40a054:	fcvt	d1, s1
  40a058:	fcvt	d2, s2
  40a05c:	fcvt	d0, s0
  40a060:	ldr	x0, [x3, #56]
  40a064:	mov	x1, x20
  40a068:	bl	404920 <ferror@plt+0x1b30>
  40a06c:	mov	x1, x0
  40a070:	mov	w0, #0x0                   	// #0
  40a074:	bl	409960 <ferror@plt+0x6b70>
  40a078:	ldp	x29, x30, [sp]
  40a07c:	ldp	x19, x20, [sp, #16]
  40a080:	ldp	d8, d9, [sp, #64]
  40a084:	add	sp, sp, #0x250
  40a088:	ret
  40a08c:	mov	w0, #0x42c80000            	// #1120403456
  40a090:	mov	x7, #0x1                   	// #1
  40a094:	fmov	s16, w0
  40a098:	b	409e98 <ferror@plt+0x70a8>
  40a09c:	nop
  40a0a0:	stp	x29, x30, [sp, #-256]!
  40a0a4:	mov	x29, sp
  40a0a8:	stp	x19, x20, [sp, #16]
  40a0ac:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40a0b0:	add	x19, x19, #0x450
  40a0b4:	stp	x21, x22, [sp, #32]
  40a0b8:	mov	x21, x0
  40a0bc:	ldr	x20, [x19, #2128]
  40a0c0:	stp	x23, x24, [sp, #48]
  40a0c4:	stp	x25, x26, [sp, #64]
  40a0c8:	stp	x27, x28, [sp, #80]
  40a0cc:	cbz	x20, 40a658 <ferror@plt+0x7868>
  40a0d0:	mov	x0, x21
  40a0d4:	str	x20, [x19, #2136]
  40a0d8:	bl	4093c0 <ferror@plt+0x65d0>
  40a0dc:	mov	w23, w0
  40a0e0:	mov	x2, #0x101                 	// #257
  40a0e4:	mov	w1, #0x0                   	// #0
  40a0e8:	add	x0, x19, #0x860
  40a0ec:	bl	402a20 <memset@plt>
  40a0f0:	ldr	w2, [x19, #2404]
  40a0f4:	sub	x1, x19, #0x30
  40a0f8:	sub	x0, x19, #0x50
  40a0fc:	adrp	x25, 42a000 <ferror@plt+0x27210>
  40a100:	cmp	w2, #0x0
  40a104:	add	x25, x25, #0x390
  40a108:	csel	x0, x0, x1, ne  // ne = any
  40a10c:	adrp	x24, 42b000 <ferror@plt+0x28210>
  40a110:	add	x24, x24, #0x2b0
  40a114:	str	x1, [sp, #104]
  40a118:	bl	402840 <putp@plt>
  40a11c:	mov	w22, #0x0                   	// #0
  40a120:	add	x0, x25, #0x290
  40a124:	str	x0, [sp, #96]
  40a128:	ldr	x0, [x24]
  40a12c:	bl	402c40 <fflush@plt>
  40a130:	add	x0, x19, #0x860
  40a134:	bl	402780 <strlen@plt>
  40a138:	ldr	w1, [x19, #2408]
  40a13c:	mov	x21, x0
  40a140:	ldr	w2, [x19, #2412]
  40a144:	cmp	w1, w2
  40a148:	b.ge	40a3fc <ferror@plt+0x760c>  // b.tcont
  40a14c:	add	x0, x19, #0x490
  40a150:	add	w2, w1, #0x1
  40a154:	str	w2, [x19, #2408]
  40a158:	ldrb	w20, [x0, w1, sxtw]
  40a15c:	cmp	w20, #0x84
  40a160:	b.eq	40a508 <ferror@plt+0x7718>  // b.none
  40a164:	b.gt	40a308 <ferror@plt+0x7518>
  40a168:	cmp	w20, #0x81
  40a16c:	b.eq	40a614 <ferror@plt+0x7824>  // b.none
  40a170:	b.le	40a2a0 <ferror@plt+0x74b0>
  40a174:	cmp	w20, #0x82
  40a178:	b.eq	40a20c <ferror@plt+0x741c>  // b.none
  40a17c:	cmp	w22, #0x0
  40a180:	b.le	40a254 <ferror@plt+0x7464>
  40a184:	ldr	w0, [x19, #192]
  40a188:	sub	w22, w22, #0x1
  40a18c:	adrp	x1, 417000 <ferror@plt+0x14210>
  40a190:	add	w28, w23, w22
  40a194:	add	x1, x1, #0x4a8
  40a198:	cbz	w0, 40a268 <ferror@plt+0x7478>
  40a19c:	nop
  40a1a0:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40a1a4:	ldr	w2, [x19, #2088]
  40a1a8:	mov	w1, w23
  40a1ac:	ldr	x0, [x0, #784]
  40a1b0:	ldr	x0, [x0, #32]
  40a1b4:	ldr	x0, [x0, #80]
  40a1b8:	bl	4028a0 <tgoto@plt>
  40a1bc:	mov	x1, x0
  40a1c0:	add	x3, x19, #0x860
  40a1c4:	sub	x2, x19, #0xd0
  40a1c8:	adrp	x0, 413000 <ferror@plt+0x10210>
  40a1cc:	add	x0, x0, #0x8d0
  40a1d0:	bl	404920 <ferror@plt+0x1b30>
  40a1d4:	bl	402840 <putp@plt>
  40a1d8:	ldr	w0, [x19, #192]
  40a1dc:	cbz	w0, 40a288 <ferror@plt+0x7498>
  40a1e0:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40a1e4:	ldr	w2, [x19, #2088]
  40a1e8:	mov	w1, w28
  40a1ec:	ldr	x0, [x0, #784]
  40a1f0:	ldr	x0, [x0, #32]
  40a1f4:	ldr	x0, [x0, #80]
  40a1f8:	bl	4028a0 <tgoto@plt>
  40a1fc:	bl	402840 <putp@plt>
  40a200:	cmp	w20, #0xa
  40a204:	b.ne	40a128 <ferror@plt+0x7338>  // b.any
  40a208:	b	40a35c <ferror@plt+0x756c>
  40a20c:	mov	w1, #0x0                   	// #0
  40a210:	add	x0, x19, #0x860
  40a214:	mov	x2, #0x101                 	// #257
  40a218:	bl	402a20 <memset@plt>
  40a21c:	ldr	x1, [x19, #2136]
  40a220:	ldr	x0, [x1, #8]
  40a224:	cbz	x0, 40a68c <ferror@plt+0x789c>
  40a228:	str	x0, [x19, #2136]
  40a22c:	ldr	w3, [x19, #884]
  40a230:	adrp	x2, 413000 <ferror@plt+0x10210>
  40a234:	add	x2, x2, #0x790
  40a238:	mov	x1, #0x101                 	// #257
  40a23c:	ldr	x4, [x0, #16]
  40a240:	add	x0, x19, #0x860
  40a244:	sub	w3, w3, w23
  40a248:	sub	w3, w3, #0x1
  40a24c:	bl	4028f0 <snprintf@plt>
  40a250:	mov	w22, w0
  40a254:	add	w28, w23, w22
  40a258:	ldr	w0, [x19, #192]
  40a25c:	adrp	x1, 417000 <ferror@plt+0x14210>
  40a260:	add	x1, x1, #0x4a8
  40a264:	cbnz	w0, 40a1a0 <ferror@plt+0x73b0>
  40a268:	add	x3, x19, #0x860
  40a26c:	sub	x2, x19, #0xd0
  40a270:	adrp	x0, 413000 <ferror@plt+0x10210>
  40a274:	add	x0, x0, #0x8d0
  40a278:	bl	404920 <ferror@plt+0x1b30>
  40a27c:	bl	402840 <putp@plt>
  40a280:	ldr	w0, [x19, #192]
  40a284:	cbnz	w0, 40a1e0 <ferror@plt+0x73f0>
  40a288:	adrp	x0, 417000 <ferror@plt+0x14210>
  40a28c:	add	x0, x0, #0x4a8
  40a290:	bl	402840 <putp@plt>
  40a294:	cmp	w20, #0xa
  40a298:	b.ne	40a128 <ferror@plt+0x7338>  // b.any
  40a29c:	b	40a35c <ferror@plt+0x756c>
  40a2a0:	cmp	w20, #0x1b
  40a2a4:	b.eq	40a5f0 <ferror@plt+0x7800>  // b.none
  40a2a8:	b.le	40a350 <ferror@plt+0x7560>
  40a2ac:	bl	402b80 <__ctype_b_loc@plt>
  40a2b0:	add	w28, w22, w23
  40a2b4:	ldr	x0, [x0]
  40a2b8:	cmp	w22, #0xfd
  40a2bc:	ldrh	w0, [x0, w20, sxtw #1]
  40a2c0:	and	w0, w0, #0x4000
  40a2c4:	ccmp	w0, #0x0, #0x4, le
  40a2c8:	b.eq	40a258 <ferror@plt+0x7468>  // b.none
  40a2cc:	ldr	w1, [x19, #884]
  40a2d0:	add	w0, w28, #0x1
  40a2d4:	cmp	w0, w1
  40a2d8:	b.ge	40a258 <ferror@plt+0x7468>  // b.tcont
  40a2dc:	ldr	w0, [x19, #2404]
  40a2e0:	cmp	x21, #0xfd
  40a2e4:	add	w3, w22, #0x1
  40a2e8:	sxtw	x4, w22
  40a2ec:	ccmp	w0, #0x0, #0x0, ls  // ls = plast
  40a2f0:	b.eq	40a72c <ferror@plt+0x793c>  // b.none
  40a2f4:	add	x0, x19, #0x860
  40a2f8:	add	w28, w3, w23
  40a2fc:	mov	w22, w3
  40a300:	strb	w20, [x0, x4]
  40a304:	b	40a258 <ferror@plt+0x7468>
  40a308:	cmp	w20, #0x89
  40a30c:	b.eq	40a588 <ferror@plt+0x7798>  // b.none
  40a310:	b.le	40a3e0 <ferror@plt+0x75f0>
  40a314:	cmp	w20, #0x8a
  40a318:	b.eq	40a5c8 <ferror@plt+0x77d8>  // b.none
  40a31c:	cmp	w20, #0x8b
  40a320:	b.ne	40a2ac <ferror@plt+0x74bc>  // b.any
  40a324:	add	w1, w22, #0x1
  40a328:	mov	w2, #0xff                  	// #255
  40a32c:	sub	w2, w2, w22
  40a330:	add	x21, x19, #0x860
  40a334:	add	x0, x21, w22, sxtw
  40a338:	add	x1, x21, w1, sxtw
  40a33c:	sxtw	x2, w2
  40a340:	add	w28, w22, w23
  40a344:	bl	402720 <memmove@plt>
  40a348:	strb	wzr, [x19, #2400]
  40a34c:	b	40a258 <ferror@plt+0x7468>
  40a350:	cbz	w20, 40a550 <ferror@plt+0x7760>
  40a354:	cmp	w20, #0xa
  40a358:	b.ne	40a2ac <ferror@plt+0x74bc>  // b.any
  40a35c:	ldr	x24, [x19, #2128]
  40a360:	add	x23, x19, #0x860
  40a364:	mov	x1, x23
  40a368:	mov	w22, #0x0                   	// #0
  40a36c:	mov	x20, x24
  40a370:	str	x24, [x19, #2136]
  40a374:	ldr	x21, [x20, #16]
  40a378:	mov	x0, x21
  40a37c:	bl	402b60 <strcmp@plt>
  40a380:	cbz	w0, 40a3b0 <ferror@plt+0x75c0>
  40a384:	nop
  40a388:	ldr	x2, [x20]
  40a38c:	cbz	x2, 40a694 <ferror@plt+0x78a4>
  40a390:	mov	x20, x2
  40a394:	add	w22, w22, #0x1
  40a398:	mov	x1, x23
  40a39c:	str	x2, [x19, #2136]
  40a3a0:	ldr	x21, [x20, #16]
  40a3a4:	mov	x0, x21
  40a3a8:	bl	402b60 <strcmp@plt>
  40a3ac:	cbnz	w0, 40a388 <ferror@plt+0x7598>
  40a3b0:	cmp	w22, #0x1
  40a3b4:	b.le	40a5f4 <ferror@plt+0x7804>
  40a3b8:	ldp	x0, x1, [x20]
  40a3bc:	cbz	x0, 40a3c8 <ferror@plt+0x75d8>
  40a3c0:	str	x1, [x0, #8]
  40a3c4:	ldr	x1, [x20, #8]
  40a3c8:	str	x0, [x1]
  40a3cc:	ldr	x0, [x24]
  40a3d0:	str	x20, [x0, #8]
  40a3d4:	stp	x0, x24, [x20]
  40a3d8:	str	x20, [x24]
  40a3dc:	b	40a5f4 <ferror@plt+0x7804>
  40a3e0:	cmp	w20, #0x87
  40a3e4:	b.eq	40a518 <ferror@plt+0x7728>  // b.none
  40a3e8:	cmp	w20, #0x88
  40a3ec:	b.ne	40a2ac <ferror@plt+0x74bc>  // b.any
  40a3f0:	add	w28, w23, w21
  40a3f4:	mov	w22, w21
  40a3f8:	b	40a258 <ferror@plt+0x7468>
  40a3fc:	adrp	x0, 414000 <ferror@plt+0x11210>
  40a400:	add	x28, x19, #0x490
  40a404:	movi	v0.4s, #0x0
  40a408:	add	x5, x19, #0x510
  40a40c:	ldr	q1, [x0, #1200]
  40a410:	stp	xzr, xzr, [x28]
  40a414:	add	x1, sp, #0x80
  40a418:	stp	xzr, xzr, [x28, #16]
  40a41c:	mov	x4, #0x0                   	// #0
  40a420:	mov	x3, #0x0                   	// #0
  40a424:	stp	xzr, xzr, [x28, #32]
  40a428:	mov	x2, #0x0                   	// #0
  40a42c:	mov	w0, #0x1                   	// #1
  40a430:	stp	xzr, xzr, [x28, #48]
  40a434:	stp	xzr, xzr, [x28, #64]
  40a438:	stp	xzr, xzr, [x28, #80]
  40a43c:	stp	xzr, xzr, [x28, #96]
  40a440:	stp	xzr, xzr, [x28, #112]
  40a444:	stp	q1, q0, [sp, #128]
  40a448:	stp	q0, q0, [sp, #160]
  40a44c:	stp	q0, q0, [sp, #192]
  40a450:	stp	q0, q0, [sp, #224]
  40a454:	str	wzr, [x19, #2408]
  40a458:	str	wzr, [x19, #2412]
  40a45c:	bl	402a80 <pselect@plt>
  40a460:	cmp	w0, #0x0
  40a464:	b.le	40a6fc <ferror@plt+0x790c>
  40a468:	mov	x1, x28
  40a46c:	mov	x2, #0x7f                  	// #127
  40a470:	mov	w0, #0x0                   	// #0
  40a474:	bl	402c80 <read@plt>
  40a478:	mov	x20, x0
  40a47c:	cbz	w0, 40a76c <ferror@plt+0x797c>
  40a480:	mov	w1, #0x0                   	// #0
  40a484:	mov	w0, #0x0                   	// #0
  40a488:	bl	402740 <tcflush@plt>
  40a48c:	cmp	w20, #0x0
  40a490:	b.le	40a550 <ferror@plt+0x7760>
  40a494:	bl	402b80 <__ctype_b_loc@plt>
  40a498:	ldrb	w20, [x19, #1168]
  40a49c:	ldr	x1, [x0]
  40a4a0:	ubfiz	x0, x20, #1, #8
  40a4a4:	ldrh	w0, [x1, x0]
  40a4a8:	tbnz	w0, #14, 40a524 <ferror@plt+0x7734>
  40a4ac:	mov	x0, x28
  40a4b0:	mov	w1, #0x1b                  	// #27
  40a4b4:	bl	402b10 <strrchr@plt>
  40a4b8:	mov	x26, x0
  40a4bc:	cbz	x0, 40a650 <ferror@plt+0x7860>
  40a4c0:	cmp	x0, x28
  40a4c4:	b.hi	40a574 <ferror@plt+0x7784>  // b.pmore
  40a4c8:	add	x27, x25, #0x290
  40a4cc:	mov	w28, #0x0                   	// #0
  40a4d0:	b	40a4e4 <ferror@plt+0x76f4>
  40a4d4:	add	w28, w28, #0x1
  40a4d8:	add	x27, x27, #0x10
  40a4dc:	cmp	w28, #0x1c
  40a4e0:	b.eq	40a53c <ferror@plt+0x774c>  // b.none
  40a4e4:	ldr	x0, [x27]
  40a4e8:	mov	x1, x26
  40a4ec:	bl	402b60 <strcmp@plt>
  40a4f0:	cbnz	w0, 40a4d4 <ferror@plt+0x76e4>
  40a4f4:	ldr	x0, [sp, #96]
  40a4f8:	add	x28, x0, w28, sxtw #4
  40a4fc:	ldr	w20, [x28, #8]
  40a500:	cmp	w20, #0x84
  40a504:	b.ne	40a164 <ferror@plt+0x7374>  // b.any
  40a508:	cmp	w22, w21
  40a50c:	b.ge	40a254 <ferror@plt+0x7464>  // b.tcont
  40a510:	add	w22, w22, #0x1
  40a514:	b	40a254 <ferror@plt+0x7464>
  40a518:	mov	w28, w23
  40a51c:	mov	w22, #0x0                   	// #0
  40a520:	b	40a258 <ferror@plt+0x7468>
  40a524:	mov	x0, x28
  40a528:	bl	402780 <strlen@plt>
  40a52c:	mov	w1, #0x1                   	// #1
  40a530:	str	w1, [x19, #2408]
  40a534:	str	w0, [x19, #2412]
  40a538:	b	40a15c <ferror@plt+0x736c>
  40a53c:	cmp	w20, #0x1b
  40a540:	b.ne	40a15c <ferror@plt+0x736c>  // b.any
  40a544:	ldrb	w0, [x19, #1169]
  40a548:	cbz	w0, 40a15c <ferror@plt+0x736c>
  40a54c:	nop
  40a550:	strb	wzr, [x19, #2144]
  40a554:	add	x0, x19, #0x860
  40a558:	ldp	x19, x20, [sp, #16]
  40a55c:	ldp	x21, x22, [sp, #32]
  40a560:	ldp	x23, x24, [sp, #48]
  40a564:	ldp	x25, x26, [sp, #64]
  40a568:	ldp	x27, x28, [sp, #80]
  40a56c:	ldp	x29, x30, [sp], #256
  40a570:	ret
  40a574:	ldurb	w0, [x0, #-1]
  40a578:	cmp	w0, #0x1b
  40a57c:	cset	x0, eq  // eq = none
  40a580:	sub	x26, x26, x0
  40a584:	b	40a4c8 <ferror@plt+0x76d8>
  40a588:	cmp	w22, #0x0
  40a58c:	b.le	40a254 <ferror@plt+0x7464>
  40a590:	sub	w3, w22, #0x1
  40a594:	mov	w2, #0xff                  	// #255
  40a598:	sub	w2, w2, w3
  40a59c:	add	x21, x19, #0x860
  40a5a0:	add	x1, x21, w22, sxtw
  40a5a4:	add	x0, x21, w3, sxtw
  40a5a8:	add	w28, w23, w3
  40a5ac:	sxtw	x2, w2
  40a5b0:	str	w3, [sp, #116]
  40a5b4:	bl	402720 <memmove@plt>
  40a5b8:	ldr	w3, [sp, #116]
  40a5bc:	strb	wzr, [x19, #2400]
  40a5c0:	mov	w22, w3
  40a5c4:	b	40a258 <ferror@plt+0x7468>
  40a5c8:	ldr	w1, [x19, #2404]
  40a5cc:	sub	x0, x19, #0x50
  40a5d0:	add	w28, w22, w23
  40a5d4:	cmp	w1, #0x0
  40a5d8:	ldr	x1, [sp, #104]
  40a5dc:	cset	w2, eq  // eq = none
  40a5e0:	str	w2, [x19, #2404]
  40a5e4:	csel	x0, x0, x1, eq  // eq = none
  40a5e8:	bl	402840 <putp@plt>
  40a5ec:	b	40a258 <ferror@plt+0x7468>
  40a5f0:	strb	w20, [x19, #2144]
  40a5f4:	add	x0, x19, #0x860
  40a5f8:	ldp	x19, x20, [sp, #16]
  40a5fc:	ldp	x21, x22, [sp, #32]
  40a600:	ldp	x23, x24, [sp, #48]
  40a604:	ldp	x25, x26, [sp, #64]
  40a608:	ldp	x27, x28, [sp, #80]
  40a60c:	ldp	x29, x30, [sp], #256
  40a610:	ret
  40a614:	ldr	x0, [x19, #2136]
  40a618:	ldr	x21, [x0]
  40a61c:	cbz	x21, 40a254 <ferror@plt+0x7464>
  40a620:	add	x3, x19, #0x860
  40a624:	mov	x2, #0x101                 	// #257
  40a628:	mov	x0, x3
  40a62c:	mov	w1, #0x0                   	// #0
  40a630:	str	x21, [x19, #2136]
  40a634:	bl	402a20 <memset@plt>
  40a638:	adrp	x2, 413000 <ferror@plt+0x10210>
  40a63c:	ldr	w3, [x19, #884]
  40a640:	add	x2, x2, #0x790
  40a644:	mov	x1, #0x101                 	// #257
  40a648:	ldr	x4, [x21, #16]
  40a64c:	b	40a244 <ferror@plt+0x7454>
  40a650:	mov	x26, x28
  40a654:	b	40a4c8 <ferror@plt+0x76d8>
  40a658:	mov	x1, #0x18                  	// #24
  40a65c:	mov	x0, #0x1                   	// #1
  40a660:	bl	402a90 <calloc@plt>
  40a664:	mov	x20, x0
  40a668:	cbz	x0, 40a774 <ferror@plt+0x7984>
  40a66c:	mov	x1, #0x1                   	// #1
  40a670:	mov	x0, x1
  40a674:	str	x20, [x19, #2128]
  40a678:	bl	402a90 <calloc@plt>
  40a67c:	cbz	x0, 40a774 <ferror@plt+0x7984>
  40a680:	strb	wzr, [x0]
  40a684:	str	x0, [x20, #16]
  40a688:	b	40a0d0 <ferror@plt+0x72e0>
  40a68c:	mov	x0, x1
  40a690:	b	40a22c <ferror@plt+0x743c>
  40a694:	cmp	w22, #0x31
  40a698:	b.le	40a710 <ferror@plt+0x7920>
  40a69c:	ldr	x1, [x20, #8]
  40a6a0:	mov	x0, x21
  40a6a4:	str	xzr, [x1]
  40a6a8:	bl	402bc0 <free@plt>
  40a6ac:	add	x22, x19, #0x860
  40a6b0:	mov	x0, x22
  40a6b4:	bl	402780 <strlen@plt>
  40a6b8:	mov	x21, x0
  40a6bc:	mov	x0, #0x1                   	// #1
  40a6c0:	add	x21, x21, x0
  40a6c4:	mov	x1, x21
  40a6c8:	bl	402a90 <calloc@plt>
  40a6cc:	cbz	x0, 40a774 <ferror@plt+0x7984>
  40a6d0:	mov	x1, x22
  40a6d4:	mov	x2, x21
  40a6d8:	bl	402700 <memcpy@plt>
  40a6dc:	ldr	x1, [x24]
  40a6e0:	str	x1, [x20]
  40a6e4:	str	x0, [x20, #16]
  40a6e8:	cbz	x1, 40a6f0 <ferror@plt+0x7900>
  40a6ec:	str	x20, [x1, #8]
  40a6f0:	str	x24, [x20, #8]
  40a6f4:	str	x20, [x24]
  40a6f8:	b	40a5f4 <ferror@plt+0x7804>
  40a6fc:	mov	w1, #0x0                   	// #0
  40a700:	mov	w0, #0x0                   	// #0
  40a704:	bl	402740 <tcflush@plt>
  40a708:	strb	wzr, [x19, #2144]
  40a70c:	b	40a554 <ferror@plt+0x7764>
  40a710:	mov	x1, #0x18                  	// #24
  40a714:	mov	x0, #0x1                   	// #1
  40a718:	bl	402a90 <calloc@plt>
  40a71c:	mov	x20, x0
  40a720:	cbz	x0, 40a774 <ferror@plt+0x7984>
  40a724:	str	x0, [x19, #2136]
  40a728:	b	40a6ac <ferror@plt+0x78bc>
  40a72c:	add	w0, w23, w21
  40a730:	add	w0, w0, #0x1
  40a734:	cmp	w1, w0
  40a738:	b.le	40a2f4 <ferror@plt+0x7504>
  40a73c:	mov	w2, #0xff                  	// #255
  40a740:	sub	w2, w2, w22
  40a744:	add	x0, x19, #0x860
  40a748:	str	w3, [sp, #116]
  40a74c:	add	x1, x0, x4
  40a750:	sxtw	x2, w2
  40a754:	add	x0, x0, w3, sxtw
  40a758:	str	x4, [sp, #120]
  40a75c:	bl	402720 <memmove@plt>
  40a760:	ldr	w3, [sp, #116]
  40a764:	ldr	x4, [sp, #120]
  40a768:	b	40a2f4 <ferror@plt+0x7504>
  40a76c:	mov	x0, #0x0                   	// #0
  40a770:	bl	405940 <ferror@plt+0x2b50>
  40a774:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40a778:	ldr	x0, [x0, #2360]
  40a77c:	bl	4059a0 <ferror@plt+0x2bb0>
  40a780:	stp	x29, x30, [sp, #-48]!
  40a784:	mov	x29, sp
  40a788:	bl	40a0a0 <ferror@plt+0x72b0>
  40a78c:	ldrb	w2, [x0]
  40a790:	cmp	w2, #0x1b
  40a794:	b.eq	40a81c <ferror@plt+0x7a2c>  // b.none
  40a798:	adrp	x1, 42b000 <ferror@plt+0x28210>
  40a79c:	add	x1, x1, #0x350
  40a7a0:	ldr	w1, [x1, #72]
  40a7a4:	cbnz	w1, 40a81c <ferror@plt+0x7a2c>
  40a7a8:	cbz	w2, 40a810 <ferror@plt+0x7a20>
  40a7ac:	add	x1, sp, #0x28
  40a7b0:	mov	w2, #0x0                   	// #0
  40a7b4:	str	x19, [sp, #16]
  40a7b8:	mov	x19, x0
  40a7bc:	bl	402b90 <strtol@plt>
  40a7c0:	ldr	x1, [sp, #40]
  40a7c4:	cmp	x19, x1
  40a7c8:	b.eq	40a7f4 <ferror@plt+0x7a04>  // b.none
  40a7cc:	ldrb	w1, [x1]
  40a7d0:	cbnz	w1, 40a7f4 <ferror@plt+0x7a04>
  40a7d4:	scvtf	s0, x0
  40a7d8:	movi	v1.2s, #0x4f, lsl #24
  40a7dc:	fcmpe	s0, s1
  40a7e0:	b.pl	40a7f4 <ferror@plt+0x7a04>  // b.nfrst
  40a7e4:	fcvtzs	w0, s0
  40a7e8:	ldr	x19, [sp, #16]
  40a7ec:	ldp	x29, x30, [sp], #48
  40a7f0:	ret
  40a7f4:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40a7f8:	ldr	x0, [x0, #2224]
  40a7fc:	bl	408d40 <ferror@plt+0x5f50>
  40a800:	mov	w0, #0x80000000            	// #-2147483648
  40a804:	ldr	x19, [sp, #16]
  40a808:	ldp	x29, x30, [sp], #48
  40a80c:	ret
  40a810:	mov	w0, #0x2                   	// #2
  40a814:	movk	w0, #0x8000, lsl #16
  40a818:	b	40a7ec <ferror@plt+0x79fc>
  40a81c:	mov	w0, #0x80000001            	// #-2147483647
  40a820:	b	40a7ec <ferror@plt+0x79fc>
  40a824:	nop
  40a828:	sub	sp, sp, #0x890
  40a82c:	cmp	w0, #0x26
  40a830:	stp	x29, x30, [sp]
  40a834:	mov	x29, sp
  40a838:	stp	x19, x20, [sp, #16]
  40a83c:	stp	x21, x22, [sp, #32]
  40a840:	mov	x22, x1
  40a844:	mov	w1, #0x6e                  	// #110
  40a848:	stp	x23, x24, [sp, #48]
  40a84c:	ccmp	w0, w1, #0x4, ne  // ne = any
  40a850:	mov	x23, x2
  40a854:	b.ne	40aab0 <ferror@plt+0x7cc0>  // b.any
  40a858:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40a85c:	add	x19, x19, #0x450
  40a860:	ldr	x1, [x19, #888]
  40a864:	ldr	x1, [x1, #48]
  40a868:	ldrb	w1, [x1]
  40a86c:	cbz	w1, 40abc8 <ferror@plt+0x7dd8>
  40a870:	cmp	w0, #0x2f
  40a874:	mov	w1, #0x4c                  	// #76
  40a878:	ccmp	w0, w1, #0x4, ne  // ne = any
  40a87c:	b.eq	40aaf0 <ferror@plt+0x7d00>  // b.none
  40a880:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40a884:	add	x0, x0, #0x878
  40a888:	stp	x25, x26, [sp, #64]
  40a88c:	ldr	x24, [x0, #824]
  40a890:	stp	x27, x28, [sp, #80]
  40a894:	str	x0, [sp, #136]
  40a898:	ldrb	w2, [x24]
  40a89c:	cbz	w2, 40ac14 <ferror@plt+0x7e24>
  40a8a0:	adrp	x21, 414000 <ferror@plt+0x11210>
  40a8a4:	mov	x20, x24
  40a8a8:	add	x21, x21, #0x1d0
  40a8ac:	add	x27, sp, #0x90
  40a8b0:	mov	w26, #0x0                   	// #0
  40a8b4:	mov	w25, #0x1                   	// #1
  40a8b8:	ldrb	w3, [x21, w2, sxtw]
  40a8bc:	mov	x1, x20
  40a8c0:	mov	x0, x27
  40a8c4:	and	x4, x3, #0xff
  40a8c8:	cmp	w3, #0x1
  40a8cc:	mov	x2, x4
  40a8d0:	add	x20, x20, x4
  40a8d4:	b.gt	40ab48 <ferror@plt+0x7d58>
  40a8d8:	ldrb	w2, [x20]
  40a8dc:	add	w26, w26, w3
  40a8e0:	cbnz	w2, 40a8b8 <ferror@plt+0x7ac8>
  40a8e4:	ldr	x0, [sp, #136]
  40a8e8:	sub	x2, x20, x24
  40a8ec:	sub	w2, w2, w26
  40a8f0:	add	w2, w2, #0x50
  40a8f4:	ldr	x3, [x0, #824]
  40a8f8:	mov	w1, w2
  40a8fc:	adrp	x0, 413000 <ferror@plt+0x10210>
  40a900:	add	x0, x0, #0x8d8
  40a904:	bl	404920 <ferror@plt+0x1b30>
  40a908:	adrp	x24, 417000 <ferror@plt+0x14210>
  40a90c:	ldr	w1, [x19, #192]
  40a910:	mov	x20, x0
  40a914:	mov	w2, #0x3                   	// #3
  40a918:	add	x0, x24, #0x4a8
  40a91c:	str	x0, [sp, #104]
  40a920:	str	w2, [x19, #2088]
  40a924:	cbnz	w1, 40abec <ferror@plt+0x7dfc>
  40a928:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40a92c:	ldr	w24, [x19, #884]
  40a930:	mov	w5, #0x0                   	// #0
  40a934:	ldr	x25, [x0, #856]
  40a938:	cmp	w24, #0x0
  40a93c:	add	x0, x25, #0x248
  40a940:	str	x0, [sp, #112]
  40a944:	b.le	40a9b0 <ferror@plt+0x7bc0>
  40a948:	ldrb	w2, [x20]
  40a94c:	cbz	w2, 40a9b0 <ferror@plt+0x7bc0>
  40a950:	adrp	x21, 414000 <ferror@plt+0x11210>
  40a954:	mov	x26, x20
  40a958:	add	x21, x21, #0x1d0
  40a95c:	mov	w25, #0x0                   	// #0
  40a960:	b	40a970 <ferror@plt+0x7b80>
  40a964:	add	x26, x26, w28, uxtb
  40a968:	ldrb	w2, [x26]
  40a96c:	cbz	w2, 40a9ac <ferror@plt+0x7bbc>
  40a970:	ldrb	w28, [x21, w2, sxtw]
  40a974:	mov	x1, x26
  40a978:	mov	x0, x27
  40a97c:	and	x2, x28, #0xff
  40a980:	cmp	w28, #0x1
  40a984:	mov	w3, w28
  40a988:	b.le	40a9a0 <ferror@plt+0x7bb0>
  40a98c:	bl	402800 <mbtowc@plt>
  40a990:	ldr	w0, [sp, #144]
  40a994:	bl	402970 <wcwidth@plt>
  40a998:	cmp	w0, #0x0
  40a99c:	csinc	w3, w0, wzr, gt
  40a9a0:	add	w25, w25, w3
  40a9a4:	cmp	w24, w25
  40a9a8:	b.ge	40a964 <ferror@plt+0x7b74>  // b.tcont
  40a9ac:	sub	w5, w26, w20
  40a9b0:	ldp	x3, x4, [sp, #104]
  40a9b4:	mov	x6, x20
  40a9b8:	sub	x7, x19, #0xd0
  40a9bc:	adrp	x2, 413000 <ferror@plt+0x10210>
  40a9c0:	add	x2, x2, #0x8e0
  40a9c4:	mov	x1, #0x800                 	// #2048
  40a9c8:	mov	x0, x27
  40a9cc:	bl	4028f0 <snprintf@plt>
  40a9d0:	mov	x0, x27
  40a9d4:	bl	402840 <putp@plt>
  40a9d8:	add	x0, x19, #0x80
  40a9dc:	bl	402840 <putp@plt>
  40a9e0:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40a9e4:	ldr	x0, [x0, #688]
  40a9e8:	bl	402c40 <fflush@plt>
  40a9ec:	ldr	w24, [x23]
  40a9f0:	ldr	w0, [x19, #880]
  40a9f4:	ldr	w28, [x22]
  40a9f8:	stp	w28, w24, [sp, #124]
  40a9fc:	cmp	w24, w0
  40aa00:	str	w0, [sp, #132]
  40aa04:	ldr	x0, [x19, #888]
  40aa08:	b.ge	40ac24 <ferror@plt+0x7e34>  // b.tcont
  40aa0c:	ldr	x25, [x0, #48]
  40aa10:	ldr	x1, [x19, #872]
  40aa14:	str	x1, [sp, #112]
  40aa18:	ldrb	w26, [x25]
  40aa1c:	cbz	w26, 40aa98 <ferror@plt+0x7ca8>
  40aa20:	ldr	x2, [sp, #112]
  40aa24:	mov	w1, w26
  40aa28:	add	x0, x2, w24, sxtw #3
  40aa2c:	ldr	x20, [x2, w24, sxtw #3]
  40aa30:	ldr	x0, [x0, #8]
  40aa34:	mov	x2, x0
  40aa38:	mov	x0, x20
  40aa3c:	sub	x21, x2, x20
  40aa40:	str	x2, [sp, #104]
  40aa44:	sub	w21, w21, #0x1
  40aa48:	sxtw	x2, w21
  40aa4c:	bl	402c90 <memchr@plt>
  40aa50:	cbz	x0, 40aa98 <ferror@plt+0x7ca8>
  40aa54:	cmp	w21, w28
  40aa58:	b.le	40aa98 <ferror@plt+0x7ca8>
  40aa5c:	nop
  40aa60:	ldrb	w4, [x20, w28, sxtw]
  40aa64:	add	x27, x20, w28, sxtw
  40aa68:	mov	x1, x25
  40aa6c:	mov	x0, x27
  40aa70:	cbz	w4, 40aa8c <ferror@plt+0x7c9c>
  40aa74:	bl	402cc0 <strstr@plt>
  40aa78:	mov	x1, x0
  40aa7c:	mov	x0, x27
  40aa80:	cbnz	x1, 40ab6c <ferror@plt+0x7d7c>
  40aa84:	bl	402780 <strlen@plt>
  40aa88:	add	w28, w28, w0
  40aa8c:	add	w28, w28, #0x1
  40aa90:	cmp	w21, w28
  40aa94:	b.gt	40aa60 <ferror@plt+0x7c70>
  40aa98:	ldr	w0, [sp, #132]
  40aa9c:	add	w24, w24, #0x1
  40aaa0:	cmp	w24, w0
  40aaa4:	b.ge	40ac28 <ferror@plt+0x7e38>  // b.tcont
  40aaa8:	mov	w28, #0x0                   	// #0
  40aaac:	b	40aa1c <ferror@plt+0x7c2c>
  40aab0:	cmp	w0, #0x4c
  40aab4:	mov	w1, #0x2f                  	// #47
  40aab8:	ccmp	w0, w1, #0x4, ne  // ne = any
  40aabc:	b.eq	40aaf0 <ferror@plt+0x7d00>  // b.none
  40aac0:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40aac4:	add	x19, x19, #0x450
  40aac8:	ldr	x0, [x19, #888]
  40aacc:	ldr	x20, [x0, #48]
  40aad0:	ldrb	w0, [x20]
  40aad4:	cbnz	w0, 40a880 <ferror@plt+0x7a90>
  40aad8:	ldp	x29, x30, [sp]
  40aadc:	ldp	x19, x20, [sp, #16]
  40aae0:	ldp	x21, x22, [sp, #32]
  40aae4:	ldp	x23, x24, [sp, #48]
  40aae8:	add	sp, sp, #0x890
  40aaec:	ret
  40aaf0:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40aaf4:	ldr	x0, [x0, #2488]
  40aaf8:	bl	40a0a0 <ferror@plt+0x72b0>
  40aafc:	mov	x3, x0
  40ab00:	ldrb	w0, [x0]
  40ab04:	cmp	w0, #0x1b
  40ab08:	b.eq	40aad8 <ferror@plt+0x7ce8>  // b.none
  40ab0c:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40ab10:	add	x19, x19, #0x450
  40ab14:	mov	x1, #0x100                 	// #256
  40ab18:	adrp	x2, 414000 <ferror@plt+0x11210>
  40ab1c:	add	x2, x2, #0xc38
  40ab20:	ldr	x0, [x19, #888]
  40ab24:	ldr	x0, [x0, #48]
  40ab28:	bl	4028f0 <snprintf@plt>
  40ab2c:	ldr	x21, [x19, #888]
  40ab30:	ldr	x20, [x21, #48]
  40ab34:	mov	x0, x20
  40ab38:	bl	402780 <strlen@plt>
  40ab3c:	str	w0, [x21, #56]
  40ab40:	str	wzr, [x19, #2416]
  40ab44:	b	40aad0 <ferror@plt+0x7ce0>
  40ab48:	bl	402800 <mbtowc@plt>
  40ab4c:	ldr	w0, [sp, #144]
  40ab50:	bl	402970 <wcwidth@plt>
  40ab54:	cmp	w0, #0x0
  40ab58:	ldrb	w2, [x20]
  40ab5c:	csel	w0, w0, w25, gt
  40ab60:	add	w26, w26, w0
  40ab64:	cbnz	w2, 40a8b8 <ferror@plt+0x7ac8>
  40ab68:	b	40a8e4 <ferror@plt+0x7af4>
  40ab6c:	ldr	x0, [sp, #104]
  40ab70:	cmp	x0, x1
  40ab74:	b.ls	40aa98 <ferror@plt+0x7ca8>  // b.plast
  40ab78:	sub	x20, x1, x20
  40ab7c:	cmp	w21, w20
  40ab80:	b.le	40aa98 <ferror@plt+0x7ca8>
  40ab84:	mov	w0, #0x1                   	// #1
  40ab88:	str	w0, [x19, #2416]
  40ab8c:	ldr	w0, [sp, #128]
  40ab90:	cmp	w0, w24
  40ab94:	ldr	w0, [sp, #124]
  40ab98:	ccmp	w0, w20, #0x0, eq  // eq = none
  40ab9c:	b.eq	40ac0c <ferror@plt+0x7e1c>  // b.none
  40aba0:	ldp	x25, x26, [sp, #64]
  40aba4:	ldp	x27, x28, [sp, #80]
  40aba8:	str	w20, [x22]
  40abac:	str	w24, [x23]
  40abb0:	ldp	x29, x30, [sp]
  40abb4:	ldp	x19, x20, [sp, #16]
  40abb8:	ldp	x21, x22, [sp, #32]
  40abbc:	ldp	x23, x24, [sp, #48]
  40abc0:	add	sp, sp, #0x890
  40abc4:	ret
  40abc8:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40abcc:	ldr	x0, [x0, #2464]
  40abd0:	bl	408d40 <ferror@plt+0x5f50>
  40abd4:	ldp	x29, x30, [sp]
  40abd8:	ldp	x19, x20, [sp, #16]
  40abdc:	ldp	x21, x22, [sp, #32]
  40abe0:	ldp	x23, x24, [sp, #48]
  40abe4:	add	sp, sp, #0x890
  40abe8:	ret
  40abec:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40abf0:	mov	w1, #0x0                   	// #0
  40abf4:	ldr	x0, [x0, #784]
  40abf8:	ldr	x0, [x0, #32]
  40abfc:	ldr	x0, [x0, #80]
  40ac00:	bl	4028a0 <tgoto@plt>
  40ac04:	str	x0, [sp, #104]
  40ac08:	b	40a928 <ferror@plt+0x7b38>
  40ac0c:	add	w28, w20, #0x1
  40ac10:	b	40aa1c <ferror@plt+0x7c2c>
  40ac14:	mov	x3, x24
  40ac18:	add	x27, sp, #0x90
  40ac1c:	mov	w2, #0x50                  	// #80
  40ac20:	b	40a8f8 <ferror@plt+0x7b08>
  40ac24:	ldr	x25, [x0, #48]
  40ac28:	ldr	w1, [x19, #2416]
  40ac2c:	ldr	x2, [sp, #136]
  40ac30:	ldr	x0, [x2, #288]
  40ac34:	cbz	w1, 40ac54 <ferror@plt+0x7e64>
  40ac38:	ldr	x1, [x2, #632]
  40ac3c:	mov	x2, x25
  40ac40:	bl	404920 <ferror@plt+0x1b30>
  40ac44:	bl	408d40 <ferror@plt+0x5f50>
  40ac48:	ldp	x25, x26, [sp, #64]
  40ac4c:	ldp	x27, x28, [sp, #80]
  40ac50:	b	40aad8 <ferror@plt+0x7ce8>
  40ac54:	adrp	x1, 417000 <ferror@plt+0x14210>
  40ac58:	add	x1, x1, #0x4a8
  40ac5c:	b	40ac3c <ferror@plt+0x7e4c>
  40ac60:	sub	sp, sp, #0xd10
  40ac64:	adrp	x1, 42b000 <ferror@plt+0x28210>
  40ac68:	add	x1, x1, #0x350
  40ac6c:	stp	x29, x30, [sp, #48]
  40ac70:	add	x29, sp, #0x30
  40ac74:	ldr	w2, [x1, #20]
  40ac78:	str	x1, [sp, #160]
  40ac7c:	str	w0, [sp, #252]
  40ac80:	cmp	w2, #0x0
  40ac84:	b.le	40baf8 <ferror@plt+0x8d08>
  40ac88:	ldr	x1, [x1, #8]
  40ac8c:	mov	w5, w0
  40ac90:	mov	x0, #0x0                   	// #0
  40ac94:	ldr	x3, [x1, #1440]
  40ac98:	b	40aca8 <ferror@plt+0x7eb8>
  40ac9c:	add	x0, x0, #0x1
  40aca0:	cmp	w2, w0
  40aca4:	b.le	40baf8 <ferror@plt+0x8d08>
  40aca8:	ldr	x1, [x3, x0, lsl #3]
  40acac:	ldr	w4, [x1]
  40acb0:	cmp	w4, w5
  40acb4:	b.ne	40ac9c <ferror@plt+0x7eac>  // b.any
  40acb8:	adrp	x0, 42a000 <ferror@plt+0x27210>
  40acbc:	add	x2, x0, #0x390
  40acc0:	str	x1, [sp, #296]
  40acc4:	add	x1, x1, #0x308
  40acc8:	adrp	x0, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40accc:	stp	x19, x20, [sp, #64]
  40acd0:	stp	x21, x22, [sp, #80]
  40acd4:	stp	x23, x24, [sp, #96]
  40acd8:	stp	x25, x26, [sp, #112]
  40acdc:	stp	x27, x28, [sp, #128]
  40ace0:	add	x28, x0, #0x450
  40ace4:	sub	x0, x28, #0x10
  40ace8:	str	x1, [sp, #208]
  40acec:	str	x2, [sp, #312]
  40acf0:	str	x0, [x2, #632]
  40acf4:	bl	402840 <putp@plt>
  40acf8:	adrp	x0, 413000 <ferror@plt+0x10210>
  40acfc:	add	x0, x0, #0x720
  40ad00:	adrp	x1, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40ad04:	add	x1, x1, #0x810
  40ad08:	str	x0, [sp, #288]
  40ad0c:	adrp	x0, 413000 <ferror@plt+0x10210>
  40ad10:	add	x0, x0, #0x8e0
  40ad14:	str	x1, [sp, #216]
  40ad18:	adrp	x1, 413000 <ferror@plt+0x10210>
  40ad1c:	add	x1, x1, #0x8d8
  40ad20:	stp	x0, x1, [sp, #192]
  40ad24:	adrp	x0, 413000 <ferror@plt+0x10210>
  40ad28:	add	x0, x0, #0x920
  40ad2c:	adrp	x1, 42b000 <ferror@plt+0x28210>
  40ad30:	add	x1, x1, #0x2b0
  40ad34:	str	x1, [sp, #168]
  40ad38:	str	x0, [sp, #280]
  40ad3c:	adrp	x0, 413000 <ferror@plt+0x10210>
  40ad40:	add	x0, x0, #0xa00
  40ad44:	str	x0, [sp, #152]
  40ad48:	sub	x0, x28, #0x90
  40ad4c:	bl	402840 <putp@plt>
  40ad50:	bl	407cb0 <ferror@plt+0x4ec0>
  40ad54:	mov	w22, #0x7fffffff            	// #2147483647
  40ad58:	ldr	w0, [x28, #2420]
  40ad5c:	ldr	w1, [x28, #2428]
  40ad60:	ldr	x4, [x28, #2440]
  40ad64:	sbfiz	x0, x0, #6, #32
  40ad68:	cmp	w1, #0x0
  40ad6c:	add	x3, x4, x0
  40ad70:	b.le	40af60 <ferror@plt+0x8170>
  40ad74:	sub	w1, w1, #0x1
  40ad78:	add	x5, x4, #0x68
  40ad7c:	mov	w6, #0x40                  	// #64
  40ad80:	adrp	x2, 413000 <ferror@plt+0x10210>
  40ad84:	add	x0, x4, #0x28
  40ad88:	add	x2, x2, #0x8f8
  40ad8c:	umaddl	x1, w1, w6, x5
  40ad90:	str	x2, [x0], #64
  40ad94:	cmp	x1, x0
  40ad98:	b.ne	40ad90 <ferror@plt+0x7fa0>  // b.any
  40ad9c:	ldr	x0, [sp, #280]
  40ada0:	str	x0, [x3, #40]
  40ada4:	adrp	x20, 413000 <ferror@plt+0x10210>
  40ada8:	mov	x19, #0x0                   	// #0
  40adac:	add	x20, x20, #0x900
  40adb0:	strb	wzr, [sp, #528]
  40adb4:	b	40adbc <ferror@plt+0x7fcc>
  40adb8:	ldr	x4, [x0, #16]
  40adbc:	add	x4, x4, x19, lsl #6
  40adc0:	mov	x2, x20
  40adc4:	mov	x1, #0x80                  	// #128
  40adc8:	add	x0, sp, #0x510
  40adcc:	add	x19, x19, #0x1
  40add0:	ldr	x3, [x4, #16]
  40add4:	ldr	x4, [x4, #40]
  40add8:	bl	4028f0 <snprintf@plt>
  40addc:	add	x1, sp, #0x510
  40ade0:	add	x0, sp, #0x210
  40ade4:	bl	402a10 <strcat@plt>
  40ade8:	ldr	w1, [x28, #2428]
  40adec:	add	x0, x28, #0x978
  40adf0:	cmp	w1, w19
  40adf4:	b.gt	40adb8 <ferror@plt+0x7fc8>
  40adf8:	add	x0, x28, #0x10
  40adfc:	bl	402840 <putp@plt>
  40ae00:	ldp	x2, x0, [sp, #208]
  40ae04:	add	x3, sp, #0x210
  40ae08:	ldr	w1, [sp, #252]
  40ae0c:	adrp	x20, 417000 <ferror@plt+0x14210>
  40ae10:	add	x20, x20, #0x4a8
  40ae14:	ldr	x0, [x0, #88]
  40ae18:	bl	404920 <ferror@plt+0x1b30>
  40ae1c:	bl	4095f0 <ferror@plt+0x6800>
  40ae20:	ldr	x0, [sp, #200]
  40ae24:	mov	w2, #0x50                  	// #80
  40ae28:	ldr	x3, [sp, #288]
  40ae2c:	mov	w1, w2
  40ae30:	bl	404920 <ferror@plt+0x1b30>
  40ae34:	mov	x19, x0
  40ae38:	ldr	w1, [x28, #192]
  40ae3c:	mov	w2, #0x3                   	// #3
  40ae40:	str	w2, [x28, #2088]
  40ae44:	cbnz	w1, 40b8d0 <ferror@plt+0x8ae0>
  40ae48:	ldr	x0, [sp, #160]
  40ae4c:	mov	w5, #0x0                   	// #0
  40ae50:	ldr	w23, [x28, #884]
  40ae54:	ldr	x21, [x0, #8]
  40ae58:	cmp	w23, #0x0
  40ae5c:	add	x21, x21, #0x248
  40ae60:	b.le	40aecc <ferror@plt+0x80dc>
  40ae64:	ldrb	w0, [x19]
  40ae68:	cbz	w0, 40aecc <ferror@plt+0x80dc>
  40ae6c:	adrp	x27, 414000 <ferror@plt+0x11210>
  40ae70:	mov	x25, x19
  40ae74:	add	x27, x27, #0x1d0
  40ae78:	mov	w26, #0x0                   	// #0
  40ae7c:	b	40ae8c <ferror@plt+0x809c>
  40ae80:	add	x25, x25, w24, uxtb
  40ae84:	ldrb	w0, [x25]
  40ae88:	cbz	w0, 40aec8 <ferror@plt+0x80d8>
  40ae8c:	ldrb	w24, [x27, w0, sxtw]
  40ae90:	cmp	w24, #0x1
  40ae94:	mov	w0, w24
  40ae98:	b.le	40aebc <ferror@plt+0x80cc>
  40ae9c:	and	x2, x24, #0xff
  40aea0:	mov	x1, x25
  40aea4:	add	x0, sp, #0x510
  40aea8:	bl	402800 <mbtowc@plt>
  40aeac:	ldr	w0, [sp, #1296]
  40aeb0:	bl	402970 <wcwidth@plt>
  40aeb4:	cmp	w0, #0x0
  40aeb8:	csinc	w0, w0, wzr, gt
  40aebc:	add	w26, w26, w0
  40aec0:	cmp	w23, w26
  40aec4:	b.ge	40ae80 <ferror@plt+0x8090>  // b.tcont
  40aec8:	sub	w5, w25, w19
  40aecc:	ldr	x2, [sp, #192]
  40aed0:	mov	x6, x19
  40aed4:	mov	x4, x21
  40aed8:	mov	x3, x20
  40aedc:	sub	x7, x28, #0xd0
  40aee0:	mov	x1, #0x800                 	// #2048
  40aee4:	add	x0, sp, #0x510
  40aee8:	bl	4028f0 <snprintf@plt>
  40aeec:	add	x0, sp, #0x510
  40aef0:	bl	402840 <putp@plt>
  40aef4:	add	x0, x28, #0x80
  40aef8:	bl	402840 <putp@plt>
  40aefc:	ldr	x0, [sp, #168]
  40af00:	ldr	x0, [x0]
  40af04:	bl	402c40 <fflush@plt>
  40af08:	ldr	x0, [sp, #160]
  40af0c:	ldr	w0, [x0, #72]
  40af10:	cbnz	w0, 40ad48 <ferror@plt+0x7f58>
  40af14:	mov	w0, #0x7fffffff            	// #2147483647
  40af18:	cmp	w22, w0
  40af1c:	b.eq	40b944 <ferror@plt+0x8b54>  // b.none
  40af20:	cmp	w22, #0x83
  40af24:	b.eq	40b960 <ferror@plt+0x8b70>  // b.none
  40af28:	b.le	40af70 <ferror@plt+0x8180>
  40af2c:	cmp	w22, #0x87
  40af30:	b.eq	40b9b0 <ferror@plt+0x8bc0>  // b.none
  40af34:	cmp	w22, #0x88
  40af38:	b.ne	40b840 <ferror@plt+0x8a50>  // b.any
  40af3c:	ldr	w1, [x28, #2428]
  40af40:	mov	w22, #0x7fffffff            	// #2147483647
  40af44:	ldr	x4, [x28, #2440]
  40af48:	sub	w0, w1, #0x1
  40af4c:	str	w0, [x28, #2420]
  40af50:	cmp	w1, #0x0
  40af54:	sbfiz	x0, x0, #6, #32
  40af58:	add	x3, x4, x0
  40af5c:	b.gt	40ad74 <ferror@plt+0x7f84>
  40af60:	ldr	x0, [sp, #280]
  40af64:	str	x0, [x3, #40]
  40af68:	strb	wzr, [sp, #528]
  40af6c:	b	40adf8 <ferror@plt+0x8008>
  40af70:	cmp	w22, #0x1b
  40af74:	b.eq	40b97c <ferror@plt+0x8b8c>  // b.none
  40af78:	cmp	w22, #0x71
  40af7c:	b.eq	40b97c <ferror@plt+0x8b8c>  // b.none
  40af80:	cmp	w22, #0xa
  40af84:	b.ne	40ad48 <ferror@plt+0x7f58>  // b.any
  40af88:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40af8c:	add	x0, x0, #0x878
  40af90:	str	x0, [sp, #256]
  40af94:	ldr	x20, [x0, #824]
  40af98:	ldrb	w1, [x20]
  40af9c:	cbz	w1, 40baec <ferror@plt+0x8cfc>
  40afa0:	adrp	x27, 414000 <ferror@plt+0x11210>
  40afa4:	mov	x19, x20
  40afa8:	add	x27, x27, #0x1d0
  40afac:	mov	w23, #0x0                   	// #0
  40afb0:	mov	w21, #0x1                   	// #1
  40afb4:	nop
  40afb8:	ldrb	w0, [x27, w1, sxtw]
  40afbc:	cmp	w0, #0x1
  40afc0:	and	x22, x0, #0xff
  40afc4:	b.gt	40b89c <ferror@plt+0x8aac>
  40afc8:	add	x19, x19, x22
  40afcc:	add	w23, w23, w0
  40afd0:	ldrb	w1, [x19]
  40afd4:	cbnz	w1, 40afb8 <ferror@plt+0x81c8>
  40afd8:	ldr	x0, [sp, #256]
  40afdc:	sub	x2, x19, x20
  40afe0:	sub	w2, w2, w23
  40afe4:	add	w2, w2, #0x50
  40afe8:	ldr	x3, [x0, #824]
  40afec:	mov	w1, w2
  40aff0:	ldr	x0, [sp, #200]
  40aff4:	adrp	x20, 417000 <ferror@plt+0x14210>
  40aff8:	add	x20, x20, #0x4a8
  40affc:	bl	404920 <ferror@plt+0x1b30>
  40b000:	mov	x19, x0
  40b004:	ldr	w1, [x28, #192]
  40b008:	mov	w2, #0x3                   	// #3
  40b00c:	str	w2, [x28, #2088]
  40b010:	cbnz	w1, 40b9dc <ferror@plt+0x8bec>
  40b014:	ldr	x0, [sp, #160]
  40b018:	mov	w5, #0x0                   	// #0
  40b01c:	ldr	w26, [x28, #884]
  40b020:	ldr	x21, [x0, #8]
  40b024:	cmp	w26, #0x0
  40b028:	add	x21, x21, #0x248
  40b02c:	b.le	40b09c <ferror@plt+0x82ac>
  40b030:	ldrb	w0, [x19]
  40b034:	cbz	w0, 40b09c <ferror@plt+0x82ac>
  40b038:	adrp	x27, 414000 <ferror@plt+0x11210>
  40b03c:	mov	x24, x19
  40b040:	add	x27, x27, #0x1d0
  40b044:	mov	w25, #0x0                   	// #0
  40b048:	mov	w22, #0x1                   	// #1
  40b04c:	b	40b05c <ferror@plt+0x826c>
  40b050:	add	x24, x24, w23, uxtb
  40b054:	ldrb	w0, [x24]
  40b058:	cbz	w0, 40b098 <ferror@plt+0x82a8>
  40b05c:	ldrb	w23, [x27, w0, sxtw]
  40b060:	cmp	w23, #0x1
  40b064:	mov	w0, w23
  40b068:	b.le	40b08c <ferror@plt+0x829c>
  40b06c:	and	x2, x23, #0xff
  40b070:	mov	x1, x24
  40b074:	add	x0, sp, #0x510
  40b078:	bl	402800 <mbtowc@plt>
  40b07c:	ldr	w0, [sp, #1296]
  40b080:	bl	402970 <wcwidth@plt>
  40b084:	cmp	w0, #0x0
  40b088:	csel	w0, w0, w22, gt
  40b08c:	add	w25, w25, w0
  40b090:	cmp	w26, w25
  40b094:	b.ge	40b050 <ferror@plt+0x8260>  // b.tcont
  40b098:	sub	w5, w24, w19
  40b09c:	ldr	x2, [sp, #192]
  40b0a0:	mov	x4, x21
  40b0a4:	mov	x6, x19
  40b0a8:	mov	x3, x20
  40b0ac:	sub	x7, x28, #0xd0
  40b0b0:	mov	x1, #0x800                 	// #2048
  40b0b4:	add	x0, sp, #0x510
  40b0b8:	bl	4028f0 <snprintf@plt>
  40b0bc:	add	x0, sp, #0x510
  40b0c0:	bl	402840 <putp@plt>
  40b0c4:	add	x0, x28, #0x80
  40b0c8:	bl	402840 <putp@plt>
  40b0cc:	ldr	x0, [sp, #168]
  40b0d0:	ldr	x0, [x0]
  40b0d4:	bl	402c40 <fflush@plt>
  40b0d8:	ldrsw	x0, [x28, #2420]
  40b0dc:	ldr	x3, [x28, #2440]
  40b0e0:	lsl	x0, x0, #6
  40b0e4:	ldr	w1, [sp, #252]
  40b0e8:	add	x2, x3, x0
  40b0ec:	str	x2, [x28, #888]
  40b0f0:	ldr	x3, [x3, x0]
  40b0f4:	ldr	x0, [x2, #24]
  40b0f8:	blr	x3
  40b0fc:	ldr	x21, [x28, #792]
  40b100:	ldrb	w1, [x21]
  40b104:	cbz	w1, 40bae4 <ferror@plt+0x8cf4>
  40b108:	adrp	x27, 414000 <ferror@plt+0x11210>
  40b10c:	mov	x19, x21
  40b110:	add	x27, x27, #0x1d0
  40b114:	mov	w23, #0x0                   	// #0
  40b118:	mov	w20, #0x1                   	// #1
  40b11c:	nop
  40b120:	ldrb	w0, [x27, w1, sxtw]
  40b124:	cmp	w0, #0x1
  40b128:	and	x22, x0, #0xff
  40b12c:	b.gt	40b868 <ferror@plt+0x8a78>
  40b130:	add	x19, x19, x22
  40b134:	add	w23, w23, w0
  40b138:	ldrb	w1, [x19]
  40b13c:	cbnz	w1, 40b120 <ferror@plt+0x8330>
  40b140:	sub	x0, x19, x21
  40b144:	sub	w0, w0, w23
  40b148:	adrp	x1, 413000 <ferror@plt+0x10210>
  40b14c:	adrp	x21, 413000 <ferror@plt+0x10210>
  40b150:	add	x1, x1, #0x7f0
  40b154:	add	x21, x21, #0xd90
  40b158:	add	x27, sp, #0x190
  40b15c:	adrp	x2, 414000 <ferror@plt+0x11210>
  40b160:	add	x2, x2, #0xc38
  40b164:	str	x2, [sp, #240]
  40b168:	str	x1, [sp, #272]
  40b16c:	sub	x1, x28, #0x90
  40b170:	str	x1, [sp, #304]
  40b174:	str	wzr, [sp, #320]
  40b178:	str	wzr, [sp, #324]
  40b17c:	str	w0, [x28, #2448]
  40b180:	ldr	x0, [sp, #304]
  40b184:	bl	402840 <putp@plt>
  40b188:	bl	407cb0 <ferror@plt+0x4ec0>
  40b18c:	sub	x1, x28, #0xd0
  40b190:	ldr	w0, [sp, #320]
  40b194:	ldr	w2, [sp, #324]
  40b198:	str	x1, [sp, #264]
  40b19c:	ldr	w1, [x28, #880]
  40b1a0:	tbz	w2, #31, 40b1a8 <ferror@plt+0x83b8>
  40b1a4:	str	wzr, [sp, #324]
  40b1a8:	cmp	w1, w0
  40b1ac:	b.gt	40b1b8 <ferror@plt+0x83c8>
  40b1b0:	sub	w0, w1, #0x1
  40b1b4:	str	w0, [sp, #320]
  40b1b8:	tbz	w0, #31, 40b1c0 <ferror@plt+0x83d0>
  40b1bc:	str	wzr, [sp, #320]
  40b1c0:	ldr	x0, [x28, #888]
  40b1c4:	ldr	w1, [x0, #56]
  40b1c8:	ldr	x3, [x0, #48]
  40b1cc:	cmp	w1, #0x15
  40b1d0:	b.gt	40b5e8 <ferror@plt+0x87f8>
  40b1d4:	ldr	x2, [sp, #240]
  40b1d8:	add	x0, sp, #0x310
  40b1dc:	mov	x1, #0x200                 	// #512
  40b1e0:	bl	4028f0 <snprintf@plt>
  40b1e4:	ldr	x0, [sp, #296]
  40b1e8:	mov	x1, #0x6                   	// #6
  40b1ec:	ldr	x19, [sp, #272]
  40b1f0:	ldr	w3, [x0]
  40b1f4:	add	x0, sp, #0x148
  40b1f8:	mov	x2, x19
  40b1fc:	bl	4028f0 <snprintf@plt>
  40b200:	ldr	x3, [sp, #208]
  40b204:	mov	x1, #0x40                  	// #64
  40b208:	ldr	x2, [sp, #240]
  40b20c:	add	x0, sp, #0x150
  40b210:	bl	4028f0 <snprintf@plt>
  40b214:	add	x0, x28, #0x10
  40b218:	bl	402840 <putp@plt>
  40b21c:	ldr	x1, [x28, #888]
  40b220:	adrp	x3, 413000 <ferror@plt+0x10210>
  40b224:	ldr	x0, [sp, #216]
  40b228:	add	x3, x3, #0x8f0
  40b22c:	ldr	x4, [x1, #48]
  40b230:	add	x2, sp, #0x150
  40b234:	ldr	x0, [x0, #96]
  40b238:	add	x1, sp, #0x148
  40b23c:	ldrb	w4, [x4]
  40b240:	cmp	w4, #0x0
  40b244:	add	x4, sp, #0x310
  40b248:	csel	x3, x3, x4, eq  // eq = none
  40b24c:	bl	404920 <ferror@plt+0x1b30>
  40b250:	bl	4095f0 <ferror@plt+0x6800>
  40b254:	ldr	w23, [x28, #260]
  40b258:	ldr	w4, [x28, #2088]
  40b25c:	mov	x2, x19
  40b260:	ldr	w3, [x28, #880]
  40b264:	mov	x1, #0x80                  	// #128
  40b268:	add	w4, w4, #0x1
  40b26c:	ldr	w22, [sp, #324]
  40b270:	sub	w4, w23, w4
  40b274:	ldr	w23, [sp, #320]
  40b278:	mov	x0, x27
  40b27c:	str	w23, [sp, #228]
  40b280:	str	w4, [sp, #248]
  40b284:	bl	4028f0 <snprintf@plt>
  40b288:	mov	w20, w0
  40b28c:	ldr	w3, [x28, #884]
  40b290:	mov	x2, x19
  40b294:	mov	x0, x27
  40b298:	mov	x1, #0x80                  	// #128
  40b29c:	add	w3, w22, w3
  40b2a0:	bl	4028f0 <snprintf@plt>
  40b2a4:	ldr	x8, [x28, #800]
  40b2a8:	add	w5, w23, #0x1
  40b2ac:	ldr	w7, [x28, #880]
  40b2b0:	cbnz	x8, 40b2bc <ferror@plt+0x84cc>
  40b2b4:	mov	w7, #0x0                   	// #0
  40b2b8:	mov	w5, #0x0                   	// #0
  40b2bc:	ldr	x1, [sp, #256]
  40b2c0:	add	w4, w22, #0x1
  40b2c4:	ldr	x3, [x28, #888]
  40b2c8:	mov	w6, w20
  40b2cc:	ldr	x2, [x1, #816]
  40b2d0:	ldr	w1, [x28, #884]
  40b2d4:	ldr	x3, [x3, #16]
  40b2d8:	add	w1, w22, w1
  40b2dc:	str	w0, [sp]
  40b2e0:	str	w4, [sp, #8]
  40b2e4:	mov	w4, w20
  40b2e8:	str	w0, [sp, #16]
  40b2ec:	mov	x0, x27
  40b2f0:	str	w1, [sp, #24]
  40b2f4:	mov	x1, #0x80                  	// #128
  40b2f8:	str	x8, [sp, #32]
  40b2fc:	bl	4028f0 <snprintf@plt>
  40b300:	ldrb	w1, [sp, #400]
  40b304:	cbz	w1, 40b9d4 <ferror@plt+0x8be4>
  40b308:	adrp	x4, 414000 <ferror@plt+0x11210>
  40b30c:	mov	x20, x27
  40b310:	add	x23, x4, #0x1d0
  40b314:	mov	w26, #0x0                   	// #0
  40b318:	mov	w24, #0x1                   	// #1
  40b31c:	nop
  40b320:	ldrb	w0, [x23, w1, sxtw]
  40b324:	cmp	w0, #0x1
  40b328:	and	x19, x0, #0xff
  40b32c:	b.gt	40b80c <ferror@plt+0x8a1c>
  40b330:	add	x20, x20, x19
  40b334:	add	w26, w26, w0
  40b338:	ldrb	w1, [x20]
  40b33c:	cbnz	w1, 40b320 <ferror@plt+0x8530>
  40b340:	sub	x2, x20, x27
  40b344:	sub	w2, w2, w26
  40b348:	add	w2, w2, #0x50
  40b34c:	ldr	x0, [sp, #200]
  40b350:	mov	w1, w2
  40b354:	mov	x3, x27
  40b358:	adrp	x24, 417000 <ferror@plt+0x14210>
  40b35c:	bl	404920 <ferror@plt+0x1b30>
  40b360:	mov	x20, x0
  40b364:	ldr	w1, [x28, #192]
  40b368:	add	x0, x24, #0x4a8
  40b36c:	mov	w2, #0x3                   	// #3
  40b370:	str	x0, [sp, #184]
  40b374:	str	w2, [x28, #2088]
  40b378:	cbnz	w1, 40b8f0 <ferror@plt+0x8b00>
  40b37c:	ldr	x0, [sp, #160]
  40b380:	str	wzr, [sp, #176]
  40b384:	ldr	w25, [x28, #884]
  40b388:	ldr	x0, [x0, #8]
  40b38c:	cmp	w25, #0x0
  40b390:	add	x0, x0, #0x248
  40b394:	str	x0, [sp, #232]
  40b398:	b.le	40b408 <ferror@plt+0x8618>
  40b39c:	ldrb	w0, [x20]
  40b3a0:	cbz	w0, 40b408 <ferror@plt+0x8618>
  40b3a4:	adrp	x4, 414000 <ferror@plt+0x11210>
  40b3a8:	mov	x26, x20
  40b3ac:	add	x23, x4, #0x1d0
  40b3b0:	mov	w19, #0x0                   	// #0
  40b3b4:	b	40b3c4 <ferror@plt+0x85d4>
  40b3b8:	add	x26, x26, w24, uxtb
  40b3bc:	ldrb	w0, [x26]
  40b3c0:	cbz	w0, 40b400 <ferror@plt+0x8610>
  40b3c4:	ldrb	w24, [x23, w0, sxtw]
  40b3c8:	cmp	w24, #0x1
  40b3cc:	mov	w0, w24
  40b3d0:	b.le	40b3f4 <ferror@plt+0x8604>
  40b3d4:	and	x2, x24, #0xff
  40b3d8:	mov	x1, x26
  40b3dc:	add	x0, sp, #0x510
  40b3e0:	bl	402800 <mbtowc@plt>
  40b3e4:	ldr	w0, [sp, #1296]
  40b3e8:	bl	402970 <wcwidth@plt>
  40b3ec:	cmp	w0, #0x0
  40b3f0:	csinc	w0, w0, wzr, gt
  40b3f4:	add	w19, w19, w0
  40b3f8:	cmp	w25, w19
  40b3fc:	b.ge	40b3b8 <ferror@plt+0x85c8>  // b.tcont
  40b400:	sub	w0, w26, w20
  40b404:	str	w0, [sp, #176]
  40b408:	ldp	x3, x2, [sp, #184]
  40b40c:	mov	x6, x20
  40b410:	ldr	w5, [sp, #176]
  40b414:	mov	x1, #0x800                 	// #2048
  40b418:	ldr	x4, [sp, #232]
  40b41c:	add	x0, sp, #0x510
  40b420:	ldr	x7, [sp, #264]
  40b424:	adrp	x20, 406000 <ferror@plt+0x3210>
  40b428:	add	x20, x20, #0xdc0
  40b42c:	bl	4028f0 <snprintf@plt>
  40b430:	add	x0, sp, #0x510
  40b434:	bl	402840 <putp@plt>
  40b438:	add	x0, x28, #0x80
  40b43c:	ldr	w19, [sp, #228]
  40b440:	bl	402840 <putp@plt>
  40b444:	ldr	w23, [sp, #248]
  40b448:	ldr	x0, [sp, #168]
  40b44c:	add	w24, w23, w19
  40b450:	ldr	x0, [x0]
  40b454:	bl	402c40 <fflush@plt>
  40b458:	ldr	w1, [x28, #2448]
  40b45c:	adrp	x0, 406000 <ferror@plt+0x3210>
  40b460:	add	x0, x0, #0xa70
  40b464:	cmp	w1, #0x0
  40b468:	csel	x20, x20, x0, ne  // ne = any
  40b46c:	cbnz	w23, 40b494 <ferror@plt+0x86a4>
  40b470:	b	40b4a8 <ferror@plt+0x86b8>
  40b474:	ldr	x0, [sp, #152]
  40b478:	bl	402840 <putp@plt>
  40b47c:	mov	w1, w19
  40b480:	mov	w0, w22
  40b484:	add	w19, w19, #0x1
  40b488:	blr	x20
  40b48c:	cmp	w19, w24
  40b490:	b.eq	40b4a8 <ferror@plt+0x86b8>  // b.none
  40b494:	ldr	w0, [x28, #880]
  40b498:	cmp	w0, w19
  40b49c:	b.gt	40b474 <ferror@plt+0x8684>
  40b4a0:	sub	x0, x28, #0x70
  40b4a4:	bl	402840 <putp@plt>
  40b4a8:	ldr	x0, [sp, #168]
  40b4ac:	ldr	x0, [x0]
  40b4b0:	bl	402c40 <fflush@plt>
  40b4b4:	mov	w1, #0x0                   	// #0
  40b4b8:	mov	w0, #0x0                   	// #0
  40b4bc:	bl	402740 <tcflush@plt>
  40b4c0:	ldr	x0, [sp, #160]
  40b4c4:	ldr	w19, [x0, #72]
  40b4c8:	cbnz	w19, 40b180 <ferror@plt+0x8390>
  40b4cc:	bl	408020 <ferror@plt+0x5230>
  40b4d0:	mov	w22, w0
  40b4d4:	cmp	w0, #0x0
  40b4d8:	b.le	40b180 <ferror@plt+0x8390>
  40b4dc:	sub	w1, w0, #0xa
  40b4e0:	cmp	w1, #0x7e
  40b4e4:	b.hi	40b550 <ferror@plt+0x8760>  // b.pmore
  40b4e8:	ldrh	w0, [x21, w1, uxtw #1]
  40b4ec:	adr	x1, 40b4f8 <ferror@plt+0x8708>
  40b4f0:	add	x0, x1, w0, sxth #2
  40b4f4:	br	x0
  40b4f8:	mov	w19, #0x1                   	// #1
  40b4fc:	mov	w22, #0x7fffffff            	// #2147483647
  40b500:	sub	x0, x28, #0x90
  40b504:	bl	402840 <putp@plt>
  40b508:	ldr	x0, [x28, #792]
  40b50c:	bl	402bc0 <free@plt>
  40b510:	ldr	x0, [x28, #872]
  40b514:	bl	402bc0 <free@plt>
  40b518:	cbz	w19, 40b990 <ferror@plt+0x8ba0>
  40b51c:	ldr	w0, [x28, #2420]
  40b520:	ldr	w1, [x28, #2428]
  40b524:	b	40ad60 <ferror@plt+0x7f70>
  40b528:	ldr	w0, [x28, #2448]
  40b52c:	cbnz	w0, 40b9fc <ferror@plt+0x8c0c>
  40b530:	mov	w0, w22
  40b534:	add	x2, sp, #0x140
  40b538:	add	x1, sp, #0x144
  40b53c:	bl	40a828 <ferror@plt+0x7a38>
  40b540:	ldr	x1, [sp, #312]
  40b544:	sub	x0, x28, #0x10
  40b548:	str	x0, [x1, #632]
  40b54c:	bl	402840 <putp@plt>
  40b550:	ldr	w1, [x28, #880]
  40b554:	ldr	w0, [sp, #320]
  40b558:	ldr	w2, [sp, #324]
  40b55c:	b	40b1a0 <ferror@plt+0x83b0>
  40b560:	ldr	w2, [sp, #324]
  40b564:	ldr	w1, [x28, #880]
  40b568:	sub	w2, w2, #0x8
  40b56c:	ldr	w0, [sp, #320]
  40b570:	str	w2, [sp, #324]
  40b574:	b	40b1a0 <ferror@plt+0x83b0>
  40b578:	ldr	w0, [sp, #320]
  40b57c:	ldr	w1, [x28, #880]
  40b580:	add	w0, w0, #0x1
  40b584:	ldr	w2, [sp, #324]
  40b588:	str	w0, [sp, #320]
  40b58c:	b	40b1a0 <ferror@plt+0x83b0>
  40b590:	ldr	w2, [sp, #324]
  40b594:	ldr	w1, [x28, #880]
  40b598:	add	w2, w2, #0x8
  40b59c:	ldr	w0, [sp, #320]
  40b5a0:	str	w2, [sp, #324]
  40b5a4:	b	40b1a0 <ferror@plt+0x83b0>
  40b5a8:	ldr	w0, [sp, #320]
  40b5ac:	ldr	w1, [x28, #880]
  40b5b0:	sub	w0, w0, #0x1
  40b5b4:	ldr	w2, [sp, #324]
  40b5b8:	str	w0, [sp, #320]
  40b5bc:	b	40b1a0 <ferror@plt+0x83b0>
  40b5c0:	ldr	w1, [x28, #880]
  40b5c4:	str	wzr, [sp, #320]
  40b5c8:	str	wzr, [sp, #324]
  40b5cc:	cmp	w1, #0x0
  40b5d0:	b.le	40b1b0 <ferror@plt+0x83c0>
  40b5d4:	ldr	x0, [x28, #888]
  40b5d8:	ldr	w1, [x0, #56]
  40b5dc:	ldr	x3, [x0, #48]
  40b5e0:	cmp	w1, #0x15
  40b5e4:	b.le	40b1d4 <ferror@plt+0x83e4>
  40b5e8:	add	x0, sp, #0x310
  40b5ec:	adrp	x2, 413000 <ferror@plt+0x10210>
  40b5f0:	mov	x1, #0x200                 	// #512
  40b5f4:	add	x2, x2, #0x908
  40b5f8:	bl	4028f0 <snprintf@plt>
  40b5fc:	b	40b1e4 <ferror@plt+0x83f4>
  40b600:	ldr	w1, [x28, #2088]
  40b604:	ldr	w3, [x28, #260]
  40b608:	add	w1, w1, #0x1
  40b60c:	ldr	w0, [sp, #320]
  40b610:	sub	w3, w3, w1
  40b614:	ldr	w2, [sp, #324]
  40b618:	sub	w3, w3, #0x1
  40b61c:	ldr	w1, [x28, #880]
  40b620:	sub	w0, w0, w3
  40b624:	str	w0, [sp, #320]
  40b628:	b	40b1a0 <ferror@plt+0x83b0>
  40b62c:	ldr	w2, [x28, #2088]
  40b630:	ldr	w0, [x28, #260]
  40b634:	ldr	w1, [x28, #880]
  40b638:	add	w2, w2, #0x1
  40b63c:	sub	w0, w0, w2
  40b640:	str	wzr, [sp, #324]
  40b644:	sub	w0, w1, w0
  40b648:	str	w0, [sp, #320]
  40b64c:	b	40b1a8 <ferror@plt+0x83b8>
  40b650:	ldr	x4, [x28, #888]
  40b654:	mov	x1, #0x200                 	// #512
  40b658:	add	x0, sp, #0x310
  40b65c:	adrp	x2, 413000 <ferror@plt+0x10210>
  40b660:	add	x2, x2, #0x918
  40b664:	ldr	x3, [x4, #8]
  40b668:	ldr	x4, [x4, #24]
  40b66c:	bl	4028f0 <snprintf@plt>
  40b670:	ldr	w22, [x28, #884]
  40b674:	ldrb	w1, [sp, #784]
  40b678:	cbz	w1, 40b6c0 <ferror@plt+0x88d0>
  40b67c:	adrp	x23, 414000 <ferror@plt+0x11210>
  40b680:	add	x20, sp, #0x310
  40b684:	add	x23, x23, #0x1d0
  40b688:	mov	w26, #0x0                   	// #0
  40b68c:	mov	w24, #0x1                   	// #1
  40b690:	ldrb	w0, [x23, w1, sxtw]
  40b694:	cmp	w0, #0x1
  40b698:	and	x25, x0, #0xff
  40b69c:	b.gt	40b910 <ferror@plt+0x8b20>
  40b6a0:	add	x20, x20, x25
  40b6a4:	add	w26, w26, w0
  40b6a8:	ldrb	w1, [x20]
  40b6ac:	cbnz	w1, 40b690 <ferror@plt+0x88a0>
  40b6b0:	add	x0, sp, #0x310
  40b6b4:	sub	x0, x20, x0
  40b6b8:	sub	w0, w0, w26
  40b6bc:	add	w22, w22, w0
  40b6c0:	ldr	x0, [sp, #200]
  40b6c4:	mov	w2, w22
  40b6c8:	mov	w1, w22
  40b6cc:	add	x3, sp, #0x310
  40b6d0:	adrp	x20, 417000 <ferror@plt+0x14210>
  40b6d4:	add	x20, x20, #0x4a8
  40b6d8:	bl	404920 <ferror@plt+0x1b30>
  40b6dc:	mov	x25, x0
  40b6e0:	ldr	w1, [x28, #192]
  40b6e4:	mov	w2, #0x3                   	// #3
  40b6e8:	str	w2, [x28, #2088]
  40b6ec:	cbnz	w1, 40bac4 <ferror@plt+0x8cd4>
  40b6f0:	ldr	x0, [sp, #160]
  40b6f4:	ldr	w22, [x28, #884]
  40b6f8:	ldr	x0, [x0, #8]
  40b6fc:	cmp	w22, #0x0
  40b700:	add	x0, x0, #0x248
  40b704:	str	x0, [sp, #176]
  40b708:	b.le	40b770 <ferror@plt+0x8980>
  40b70c:	ldrb	w0, [x25]
  40b710:	cbz	w0, 40b770 <ferror@plt+0x8980>
  40b714:	adrp	x23, 414000 <ferror@plt+0x11210>
  40b718:	mov	x24, x25
  40b71c:	add	x23, x23, #0x1d0
  40b720:	b	40b730 <ferror@plt+0x8940>
  40b724:	add	x24, x24, w26, uxtb
  40b728:	ldrb	w0, [x24]
  40b72c:	cbz	w0, 40b76c <ferror@plt+0x897c>
  40b730:	ldrb	w26, [x23, w0, sxtw]
  40b734:	cmp	w26, #0x1
  40b738:	mov	w0, w26
  40b73c:	b.le	40b760 <ferror@plt+0x8970>
  40b740:	and	x2, x26, #0xff
  40b744:	mov	x1, x24
  40b748:	add	x0, sp, #0x510
  40b74c:	bl	402800 <mbtowc@plt>
  40b750:	ldr	w0, [sp, #1296]
  40b754:	bl	402970 <wcwidth@plt>
  40b758:	cmp	w0, #0x0
  40b75c:	csinc	w0, w0, wzr, gt
  40b760:	add	w19, w19, w0
  40b764:	cmp	w22, w19
  40b768:	b.ge	40b724 <ferror@plt+0x8934>  // b.tcont
  40b76c:	sub	w19, w24, w25
  40b770:	ldr	x4, [sp, #176]
  40b774:	mov	x6, x25
  40b778:	ldr	x2, [sp, #192]
  40b77c:	mov	w5, w19
  40b780:	ldr	x7, [sp, #264]
  40b784:	mov	x3, x20
  40b788:	mov	x1, #0x800                 	// #2048
  40b78c:	add	x0, sp, #0x510
  40b790:	bl	4028f0 <snprintf@plt>
  40b794:	add	x0, sp, #0x510
  40b798:	bl	402840 <putp@plt>
  40b79c:	add	x0, x28, #0x80
  40b7a0:	bl	402840 <putp@plt>
  40b7a4:	ldr	x0, [sp, #168]
  40b7a8:	ldr	x0, [x0]
  40b7ac:	bl	402c40 <fflush@plt>
  40b7b0:	bl	408020 <ferror@plt+0x5230>
  40b7b4:	cmp	w0, #0x0
  40b7b8:	b.le	40b180 <ferror@plt+0x8390>
  40b7bc:	ldr	w1, [x28, #880]
  40b7c0:	ldr	w0, [sp, #320]
  40b7c4:	ldr	w2, [sp, #324]
  40b7c8:	b	40b1a0 <ferror@plt+0x83b0>
  40b7cc:	ldr	w1, [x28, #2088]
  40b7d0:	ldr	w0, [x28, #260]
  40b7d4:	add	w1, w1, #0x1
  40b7d8:	ldr	w3, [sp, #320]
  40b7dc:	sub	w0, w0, w1
  40b7e0:	ldr	w2, [sp, #324]
  40b7e4:	sub	w0, w0, #0x1
  40b7e8:	ldr	w1, [x28, #880]
  40b7ec:	add	w0, w0, w3
  40b7f0:	str	w0, [sp, #320]
  40b7f4:	b	40b1a0 <ferror@plt+0x83b0>
  40b7f8:	cmp	w22, #0x71
  40b7fc:	cset	w19, ne  // ne = any
  40b800:	cmp	w22, #0x1b
  40b804:	csel	w19, w19, wzr, ne  // ne = any
  40b808:	b	40b500 <ferror@plt+0x8710>
  40b80c:	mov	x1, x20
  40b810:	mov	x2, x19
  40b814:	add	x0, sp, #0x510
  40b818:	bl	402800 <mbtowc@plt>
  40b81c:	ldr	w0, [sp, #1296]
  40b820:	add	x20, x20, x19
  40b824:	bl	402970 <wcwidth@plt>
  40b828:	cmp	w0, #0x0
  40b82c:	ldrb	w1, [x20]
  40b830:	csel	w0, w0, w24, gt
  40b834:	add	w26, w26, w0
  40b838:	cbnz	w1, 40b320 <ferror@plt+0x8530>
  40b83c:	b	40b340 <ferror@plt+0x8550>
  40b840:	cmp	w22, #0x84
  40b844:	b.ne	40ad48 <ferror@plt+0x7f58>  // b.any
  40b848:	ldr	w0, [x28, #2420]
  40b84c:	ldr	w1, [x28, #2428]
  40b850:	add	w0, w0, #0x1
  40b854:	cmp	w0, w1
  40b858:	b.ge	40b9c4 <ferror@plt+0x8bd4>  // b.tcont
  40b85c:	mov	w22, #0x7fffffff            	// #2147483647
  40b860:	str	w0, [x28, #2420]
  40b864:	b	40ad60 <ferror@plt+0x7f70>
  40b868:	mov	x1, x19
  40b86c:	mov	x2, x22
  40b870:	add	x0, sp, #0x510
  40b874:	bl	402800 <mbtowc@plt>
  40b878:	ldr	w0, [sp, #1296]
  40b87c:	add	x19, x19, x22
  40b880:	bl	402970 <wcwidth@plt>
  40b884:	cmp	w0, #0x0
  40b888:	ldrb	w1, [x19]
  40b88c:	csel	w0, w0, w20, gt
  40b890:	add	w23, w23, w0
  40b894:	cbnz	w1, 40b120 <ferror@plt+0x8330>
  40b898:	b	40b140 <ferror@plt+0x8350>
  40b89c:	mov	x1, x19
  40b8a0:	mov	x2, x22
  40b8a4:	add	x0, sp, #0x510
  40b8a8:	bl	402800 <mbtowc@plt>
  40b8ac:	ldr	w0, [sp, #1296]
  40b8b0:	add	x19, x19, x22
  40b8b4:	bl	402970 <wcwidth@plt>
  40b8b8:	cmp	w0, #0x0
  40b8bc:	ldrb	w1, [x19]
  40b8c0:	csel	w0, w0, w21, gt
  40b8c4:	add	w23, w23, w0
  40b8c8:	cbnz	w1, 40afb8 <ferror@plt+0x81c8>
  40b8cc:	b	40afd8 <ferror@plt+0x81e8>
  40b8d0:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40b8d4:	mov	w1, #0x0                   	// #0
  40b8d8:	ldr	x0, [x0, #784]
  40b8dc:	ldr	x0, [x0, #32]
  40b8e0:	ldr	x0, [x0, #80]
  40b8e4:	bl	4028a0 <tgoto@plt>
  40b8e8:	mov	x20, x0
  40b8ec:	b	40ae48 <ferror@plt+0x8058>
  40b8f0:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40b8f4:	mov	w1, #0x0                   	// #0
  40b8f8:	ldr	x0, [x0, #784]
  40b8fc:	ldr	x0, [x0, #32]
  40b900:	ldr	x0, [x0, #80]
  40b904:	bl	4028a0 <tgoto@plt>
  40b908:	str	x0, [sp, #184]
  40b90c:	b	40b37c <ferror@plt+0x858c>
  40b910:	mov	x1, x20
  40b914:	mov	x2, x25
  40b918:	add	x0, sp, #0x510
  40b91c:	bl	402800 <mbtowc@plt>
  40b920:	ldr	w0, [sp, #1296]
  40b924:	add	x20, x20, x25
  40b928:	bl	402970 <wcwidth@plt>
  40b92c:	cmp	w0, #0x0
  40b930:	ldrb	w1, [x20]
  40b934:	csel	w0, w0, w24, gt
  40b938:	add	w26, w26, w0
  40b93c:	cbnz	w1, 40b690 <ferror@plt+0x88a0>
  40b940:	b	40b6b0 <ferror@plt+0x88c0>
  40b944:	bl	408020 <ferror@plt+0x5230>
  40b948:	mov	w22, w0
  40b94c:	cmp	w0, #0x0
  40b950:	b.le	40ad48 <ferror@plt+0x7f58>
  40b954:	cmp	w22, #0x83
  40b958:	b.ne	40af28 <ferror@plt+0x8138>  // b.any
  40b95c:	nop
  40b960:	ldr	w0, [x28, #2420]
  40b964:	mov	w22, #0x7fffffff            	// #2147483647
  40b968:	ldr	w1, [x28, #2428]
  40b96c:	sub	w0, w0, #0x1
  40b970:	str	w0, [x28, #2420]
  40b974:	tbz	w0, #31, 40ad60 <ferror@plt+0x7f70>
  40b978:	b	40af3c <ferror@plt+0x814c>
  40b97c:	cmp	w22, #0x71
  40b980:	cset	w19, ne  // ne = any
  40b984:	cmp	w22, #0x1b
  40b988:	csel	w19, w19, wzr, ne  // ne = any
  40b98c:	cbnz	w19, 40b51c <ferror@plt+0x872c>
  40b990:	ldp	x29, x30, [sp, #48]
  40b994:	ldp	x19, x20, [sp, #64]
  40b998:	ldp	x21, x22, [sp, #80]
  40b99c:	ldp	x23, x24, [sp, #96]
  40b9a0:	ldp	x25, x26, [sp, #112]
  40b9a4:	ldp	x27, x28, [sp, #128]
  40b9a8:	add	sp, sp, #0xd10
  40b9ac:	ret
  40b9b0:	ldr	w1, [x28, #2428]
  40b9b4:	mov	w0, w1
  40b9b8:	add	w0, w0, #0x1
  40b9bc:	cmp	w0, w1
  40b9c0:	b.lt	40b85c <ferror@plt+0x8a6c>  // b.tstop
  40b9c4:	mov	w0, #0x0                   	// #0
  40b9c8:	mov	w22, #0x7fffffff            	// #2147483647
  40b9cc:	str	wzr, [x28, #2420]
  40b9d0:	b	40ad60 <ferror@plt+0x7f70>
  40b9d4:	mov	w2, #0x50                  	// #80
  40b9d8:	b	40b34c <ferror@plt+0x855c>
  40b9dc:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40b9e0:	mov	w1, #0x0                   	// #0
  40b9e4:	ldr	x0, [x0, #784]
  40b9e8:	ldr	x0, [x0, #32]
  40b9ec:	ldr	x0, [x0, #80]
  40b9f0:	bl	4028a0 <tgoto@plt>
  40b9f4:	mov	x20, x0
  40b9f8:	b	40b014 <ferror@plt+0x8224>
  40b9fc:	ldrsw	x1, [sp, #320]
  40ba00:	ldr	x0, [x28, #872]
  40ba04:	ldr	w4, [sp, #324]
  40ba08:	ldr	x0, [x0, x1, lsl #3]
  40ba0c:	ldrb	w1, [x0]
  40ba10:	cbz	w1, 40bb18 <ferror@plt+0x8d28>
  40ba14:	adrp	x23, 414000 <ferror@plt+0x11210>
  40ba18:	add	x23, x23, #0x1d0
  40ba1c:	cmp	w4, #0x0
  40ba20:	mov	w3, #0x0                   	// #0
  40ba24:	ldrb	w1, [x23, w1, sxtw]
  40ba28:	b.le	40ba54 <ferror@plt+0x8c64>
  40ba2c:	mov	w2, #0x0                   	// #0
  40ba30:	b	40ba40 <ferror@plt+0x8c50>
  40ba34:	ldrb	w1, [x23, w1, sxtw]
  40ba38:	cmp	w4, w2
  40ba3c:	b.eq	40ba54 <ferror@plt+0x8c64>  // b.none
  40ba40:	add	x0, x0, w1, uxtb
  40ba44:	add	w3, w3, w1
  40ba48:	add	w2, w2, #0x1
  40ba4c:	ldrb	w1, [x0]
  40ba50:	cbnz	w1, 40ba34 <ferror@plt+0x8c44>
  40ba54:	mov	w0, w22
  40ba58:	add	x1, sp, #0x510
  40ba5c:	add	x2, sp, #0x140
  40ba60:	str	w3, [sp, #1296]
  40ba64:	bl	40a828 <ferror@plt+0x7a38>
  40ba68:	ldrsw	x1, [sp, #320]
  40ba6c:	ldr	x0, [x28, #872]
  40ba70:	ldr	w3, [sp, #1296]
  40ba74:	ldr	x0, [x0, x1, lsl #3]
  40ba78:	ldrb	w1, [x0]
  40ba7c:	cbz	w1, 40babc <ferror@plt+0x8ccc>
  40ba80:	adrp	x23, 414000 <ferror@plt+0x11210>
  40ba84:	add	x23, x23, #0x1d0
  40ba88:	ldrb	w1, [x23, w1, sxtw]
  40ba8c:	cmp	w1, w3
  40ba90:	add	x0, x0, w1, uxtb
  40ba94:	b.le	40bab0 <ferror@plt+0x8cc0>
  40ba98:	b	40babc <ferror@plt+0x8ccc>
  40ba9c:	ldrb	w2, [x23, w2, sxtw]
  40baa0:	add	w1, w1, w2
  40baa4:	cmp	w3, w1
  40baa8:	add	x0, x0, w2, uxtb
  40baac:	b.lt	40babc <ferror@plt+0x8ccc>  // b.tstop
  40bab0:	ldrb	w2, [x0]
  40bab4:	add	w19, w19, #0x1
  40bab8:	cbnz	w2, 40ba9c <ferror@plt+0x8cac>
  40babc:	str	w19, [sp, #324]
  40bac0:	b	40b540 <ferror@plt+0x8750>
  40bac4:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40bac8:	mov	w1, #0x0                   	// #0
  40bacc:	ldr	x0, [x0, #784]
  40bad0:	ldr	x0, [x0, #32]
  40bad4:	ldr	x0, [x0, #80]
  40bad8:	bl	4028a0 <tgoto@plt>
  40badc:	mov	x20, x0
  40bae0:	b	40b6f0 <ferror@plt+0x8900>
  40bae4:	mov	w0, #0x0                   	// #0
  40bae8:	b	40b148 <ferror@plt+0x8358>
  40baec:	mov	x3, x20
  40baf0:	mov	w2, #0x50                  	// #80
  40baf4:	b	40afec <ferror@plt+0x81fc>
  40baf8:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40bafc:	ldr	w1, [sp, #252]
  40bb00:	ldr	x0, [x0, #2968]
  40bb04:	bl	404920 <ferror@plt+0x1b30>
  40bb08:	bl	408d40 <ferror@plt+0x5f50>
  40bb0c:	ldp	x29, x30, [sp, #48]
  40bb10:	add	sp, sp, #0xd10
  40bb14:	ret
  40bb18:	mov	w3, #0x0                   	// #0
  40bb1c:	b	40ba54 <ferror@plt+0x8c64>
  40bb20:	sub	sp, sp, #0x130
  40bb24:	sub	w0, w0, #0x30
  40bb28:	cmp	w0, #0x43
  40bb2c:	stp	x29, x30, [sp, #16]
  40bb30:	add	x29, sp, #0x10
  40bb34:	stp	x19, x20, [sp, #32]
  40bb38:	adrp	x20, 42b000 <ferror@plt+0x28210>
  40bb3c:	add	x20, x20, #0x350
  40bb40:	ldr	x19, [x20, #8]
  40bb44:	b.hi	40bbd8 <ferror@plt+0x8de8>  // b.pmore
  40bb48:	adrp	x1, 413000 <ferror@plt+0x10210>
  40bb4c:	add	x1, x1, #0xe90
  40bb50:	ldrh	w0, [x1, w0, uxtw #1]
  40bb54:	adr	x1, 40bb60 <ferror@plt+0x8d70>
  40bb58:	add	x0, x1, w0, sxth #2
  40bb5c:	br	x0
  40bb60:	adrp	x2, 414000 <ferror@plt+0x11210>
  40bb64:	add	x2, x2, #0xc38
  40bb68:	add	x19, sp, #0xb0
  40bb6c:	mov	x1, #0x80                  	// #128
  40bb70:	mov	x0, x19
  40bb74:	bl	4028f0 <snprintf@plt>
  40bb78:	mov	x0, x19
  40bb7c:	add	x1, sp, #0xa8
  40bb80:	bl	402bb0 <strtof@plt>
  40bb84:	ldr	x0, [sp, #168]
  40bb88:	ldrb	w1, [x0]
  40bb8c:	cbz	w1, 40c8d0 <ferror@plt+0x9ae0>
  40bb90:	cmp	w1, #0x2e
  40bb94:	b.eq	40c934 <ferror@plt+0x9b44>  // b.none
  40bb98:	cmp	w1, #0x2c
  40bb9c:	b.ne	40bba8 <ferror@plt+0x8db8>  // b.any
  40bba0:	mov	w1, #0x2e                  	// #46
  40bba4:	strb	w1, [x0]
  40bba8:	mov	x0, x19
  40bbac:	add	x1, sp, #0xa8
  40bbb0:	bl	402bb0 <strtof@plt>
  40bbb4:	ldr	x0, [sp, #168]
  40bbb8:	cmp	x0, x19
  40bbbc:	b.eq	40bbc8 <ferror@plt+0x8dd8>  // b.none
  40bbc0:	ldrb	w0, [x0]
  40bbc4:	cbz	w0, 40c8d8 <ferror@plt+0x9ae8>
  40bbc8:	ldr	x0, [x21, #96]
  40bbcc:	bl	408d40 <ferror@plt+0x5f50>
  40bbd0:	ldp	x21, x22, [sp, #48]
  40bbd4:	ldp	x27, x28, [sp, #96]
  40bbd8:	ldp	x29, x30, [sp, #16]
  40bbdc:	ldp	x19, x20, [sp, #32]
  40bbe0:	add	sp, sp, #0x130
  40bbe4:	ret
  40bbe8:	adrp	x0, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40bbec:	ldr	w0, [x0, #3556]
  40bbf0:	cbnz	w0, 40bc58 <ferror@plt+0x8e68>
  40bbf4:	stp	x27, x28, [sp, #96]
  40bbf8:	adrp	x27, 42a000 <ferror@plt+0x27210>
  40bbfc:	add	x27, x27, #0x390
  40bc00:	stp	x21, x22, [sp, #48]
  40bc04:	adrp	x21, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40bc08:	add	x21, x21, #0x878
  40bc0c:	ldr	s0, [x27, #44]
  40bc10:	ldr	x0, [x21, #152]
  40bc14:	fcvt	d0, s0
  40bc18:	bl	404920 <ferror@plt+0x1b30>
  40bc1c:	bl	40a0a0 <ferror@plt+0x72b0>
  40bc20:	mov	x3, x0
  40bc24:	ldrb	w0, [x0]
  40bc28:	cmp	w0, #0x1b
  40bc2c:	b.eq	40bc40 <ferror@plt+0x8e50>  // b.none
  40bc30:	ldr	w1, [x20, #72]
  40bc34:	cmp	w1, #0x0
  40bc38:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40bc3c:	b.ne	40bb60 <ferror@plt+0x8d70>  // b.any
  40bc40:	ldp	x21, x22, [sp, #48]
  40bc44:	ldp	x27, x28, [sp, #96]
  40bc48:	b	40bbd8 <ferror@plt+0x8de8>
  40bc4c:	adrp	x0, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40bc50:	ldr	w0, [x0, #3556]
  40bc54:	cbz	w0, 40c3f8 <ferror@plt+0x9608>
  40bc58:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40bc5c:	ldr	x0, [x0, #2584]
  40bc60:	bl	408d40 <ferror@plt+0x5f50>
  40bc64:	b	40bbd8 <ferror@plt+0x8de8>
  40bc68:	stp	x21, x22, [sp, #48]
  40bc6c:	adrp	x22, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40bc70:	add	x22, x22, #0x450
  40bc74:	sub	x1, x22, #0xb0
  40bc78:	stp	x27, x28, [sp, #96]
  40bc7c:	adrp	x27, 42a000 <ferror@plt+0x27210>
  40bc80:	add	x27, x27, #0x390
  40bc84:	stp	x23, x24, [sp, #64]
  40bc88:	sub	x0, x22, #0x50
  40bc8c:	stp	x25, x26, [sp, #80]
  40bc90:	adrp	x24, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40bc94:	adrp	x21, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40bc98:	adrp	x28, 413000 <ferror@plt+0x10210>
  40bc9c:	adrp	x25, 42b000 <ferror@plt+0x28210>
  40bca0:	add	x23, x19, #0x328
  40bca4:	add	x24, x24, #0x810
  40bca8:	add	x21, x21, #0x878
  40bcac:	add	x28, x28, #0x928
  40bcb0:	add	x25, x25, #0x2b0
  40bcb4:	str	x1, [sp, #112]
  40bcb8:	str	x0, [x27, #632]
  40bcbc:	bl	402840 <putp@plt>
  40bcc0:	adrp	x0, 417000 <ferror@plt+0x14210>
  40bcc4:	add	x0, x0, #0x4a8
  40bcc8:	str	x0, [sp, #120]
  40bccc:	sub	x26, x22, #0x90
  40bcd0:	mov	x0, x26
  40bcd4:	bl	402840 <putp@plt>
  40bcd8:	bl	407cb0 <ferror@plt+0x4ec0>
  40bcdc:	ldr	w1, [x19, #204]
  40bce0:	ldr	x0, [x24, #16]
  40bce4:	tbz	w1, #6, 40c3e0 <ferror@plt+0x95f0>
  40bce8:	ldr	x3, [x21, #472]
  40bcec:	ldr	w1, [x22, #2452]
  40bcf0:	ldr	s0, [x27, #44]
  40bcf4:	fcvt	d0, s0
  40bcf8:	cbz	w1, 40c3d4 <ferror@plt+0x95e4>
  40bcfc:	ldr	x5, [sp, #120]
  40bd00:	ldr	x4, [x21, #472]
  40bd04:	mov	x2, x23
  40bd08:	mov	x1, x28
  40bd0c:	bl	404920 <ferror@plt+0x1b30>
  40bd10:	bl	4095f0 <ferror@plt+0x6800>
  40bd14:	ldr	x0, [sp, #112]
  40bd18:	bl	402840 <putp@plt>
  40bd1c:	ldr	x0, [x25]
  40bd20:	bl	402c40 <fflush@plt>
  40bd24:	ldr	w0, [x20, #72]
  40bd28:	cbnz	w0, 40bcd0 <ferror@plt+0x8ee0>
  40bd2c:	bl	408020 <ferror@plt+0x5230>
  40bd30:	ands	w26, w0, #0xff
  40bd34:	b.eq	40bccc <ferror@plt+0x8edc>  // b.none
  40bd38:	and	w0, w0, #0xff
  40bd3c:	cmp	w0, #0x48
  40bd40:	b.eq	40bd88 <ferror@plt+0x8f98>  // b.none
  40bd44:	b.le	40bd78 <ferror@plt+0x8f88>
  40bd48:	cmp	w0, #0x68
  40bd4c:	b.eq	40bd88 <ferror@plt+0x8f98>  // b.none
  40bd50:	cmp	w0, #0x71
  40bd54:	b.ne	40bccc <ferror@plt+0x8edc>  // b.any
  40bd58:	ldp	x29, x30, [sp, #16]
  40bd5c:	ldp	x19, x20, [sp, #32]
  40bd60:	ldp	x21, x22, [sp, #48]
  40bd64:	ldp	x23, x24, [sp, #64]
  40bd68:	ldp	x25, x26, [sp, #80]
  40bd6c:	ldp	x27, x28, [sp, #96]
  40bd70:	add	sp, sp, #0x130
  40bd74:	ret
  40bd78:	cmp	w0, #0x1b
  40bd7c:	b.eq	40bd58 <ferror@plt+0x8f68>  // b.none
  40bd80:	cmp	w0, #0x3f
  40bd84:	b.ne	40bccc <ferror@plt+0x8edc>  // b.any
  40bd88:	add	x28, x22, #0x10
  40bd8c:	sub	x27, x22, #0xb0
  40bd90:	sub	x22, x22, #0x90
  40bd94:	adrp	x0, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  40bd98:	add	x0, x0, #0x130
  40bd9c:	str	x0, [sp, #112]
  40bda0:	mov	x0, x28
  40bda4:	bl	402840 <putp@plt>
  40bda8:	adrp	x1, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40bdac:	add	x5, x1, #0x344
  40bdb0:	adrp	x1, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  40bdb4:	add	x4, x1, #0xd8c
  40bdb8:	adrp	x1, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  40bdbc:	add	x3, x1, #0x7d4
  40bdc0:	adrp	x1, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  40bdc4:	add	x2, x1, #0x21c
  40bdc8:	ldr	x0, [x24, #80]
  40bdcc:	mov	x1, x23
  40bdd0:	bl	404920 <ferror@plt+0x1b30>
  40bdd4:	bl	4095f0 <ferror@plt+0x6800>
  40bdd8:	mov	x0, x27
  40bddc:	bl	402840 <putp@plt>
  40bde0:	ldr	x0, [x25]
  40bde4:	bl	402c40 <fflush@plt>
  40bde8:	ldr	w0, [x20, #72]
  40bdec:	cbz	w0, 40c3b8 <ferror@plt+0x95c8>
  40bdf0:	cmp	w26, #0xa
  40bdf4:	cset	w23, ne  // ne = any
  40bdf8:	cmp	w26, #0x1b
  40bdfc:	csel	w23, w23, wzr, ne  // ne = any
  40be00:	bl	407cb0 <ferror@plt+0x4ec0>
  40be04:	mov	x0, x22
  40be08:	bl	402840 <putp@plt>
  40be0c:	cbz	w23, 40bd58 <ferror@plt+0x8f68>
  40be10:	add	x23, x19, #0x328
  40be14:	b	40bda0 <ferror@plt+0x8fb0>
  40be18:	ldr	w1, [x19, #200]
  40be1c:	stp	x21, x22, [sp, #48]
  40be20:	add	x22, x19, #0xf0
  40be24:	and	w21, w1, #0xff
  40be28:	add	w21, w21, #0x25
  40be2c:	and	w1, w1, #0xff
  40be30:	mov	x0, x22
  40be34:	stp	x23, x24, [sp, #64]
  40be38:	stp	x25, x26, [sp, #80]
  40be3c:	stp	x27, x28, [sp, #96]
  40be40:	str	w1, [sp, #120]
  40be44:	mov	w1, w21
  40be48:	bl	402c10 <strchr@plt>
  40be4c:	cbz	x0, 40c48c <ferror@plt+0x969c>
  40be50:	sub	w28, w0, w22
  40be54:	adrp	x22, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40be58:	add	x22, x22, #0x450
  40be5c:	sub	x0, x22, #0x90
  40be60:	adrp	x24, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40be64:	adrp	x25, 42b000 <ferror@plt+0x28210>
  40be68:	add	x22, x22, #0x10
  40be6c:	add	x24, x24, #0x810
  40be70:	add	x25, x25, #0x2b0
  40be74:	add	x23, x19, #0x328
  40be78:	mov	x21, #0x0                   	// #0
  40be7c:	mov	x27, #0x0                   	// #0
  40be80:	str	x0, [sp, #144]
  40be84:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40be88:	add	x0, x0, #0xd88
  40be8c:	str	x0, [sp, #128]
  40be90:	ldr	x0, [sp, #144]
  40be94:	bl	402840 <putp@plt>
  40be98:	bl	407cb0 <ferror@plt+0x4ec0>
  40be9c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40bea0:	add	x0, x0, #0x878
  40bea4:	str	x0, [sp, #112]
  40bea8:	cmp	x21, #0x0
  40beac:	cset	w26, ne  // ne = any
  40beb0:	cbz	x27, 40bf88 <ferror@plt+0x9198>
  40beb4:	mov	x0, x22
  40beb8:	bl	402840 <putp@plt>
  40bebc:	ldr	w1, [x19, #204]
  40bec0:	mov	x2, x27
  40bec4:	ldr	x0, [x24, #8]
  40bec8:	tbz	w1, #1, 40bed4 <ferror@plt+0x90e4>
  40becc:	ldr	x1, [sp, #112]
  40bed0:	ldr	x2, [x1, #312]
  40bed4:	mov	x1, x23
  40bed8:	bl	404920 <ferror@plt+0x1b30>
  40bedc:	bl	4095f0 <ferror@plt+0x6800>
  40bee0:	mov	w1, w26
  40bee4:	mov	w0, w28
  40bee8:	bl	407240 <ferror@plt+0x4450>
  40beec:	ldr	x0, [x25]
  40bef0:	bl	402c40 <fflush@plt>
  40bef4:	ldr	w26, [x20, #72]
  40bef8:	cbnz	w26, 40be90 <ferror@plt+0x90a0>
  40befc:	bl	408020 <ferror@plt+0x5230>
  40bf00:	mov	w2, w0
  40bf04:	cmp	w0, #0x0
  40bf08:	b.le	40be90 <ferror@plt+0x90a0>
  40bf0c:	cmp	w0, #0x82
  40bf10:	b.eq	40c6b8 <ferror@plt+0x98c8>  // b.none
  40bf14:	b.gt	40c570 <ferror@plt+0x9780>
  40bf18:	cmp	w0, #0x73
  40bf1c:	b.eq	40c6d8 <ferror@plt+0x98e8>  // b.none
  40bf20:	b.le	40c508 <ferror@plt+0x9718>
  40bf24:	cmp	w0, #0x77
  40bf28:	b.eq	40c748 <ferror@plt+0x9958>  // b.none
  40bf2c:	cmp	w0, #0x81
  40bf30:	b.ne	40bea8 <ferror@plt+0x90b8>  // b.any
  40bf34:	cmp	w28, #0x0
  40bf38:	b.le	40bea8 <ferror@plt+0x90b8>
  40bf3c:	sub	w28, w28, #0x1
  40bf40:	cbz	x21, 40bea8 <ferror@plt+0x90b8>
  40bf44:	ldr	w1, [x19, #204]
  40bf48:	sxtw	x0, w28
  40bf4c:	add	x2, x19, x0
  40bf50:	str	wzr, [x19, #356]
  40bf54:	and	w1, w1, #0xfffffdff
  40bf58:	str	w1, [x19, #204]
  40bf5c:	str	wzr, [x19, #368]
  40bf60:	add	x0, x0, #0xf0
  40bf64:	ldrb	w3, [x21]
  40bf68:	ldrb	w1, [x2, #240]
  40bf6c:	strb	w3, [x2, #240]
  40bf70:	strb	w1, [x21]
  40bf74:	add	x21, x19, x0
  40bf78:	cmp	x21, #0x0
  40bf7c:	cset	w26, ne  // ne = any
  40bf80:	cbnz	x27, 40beb4 <ferror@plt+0x90c4>
  40bf84:	nop
  40bf88:	ldr	w1, [sp, #120]
  40bf8c:	ldr	x0, [sp, #128]
  40bf90:	ldr	x27, [x0, w1, sxtw #3]
  40bf94:	b	40beb4 <ferror@plt+0x90c4>
  40bf98:	adrp	x0, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40bf9c:	ldr	w0, [x0, #3556]
  40bfa0:	cbnz	w0, 40bc58 <ferror@plt+0x8e68>
  40bfa4:	ldrsw	x1, [x19, #364]
  40bfa8:	ldr	x0, [x19, #1440]
  40bfac:	stp	x21, x22, [sp, #48]
  40bfb0:	adrp	x21, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40bfb4:	add	x21, x21, #0x878
  40bfb8:	ldr	x1, [x0, x1, lsl #3]
  40bfbc:	ldr	x0, [x21, #352]
  40bfc0:	ldr	w20, [x1]
  40bfc4:	mov	w1, w20
  40bfc8:	bl	404920 <ferror@plt+0x1b30>
  40bfcc:	bl	40a780 <ferror@plt+0x7990>
  40bfd0:	mov	w19, w0
  40bfd4:	mov	w0, #0x80000001            	// #-2147483647
  40bfd8:	cmp	w19, w0
  40bfdc:	b.le	40c010 <ferror@plt+0x9220>
  40bfe0:	add	w0, w0, #0x1
  40bfe4:	cmp	w19, w0
  40bfe8:	csel	w19, w19, w20, ne  // ne = any
  40bfec:	ldr	x0, [x21, #336]
  40bff0:	mov	w1, w19
  40bff4:	bl	404920 <ferror@plt+0x1b30>
  40bff8:	bl	40a780 <ferror@plt+0x7990>
  40bffc:	mov	w20, w0
  40c000:	mov	w0, #0x80000003            	// #-2147483645
  40c004:	cmp	w20, w0
  40c008:	b.ge	40c4c4 <ferror@plt+0x96d4>  // b.tcont
  40c00c:	nop
  40c010:	ldp	x21, x22, [sp, #48]
  40c014:	b	40bbd8 <ferror@plt+0x8de8>
  40c018:	adrp	x1, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40c01c:	ldr	w0, [x19, #204]
  40c020:	ldr	w1, [x1, #1368]
  40c024:	eor	w0, w0, #0x8
  40c028:	str	w0, [x19, #204]
  40c02c:	cbnz	w1, 40bbd8 <ferror@plt+0x8de8>
  40c030:	mov	x0, x19
  40c034:	bl	4052a8 <ferror@plt+0x24b8>
  40c038:	b	40bbd8 <ferror@plt+0x8de8>
  40c03c:	adrp	x0, 42a000 <ferror@plt+0x27210>
  40c040:	add	x0, x0, #0x390
  40c044:	ldr	w1, [x0, #616]
  40c048:	add	w1, w1, #0x1
  40c04c:	cmp	w1, #0x5
  40c050:	csel	w1, w1, wzr, le
  40c054:	str	w1, [x0, #616]
  40c058:	b	40bbd8 <ferror@plt+0x8de8>
  40c05c:	adrp	x0, 42a000 <ferror@plt+0x27210>
  40c060:	add	x0, x0, #0x390
  40c064:	ldr	w1, [x0, #620]
  40c068:	add	w1, w1, #0x1
  40c06c:	cmp	w1, #0x4
  40c070:	csel	w1, w1, wzr, le
  40c074:	str	w1, [x0, #620]
  40c078:	b	40bbd8 <ferror@plt+0x8de8>
  40c07c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40c080:	ldr	x0, [x0, #2296]
  40c084:	bl	4093c0 <ferror@plt+0x65d0>
  40c088:	bl	408020 <ferror@plt+0x5230>
  40c08c:	cmp	w0, #0x0
  40c090:	b.le	40bbd8 <ferror@plt+0x8de8>
  40c094:	cmp	w0, #0x61
  40c098:	b.eq	40c8b8 <ferror@plt+0x9ac8>  // b.none
  40c09c:	b.gt	40c868 <ferror@plt+0x9a78>
  40c0a0:	sub	w0, w0, #0x31
  40c0a4:	adrp	x1, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  40c0a8:	add	x1, x1, #0x130
  40c0ac:	mov	w2, #0x5b8                 	// #1464
  40c0b0:	cmp	w0, #0x4
  40c0b4:	smaddl	x0, w0, w2, x1
  40c0b8:	csel	x19, x0, x19, cc  // cc = lo, ul, last
  40c0bc:	str	x19, [x20, #8]
  40c0c0:	b	40bbd8 <ferror@plt+0x8de8>
  40c0c4:	adrp	x0, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40c0c8:	ldr	w0, [x0, #3532]
  40c0cc:	cbz	w0, 40c3e8 <ferror@plt+0x95f8>
  40c0d0:	ldrsw	x2, [x19, #364]
  40c0d4:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40c0d8:	ldr	x1, [x19, #1440]
  40c0dc:	ldr	x0, [x0, #2976]
  40c0e0:	ldr	x1, [x1, x2, lsl #3]
  40c0e4:	ldr	w19, [x1]
  40c0e8:	mov	w1, w19
  40c0ec:	bl	404920 <ferror@plt+0x1b30>
  40c0f0:	bl	40a780 <ferror@plt+0x7990>
  40c0f4:	mov	w1, #0x80000001            	// #-2147483647
  40c0f8:	cmp	w0, w1
  40c0fc:	b.le	40bbd8 <ferror@plt+0x8de8>
  40c100:	add	w1, w1, #0x1
  40c104:	cmp	w0, w1
  40c108:	csel	w0, w0, w19, ne  // ne = any
  40c10c:	cbz	w0, 40bbd8 <ferror@plt+0x8de8>
  40c110:	bl	40ac60 <ferror@plt+0x7e70>
  40c114:	b	40bbd8 <ferror@plt+0x8de8>
  40c118:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40c11c:	ldr	x0, [x0, #784]
  40c120:	ldr	x0, [x0, #24]
  40c124:	ldrsh	w0, [x0, #26]
  40c128:	cmp	w0, #0x0
  40c12c:	b.le	40c4a4 <ferror@plt+0x96b4>
  40c130:	stp	x21, x22, [sp, #48]
  40c134:	adrp	x22, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40c138:	add	x22, x22, #0x450
  40c13c:	add	x7, x22, #0x9a0
  40c140:	ldr	w0, [x19, #204]
  40c144:	ldp	w4, w3, [x19, #220]
  40c148:	stp	x23, x24, [sp, #64]
  40c14c:	ldr	w1, [x22, #264]
  40c150:	stp	x25, x26, [sp, #80]
  40c154:	orr	w5, w0, #0x800
  40c158:	ldp	w2, w26, [x19, #228]
  40c15c:	stp	x27, x28, [sp, #96]
  40c160:	stp	w0, w4, [x7, #-8]
  40c164:	stp	w3, w2, [x7]
  40c168:	str	w5, [x19, #204]
  40c16c:	str	w26, [x22, #2472]
  40c170:	cbnz	w1, 40c17c <ferror@plt+0x938c>
  40c174:	mov	x0, x19
  40c178:	bl	4052a8 <ferror@plt+0x24b8>
  40c17c:	add	x2, x19, #0xe8
  40c180:	adrp	x1, 42a000 <ferror@plt+0x27210>
  40c184:	sub	x0, x22, #0x50
  40c188:	stp	x2, x2, [sp, #136]
  40c18c:	adrp	x24, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40c190:	str	x0, [x1, #1544]
  40c194:	bl	402840 <putp@plt>
  40c198:	sub	x0, x22, #0x90
  40c19c:	adrp	x21, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40c1a0:	adrp	x28, 413000 <ferror@plt+0x10210>
  40c1a4:	adrp	x25, 42b000 <ferror@plt+0x28210>
  40c1a8:	add	x23, x19, #0x328
  40c1ac:	add	x24, x24, #0x810
  40c1b0:	add	x21, x21, #0x878
  40c1b4:	add	x28, x28, #0x928
  40c1b8:	add	x25, x25, #0x2b0
  40c1bc:	mov	w27, #0x54                  	// #84
  40c1c0:	str	x0, [sp, #152]
  40c1c4:	sub	x0, x22, #0xb0
  40c1c8:	str	x0, [sp, #128]
  40c1cc:	add	x0, x22, #0x10
  40c1d0:	str	x0, [sp, #120]
  40c1d4:	ldr	x0, [sp, #152]
  40c1d8:	bl	402840 <putp@plt>
  40c1dc:	bl	407cb0 <ferror@plt+0x4ec0>
  40c1e0:	ldr	x0, [sp, #120]
  40c1e4:	bl	402840 <putp@plt>
  40c1e8:	ldr	w1, [x19, #204]
  40c1ec:	ldr	x0, [x24]
  40c1f0:	tbz	w1, #3, 40c2b8 <ferror@plt+0x94c8>
  40c1f4:	ldr	x3, [x21, #472]
  40c1f8:	tbz	w1, #11, 40c2c0 <ferror@plt+0x94d0>
  40c1fc:	ldr	x4, [x21, #472]
  40c200:	tbz	w1, #10, 40c2c8 <ferror@plt+0x94d8>
  40c204:	ldr	x5, [x21, #472]
  40c208:	mov	w7, w26
  40c20c:	mov	w6, w27
  40c210:	mov	x2, x23
  40c214:	mov	x1, x28
  40c218:	str	x23, [sp]
  40c21c:	bl	404920 <ferror@plt+0x1b30>
  40c220:	bl	4095f0 <ferror@plt+0x6800>
  40c224:	ldr	x0, [sp, #128]
  40c228:	bl	402840 <putp@plt>
  40c22c:	ldr	x0, [x25]
  40c230:	bl	402c40 <fflush@plt>
  40c234:	ldr	w0, [x20, #72]
  40c238:	cbnz	w0, 40c1cc <ferror@plt+0x93dc>
  40c23c:	bl	408020 <ferror@plt+0x5230>
  40c240:	mov	w1, w0
  40c244:	cmp	w0, #0x0
  40c248:	b.le	40c1cc <ferror@plt+0x93dc>
  40c24c:	cmp	w0, #0x53
  40c250:	ldr	w0, [x22, #264]
  40c254:	b.eq	40c734 <ferror@plt+0x9944>  // b.none
  40c258:	b.gt	40c608 <ferror@plt+0x9818>
  40c25c:	cmp	w1, #0x48
  40c260:	b.eq	40c720 <ferror@plt+0x9930>  // b.none
  40c264:	b.le	40c5c8 <ferror@plt+0x97d8>
  40c268:	cmp	w1, #0x4d
  40c26c:	b.ne	40c280 <ferror@plt+0x9490>  // b.any
  40c270:	ldr	w26, [x19, #224]
  40c274:	mov	w27, w1
  40c278:	add	x2, x19, #0xe0
  40c27c:	str	x2, [sp, #136]
  40c280:	cbnz	w0, 40c1e0 <ferror@plt+0x93f0>
  40c284:	mov	x0, x19
  40c288:	str	w1, [sp, #112]
  40c28c:	bl	4052a8 <ferror@plt+0x24b8>
  40c290:	ldr	w1, [sp, #112]
  40c294:	cmp	w1, #0x71
  40c298:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  40c29c:	b.eq	40c818 <ferror@plt+0x9a28>  // b.none
  40c2a0:	ldr	x0, [sp, #120]
  40c2a4:	add	x23, x19, #0x328
  40c2a8:	bl	402840 <putp@plt>
  40c2ac:	ldr	w1, [x19, #204]
  40c2b0:	ldr	x0, [x24]
  40c2b4:	tbnz	w1, #3, 40c1f4 <ferror@plt+0x9404>
  40c2b8:	ldr	x3, [x21, #464]
  40c2bc:	tbnz	w1, #11, 40c1fc <ferror@plt+0x940c>
  40c2c0:	ldr	x4, [x21, #464]
  40c2c4:	tbnz	w1, #10, 40c204 <ferror@plt+0x9414>
  40c2c8:	ldr	x5, [x21, #464]
  40c2cc:	b	40c208 <ferror@plt+0x9418>
  40c2d0:	adrp	x0, 42a000 <ferror@plt+0x27210>
  40c2d4:	add	x0, x0, #0x390
  40c2d8:	ldr	w1, [x0, #624]
  40c2dc:	cmp	w1, #0x0
  40c2e0:	cset	w1, eq  // eq = none
  40c2e4:	str	w1, [x0, #624]
  40c2e8:	b	40bbd8 <ferror@plt+0x8de8>
  40c2ec:	adrp	x0, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40c2f0:	add	x0, x0, #0x450
  40c2f4:	ldr	w2, [x19, #204]
  40c2f8:	ldr	w1, [x0, #1092]
  40c2fc:	cmp	w1, #0x0
  40c300:	cset	w3, eq  // eq = none
  40c304:	str	w3, [x0, #1092]
  40c308:	tbnz	w2, #13, 40c328 <ferror@plt+0x9538>
  40c30c:	adrp	x2, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40c310:	add	x2, x2, #0x878
  40c314:	ldr	x0, [x2, #568]
  40c318:	cbnz	w1, 40c898 <ferror@plt+0x9aa8>
  40c31c:	ldr	x1, [x2, #472]
  40c320:	bl	404920 <ferror@plt+0x1b30>
  40c324:	bl	408d40 <ferror@plt+0x5f50>
  40c328:	adrp	x0, 42a000 <ferror@plt+0x27210>
  40c32c:	mov	w1, #0xffffffff            	// #-1
  40c330:	str	w1, [x0, #3900]
  40c334:	b	40bbd8 <ferror@plt+0x8de8>
  40c338:	ldr	w0, [x20, #48]
  40c33c:	cmp	w0, #0x1
  40c340:	b.le	40c4b4 <ferror@plt+0x96c4>
  40c344:	adrp	x1, 42a000 <ferror@plt+0x27210>
  40c348:	add	x1, x1, #0x390
  40c34c:	adrp	x2, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40c350:	add	x2, x2, #0x878
  40c354:	ldr	w3, [x1, #40]
  40c358:	ldr	x0, [x2, #384]
  40c35c:	cmp	w3, #0x0
  40c360:	cset	w4, eq  // eq = none
  40c364:	str	w4, [x1, #40]
  40c368:	cbnz	w3, 40c890 <ferror@plt+0x9aa0>
  40c36c:	ldr	x1, [x2, #472]
  40c370:	bl	404920 <ferror@plt+0x1b30>
  40c374:	bl	408d40 <ferror@plt+0x5f50>
  40c378:	b	40bbd8 <ferror@plt+0x8de8>
  40c37c:	adrp	x19, 42a000 <ferror@plt+0x27210>
  40c380:	add	x19, x19, #0x390
  40c384:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40c388:	add	x19, x19, #0x20
  40c38c:	ldr	w1, [x19, #580]
  40c390:	ldr	x0, [x0, #2880]
  40c394:	bl	404920 <ferror@plt+0x1b30>
  40c398:	bl	40a780 <ferror@plt+0x7990>
  40c39c:	mov	w1, #0x80000003            	// #-2147483645
  40c3a0:	cmp	w0, w1
  40c3a4:	b.lt	40bbd8 <ferror@plt+0x8de8>  // b.tstop
  40c3a8:	cmp	w0, #0x201
  40c3ac:	csinv	w0, w0, wzr, cc  // cc = lo, ul, last
  40c3b0:	str	w0, [x19, #580]
  40c3b4:	b	40bbd8 <ferror@plt+0x8de8>
  40c3b8:	bl	408020 <ferror@plt+0x5230>
  40c3bc:	ands	w26, w0, #0xff
  40c3c0:	b.ne	40c7d0 <ferror@plt+0x99e0>  // b.any
  40c3c4:	bl	407cb0 <ferror@plt+0x4ec0>
  40c3c8:	mov	x0, x22
  40c3cc:	bl	402840 <putp@plt>
  40c3d0:	b	40bda0 <ferror@plt+0x8fb0>
  40c3d4:	ldr	x5, [x24, #24]
  40c3d8:	ldr	x4, [x21, #464]
  40c3dc:	b	40bd04 <ferror@plt+0x8f14>
  40c3e0:	ldr	x3, [x21, #464]
  40c3e4:	b	40bcec <ferror@plt+0x8efc>
  40c3e8:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40c3ec:	ldr	x0, [x0, #2960]
  40c3f0:	bl	40a0a0 <ferror@plt+0x72b0>
  40c3f4:	b	40bbd8 <ferror@plt+0x8de8>
  40c3f8:	ldrsw	x1, [x19, #364]
  40c3fc:	ldr	x0, [x19, #1440]
  40c400:	stp	x21, x22, [sp, #48]
  40c404:	adrp	x21, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40c408:	add	x21, x21, #0x878
  40c40c:	ldr	x1, [x0, x1, lsl #3]
  40c410:	ldr	x0, [x21, #344]
  40c414:	ldr	w22, [x1]
  40c418:	mov	w1, w22
  40c41c:	bl	404920 <ferror@plt+0x1b30>
  40c420:	bl	40a780 <ferror@plt+0x7990>
  40c424:	mov	w19, w0
  40c428:	mov	w0, #0x80000001            	// #-2147483647
  40c42c:	cmp	w19, w0
  40c430:	b.le	40c010 <ferror@plt+0x9220>
  40c434:	add	w0, w0, #0x1
  40c438:	mov	w2, #0xf                   	// #15
  40c43c:	cmp	w19, w0
  40c440:	ldr	x0, [x21, #360]
  40c444:	csel	w19, w19, w22, ne  // ne = any
  40c448:	mov	w1, w19
  40c44c:	bl	404920 <ferror@plt+0x1b30>
  40c450:	bl	40a0a0 <ferror@plt+0x72b0>
  40c454:	ldrb	w1, [x0]
  40c458:	cmp	w1, #0x1b
  40c45c:	b.eq	40c010 <ferror@plt+0x9220>  // b.none
  40c460:	cbnz	w1, 40c908 <ferror@plt+0x9b18>
  40c464:	ldr	w0, [x20, #72]
  40c468:	mov	w20, #0xf                   	// #15
  40c46c:	cbnz	w0, 40c010 <ferror@plt+0x9220>
  40c470:	mov	w1, w20
  40c474:	mov	w0, w19
  40c478:	bl	402890 <kill@plt>
  40c47c:	cbz	w0, 40c010 <ferror@plt+0x9220>
  40c480:	bl	402d40 <__errno_location@plt>
  40c484:	ldr	x21, [x21, #232]
  40c488:	b	40c4e0 <ferror@plt+0x96f0>
  40c48c:	orr	w1, w21, #0x80
  40c490:	mov	x0, x22
  40c494:	mov	w28, #0x0                   	// #0
  40c498:	bl	402c10 <strchr@plt>
  40c49c:	cbz	x0, 40be54 <ferror@plt+0x9064>
  40c4a0:	b	40be50 <ferror@plt+0x9060>
  40c4a4:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40c4a8:	ldr	x0, [x0, #2304]
  40c4ac:	bl	408d40 <ferror@plt+0x5f50>
  40c4b0:	b	40bbd8 <ferror@plt+0x8de8>
  40c4b4:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40c4b8:	ldr	x0, [x0, #2592]
  40c4bc:	bl	408d40 <ferror@plt+0x5f50>
  40c4c0:	b	40bbd8 <ferror@plt+0x8de8>
  40c4c4:	mov	w2, w20
  40c4c8:	mov	w1, w19
  40c4cc:	mov	w0, #0x0                   	// #0
  40c4d0:	bl	402d60 <setpriority@plt>
  40c4d4:	cbz	w0, 40c010 <ferror@plt+0x9220>
  40c4d8:	bl	402d40 <__errno_location@plt>
  40c4dc:	ldr	x21, [x21, #224]
  40c4e0:	ldr	w0, [x0]
  40c4e4:	bl	402ae0 <strerror@plt>
  40c4e8:	mov	x3, x0
  40c4ec:	mov	w2, w20
  40c4f0:	mov	w1, w19
  40c4f4:	mov	x0, x21
  40c4f8:	bl	404920 <ferror@plt+0x1b30>
  40c4fc:	bl	408d40 <ferror@plt+0x5f50>
  40c500:	ldp	x21, x22, [sp, #48]
  40c504:	b	40bbd8 <ferror@plt+0x8de8>
  40c508:	cmp	w0, #0x61
  40c50c:	b.eq	40c7a0 <ferror@plt+0x99b0>  // b.none
  40c510:	b.le	40c55c <ferror@plt+0x976c>
  40c514:	cmp	w0, #0x64
  40c518:	b.ne	40c548 <ferror@plt+0x9758>  // b.any
  40c51c:	cbnz	x21, 40bea8 <ferror@plt+0x90b8>
  40c520:	add	x1, x19, w28, sxtw
  40c524:	ldrb	w0, [x1, #240]
  40c528:	eor	w0, w0, #0xffffff80
  40c52c:	strb	w0, [x1, #240]
  40c530:	str	wzr, [x19, #356]
  40c534:	ldr	w0, [x19, #204]
  40c538:	str	wzr, [x19, #368]
  40c53c:	and	w0, w0, #0xfffffdff
  40c540:	str	w0, [x19, #204]
  40c544:	nop
  40c548:	cmp	w2, #0x71
  40c54c:	ccmp	w2, #0x1b, #0x4, ne  // ne = any
  40c550:	b.eq	40bd58 <ferror@plt+0x8f68>  // b.none
  40c554:	add	x23, x19, #0x328
  40c558:	b	40bea8 <ferror@plt+0x90b8>
  40c55c:	cmp	w0, #0xa
  40c560:	b.eq	40c5a0 <ferror@plt+0x97b0>  // b.none
  40c564:	cmp	w0, #0x20
  40c568:	b.eq	40c51c <ferror@plt+0x972c>  // b.none
  40c56c:	b	40c548 <ferror@plt+0x9758>
  40c570:	cmp	w0, #0x85
  40c574:	b.eq	40c6cc <ferror@plt+0x98dc>  // b.none
  40c578:	b.le	40c5a8 <ferror@plt+0x97b8>
  40c57c:	cmp	w0, #0x87
  40c580:	b.eq	40c6cc <ferror@plt+0x98dc>  // b.none
  40c584:	sub	w2, w0, #0x86
  40c588:	tst	w2, #0xfffffffd
  40c58c:	b.ne	40bea8 <ferror@plt+0x90b8>  // b.any
  40c590:	cmp	x21, #0x0
  40c594:	mov	w0, #0x39                  	// #57
  40c598:	csel	w28, w28, w0, ne  // ne = any
  40c59c:	b	40bea8 <ferror@plt+0x90b8>
  40c5a0:	mov	x21, #0x0                   	// #0
  40c5a4:	b	40bea8 <ferror@plt+0x90b8>
  40c5a8:	cmp	w0, #0x83
  40c5ac:	b.eq	40c5a0 <ferror@plt+0x97b0>  // b.none
  40c5b0:	cmp	w0, #0x84
  40c5b4:	b.ne	40bea8 <ferror@plt+0x90b8>  // b.any
  40c5b8:	sxtw	x21, w28
  40c5bc:	add	x21, x21, #0xf0
  40c5c0:	add	x21, x19, x21
  40c5c4:	b	40bea8 <ferror@plt+0x90b8>
  40c5c8:	cmp	w1, #0x37
  40c5cc:	b.gt	40c5f0 <ferror@plt+0x9800>
  40c5d0:	cmp	w1, #0x2f
  40c5d4:	b.gt	40c5e0 <ferror@plt+0x97f0>
  40c5d8:	cbz	w0, 40c284 <ferror@plt+0x9494>
  40c5dc:	b	40c294 <ferror@plt+0x94a4>
  40c5e0:	ldr	x2, [sp, #136]
  40c5e4:	sub	w26, w1, #0x30
  40c5e8:	str	w26, [x2]
  40c5ec:	b	40c280 <ferror@plt+0x9490>
  40c5f0:	cmp	w1, #0x42
  40c5f4:	b.ne	40c280 <ferror@plt+0x9490>  // b.any
  40c5f8:	ldr	w2, [x19, #204]
  40c5fc:	eor	w2, w2, #0x8
  40c600:	str	w2, [x19, #204]
  40c604:	b	40c280 <ferror@plt+0x9490>
  40c608:	cmp	w1, #0x62
  40c60c:	b.eq	40c710 <ferror@plt+0x9920>  // b.none
  40c610:	b.le	40c634 <ferror@plt+0x9844>
  40c614:	cmp	w1, #0x77
  40c618:	b.eq	40c794 <ferror@plt+0x99a4>  // b.none
  40c61c:	cmp	w1, #0x7a
  40c620:	b.ne	40c5d8 <ferror@plt+0x97e8>  // b.any
  40c624:	ldr	w2, [x19, #204]
  40c628:	eor	w2, w2, #0x800
  40c62c:	str	w2, [x19, #204]
  40c630:	b	40c280 <ferror@plt+0x9490>
  40c634:	cmp	w1, #0x54
  40c638:	b.ne	40c650 <ferror@plt+0x9860>  // b.any
  40c63c:	ldr	x2, [sp, #144]
  40c640:	mov	w27, w1
  40c644:	ldr	w26, [x19, #232]
  40c648:	str	x2, [sp, #136]
  40c64c:	b	40c280 <ferror@plt+0x9490>
  40c650:	cmp	w1, #0x61
  40c654:	b.ne	40c280 <ferror@plt+0x9490>  // b.any
  40c658:	ldr	x2, [x20, #8]
  40c65c:	ldr	x19, [x2, #1448]
  40c660:	str	x19, [x20, #8]
  40c664:	ldr	w2, [x19, #204]
  40c668:	ldp	w5, w4, [x19, #220]
  40c66c:	orr	w6, w2, #0x800
  40c670:	str	w6, [x19, #204]
  40c674:	add	x6, x22, #0x9a0
  40c678:	ldp	w3, w26, [x19, #228]
  40c67c:	str	w26, [x22, #2472]
  40c680:	stp	w2, w5, [x6, #-8]
  40c684:	stp	w4, w3, [x6]
  40c688:	cbnz	w0, 40c6a4 <ferror@plt+0x98b4>
  40c68c:	mov	x0, x19
  40c690:	str	w1, [sp, #112]
  40c694:	bl	4052a8 <ferror@plt+0x24b8>
  40c698:	ldr	w26, [x19, #232]
  40c69c:	ldr	w0, [x22, #264]
  40c6a0:	ldr	w1, [sp, #112]
  40c6a4:	add	x2, x19, #0xe8
  40c6a8:	stp	x2, x2, [sp, #136]
  40c6ac:	mov	w27, #0x54                  	// #84
  40c6b0:	cbz	w0, 40c284 <ferror@plt+0x9494>
  40c6b4:	b	40c294 <ferror@plt+0x94a4>
  40c6b8:	cmp	w28, #0x38
  40c6bc:	b.gt	40bea8 <ferror@plt+0x90b8>
  40c6c0:	add	w28, w28, #0x1
  40c6c4:	cbnz	x21, 40bf44 <ferror@plt+0x9154>
  40c6c8:	b	40bea8 <ferror@plt+0x90b8>
  40c6cc:	cmp	x21, #0x0
  40c6d0:	csel	w28, w28, wzr, ne  // ne = any
  40c6d4:	b	40bea8 <ferror@plt+0x90b8>
  40c6d8:	cbnz	x21, 40bea8 <ferror@plt+0x90b8>
  40c6dc:	add	x0, x19, w28, sxtw
  40c6e0:	ldr	w1, [x19, #204]
  40c6e4:	mov	w2, #0xfffffdfd            	// #-515
  40c6e8:	and	w1, w1, w2
  40c6ec:	ldrb	w0, [x0, #240]
  40c6f0:	str	wzr, [x19, #356]
  40c6f4:	and	w0, w0, #0x7f
  40c6f8:	str	wzr, [x19, #368]
  40c6fc:	sub	w0, w0, #0x25
  40c700:	and	w0, w0, #0xff
  40c704:	str	w0, [sp, #120]
  40c708:	stp	w0, w1, [x19, #200]
  40c70c:	b	40bf88 <ferror@plt+0x9198>
  40c710:	ldr	w2, [x19, #204]
  40c714:	eor	w2, w2, #0x400
  40c718:	str	w2, [x19, #204]
  40c71c:	b	40c280 <ferror@plt+0x9490>
  40c720:	add	x2, x19, #0xe4
  40c724:	ldr	w26, [x19, #228]
  40c728:	mov	w27, w1
  40c72c:	str	x2, [sp, #136]
  40c730:	b	40c280 <ferror@plt+0x9490>
  40c734:	add	x2, x19, #0xdc
  40c738:	ldr	w26, [x19, #220]
  40c73c:	mov	w27, w1
  40c740:	str	x2, [sp, #136]
  40c744:	b	40c280 <ferror@plt+0x9490>
  40c748:	ldr	x19, [x19, #1456]
  40c74c:	add	x28, x19, #0xf0
  40c750:	ldr	w1, [x19, #200]
  40c754:	mov	x0, x28
  40c758:	str	x19, [x20, #8]
  40c75c:	and	w21, w1, #0xff
  40c760:	and	w1, w1, #0xff
  40c764:	add	w21, w21, #0x25
  40c768:	str	w1, [sp, #120]
  40c76c:	mov	w1, w21
  40c770:	str	w2, [sp, #136]
  40c774:	bl	402c10 <strchr@plt>
  40c778:	mov	x27, x0
  40c77c:	ldr	w2, [sp, #136]
  40c780:	cbz	x0, 40c7a8 <ferror@plt+0x99b8>
  40c784:	sub	w28, w27, w28
  40c788:	mov	x21, #0x0                   	// #0
  40c78c:	mov	x27, #0x0                   	// #0
  40c790:	b	40c548 <ferror@plt+0x9758>
  40c794:	ldr	x2, [x20, #8]
  40c798:	ldr	x19, [x2, #1456]
  40c79c:	b	40c660 <ferror@plt+0x9870>
  40c7a0:	ldr	x19, [x19, #1448]
  40c7a4:	b	40c74c <ferror@plt+0x995c>
  40c7a8:	orr	w1, w21, #0x80
  40c7ac:	mov	x0, x28
  40c7b0:	str	w2, [sp, #136]
  40c7b4:	bl	402c10 <strchr@plt>
  40c7b8:	ldr	w2, [sp, #136]
  40c7bc:	mov	x27, x0
  40c7c0:	cbnz	x0, 40c784 <ferror@plt+0x9994>
  40c7c4:	mov	w28, #0x0                   	// #0
  40c7c8:	mov	x21, #0x0                   	// #0
  40c7cc:	b	40c548 <ferror@plt+0x9758>
  40c7d0:	cmp	w26, #0x1b
  40c7d4:	cset	w23, ne  // ne = any
  40c7d8:	cmp	w26, #0xa
  40c7dc:	csel	w23, w23, wzr, ne  // ne = any
  40c7e0:	ands	w0, w0, #0xff
  40c7e4:	ldr	x19, [x20, #8]
  40c7e8:	b.eq	40c8a0 <ferror@plt+0x9ab0>  // b.none
  40c7ec:	cmp	w0, #0x61
  40c7f0:	b.eq	40c8c4 <ferror@plt+0x9ad4>  // b.none
  40c7f4:	b.gt	40c87c <ferror@plt+0x9a8c>
  40c7f8:	ldr	x2, [sp, #112]
  40c7fc:	sub	w0, w0, #0x31
  40c800:	mov	w1, #0x5b8                 	// #1464
  40c804:	cmp	w0, #0x4
  40c808:	smaddl	x0, w0, w1, x2
  40c80c:	csel	x19, x0, x19, cc  // cc = lo, ul, last
  40c810:	str	x19, [x20, #8]
  40c814:	b	40be0c <ferror@plt+0x901c>
  40c818:	cmp	w1, #0x71
  40c81c:	b.ne	40bd58 <ferror@plt+0x8f68>  // b.any
  40c820:	add	x2, x22, #0x9a4
  40c824:	ldr	w0, [x22, #264]
  40c828:	ldr	w1, [x22, #2456]
  40c82c:	str	w1, [x19, #204]
  40c830:	ldp	s0, s3, [x2, #-8]
  40c834:	ldp	s2, s1, [x2]
  40c838:	mov	v0.s[1], v3.s[0]
  40c83c:	mov	v0.s[2], v2.s[0]
  40c840:	mov	v0.s[3], v1.s[0]
  40c844:	stur	q0, [x19, #220]
  40c848:	cbnz	w0, 40bd58 <ferror@plt+0x8f68>
  40c84c:	mov	x0, x19
  40c850:	bl	4052a8 <ferror@plt+0x24b8>
  40c854:	ldp	x21, x22, [sp, #48]
  40c858:	ldp	x23, x24, [sp, #64]
  40c85c:	ldp	x25, x26, [sp, #80]
  40c860:	ldp	x27, x28, [sp, #96]
  40c864:	b	40bbd8 <ferror@plt+0x8de8>
  40c868:	cmp	w0, #0x77
  40c86c:	b.ne	40c0bc <ferror@plt+0x92cc>  // b.any
  40c870:	ldr	x19, [x19, #1456]
  40c874:	str	x19, [x20, #8]
  40c878:	b	40bbd8 <ferror@plt+0x8de8>
  40c87c:	cmp	w0, #0x77
  40c880:	b.ne	40c810 <ferror@plt+0x9a20>  // b.any
  40c884:	ldr	x19, [x19, #1456]
  40c888:	str	x19, [x20, #8]
  40c88c:	b	40be0c <ferror@plt+0x901c>
  40c890:	ldr	x1, [x2, #464]
  40c894:	b	40c370 <ferror@plt+0x9580>
  40c898:	ldr	x1, [x2, #464]
  40c89c:	b	40c320 <ferror@plt+0x9530>
  40c8a0:	ldr	x0, [x21, #128]
  40c8a4:	bl	4093c0 <ferror@plt+0x65d0>
  40c8a8:	bl	408020 <ferror@plt+0x5230>
  40c8ac:	cmp	w0, #0x0
  40c8b0:	b.gt	40c7ec <ferror@plt+0x99fc>
  40c8b4:	b	40be0c <ferror@plt+0x901c>
  40c8b8:	ldr	x19, [x19, #1448]
  40c8bc:	str	x19, [x20, #8]
  40c8c0:	b	40bbd8 <ferror@plt+0x8de8>
  40c8c4:	ldr	x19, [x19, #1448]
  40c8c8:	str	x19, [x20, #8]
  40c8cc:	b	40be0c <ferror@plt+0x901c>
  40c8d0:	cmp	x0, x19
  40c8d4:	b.eq	40bbc8 <ferror@plt+0x8dd8>  // b.none
  40c8d8:	movi	v1.2s, #0x4f, lsl #24
  40c8dc:	fcmpe	s0, s1
  40c8e0:	b.pl	40bbc8 <ferror@plt+0x8dd8>  // b.nfrst
  40c8e4:	fcmpe	s0, #0.0
  40c8e8:	b.mi	40bbc8 <ferror@plt+0x8dd8>  // b.first
  40c8ec:	fmov	s1, #-1.000000000000000000e+00
  40c8f0:	fcmpe	s0, s1
  40c8f4:	b.le	40bc40 <ferror@plt+0x8e50>
  40c8f8:	ldp	x21, x22, [sp, #48]
  40c8fc:	str	s0, [x27, #44]
  40c900:	ldp	x27, x28, [sp, #96]
  40c904:	b	40bbd8 <ferror@plt+0x8de8>
  40c908:	bl	402730 <signal_name_to_number@plt>
  40c90c:	ldr	w1, [x20, #72]
  40c910:	mov	w20, w0
  40c914:	cbnz	w1, 40c010 <ferror@plt+0x9220>
  40c918:	cmp	w0, #0x0
  40c91c:	b.gt	40c470 <ferror@plt+0x9680>
  40c920:	b.eq	40c010 <ferror@plt+0x9220>  // b.none
  40c924:	ldr	x0, [x21, #104]
  40c928:	bl	408d40 <ferror@plt+0x5f50>
  40c92c:	ldp	x21, x22, [sp, #48]
  40c930:	b	40bbd8 <ferror@plt+0x8de8>
  40c934:	mov	w1, #0x2c                  	// #44
  40c938:	strb	w1, [x0]
  40c93c:	b	40bba8 <ferror@plt+0x8db8>
  40c940:	stp	x29, x30, [sp, #-48]!
  40c944:	cmp	w0, #0x43
  40c948:	mov	x29, sp
  40c94c:	stp	x19, x20, [sp, #16]
  40c950:	adrp	x19, 42b000 <ferror@plt+0x28210>
  40c954:	add	x19, x19, #0x350
  40c958:	ldr	x20, [x19, #8]
  40c95c:	b.eq	40caa4 <ferror@plt+0x9cb4>  // b.none
  40c960:	b.gt	40c990 <ferror@plt+0x9ba0>
  40c964:	cmp	w0, #0x32
  40c968:	b.eq	40cacc <ferror@plt+0x9cdc>  // b.none
  40c96c:	cmp	w0, #0x33
  40c970:	b.ne	40c9bc <ferror@plt+0x9bcc>  // b.any
  40c974:	ldr	w1, [x19, #68]
  40c978:	cbnz	w1, 40ca10 <ferror@plt+0x9c20>
  40c97c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40c980:	ldp	x19, x20, [sp, #16]
  40c984:	ldp	x29, x30, [sp], #48
  40c988:	ldr	x0, [x0, #2624]
  40c98c:	b	408d40 <ferror@plt+0x5f50>
  40c990:	cmp	w0, #0x6d
  40c994:	b.eq	40ca90 <ferror@plt+0x9ca0>  // b.none
  40c998:	cmp	w0, #0x74
  40c99c:	b.ne	40c9f0 <ferror@plt+0x9c00>  // b.any
  40c9a0:	ldr	w0, [x20, #204]
  40c9a4:	tbnz	w0, #13, 40ca70 <ferror@plt+0x9c80>
  40c9a8:	orr	w0, w0, #0x2000
  40c9ac:	str	w0, [x20, #204]
  40c9b0:	ldp	x19, x20, [sp, #16]
  40c9b4:	ldp	x29, x30, [sp], #48
  40c9b8:	ret
  40c9bc:	cmp	w0, #0x31
  40c9c0:	b.ne	40c9b0 <ferror@plt+0x9bc0>  // b.any
  40c9c4:	ldr	w1, [x20, #204]
  40c9c8:	and	w2, w1, #0xffff7fff
  40c9cc:	eor	w0, w1, #0x8000
  40c9d0:	tst	x1, #0x400000
  40c9d4:	csel	w0, w0, w2, eq  // eq = none
  40c9d8:	and	w0, w0, #0xffbfffff
  40c9dc:	orr	w0, w0, #0x2000
  40c9e0:	str	w0, [x20, #204]
  40c9e4:	ldp	x19, x20, [sp, #16]
  40c9e8:	ldp	x29, x30, [sp], #48
  40c9ec:	ret
  40c9f0:	cmp	w0, #0x6c
  40c9f4:	b.ne	40c9b0 <ferror@plt+0x9bc0>  // b.any
  40c9f8:	ldr	w0, [x20, #204]
  40c9fc:	eor	w0, w0, #0x4000
  40ca00:	str	w0, [x20, #204]
  40ca04:	ldp	x19, x20, [sp, #16]
  40ca08:	ldp	x29, x30, [sp], #48
  40ca0c:	ret
  40ca10:	str	x21, [sp, #32]
  40ca14:	adrp	x21, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40ca18:	add	x21, x21, #0x878
  40ca1c:	sub	w1, w1, #0x1
  40ca20:	ldr	x0, [x21, #440]
  40ca24:	bl	404920 <ferror@plt+0x1b30>
  40ca28:	bl	40a780 <ferror@plt+0x7990>
  40ca2c:	mov	w1, #0x80000003            	// #-2147483645
  40ca30:	cmp	w0, w1
  40ca34:	b.lt	40cb40 <ferror@plt+0x9d50>  // b.tstop
  40ca38:	tbnz	w0, #31, 40cb64 <ferror@plt+0x9d74>
  40ca3c:	ldr	w1, [x19, #68]
  40ca40:	cmp	w1, w0
  40ca44:	b.le	40cb64 <ferror@plt+0x9d74>
  40ca48:	ldr	w1, [x20, #204]
  40ca4c:	adrp	x2, 42a000 <ferror@plt+0x27210>
  40ca50:	mov	w3, #0x2000                	// #8192
  40ca54:	and	w1, w1, #0xffff7fff
  40ca58:	movk	w3, #0x40, lsl #16
  40ca5c:	str	w0, [x2, #3904]
  40ca60:	orr	w0, w1, w3
  40ca64:	ldr	x21, [sp, #32]
  40ca68:	str	w0, [x20, #204]
  40ca6c:	b	40c9b0 <ferror@plt+0x9bc0>
  40ca70:	ldr	w1, [x20, #212]
  40ca74:	add	w1, w1, #0x1
  40ca78:	cmp	w1, #0x2
  40ca7c:	b.le	40cb38 <ferror@plt+0x9d48>
  40ca80:	and	w0, w0, #0xffffdfff
  40ca84:	str	w0, [x20, #204]
  40ca88:	str	wzr, [x20, #212]
  40ca8c:	b	40c9b0 <ferror@plt+0x9bc0>
  40ca90:	ldr	w0, [x20, #204]
  40ca94:	tbnz	w0, #12, 40cb10 <ferror@plt+0x9d20>
  40ca98:	orr	w0, w0, #0x1000
  40ca9c:	str	w0, [x20, #204]
  40caa0:	b	40c9b0 <ferror@plt+0x9bc0>
  40caa4:	adrp	x0, 42a000 <ferror@plt+0x27210>
  40caa8:	ldr	w1, [x20, #204]
  40caac:	ldr	w0, [x0, #948]
  40cab0:	cbz	w0, 40cab8 <ferror@plt+0x9cc8>
  40cab4:	tbz	w1, #4, 40cb48 <ferror@plt+0x9d58>
  40cab8:	eor	w1, w1, #0x80000
  40cabc:	str	w1, [x20, #204]
  40cac0:	ldp	x19, x20, [sp, #16]
  40cac4:	ldp	x29, x30, [sp], #48
  40cac8:	ret
  40cacc:	ldr	w0, [x19, #68]
  40cad0:	cbz	w0, 40c97c <ferror@plt+0x9b8c>
  40cad4:	adrp	x1, 42a000 <ferror@plt+0x27210>
  40cad8:	add	x1, x1, #0x390
  40cadc:	ldr	w0, [x20, #204]
  40cae0:	mov	w4, #0xffffffff            	// #-1
  40cae4:	ldr	w3, [x1, #2992]
  40cae8:	eor	w2, w0, #0x400000
  40caec:	str	w4, [x1, #2992]
  40caf0:	cmp	w3, #0x0
  40caf4:	csel	w0, w2, w0, lt  // lt = tstop
  40caf8:	orr	w1, w0, #0x8000
  40cafc:	tst	x0, #0x400000
  40cb00:	csel	w0, w1, w0, eq  // eq = none
  40cb04:	orr	w0, w0, #0x2000
  40cb08:	str	w0, [x20, #204]
  40cb0c:	b	40c9b0 <ferror@plt+0x9bc0>
  40cb10:	ldr	w1, [x20, #216]
  40cb14:	add	w1, w1, #0x1
  40cb18:	cmp	w1, #0x2
  40cb1c:	b.le	40cb30 <ferror@plt+0x9d40>
  40cb20:	and	w0, w0, #0xffffefff
  40cb24:	str	w0, [x20, #204]
  40cb28:	str	wzr, [x20, #216]
  40cb2c:	b	40c9b0 <ferror@plt+0x9bc0>
  40cb30:	str	w1, [x20, #216]
  40cb34:	b	40c9b0 <ferror@plt+0x9bc0>
  40cb38:	str	w1, [x20, #212]
  40cb3c:	b	40c9b0 <ferror@plt+0x9bc0>
  40cb40:	ldr	x21, [sp, #32]
  40cb44:	b	40c9b0 <ferror@plt+0x9bc0>
  40cb48:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40cb4c:	add	x1, x20, #0x328
  40cb50:	ldr	x0, [x0, #2344]
  40cb54:	bl	404920 <ferror@plt+0x1b30>
  40cb58:	ldp	x19, x20, [sp, #16]
  40cb5c:	ldp	x29, x30, [sp], #48
  40cb60:	b	408d40 <ferror@plt+0x5f50>
  40cb64:	ldp	x19, x20, [sp, #16]
  40cb68:	ldr	x0, [x21, #432]
  40cb6c:	ldr	x21, [sp, #32]
  40cb70:	ldp	x29, x30, [sp], #48
  40cb74:	b	408d40 <ferror@plt+0x5f50>
  40cb78:	sub	sp, sp, #0x8a0
  40cb7c:	stp	x29, x30, [sp]
  40cb80:	mov	x29, sp
  40cb84:	stp	x21, x22, [sp, #32]
  40cb88:	adrp	x22, 42a000 <ferror@plt+0x27210>
  40cb8c:	add	x22, x22, #0x390
  40cb90:	stp	x25, x26, [sp, #64]
  40cb94:	adrp	x25, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40cb98:	add	x25, x25, #0x450
  40cb9c:	ldr	w3, [x22, #36]
  40cba0:	add	x2, x25, #0x9b0
  40cba4:	stp	x19, x20, [sp, #16]
  40cba8:	mov	x21, x0
  40cbac:	stp	x23, x24, [sp, #48]
  40cbb0:	mov	x23, x1
  40cbb4:	stp	x27, x28, [sp, #80]
  40cbb8:	mov	x27, x2
  40cbbc:	strb	wzr, [x25, #2480]
  40cbc0:	cbz	w3, 40cbe0 <ferror@plt+0x9df0>
  40cbc4:	mov	x0, x2
  40cbc8:	adrp	x2, 413000 <ferror@plt+0x10210>
  40cbcc:	add	x2, x2, #0x720
  40cbd0:	ldrb	w1, [x2], #1
  40cbd4:	mov	x27, x0
  40cbd8:	strb	w1, [x0], #1
  40cbdc:	cbnz	w1, 40cbd0 <ferror@plt+0x9de0>
  40cbe0:	ldr	w0, [x21, #348]
  40cbe4:	add	x1, x21, #0x64
  40cbe8:	str	x1, [sp, #96]
  40cbec:	mov	x20, #0x0                   	// #0
  40cbf0:	cmp	w0, #0x0
  40cbf4:	b.le	40cc6c <ferror@plt+0x9e7c>
  40cbf8:	adrp	x1, 42b000 <ferror@plt+0x28210>
  40cbfc:	add	x1, x1, #0x350
  40cc00:	add	x24, x1, #0xcd0
  40cc04:	str	x1, [sp, #104]
  40cc08:	ldr	x1, [sp, #96]
  40cc0c:	ldrb	w19, [x1, x20]
  40cc10:	cmp	w19, #0x3c
  40cc14:	b.hi	40cc60 <ferror@plt+0x9e70>  // b.pmore
  40cc18:	adrp	x1, 413000 <ferror@plt+0x10210>
  40cc1c:	add	x1, x1, #0xf18
  40cc20:	ldrh	w1, [x1, w19, uxtw #1]
  40cc24:	adr	x2, 40cc30 <ferror@plt+0x9e40>
  40cc28:	add	x1, x2, w1, sxth #2
  40cc2c:	br	x1
  40cc30:	ldr	x1, [sp, #104]
  40cc34:	ldr	w2, [x22, #1992]
  40cc38:	ldr	w0, [x22, #1996]
  40cc3c:	ldr	w1, [x1, #64]
  40cc40:	ldr	x4, [x23, #264]
  40cc44:	lsl	x1, x4, x1
  40cc48:	ldr	w3, [x21, #204]
  40cc4c:	and	w3, w3, #0x20000
  40cc50:	bl	404cc0 <ferror@plt+0x1ed0>
  40cc54:	mov	x26, x0
  40cc58:	cbnz	x26, 40cde8 <ferror@plt+0x9ff8>
  40cc5c:	ldr	w0, [x21, #348]
  40cc60:	add	x20, x20, #0x1
  40cc64:	cmp	w0, w20
  40cc68:	b.gt	40cc08 <ferror@plt+0x9e18>
  40cc6c:	ldr	w0, [x21, #204]
  40cc70:	tbnz	w0, #16, 40cd24 <ferror@plt+0x9f34>
  40cc74:	tbz	w0, #8, 40cc88 <ferror@plt+0x9e98>
  40cc78:	ldrb	w0, [x23, #28]
  40cc7c:	add	x23, x21, #0x288
  40cc80:	cmp	w0, #0x52
  40cc84:	b.eq	40cc8c <ferror@plt+0x9e9c>  // b.none
  40cc88:	add	x23, x21, #0x2c8
  40cc8c:	ldr	x1, [x21, #1424]
  40cc90:	ldrb	w0, [x1]
  40cc94:	cbz	w0, 40ccb4 <ferror@plt+0x9ec4>
  40cc98:	add	x19, x25, #0x9b0
  40cc9c:	mov	x0, x19
  40cca0:	bl	402cc0 <strstr@plt>
  40cca4:	cbz	x0, 40ccb4 <ferror@plt+0x9ec4>
  40cca8:	sub	x0, x0, x19
  40ccac:	mov	w26, w0
  40ccb0:	tbz	w0, #31, 40e784 <ferror@plt+0xb994>
  40ccb4:	add	x20, sp, #0xa0
  40ccb8:	mov	x1, #0x800                 	// #2048
  40ccbc:	mov	x3, x23
  40ccc0:	mov	x0, x20
  40ccc4:	add	x5, x25, #0xa0
  40ccc8:	add	x4, x25, #0x9b0
  40cccc:	adrp	x2, 413000 <ferror@plt+0x10210>
  40ccd0:	add	x2, x2, #0x9e0
  40ccd4:	bl	4028f0 <snprintf@plt>
  40ccd8:	ldr	w1, [x25, #264]
  40ccdc:	cbz	w1, 40e4fc <ferror@plt+0xb70c>
  40cce0:	mov	x1, x20
  40cce4:	tbnz	w0, #31, 40cd18 <ferror@plt+0x9f28>
  40cce8:	cmp	w0, #0x7ff
  40ccec:	b.gt	40eba8 <ferror@plt+0xbdb8>
  40ccf0:	add	x1, x20, w0, sxtw
  40ccf4:	cmp	x1, x20
  40ccf8:	b.hi	40cd0c <ferror@plt+0x9f1c>  // b.pmore
  40ccfc:	b	40cd18 <ferror@plt+0x9f28>
  40cd00:	sub	x1, x1, #0x1
  40cd04:	cmp	x1, x20
  40cd08:	b.ls	40cd18 <ferror@plt+0x9f28>  // b.plast
  40cd0c:	ldurb	w0, [x1, #-1]
  40cd10:	cmp	w0, #0x20
  40cd14:	b.eq	40cd00 <ferror@plt+0x9f10>  // b.none
  40cd18:	strb	wzr, [x1]
  40cd1c:	mov	x0, x20
  40cd20:	bl	402840 <putp@plt>
  40cd24:	add	x0, x25, #0x9b0
  40cd28:	ldp	x29, x30, [sp]
  40cd2c:	ldp	x19, x20, [sp, #16]
  40cd30:	ldp	x21, x22, [sp, #32]
  40cd34:	ldp	x23, x24, [sp, #48]
  40cd38:	ldp	x25, x26, [sp, #64]
  40cd3c:	ldp	x27, x28, [sp, #80]
  40cd40:	add	sp, sp, #0x8a0
  40cd44:	ret
  40cd48:	sub	w0, w19, #0x2d
  40cd4c:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40cd50:	add	x26, x6, #0x550
  40cd54:	ldr	w4, [x22, #624]
  40cd58:	add	x0, x23, w0, sxtw #3
  40cd5c:	add	x2, x22, #0x468
  40cd60:	sbfiz	x1, x19, #5, #32
  40cd64:	ldr	w28, [x21, #204]
  40cd68:	sxtw	x8, w19
  40cd6c:	strb	wzr, [x26, #48]
  40cd70:	ldr	x3, [x0, #928]
  40cd74:	str	x8, [sp, #120]
  40cd78:	cmp	w4, #0x0
  40cd7c:	add	x5, x26, #0x30
  40cd80:	ldr	w4, [x2, x1]
  40cd84:	and	w28, w28, #0x20000
  40cd88:	ccmp	x3, #0x0, #0x0, ne  // ne = any
  40cd8c:	b.eq	40cdb8 <ferror@plt+0x9fc8>  // b.none
  40cd90:	mov	x0, x5
  40cd94:	adrp	x2, 413000 <ferror@plt+0x10210>
  40cd98:	mov	x1, #0x80                  	// #128
  40cd9c:	add	x2, x2, #0x960
  40cda0:	str	w4, [sp, #112]
  40cda4:	str	x5, [sp, #128]
  40cda8:	bl	4028f0 <snprintf@plt>
  40cdac:	ldr	w4, [sp, #112]
  40cdb0:	cmp	w4, w0
  40cdb4:	b.lt	40e544 <ferror@plt+0xb754>  // b.tstop
  40cdb8:	cmp	w28, #0x0
  40cdbc:	add	x0, x22, #0x10
  40cdc0:	add	x2, x22, #0x8
  40cdc4:	adrp	x6, 413000 <ferror@plt+0x10210>
  40cdc8:	add	x5, x26, #0x30
  40cdcc:	csel	x2, x2, x0, ne  // ne = any
  40cdd0:	add	x6, x6, #0x720
  40cdd4:	mov	w3, w4
  40cdd8:	mov	x0, x24
  40cddc:	mov	x26, x24
  40cde0:	mov	x1, #0x200                 	// #512
  40cde4:	bl	4028f0 <snprintf@plt>
  40cde8:	ldr	w0, [x21, #1408]
  40cdec:	cbnz	w0, 40cf90 <ferror@plt+0xa1a0>
  40cdf0:	ldrb	w0, [x27]
  40cdf4:	cbz	w0, 40ce00 <ferror@plt+0xa010>
  40cdf8:	ldrb	w0, [x27, #1]!
  40cdfc:	cbnz	w0, 40cdf8 <ferror@plt+0xa008>
  40ce00:	ldrb	w0, [x26], #1
  40ce04:	mov	x1, x27
  40ce08:	strb	w0, [x27], #1
  40ce0c:	cbnz	w0, 40ce00 <ferror@plt+0xa010>
  40ce10:	ldr	w0, [x21, #348]
  40ce14:	add	x20, x20, #0x1
  40ce18:	mov	x27, x1
  40ce1c:	cmp	w0, w20
  40ce20:	b.gt	40cc08 <ferror@plt+0x9e18>
  40ce24:	b	40cc6c <ferror@plt+0x9e7c>
  40ce28:	ldp	x0, x1, [x23, #32]
  40ce2c:	ldr	w28, [x21, #204]
  40ce30:	add	x1, x0, x1
  40ce34:	tbz	w28, #6, 40ce44 <ferror@plt+0xa054>
  40ce38:	ldp	x0, x2, [x23, #48]
  40ce3c:	add	x0, x0, x2
  40ce40:	add	x1, x1, x0
  40ce44:	add	x0, x1, x1, lsl #1
  40ce48:	adrp	x3, 42b000 <ferror@plt+0x28210>
  40ce4c:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40ce50:	add	x26, x6, #0x550
  40ce54:	add	x0, x1, x0, lsl #3
  40ce58:	ldr	w4, [x22, #624]
  40ce5c:	ldr	x3, [x3, #816]
  40ce60:	lsl	x0, x0, #2
  40ce64:	add	x2, x22, #0x468
  40ce68:	sbfiz	x1, x19, #5, #32
  40ce6c:	and	w5, w28, #0x20000
  40ce70:	str	w5, [sp, #112]
  40ce74:	strb	wzr, [x26, #688]
  40ce78:	cmp	w4, #0x0
  40ce7c:	udiv	x5, x0, x3
  40ce80:	ldr	w28, [x2, x1]
  40ce84:	add	x10, x26, #0x2b0
  40ce88:	ccmp	x0, x3, #0x2, ne  // ne = any
  40ce8c:	b.cc	40cf30 <ferror@plt+0xa140>  // b.lo, b.ul, b.last
  40ce90:	mov	x0, #0xf5c3                	// #62915
  40ce94:	lsr	x4, x5, #2
  40ce98:	movk	x0, #0x5c28, lsl #16
  40ce9c:	mov	x6, #0x8888888888888888    	// #-8608480567731124088
  40cea0:	movk	x0, #0xc28f, lsl #32
  40cea4:	movk	x6, #0x8889
  40cea8:	movk	x0, #0x28f5, lsl #48
  40ceac:	adrp	x2, 413000 <ferror@plt+0x10210>
  40ceb0:	mov	x1, #0x80                  	// #128
  40ceb4:	add	x2, x2, #0x988
  40ceb8:	umulh	x4, x4, x0
  40cebc:	mov	x0, x10
  40cec0:	str	x10, [sp, #136]
  40cec4:	lsr	x4, x4, #2
  40cec8:	add	x3, x4, x4, lsl #1
  40cecc:	umulh	x11, x4, x6
  40ced0:	add	x3, x4, x3, lsl #3
  40ced4:	lsr	x11, x11, #5
  40ced8:	sub	w5, w5, w3, lsl #2
  40cedc:	mov	x3, x11
  40cee0:	lsl	x9, x11, #4
  40cee4:	sub	x9, x9, x11
  40cee8:	sub	x9, x4, x9, lsl #2
  40ceec:	stp	x9, x11, [sp, #120]
  40cef0:	mov	w4, w9
  40cef4:	bl	4028f0 <snprintf@plt>
  40cef8:	cmp	w28, w0
  40cefc:	b.ge	40cf30 <ferror@plt+0xa140>  // b.tcont
  40cf00:	ldp	x9, x11, [sp, #120]
  40cf04:	adrp	x2, 413000 <ferror@plt+0x10210>
  40cf08:	ldr	x10, [sp, #136]
  40cf0c:	add	x2, x2, #0x998
  40cf10:	mov	x1, #0x80                  	// #128
  40cf14:	str	x10, [sp, #120]
  40cf18:	mov	x0, x10
  40cf1c:	mov	w4, w9
  40cf20:	mov	x3, x11
  40cf24:	bl	4028f0 <snprintf@plt>
  40cf28:	cmp	w28, w0
  40cf2c:	b.lt	40e9a4 <ferror@plt+0xbbb4>  // b.tstop
  40cf30:	ldr	w0, [sp, #112]
  40cf34:	add	x2, x22, #0x8
  40cf38:	adrp	x6, 413000 <ferror@plt+0x10210>
  40cf3c:	add	x5, x26, #0x2b0
  40cf40:	cmp	w0, #0x0
  40cf44:	add	x0, x22, #0x10
  40cf48:	mov	w4, w28
  40cf4c:	add	x6, x6, #0x720
  40cf50:	csel	x2, x2, x0, ne  // ne = any
  40cf54:	b	40cdd4 <ferror@plt+0x9fe4>
  40cf58:	ldr	w1, [x21, #204]
  40cf5c:	mov	w2, #0x310000              	// #3211264
  40cf60:	tst	w1, w2
  40cf64:	b.ne	40cc60 <ferror@plt+0x9e70>  // b.any
  40cf68:	ldrb	w2, [x23, #28]
  40cf6c:	cmp	w2, #0x52
  40cf70:	b.eq	40ed30 <ferror@plt+0xbf40>  // b.none
  40cf74:	add	x0, x21, #0x288
  40cf78:	cmp	w19, #0x3b
  40cf7c:	add	x8, x21, #0x2c8
  40cf80:	csel	x26, x8, x0, ne  // ne = any
  40cf84:	ldr	w0, [x21, #1408]
  40cf88:	cbz	w0, 40cdf0 <ferror@plt+0xa000>
  40cf8c:	nop
  40cf90:	ldr	x28, [x21, #1400]
  40cf94:	cbnz	x28, 40cfa4 <ferror@plt+0xa1b4>
  40cf98:	b	40cdf0 <ferror@plt+0xa000>
  40cf9c:	ldr	x28, [x28]
  40cfa0:	cbz	x28, 40cdf0 <ferror@plt+0xa000>
  40cfa4:	ldr	w0, [x28, #48]
  40cfa8:	cmp	w19, w0
  40cfac:	b.ne	40cf9c <ferror@plt+0xa1ac>  // b.any
  40cfb0:	ldr	w0, [x28, #40]
  40cfb4:	ldr	x1, [x28, #32]
  40cfb8:	cmp	w0, #0x3c
  40cfbc:	b.eq	40e268 <ferror@plt+0xb478>  // b.none
  40cfc0:	cmp	w0, #0x3e
  40cfc4:	b.eq	40e28c <ferror@plt+0xb49c>  // b.none
  40cfc8:	ldr	x2, [x28, #16]
  40cfcc:	mov	x0, x26
  40cfd0:	blr	x2
  40cfd4:	cbz	x0, 40e278 <ferror@plt+0xb488>
  40cfd8:	ldr	w0, [x28, #44]
  40cfdc:	cbnz	w0, 40cf9c <ferror@plt+0xa1ac>
  40cfe0:	adrp	x0, 417000 <ferror@plt+0x14210>
  40cfe4:	add	x0, x0, #0x4a8
  40cfe8:	ldp	x29, x30, [sp]
  40cfec:	ldp	x19, x20, [sp, #16]
  40cff0:	ldp	x21, x22, [sp, #32]
  40cff4:	ldp	x23, x24, [sp, #48]
  40cff8:	ldp	x25, x26, [sp, #64]
  40cffc:	ldp	x27, x28, [sp, #80]
  40d000:	add	sp, sp, #0x8a0
  40d004:	ret
  40d008:	adrp	x1, 42b000 <ferror@plt+0x28210>
  40d00c:	ldr	w0, [x23, #916]
  40d010:	ldr	x1, [x1, #656]
  40d014:	blr	x1
  40d018:	ldr	w28, [x21, #204]
  40d01c:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40d020:	add	x26, x6, #0x550
  40d024:	ldr	w4, [x22, #2952]
  40d028:	add	x5, x26, #0x30
  40d02c:	sxtw	x3, w0
  40d030:	str	w4, [sp, #112]
  40d034:	nop
  40d038:	mov	x0, x5
  40d03c:	str	x5, [sp, #120]
  40d040:	adrp	x2, 413000 <ferror@plt+0x10210>
  40d044:	mov	x1, #0x80                  	// #128
  40d048:	add	x2, x2, #0x960
  40d04c:	strb	wzr, [x26, #48]
  40d050:	bl	4028f0 <snprintf@plt>
  40d054:	and	w28, w28, #0x20000
  40d058:	ldr	w4, [sp, #112]
  40d05c:	cmp	w4, w0
  40d060:	b.ge	40cdb8 <ferror@plt+0x9fc8>  // b.tcont
  40d064:	sub	w1, w4, #0x1
  40d068:	mov	w0, #0x7e                  	// #126
  40d06c:	cmp	w1, w0
  40d070:	mov	w2, #0x7f                  	// #127
  40d074:	ldr	x5, [sp, #120]
  40d078:	csel	w0, w1, w0, ls  // ls = plast
  40d07c:	cmp	w1, #0x7e
  40d080:	mov	w1, #0x2b                  	// #43
  40d084:	csel	w4, w4, w2, ls  // ls = plast
  40d088:	strb	w1, [x5, w0, sxtw]
  40d08c:	strb	wzr, [x5, w4, sxtw]
  40d090:	b	40cdb8 <ferror@plt+0x9fc8>
  40d094:	ldr	w5, [x21, #204]
  40d098:	ldr	w1, [x21, #368]
  40d09c:	and	w5, w5, #0x40000
  40d0a0:	str	w5, [sp, #120]
  40d0a4:	ldr	w26, [x21, #372]
  40d0a8:	ldr	x28, [x23, #488]
  40d0ac:	cbz	w1, 40d29c <ferror@plt+0xa4ac>
  40d0b0:	mov	x0, x28
  40d0b4:	str	w1, [sp, #112]
  40d0b8:	bl	402780 <strlen@plt>
  40d0bc:	ldr	w1, [sp, #112]
  40d0c0:	adrp	x3, 417000 <ferror@plt+0x14210>
  40d0c4:	add	x3, x3, #0x4a8
  40d0c8:	add	x6, x25, #0xf30
  40d0cc:	cmp	w1, w0
  40d0d0:	add	x28, x28, w1, sxtw
  40d0d4:	csel	x3, x3, x28, ge  // ge = tcont
  40d0d8:	mov	x0, x6
  40d0dc:	adrp	x2, 414000 <ferror@plt+0x11210>
  40d0e0:	mov	x1, #0x200                 	// #512
  40d0e4:	add	x2, x2, #0xc38
  40d0e8:	str	x6, [sp, #112]
  40d0ec:	bl	4028f0 <snprintf@plt>
  40d0f0:	ldr	w5, [sp, #120]
  40d0f4:	cmp	w0, w26
  40d0f8:	b.le	40d128 <ferror@plt+0xa338>
  40d0fc:	sub	w1, w26, #0x1
  40d100:	mov	w0, #0x1fe                 	// #510
  40d104:	cmp	w1, w0
  40d108:	mov	w2, #0x1ff                 	// #511
  40d10c:	ldr	x6, [sp, #112]
  40d110:	csel	w0, w1, w0, ls  // ls = plast
  40d114:	cmp	w1, #0x1fe
  40d118:	mov	w1, #0x2b                  	// #43
  40d11c:	csel	w26, w26, w2, ls  // ls = plast
  40d120:	strb	w1, [x6, w0, sxtw]
  40d124:	strb	wzr, [x6, w26, sxtw]
  40d128:	cmp	w5, #0x0
  40d12c:	add	x0, x22, #0x10
  40d130:	add	x2, x22, #0x8
  40d134:	adrp	x6, 413000 <ferror@plt+0x10210>
  40d138:	csel	x2, x2, x0, ne  // ne = any
  40d13c:	add	x6, x6, #0x720
  40d140:	add	x5, x25, #0xf30
  40d144:	mov	w4, w26
  40d148:	b	40cdd4 <ferror@plt+0x9fe4>
  40d14c:	ldr	w2, [x22, #2888]
  40d150:	ldr	w0, [x22, #2892]
  40d154:	ldr	x1, [x23, #344]
  40d158:	ldr	w3, [x21, #204]
  40d15c:	and	w3, w3, #0x20000
  40d160:	bl	404cc0 <ferror@plt+0x1ed0>
  40d164:	mov	x26, x0
  40d168:	b	40cc58 <ferror@plt+0x9e68>
  40d16c:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40d170:	add	x26, x6, #0x550
  40d174:	ldr	w0, [x22, #624]
  40d178:	add	x5, x26, #0x30
  40d17c:	ldrsw	x3, [x23, #924]
  40d180:	ldr	w28, [x21, #204]
  40d184:	cmp	w0, #0x0
  40d188:	strb	wzr, [x26, #48]
  40d18c:	ccmp	x3, #0x0, #0x0, ne  // ne = any
  40d190:	ldr	w4, [x22, #2376]
  40d194:	and	w28, w28, #0x20000
  40d198:	b.eq	40cdb8 <ferror@plt+0x9fc8>  // b.none
  40d19c:	mov	x0, x5
  40d1a0:	adrp	x2, 413000 <ferror@plt+0x10210>
  40d1a4:	mov	x1, #0x80                  	// #128
  40d1a8:	add	x2, x2, #0x960
  40d1ac:	str	w4, [sp, #112]
  40d1b0:	str	x5, [sp, #120]
  40d1b4:	bl	4028f0 <snprintf@plt>
  40d1b8:	ldr	w4, [sp, #112]
  40d1bc:	cmp	w4, w0
  40d1c0:	b.ge	40cdb8 <ferror@plt+0x9fc8>  // b.tcont
  40d1c4:	b	40d064 <ferror@plt+0xa274>
  40d1c8:	ldr	w4, [x22, #2344]
  40d1cc:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40d1d0:	add	x26, x6, #0x550
  40d1d4:	ldrsw	x3, [x23, #868]
  40d1d8:	ldr	w28, [x21, #204]
  40d1dc:	add	x5, x26, #0x30
  40d1e0:	str	w4, [sp, #112]
  40d1e4:	b	40d038 <ferror@plt+0xa248>
  40d1e8:	ldr	w0, [x21, #368]
  40d1ec:	str	w0, [sp, #112]
  40d1f0:	ldr	x28, [x23, #504]
  40d1f4:	cbnz	w0, 40e434 <ferror@plt+0xb644>
  40d1f8:	ldr	w0, [x21, #204]
  40d1fc:	ldrb	w2, [x28]
  40d200:	ldr	w1, [x21, #372]
  40d204:	and	w0, w0, #0x40000
  40d208:	str	w1, [sp, #144]
  40d20c:	str	w0, [sp, #152]
  40d210:	cbz	w2, 40eec4 <ferror@plt+0xc0d4>
  40d214:	adrp	x3, 414000 <ferror@plt+0x11210>
  40d218:	mov	x1, x28
  40d21c:	add	x26, x3, #0x1d0
  40d220:	mov	w5, #0x0                   	// #0
  40d224:	nop
  40d228:	ldrb	w0, [x26, w2, sxtw]
  40d22c:	cmp	w0, #0x1
  40d230:	and	x2, x0, #0xff
  40d234:	b.gt	40e740 <ferror@plt+0xb950>
  40d238:	add	x1, x1, x2
  40d23c:	add	w5, w5, w0
  40d240:	ldrb	w2, [x1]
  40d244:	cbnz	w2, 40d228 <ferror@plt+0xa438>
  40d248:	ldr	w0, [sp, #144]
  40d24c:	sub	x4, x1, x28
  40d250:	sub	w4, w4, w5
  40d254:	add	w26, w4, w0
  40d258:	mov	x3, x28
  40d25c:	add	x0, x25, #0xd30
  40d260:	adrp	x2, 414000 <ferror@plt+0x11210>
  40d264:	mov	x1, #0x200                 	// #512
  40d268:	add	x2, x2, #0xc38
  40d26c:	bl	4028f0 <snprintf@plt>
  40d270:	cmp	w0, w26
  40d274:	b.gt	40ea8c <ferror@plt+0xbc9c>
  40d278:	ldr	w0, [sp, #152]
  40d27c:	b	40d99c <ferror@plt+0xabac>
  40d280:	ldr	w5, [x21, #204]
  40d284:	ldr	w1, [x21, #368]
  40d288:	and	w5, w5, #0x40000
  40d28c:	str	w5, [sp, #120]
  40d290:	ldr	w26, [x21, #372]
  40d294:	ldr	x28, [x23, #496]
  40d298:	cbnz	w1, 40d0b0 <ferror@plt+0xa2c0>
  40d29c:	add	x6, x25, #0xf30
  40d2a0:	mov	x3, x28
  40d2a4:	b	40d0d8 <ferror@plt+0xa2e8>
  40d2a8:	ldr	w1, [x21, #368]
  40d2ac:	ldr	x0, [x23, #480]
  40d2b0:	ldr	w5, [x21, #204]
  40d2b4:	ldr	x28, [x0]
  40d2b8:	and	w5, w5, #0x40000
  40d2bc:	str	w5, [sp, #120]
  40d2c0:	ldr	w26, [x21, #372]
  40d2c4:	cbnz	w1, 40d0b0 <ferror@plt+0xa2c0>
  40d2c8:	add	x6, x25, #0xf30
  40d2cc:	mov	x3, x28
  40d2d0:	b	40d0d8 <ferror@plt+0xa2e8>
  40d2d4:	ldr	w0, [x23]
  40d2d8:	add	x28, x25, #0xf30
  40d2dc:	bl	4028d0 <lookup_wchan@plt>
  40d2e0:	ldr	w26, [x22, #2184]
  40d2e4:	ldr	w5, [x21, #204]
  40d2e8:	mov	x3, x0
  40d2ec:	adrp	x2, 414000 <ferror@plt+0x11210>
  40d2f0:	mov	x0, x28
  40d2f4:	and	w5, w5, #0x40000
  40d2f8:	add	x2, x2, #0xc38
  40d2fc:	mov	x1, #0x200                 	// #512
  40d300:	str	w5, [sp, #112]
  40d304:	bl	4028f0 <snprintf@plt>
  40d308:	cmp	w26, w0
  40d30c:	ldr	w5, [sp, #112]
  40d310:	b.ge	40d128 <ferror@plt+0xa338>  // b.tcont
  40d314:	sub	w0, w26, #0x1
  40d318:	mov	w1, #0x1fe                 	// #510
  40d31c:	cmp	w0, w1
  40d320:	mov	w2, #0x1ff                 	// #511
  40d324:	csel	w1, w0, w1, ls  // ls = plast
  40d328:	cmp	w0, #0x1fe
  40d32c:	csel	w26, w26, w2, ls  // ls = plast
  40d330:	adrp	x0, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40d334:	add	x0, x0, #0x550
  40d338:	mov	w2, #0x2b                  	// #43
  40d33c:	strb	w2, [x28, w1, sxtw]
  40d340:	mov	w1, #0x1                   	// #1
  40d344:	strb	wzr, [x28, w26, sxtw]
  40d348:	str	w1, [x0, #304]
  40d34c:	str	w1, [x0, #452]
  40d350:	b	40d128 <ferror@plt+0xa338>
  40d354:	ldr	w0, [x21, #204]
  40d358:	add	x5, x23, #0x308
  40d35c:	tbz	w0, #7, 40d368 <ferror@plt+0xa578>
  40d360:	ldr	x1, [x23, #472]
  40d364:	ldr	x5, [x1]
  40d368:	tbz	w0, #1, 40d3ac <ferror@plt+0xa5bc>
  40d36c:	ldrb	w3, [x23, #31]
  40d370:	cbz	w3, 40d3ac <ferror@plt+0xa5bc>
  40d374:	cmp	w3, #0x64
  40d378:	b.ls	40e970 <ferror@plt+0xbb80>  // b.plast
  40d37c:	mov	x4, x5
  40d380:	adrp	x0, 42e000 <kb_main_total@@LIBPROCPS_0+0x2cc8>
  40d384:	adrp	x3, 413000 <ferror@plt+0x10210>
  40d388:	add	x0, x0, #0x130
  40d38c:	add	x3, x3, #0x940
  40d390:	adrp	x2, 413000 <ferror@plt+0x10210>
  40d394:	mov	x1, #0x20000               	// #131072
  40d398:	add	x2, x2, #0x948
  40d39c:	str	x0, [sp, #112]
  40d3a0:	bl	4028f0 <snprintf@plt>
  40d3a4:	ldr	w0, [x21, #204]
  40d3a8:	ldr	x5, [sp, #112]
  40d3ac:	and	w28, w0, #0x40000
  40d3b0:	ldr	w2, [x21, #368]
  40d3b4:	ldr	w26, [x21, #372]
  40d3b8:	cbz	w2, 40e6a0 <ferror@plt+0xb8b0>
  40d3bc:	mov	x0, x5
  40d3c0:	str	x5, [sp, #112]
  40d3c4:	str	w2, [sp, #120]
  40d3c8:	bl	402780 <strlen@plt>
  40d3cc:	ldr	x5, [sp, #112]
  40d3d0:	adrp	x3, 417000 <ferror@plt+0x14210>
  40d3d4:	ldr	w2, [sp, #120]
  40d3d8:	add	x3, x3, #0x4a8
  40d3dc:	cmp	w2, w0
  40d3e0:	add	x1, x5, w2, sxtw
  40d3e4:	add	x5, x25, #0xf30
  40d3e8:	csel	x3, x3, x1, ge  // ge = tcont
  40d3ec:	mov	x0, x5
  40d3f0:	adrp	x2, 414000 <ferror@plt+0x11210>
  40d3f4:	mov	x1, #0x200                 	// #512
  40d3f8:	add	x2, x2, #0xc38
  40d3fc:	str	x5, [sp, #112]
  40d400:	bl	4028f0 <snprintf@plt>
  40d404:	cmp	w0, w26
  40d408:	b.le	40d438 <ferror@plt+0xa648>
  40d40c:	sub	w1, w26, #0x1
  40d410:	mov	w0, #0x1fe                 	// #510
  40d414:	cmp	w1, w0
  40d418:	mov	w2, #0x1ff                 	// #511
  40d41c:	ldr	x5, [sp, #112]
  40d420:	csel	w0, w1, w0, ls  // ls = plast
  40d424:	cmp	w1, #0x1fe
  40d428:	mov	w1, #0x2b                  	// #43
  40d42c:	csel	w26, w26, w2, ls  // ls = plast
  40d430:	strb	w1, [x5, w0, sxtw]
  40d434:	strb	wzr, [x5, w26, sxtw]
  40d438:	cmp	w28, #0x0
  40d43c:	b	40d12c <ferror@plt+0xa33c>
  40d440:	ldr	x3, [x23, #424]
  40d444:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40d448:	add	x26, x6, #0x550
  40d44c:	mov	x1, #0x80                  	// #128
  40d450:	add	x28, x26, #0xb0
  40d454:	adrp	x2, 413000 <ferror@plt+0x10210>
  40d458:	mov	x0, x28
  40d45c:	add	x2, x2, #0x968
  40d460:	bl	4028f0 <snprintf@plt>
  40d464:	ldrb	w0, [x26, #176]
  40d468:	mov	x1, x28
  40d46c:	mov	w2, #0x2e                  	// #46
  40d470:	cbz	w0, 40d488 <ferror@plt+0xa698>
  40d474:	nop
  40d478:	cmp	w0, #0x30
  40d47c:	b.eq	40e39c <ferror@plt+0xb5ac>  // b.none
  40d480:	ldrb	w0, [x1, #1]!
  40d484:	cbnz	w0, 40d478 <ferror@plt+0xa688>
  40d488:	ldr	w4, [x22, #2216]
  40d48c:	add	x5, x25, #0xf30
  40d490:	ldr	w28, [x21, #204]
  40d494:	mov	x0, x5
  40d498:	add	x3, x26, #0xb0
  40d49c:	adrp	x2, 414000 <ferror@plt+0x11210>
  40d4a0:	mov	x1, #0x200                 	// #512
  40d4a4:	add	x2, x2, #0xc38
  40d4a8:	str	x5, [sp, #112]
  40d4ac:	and	w28, w28, #0x40000
  40d4b0:	str	w4, [sp, #120]
  40d4b4:	bl	4028f0 <snprintf@plt>
  40d4b8:	ldr	w4, [sp, #120]
  40d4bc:	ldr	x5, [sp, #112]
  40d4c0:	cmp	w4, w0
  40d4c4:	b.ge	40d4f0 <ferror@plt+0xa700>  // b.tcont
  40d4c8:	sub	w1, w4, #0x1
  40d4cc:	mov	w0, #0x1fe                 	// #510
  40d4d0:	cmp	w1, w0
  40d4d4:	mov	w2, #0x1ff                 	// #511
  40d4d8:	csel	w0, w1, w0, ls  // ls = plast
  40d4dc:	cmp	w1, #0x1fe
  40d4e0:	csel	w4, w4, w2, ls  // ls = plast
  40d4e4:	mov	w1, #0x2b                  	// #43
  40d4e8:	strb	w1, [x5, w0, sxtw]
  40d4ec:	strb	wzr, [x5, w4, sxtw]
  40d4f0:	cmp	w28, #0x0
  40d4f4:	add	x0, x22, #0x10
  40d4f8:	add	x2, x22, #0x8
  40d4fc:	adrp	x6, 413000 <ferror@plt+0x10210>
  40d500:	csel	x2, x2, x0, ne  // ne = any
  40d504:	add	x6, x6, #0x720
  40d508:	add	x5, x25, #0xf30
  40d50c:	b	40cdd4 <ferror@plt+0x9fe4>
  40d510:	ldrb	w3, [x23, #28]
  40d514:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40d518:	add	x26, x6, #0x550
  40d51c:	ldr	w28, [x21, #204]
  40d520:	add	x5, x26, #0x230
  40d524:	mov	x1, #0x80                  	// #128
  40d528:	ldr	w26, [x22, #2120]
  40d52c:	mov	x0, x5
  40d530:	adrp	x2, 413000 <ferror@plt+0x10210>
  40d534:	add	x2, x2, #0x980
  40d538:	str	x5, [sp, #112]
  40d53c:	bl	4028f0 <snprintf@plt>
  40d540:	and	w28, w28, #0x40000
  40d544:	add	x0, x22, #0x10
  40d548:	ldr	x5, [sp, #112]
  40d54c:	cmp	w28, #0x0
  40d550:	add	x1, x22, #0x8
  40d554:	mov	w4, w26
  40d558:	csel	x2, x1, x0, ne  // ne = any
  40d55c:	mov	w3, w26
  40d560:	mov	x0, x24
  40d564:	mov	x26, x24
  40d568:	adrp	x6, 413000 <ferror@plt+0x10210>
  40d56c:	mov	x1, #0x200                 	// #512
  40d570:	add	x6, x6, #0x720
  40d574:	bl	4028f0 <snprintf@plt>
  40d578:	b	40cde8 <ferror@plt+0x9ff8>
  40d57c:	ldr	w1, [x22, #2088]
  40d580:	ldr	x0, [x23, #296]
  40d584:	ldr	w2, [x21, #204]
  40d588:	and	w2, w2, #0x20000
  40d58c:	bl	404a68 <ferror@plt+0x1c78>
  40d590:	mov	x26, x0
  40d594:	b	40cc58 <ferror@plt+0x9e68>
  40d598:	ldr	w1, [x22, #2056]
  40d59c:	ldr	x0, [x23, #432]
  40d5a0:	ldr	w2, [x21, #204]
  40d5a4:	and	w2, w2, #0x20000
  40d5a8:	bl	404a68 <ferror@plt+0x1c78>
  40d5ac:	mov	x26, x0
  40d5b0:	b	40cc58 <ferror@plt+0x9e68>
  40d5b4:	ldr	w1, [x22, #2024]
  40d5b8:	ldr	x0, [x23, #440]
  40d5bc:	ldr	w2, [x21, #204]
  40d5c0:	and	w2, w2, #0x20000
  40d5c4:	bl	404a68 <ferror@plt+0x1c78>
  40d5c8:	mov	x26, x0
  40d5cc:	b	40cc58 <ferror@plt+0x9e68>
  40d5d0:	ldr	x1, [sp, #104]
  40d5d4:	ldr	w2, [x22, #1960]
  40d5d8:	ldr	w0, [x22, #1964]
  40d5dc:	ldr	w1, [x1, #64]
  40d5e0:	ldr	x4, [x23, #288]
  40d5e4:	b	40cc44 <ferror@plt+0x9e54>
  40d5e8:	ldr	x1, [sp, #104]
  40d5ec:	ldr	w2, [x22, #1928]
  40d5f0:	ldr	w0, [x22, #1932]
  40d5f4:	ldr	w1, [x1, #64]
  40d5f8:	ldr	x4, [x23, #272]
  40d5fc:	b	40cc44 <ferror@plt+0x9e54>
  40d600:	ldr	x1, [sp, #104]
  40d604:	ldr	w2, [x22, #1896]
  40d608:	ldr	w0, [x22, #1900]
  40d60c:	ldr	w1, [x1, #64]
  40d610:	ldr	x4, [x23, #256]
  40d614:	b	40cc44 <ferror@plt+0x9e54>
  40d618:	ldr	w1, [x22, #2504]
  40d61c:	ldr	x0, [x23, #16]
  40d620:	ldr	w2, [x21, #204]
  40d624:	and	w2, w2, #0x20000
  40d628:	bl	404a68 <ferror@plt+0x1c78>
  40d62c:	mov	x26, x0
  40d630:	b	40cc58 <ferror@plt+0x9e68>
  40d634:	ldr	w1, [x22, #2472]
  40d638:	ldr	x0, [x23, #8]
  40d63c:	ldr	w2, [x21, #204]
  40d640:	and	w2, w2, #0x20000
  40d644:	bl	404a68 <ferror@plt+0x1c78>
  40d648:	mov	x26, x0
  40d64c:	b	40cc58 <ferror@plt+0x9e68>
  40d650:	ldr	w1, [x21, #368]
  40d654:	ldr	x0, [x23, #464]
  40d658:	b	40d2b0 <ferror@plt+0xa4c0>
  40d65c:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40d660:	add	x26, x6, #0x550
  40d664:	ldr	w0, [x22, #624]
  40d668:	add	x5, x26, #0x30
  40d66c:	ldrsw	x3, [x23, #920]
  40d670:	ldr	w28, [x21, #204]
  40d674:	cmp	w0, #0x0
  40d678:	strb	wzr, [x26, #48]
  40d67c:	ccmp	x3, #0x0, #0x0, ne  // ne = any
  40d680:	ldr	w4, [x22, #2408]
  40d684:	and	w28, w28, #0x20000
  40d688:	b.ne	40d19c <ferror@plt+0xa3ac>  // b.any
  40d68c:	b	40cdb8 <ferror@plt+0x9fc8>
  40d690:	ldr	w2, [x22, #2856]
  40d694:	ldr	w0, [x22, #2860]
  40d698:	ldr	x1, [x23, #312]
  40d69c:	ldr	w3, [x21, #204]
  40d6a0:	and	w3, w3, #0x20000
  40d6a4:	bl	404cc0 <ferror@plt+0x1ed0>
  40d6a8:	mov	x26, x0
  40d6ac:	b	40cc58 <ferror@plt+0x9e68>
  40d6b0:	ldr	w2, [x22, #2824]
  40d6b4:	ldr	w0, [x22, #2828]
  40d6b8:	ldr	x1, [x23, #336]
  40d6bc:	ldr	w3, [x21, #204]
  40d6c0:	and	w3, w3, #0x20000
  40d6c4:	bl	404cc0 <ferror@plt+0x1ed0>
  40d6c8:	mov	x26, x0
  40d6cc:	b	40cc58 <ferror@plt+0x9e68>
  40d6d0:	ldr	w2, [x22, #2792]
  40d6d4:	ldr	w0, [x22, #2796]
  40d6d8:	ldr	x1, [x23, #328]
  40d6dc:	ldr	w3, [x21, #204]
  40d6e0:	and	w3, w3, #0x20000
  40d6e4:	bl	404cc0 <ferror@plt+0x1ed0>
  40d6e8:	mov	x26, x0
  40d6ec:	b	40cc58 <ferror@plt+0x9e68>
  40d6f0:	ldr	x3, [x23, #1032]
  40d6f4:	add	x5, x25, #0xf30
  40d6f8:	ldr	w28, [x21, #204]
  40d6fc:	mov	x0, x5
  40d700:	ldr	w26, [x22, #2760]
  40d704:	adrp	x2, 414000 <ferror@plt+0x11210>
  40d708:	mov	x1, #0x200                 	// #512
  40d70c:	add	x2, x2, #0xc38
  40d710:	and	w28, w28, #0x40000
  40d714:	str	x5, [sp, #112]
  40d718:	bl	4028f0 <snprintf@plt>
  40d71c:	cmp	w26, w0
  40d720:	b.ge	40d438 <ferror@plt+0xa648>  // b.tcont
  40d724:	sub	w0, w26, #0x1
  40d728:	mov	w1, #0x1fe                 	// #510
  40d72c:	cmp	w0, w1
  40d730:	mov	w2, #0x1ff                 	// #511
  40d734:	ldr	x5, [sp, #112]
  40d738:	csel	w1, w0, w1, ls  // ls = plast
  40d73c:	cmp	w0, #0x1fe
  40d740:	adrp	x0, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40d744:	csel	w26, w26, w2, ls  // ls = plast
  40d748:	add	x0, x0, #0x550
  40d74c:	mov	w2, #0x2b                  	// #43
  40d750:	strb	w2, [x5, w1, sxtw]
  40d754:	cmp	w28, #0x0
  40d758:	mov	w1, #0x1                   	// #1
  40d75c:	strb	wzr, [x5, w26, sxtw]
  40d760:	str	w1, [x0, #304]
  40d764:	str	w1, [x0, #524]
  40d768:	b	40d12c <ferror@plt+0xa33c>
  40d76c:	ldr	w2, [x22, #2536]
  40d770:	ldr	w0, [x22, #2540]
  40d774:	ldr	x4, [x23, #368]
  40d778:	ldr	x1, [x23, #320]
  40d77c:	ldr	w3, [x21, #204]
  40d780:	add	x1, x4, x1
  40d784:	and	w3, w3, #0x20000
  40d788:	bl	404cc0 <ferror@plt+0x1ed0>
  40d78c:	mov	x26, x0
  40d790:	b	40cc58 <ferror@plt+0x9e68>
  40d794:	ldr	x0, [sp, #104]
  40d798:	adrp	x1, 42b000 <ferror@plt+0x28210>
  40d79c:	ldr	x2, [x23, #256]
  40d7a0:	ldr	w3, [x0, #64]
  40d7a4:	mov	w0, #0x42c80000            	// #1120403456
  40d7a8:	ldr	x1, [x1, #824]
  40d7ac:	fmov	s2, w0
  40d7b0:	lsl	x2, x2, x3
  40d7b4:	ldr	w0, [x22, #1800]
  40d7b8:	ucvtf	s1, x1
  40d7bc:	ldr	w1, [x21, #204]
  40d7c0:	ucvtf	s0, x2
  40d7c4:	and	w1, w1, #0x20000
  40d7c8:	fmul	s0, s0, s2
  40d7cc:	fdiv	s0, s0, s1
  40d7d0:	bl	404bc8 <ferror@plt+0x1dd8>
  40d7d4:	mov	x26, x0
  40d7d8:	b	40cc58 <ferror@plt+0x9e68>
  40d7dc:	ldr	w4, [x22, #1192]
  40d7e0:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40d7e4:	ldrsw	x3, [x23, #876]
  40d7e8:	add	x26, x6, #0x550
  40d7ec:	add	x5, x26, #0x30
  40d7f0:	ldr	w28, [x21, #204]
  40d7f4:	mov	x0, x5
  40d7f8:	adrp	x2, 413000 <ferror@plt+0x10210>
  40d7fc:	mov	x1, #0x80                  	// #128
  40d800:	add	x2, x2, #0x960
  40d804:	strb	wzr, [x26, #48]
  40d808:	and	w28, w28, #0x20000
  40d80c:	str	w4, [sp, #112]
  40d810:	str	x5, [sp, #120]
  40d814:	bl	4028f0 <snprintf@plt>
  40d818:	ldr	w4, [sp, #112]
  40d81c:	cmp	w4, w0
  40d820:	b.ge	40cdb8 <ferror@plt+0x9fc8>  // b.tcont
  40d824:	sub	w1, w4, #0x1
  40d828:	mov	w0, #0x7e                  	// #126
  40d82c:	cmp	w1, w0
  40d830:	mov	w2, #0x7f                  	// #127
  40d834:	ldr	x5, [sp, #120]
  40d838:	csel	w0, w1, w0, ls  // ls = plast
  40d83c:	cmp	w1, #0x7e
  40d840:	mov	w1, #0x1                   	// #1
  40d844:	csel	w4, w4, w2, ls  // ls = plast
  40d848:	mov	w2, #0x2b                  	// #43
  40d84c:	strb	w2, [x5, w0, sxtw]
  40d850:	str	w1, [x26, #304]
  40d854:	strb	wzr, [x5, w4, sxtw]
  40d858:	str	w1, [x26, #328]
  40d85c:	b	40cdb8 <ferror@plt+0x9fc8>
  40d860:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40d864:	add	x26, x6, #0x550
  40d868:	add	x5, x26, #0x30
  40d86c:	ldr	w4, [x22, #1160]
  40d870:	ldrsw	x3, [x23, #4]
  40d874:	mov	x0, x5
  40d878:	ldr	w28, [x21, #204]
  40d87c:	str	w4, [sp, #112]
  40d880:	str	x5, [sp, #120]
  40d884:	b	40d040 <ferror@plt+0xa250>
  40d888:	ldr	w4, [x22, #1320]
  40d88c:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40d890:	ldrsw	x3, [x23, #892]
  40d894:	add	x26, x6, #0x550
  40d898:	add	x5, x26, #0x30
  40d89c:	ldr	w28, [x21, #204]
  40d8a0:	mov	x0, x5
  40d8a4:	adrp	x2, 413000 <ferror@plt+0x10210>
  40d8a8:	mov	x1, #0x80                  	// #128
  40d8ac:	add	x2, x2, #0x960
  40d8b0:	strb	wzr, [x26, #48]
  40d8b4:	and	w28, w28, #0x20000
  40d8b8:	str	w4, [sp, #112]
  40d8bc:	str	x5, [sp, #120]
  40d8c0:	bl	4028f0 <snprintf@plt>
  40d8c4:	ldr	w4, [sp, #112]
  40d8c8:	cmp	w4, w0
  40d8cc:	b.ge	40cdb8 <ferror@plt+0x9fc8>  // b.tcont
  40d8d0:	sub	w1, w4, #0x1
  40d8d4:	mov	w0, #0x7e                  	// #126
  40d8d8:	cmp	w1, w0
  40d8dc:	mov	w2, #0x7f                  	// #127
  40d8e0:	ldr	x5, [sp, #120]
  40d8e4:	csel	w0, w1, w0, ls  // ls = plast
  40d8e8:	cmp	w1, #0x7e
  40d8ec:	mov	w1, #0x1                   	// #1
  40d8f0:	csel	w4, w4, w2, ls  // ls = plast
  40d8f4:	mov	w2, #0x2b                  	// #43
  40d8f8:	strb	w2, [x5, w0, sxtw]
  40d8fc:	str	w1, [x26, #304]
  40d900:	strb	wzr, [x5, w4, sxtw]
  40d904:	str	w1, [x26, #344]
  40d908:	b	40cdb8 <ferror@plt+0x9fc8>
  40d90c:	ldr	w0, [x21, #204]
  40d910:	add	x1, x23, #0x221
  40d914:	ldrb	w2, [x23, #545]
  40d918:	ldr	w3, [x22, #1288]
  40d91c:	and	w0, w0, #0x40000
  40d920:	str	x1, [sp, #128]
  40d924:	str	w3, [sp, #136]
  40d928:	str	w0, [sp, #144]
  40d92c:	cbz	w2, 40ee94 <ferror@plt+0xc0a4>
  40d930:	adrp	x3, 414000 <ferror@plt+0x11210>
  40d934:	add	x26, x3, #0x1d0
  40d938:	mov	w28, #0x0                   	// #0
  40d93c:	nop
  40d940:	ldrb	w0, [x26, w2, sxtw]
  40d944:	cmp	w0, #0x1
  40d948:	and	x2, x0, #0xff
  40d94c:	b.gt	40e2e8 <ferror@plt+0xb4f8>
  40d950:	add	x1, x1, x2
  40d954:	add	w28, w28, w0
  40d958:	ldrb	w2, [x1]
  40d95c:	cbnz	w2, 40d940 <ferror@plt+0xab50>
  40d960:	ldr	x0, [sp, #128]
  40d964:	sub	x0, x1, x0
  40d968:	ldr	w1, [sp, #136]
  40d96c:	sub	w0, w0, w28
  40d970:	add	w26, w0, w1
  40d974:	ldr	x3, [sp, #128]
  40d978:	add	x0, x25, #0xd30
  40d97c:	adrp	x2, 414000 <ferror@plt+0x11210>
  40d980:	mov	x1, #0x200                 	// #512
  40d984:	add	x2, x2, #0xc38
  40d988:	bl	4028f0 <snprintf@plt>
  40d98c:	cmp	w0, w26
  40d990:	b.gt	40e584 <ferror@plt+0xb794>
  40d994:	nop
  40d998:	ldr	w0, [sp, #144]
  40d99c:	cmp	w0, #0x0
  40d9a0:	add	x2, x22, #0x8
  40d9a4:	add	x0, x22, #0x10
  40d9a8:	adrp	x6, 413000 <ferror@plt+0x10210>
  40d9ac:	csel	x2, x2, x0, ne  // ne = any
  40d9b0:	add	x6, x6, #0x720
  40d9b4:	add	x5, x25, #0xd30
  40d9b8:	mov	w4, w26
  40d9bc:	b	40cdd4 <ferror@plt+0x9fe4>
  40d9c0:	ldr	w4, [x22, #1256]
  40d9c4:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40d9c8:	ldrsw	x3, [x23, #884]
  40d9cc:	add	x26, x6, #0x550
  40d9d0:	add	x5, x26, #0x30
  40d9d4:	ldr	w28, [x21, #204]
  40d9d8:	mov	x0, x5
  40d9dc:	adrp	x2, 413000 <ferror@plt+0x10210>
  40d9e0:	mov	x1, #0x80                  	// #128
  40d9e4:	add	x2, x2, #0x960
  40d9e8:	strb	wzr, [x26, #48]
  40d9ec:	and	w28, w28, #0x20000
  40d9f0:	str	w4, [sp, #112]
  40d9f4:	str	x5, [sp, #120]
  40d9f8:	bl	4028f0 <snprintf@plt>
  40d9fc:	ldr	w4, [sp, #112]
  40da00:	cmp	w4, w0
  40da04:	b.ge	40cdb8 <ferror@plt+0x9fc8>  // b.tcont
  40da08:	sub	w1, w4, #0x1
  40da0c:	mov	w0, #0x7e                  	// #126
  40da10:	cmp	w1, w0
  40da14:	mov	w2, #0x7f                  	// #127
  40da18:	ldr	x5, [sp, #120]
  40da1c:	csel	w0, w1, w0, ls  // ls = plast
  40da20:	cmp	w1, #0x7e
  40da24:	mov	w1, #0x1                   	// #1
  40da28:	csel	w4, w4, w2, ls  // ls = plast
  40da2c:	mov	w2, #0x2b                  	// #43
  40da30:	strb	w2, [x5, w0, sxtw]
  40da34:	str	w1, [x26, #304]
  40da38:	strb	wzr, [x5, w4, sxtw]
  40da3c:	str	w1, [x26, #336]
  40da40:	b	40cdb8 <ferror@plt+0x9fc8>
  40da44:	ldr	w0, [x21, #204]
  40da48:	add	x1, x23, #0x200
  40da4c:	ldrb	w2, [x23, #512]
  40da50:	ldr	w3, [x22, #1224]
  40da54:	and	w0, w0, #0x40000
  40da58:	str	x1, [sp, #128]
  40da5c:	str	w3, [sp, #136]
  40da60:	str	w0, [sp, #144]
  40da64:	cbz	w2, 40eea4 <ferror@plt+0xc0b4>
  40da68:	adrp	x3, 414000 <ferror@plt+0x11210>
  40da6c:	add	x26, x3, #0x1d0
  40da70:	mov	w28, #0x0                   	// #0
  40da74:	nop
  40da78:	ldrb	w0, [x26, w2, sxtw]
  40da7c:	cmp	w0, #0x1
  40da80:	and	x2, x0, #0xff
  40da84:	b.gt	40e2ac <ferror@plt+0xb4bc>
  40da88:	add	x1, x1, x2
  40da8c:	add	w28, w28, w0
  40da90:	ldrb	w2, [x1]
  40da94:	cbnz	w2, 40da78 <ferror@plt+0xac88>
  40da98:	ldr	x0, [sp, #128]
  40da9c:	sub	x0, x1, x0
  40daa0:	ldr	w1, [sp, #136]
  40daa4:	sub	w0, w0, w28
  40daa8:	add	w26, w0, w1
  40daac:	ldr	x3, [sp, #128]
  40dab0:	add	x0, x25, #0xd30
  40dab4:	adrp	x2, 414000 <ferror@plt+0x11210>
  40dab8:	mov	x1, #0x200                 	// #512
  40dabc:	add	x2, x2, #0xc38
  40dac0:	bl	4028f0 <snprintf@plt>
  40dac4:	cmp	w0, w26
  40dac8:	b.le	40d998 <ferror@plt+0xaba8>
  40dacc:	ldr	w0, [sp, #136]
  40dad0:	mov	w1, #0x0                   	// #0
  40dad4:	sub	w6, w0, #0x1
  40dad8:	cmp	w6, #0x0
  40dadc:	b.le	40db60 <ferror@plt+0xad70>
  40dae0:	ldrb	w0, [x23, #512]
  40dae4:	cbz	w0, 40db60 <ferror@plt+0xad70>
  40dae8:	adrp	x3, 414000 <ferror@plt+0x11210>
  40daec:	mov	w5, #0x0                   	// #0
  40daf0:	add	x26, x3, #0x1d0
  40daf4:	ldr	x1, [sp, #128]
  40daf8:	b	40db08 <ferror@plt+0xad18>
  40dafc:	add	x1, x1, w28, uxtb
  40db00:	ldrb	w0, [x1]
  40db04:	cbz	w0, 40db58 <ferror@plt+0xad68>
  40db08:	ldrb	w28, [x26, w0, sxtw]
  40db0c:	cmp	w28, #0x1
  40db10:	mov	w0, w28
  40db14:	b.le	40db4c <ferror@plt+0xad5c>
  40db18:	and	x2, x28, #0xff
  40db1c:	add	x0, sp, #0xa0
  40db20:	str	x1, [sp, #112]
  40db24:	str	w5, [sp, #120]
  40db28:	str	w6, [sp, #152]
  40db2c:	bl	402800 <mbtowc@plt>
  40db30:	ldr	w0, [sp, #160]
  40db34:	bl	402970 <wcwidth@plt>
  40db38:	cmp	w0, #0x0
  40db3c:	ldr	w5, [sp, #120]
  40db40:	csinc	w0, w0, wzr, gt
  40db44:	ldr	w6, [sp, #152]
  40db48:	ldr	x1, [sp, #112]
  40db4c:	add	w5, w5, w0
  40db50:	cmp	w6, w5
  40db54:	b.ge	40dafc <ferror@plt+0xad0c>  // b.tcont
  40db58:	ldr	w0, [sp, #128]
  40db5c:	sub	w1, w1, w0
  40db60:	ldr	x4, [sp, #128]
  40db64:	add	x26, x25, #0xd30
  40db68:	mov	w3, w1
  40db6c:	mov	x0, x26
  40db70:	adrp	x2, 413000 <ferror@plt+0x10210>
  40db74:	mov	w5, #0x2b                  	// #43
  40db78:	add	x2, x2, #0x970
  40db7c:	mov	x1, #0x200                 	// #512
  40db80:	bl	4028f0 <snprintf@plt>
  40db84:	ldrb	w2, [x25, #3376]
  40db88:	cbz	w2, 40eef0 <ferror@plt+0xc100>
  40db8c:	mov	x1, x26
  40db90:	adrp	x3, 414000 <ferror@plt+0x11210>
  40db94:	add	x26, x3, #0x1d0
  40db98:	mov	w28, #0x0                   	// #0
  40db9c:	ldrb	w0, [x26, w2, sxtw]
  40dba0:	cmp	w0, #0x1
  40dba4:	and	x2, x0, #0xff
  40dba8:	b.gt	40e8f8 <ferror@plt+0xbb08>
  40dbac:	add	x1, x1, x2
  40dbb0:	add	w28, w28, w0
  40dbb4:	ldrb	w2, [x1]
  40dbb8:	cbnz	w2, 40db9c <ferror@plt+0xadac>
  40dbbc:	add	x0, x25, #0xd30
  40dbc0:	sub	x0, x1, x0
  40dbc4:	ldr	w1, [sp, #136]
  40dbc8:	sub	w0, w0, w28
  40dbcc:	add	w26, w0, w1
  40dbd0:	adrp	x0, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40dbd4:	add	x0, x0, #0x550
  40dbd8:	mov	w1, #0x1                   	// #1
  40dbdc:	str	w1, [x0, #304]
  40dbe0:	str	w1, [x0, #332]
  40dbe4:	b	40d998 <ferror@plt+0xaba8>
  40dbe8:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40dbec:	add	x26, x6, #0x550
  40dbf0:	add	x5, x26, #0x30
  40dbf4:	ldr	w4, [x22, #1128]
  40dbf8:	ldrsw	x3, [x23]
  40dbfc:	mov	x0, x5
  40dc00:	ldr	w28, [x21, #204]
  40dc04:	str	w4, [sp, #112]
  40dc08:	str	x5, [sp, #120]
  40dc0c:	b	40d040 <ferror@plt+0xa250>
  40dc10:	ldr	w2, [x22, #1864]
  40dc14:	ldr	w0, [x22, #1868]
  40dc18:	ldr	x1, [x23, #368]
  40dc1c:	ldr	w3, [x21, #204]
  40dc20:	and	w3, w3, #0x20000
  40dc24:	bl	404cc0 <ferror@plt+0x1ed0>
  40dc28:	mov	x26, x0
  40dc2c:	b	40cc58 <ferror@plt+0x9e68>
  40dc30:	ldr	x1, [sp, #104]
  40dc34:	ldr	w2, [x22, #1832]
  40dc38:	ldr	w0, [x22, #1836]
  40dc3c:	ldr	w1, [x1, #64]
  40dc40:	ldr	x4, [x23, #248]
  40dc44:	b	40cc44 <ferror@plt+0x9e54>
  40dc48:	ldr	s0, [x23, #24]
  40dc4c:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  40dc50:	ldr	w0, [x23, #864]
  40dc54:	fmov	d2, x1
  40dc58:	ldr	s3, [x25, #952]
  40dc5c:	ucvtf	s0, s0
  40dc60:	scvtf	d1, w0
  40dc64:	fmul	s0, s0, s3
  40dc68:	fmul	d1, d1, d2
  40dc6c:	fcvt	d2, s0
  40dc70:	fcmpe	d2, d1
  40dc74:	b.le	40dc7c <ferror@plt+0xae8c>
  40dc78:	fcvt	s0, d1
  40dc7c:	ldr	s1, [x25, #2084]
  40dc80:	ldr	w0, [x22, #1704]
  40dc84:	ldr	w1, [x21, #204]
  40dc88:	fcmp	s1, s0
  40dc8c:	and	w1, w1, #0x20000
  40dc90:	fcsel	s0, s0, s1, pl  // pl = nfrst
  40dc94:	bl	404bc8 <ferror@plt+0x1dd8>
  40dc98:	mov	x26, x0
  40dc9c:	b	40cc58 <ferror@plt+0x9e68>
  40dca0:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40dca4:	add	x26, x6, #0x550
  40dca8:	add	x5, x26, #0x30
  40dcac:	ldr	w4, [x22, #1672]
  40dcb0:	ldrsw	x3, [x23, #916]
  40dcb4:	mov	x0, x5
  40dcb8:	ldr	w28, [x21, #204]
  40dcbc:	str	w4, [sp, #112]
  40dcc0:	str	x5, [sp, #120]
  40dcc4:	b	40d040 <ferror@plt+0xa250>
  40dcc8:	ldr	w4, [x22, #1640]
  40dccc:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40dcd0:	add	x26, x6, #0x550
  40dcd4:	ldrsw	x3, [x23, #864]
  40dcd8:	ldr	w28, [x21, #204]
  40dcdc:	add	x5, x26, #0x30
  40dce0:	str	w4, [sp, #112]
  40dce4:	b	40d038 <ferror@plt+0xa248>
  40dce8:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40dcec:	add	x26, x6, #0x550
  40dcf0:	ldr	w0, [x22, #624]
  40dcf4:	add	x5, x26, #0x30
  40dcf8:	ldr	x3, [x23, #224]
  40dcfc:	strb	wzr, [x26, #48]
  40dd00:	ldr	w28, [x21, #204]
  40dd04:	cmp	w0, #0x0
  40dd08:	ldr	w4, [x22, #1608]
  40dd0c:	ccmp	x3, #0x0, #0x0, ne  // ne = any
  40dd10:	and	w28, w28, #0x20000
  40dd14:	b.ne	40d19c <ferror@plt+0xa3ac>  // b.any
  40dd18:	b	40cdb8 <ferror@plt+0x9fc8>
  40dd1c:	ldr	x3, [x23, #216]
  40dd20:	ldr	w0, [x21, #204]
  40dd24:	add	x1, x3, #0x63
  40dd28:	ldr	w28, [x22, #1576]
  40dd2c:	and	w4, w0, #0x20000
  40dd30:	cmp	x1, #0x44a
  40dd34:	b.ls	40e3ac <ferror@plt+0xb5bc>  // b.plast
  40dd38:	adrp	x0, 413000 <ferror@plt+0x10210>
  40dd3c:	add	x0, x0, #0x978
  40dd40:	add	x1, x25, #0xf30
  40dd44:	cmp	w28, #0x1
  40dd48:	ldrh	w2, [x0]
  40dd4c:	ldrb	w0, [x0, #2]
  40dd50:	strh	w2, [x25, #3888]
  40dd54:	strb	w0, [x25, #3890]
  40dd58:	b.gt	40dd84 <ferror@plt+0xaf94>
  40dd5c:	sub	w28, w28, #0x1
  40dd60:	mov	w0, #0x1fe                 	// #510
  40dd64:	cmp	w28, w0
  40dd68:	mov	w2, #0x1ff                 	// #511
  40dd6c:	csel	w0, w0, wzr, hi  // hi = pmore
  40dd70:	cmp	w28, #0x1fe
  40dd74:	csinc	w28, w2, wzr, hi  // hi = pmore
  40dd78:	mov	w2, #0x2b                  	// #43
  40dd7c:	strb	w2, [x1, w0, sxtw]
  40dd80:	strb	wzr, [x1, w28, sxtw]
  40dd84:	cmp	w4, #0x0
  40dd88:	add	x0, x22, #0x10
  40dd8c:	add	x2, x22, #0x8
  40dd90:	adrp	x6, 413000 <ferror@plt+0x10210>
  40dd94:	csel	x2, x2, x0, ne  // ne = any
  40dd98:	add	x6, x6, #0x720
  40dd9c:	add	x5, x25, #0xf30
  40dda0:	mov	w4, w28
  40dda4:	b	40cdd4 <ferror@plt+0x9fe4>
  40dda8:	ldr	w4, [x22, #1544]
  40ddac:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40ddb0:	add	x26, x6, #0x550
  40ddb4:	ldrsw	x3, [x23, #860]
  40ddb8:	ldr	w28, [x21, #204]
  40ddbc:	add	x5, x26, #0x30
  40ddc0:	str	w4, [sp, #112]
  40ddc4:	b	40d038 <ferror@plt+0xa248>
  40ddc8:	ldr	w4, [x22, #1512]
  40ddcc:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40ddd0:	add	x26, x6, #0x550
  40ddd4:	ldrsw	x3, [x23, #908]
  40ddd8:	ldr	w28, [x21, #204]
  40dddc:	add	x5, x26, #0x30
  40dde0:	str	w4, [sp, #112]
  40dde4:	b	40d038 <ferror@plt+0xa248>
  40dde8:	ldr	w1, [x22, #1480]
  40ddec:	add	x5, x22, #0x468
  40ddf0:	ldrsw	x2, [x23, #872]
  40ddf4:	mov	x26, x5
  40ddf8:	ldr	w3, [x23]
  40ddfc:	mov	w4, #0x1                   	// #1
  40de00:	add	x0, sp, #0xa0
  40de04:	add	x28, x25, #0xf30
  40de08:	bl	402710 <dev_to_tty@plt>
  40de0c:	ldr	w26, [x26, #352]
  40de10:	ldr	w1, [x21, #204]
  40de14:	mov	x0, x28
  40de18:	add	x3, sp, #0xa0
  40de1c:	adrp	x2, 414000 <ferror@plt+0x11210>
  40de20:	and	w5, w1, #0x40000
  40de24:	add	x2, x2, #0xc38
  40de28:	mov	x1, #0x200                 	// #512
  40de2c:	str	w5, [sp, #112]
  40de30:	bl	4028f0 <snprintf@plt>
  40de34:	cmp	w26, w0
  40de38:	ldr	w5, [sp, #112]
  40de3c:	b.ge	40d128 <ferror@plt+0xa338>  // b.tcont
  40de40:	sub	w0, w26, #0x1
  40de44:	mov	w1, #0x1fe                 	// #510
  40de48:	cmp	w0, w1
  40de4c:	mov	w2, #0x1ff                 	// #511
  40de50:	csel	w1, w0, w1, ls  // ls = plast
  40de54:	cmp	w0, #0x1fe
  40de58:	csel	w26, w26, w2, ls  // ls = plast
  40de5c:	adrp	x0, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40de60:	add	x0, x0, #0x550
  40de64:	mov	w2, #0x2b                  	// #43
  40de68:	strb	w2, [x28, w1, sxtw]
  40de6c:	mov	w1, #0x1                   	// #1
  40de70:	strb	wzr, [x28, w26, sxtw]
  40de74:	str	w1, [x0, #304]
  40de78:	str	w1, [x0, #364]
  40de7c:	b	40d128 <ferror@plt+0xa338>
  40de80:	ldr	w4, [x22, #1448]
  40de84:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40de88:	add	x26, x6, #0x550
  40de8c:	ldrsw	x3, [x23, #856]
  40de90:	ldr	w28, [x21, #204]
  40de94:	add	x5, x26, #0x30
  40de98:	str	w4, [sp, #112]
  40de9c:	b	40d038 <ferror@plt+0xa248>
  40dea0:	ldr	w0, [x21, #204]
  40dea4:	add	x1, x23, #0x2a5
  40dea8:	ldrb	w2, [x23, #677]
  40deac:	ldr	w3, [x22, #1416]
  40deb0:	and	w0, w0, #0x40000
  40deb4:	str	x1, [sp, #128]
  40deb8:	str	w3, [sp, #136]
  40debc:	str	w0, [sp, #144]
  40dec0:	cbz	w2, 40ee8c <ferror@plt+0xc09c>
  40dec4:	adrp	x3, 414000 <ferror@plt+0x11210>
  40dec8:	add	x26, x3, #0x1d0
  40decc:	mov	w28, #0x0                   	// #0
  40ded0:	ldrb	w0, [x26, w2, sxtw]
  40ded4:	cmp	w0, #0x1
  40ded8:	and	x2, x0, #0xff
  40dedc:	b.gt	40e360 <ferror@plt+0xb570>
  40dee0:	add	x1, x1, x2
  40dee4:	add	w28, w28, w0
  40dee8:	ldrb	w2, [x1]
  40deec:	cbnz	w2, 40ded0 <ferror@plt+0xb0e0>
  40def0:	ldr	x0, [sp, #128]
  40def4:	sub	x0, x1, x0
  40def8:	ldr	w1, [sp, #136]
  40defc:	sub	w0, w0, w28
  40df00:	add	w26, w0, w1
  40df04:	ldr	x3, [sp, #128]
  40df08:	add	x0, x25, #0xd30
  40df0c:	adrp	x2, 414000 <ferror@plt+0x11210>
  40df10:	mov	x1, #0x200                 	// #512
  40df14:	add	x2, x2, #0xc38
  40df18:	bl	4028f0 <snprintf@plt>
  40df1c:	cmp	w0, w26
  40df20:	b.le	40d998 <ferror@plt+0xaba8>
  40df24:	ldr	w0, [sp, #136]
  40df28:	mov	w1, #0x0                   	// #0
  40df2c:	sub	w6, w0, #0x1
  40df30:	cmp	w6, #0x0
  40df34:	b.le	40dfb8 <ferror@plt+0xb1c8>
  40df38:	ldrb	w0, [x23, #677]
  40df3c:	cbz	w0, 40dfb8 <ferror@plt+0xb1c8>
  40df40:	adrp	x3, 414000 <ferror@plt+0x11210>
  40df44:	mov	w5, #0x0                   	// #0
  40df48:	add	x26, x3, #0x1d0
  40df4c:	ldr	x1, [sp, #128]
  40df50:	b	40df60 <ferror@plt+0xb170>
  40df54:	add	x1, x1, w28, uxtb
  40df58:	ldrb	w0, [x1]
  40df5c:	cbz	w0, 40dfb0 <ferror@plt+0xb1c0>
  40df60:	ldrb	w28, [x26, w0, sxtw]
  40df64:	cmp	w28, #0x1
  40df68:	mov	w0, w28
  40df6c:	b.le	40dfa4 <ferror@plt+0xb1b4>
  40df70:	and	x2, x28, #0xff
  40df74:	add	x0, sp, #0xa0
  40df78:	str	x1, [sp, #112]
  40df7c:	str	w6, [sp, #120]
  40df80:	str	w5, [sp, #152]
  40df84:	bl	402800 <mbtowc@plt>
  40df88:	ldr	w0, [sp, #160]
  40df8c:	bl	402970 <wcwidth@plt>
  40df90:	cmp	w0, #0x0
  40df94:	ldr	w6, [sp, #120]
  40df98:	csinc	w0, w0, wzr, gt
  40df9c:	ldr	w5, [sp, #152]
  40dfa0:	ldr	x1, [sp, #112]
  40dfa4:	add	w5, w5, w0
  40dfa8:	cmp	w6, w5
  40dfac:	b.ge	40df54 <ferror@plt+0xb164>  // b.tcont
  40dfb0:	ldr	w0, [sp, #128]
  40dfb4:	sub	w1, w1, w0
  40dfb8:	ldr	x4, [sp, #128]
  40dfbc:	add	x26, x25, #0xd30
  40dfc0:	mov	w3, w1
  40dfc4:	mov	x0, x26
  40dfc8:	adrp	x2, 413000 <ferror@plt+0x10210>
  40dfcc:	mov	w5, #0x2b                  	// #43
  40dfd0:	add	x2, x2, #0x970
  40dfd4:	mov	x1, #0x200                 	// #512
  40dfd8:	bl	4028f0 <snprintf@plt>
  40dfdc:	ldrb	w2, [x25, #3376]
  40dfe0:	cbz	w2, 40eecc <ferror@plt+0xc0dc>
  40dfe4:	mov	x1, x26
  40dfe8:	adrp	x3, 414000 <ferror@plt+0x11210>
  40dfec:	add	x26, x3, #0x1d0
  40dff0:	mov	w28, #0x0                   	// #0
  40dff4:	ldrb	w0, [x26, w2, sxtw]
  40dff8:	cmp	w0, #0x1
  40dffc:	and	x2, x0, #0xff
  40e000:	b.gt	40e934 <ferror@plt+0xbb44>
  40e004:	add	x1, x1, x2
  40e008:	add	w28, w28, w0
  40e00c:	ldrb	w2, [x1]
  40e010:	cbnz	w2, 40dff4 <ferror@plt+0xb204>
  40e014:	add	x0, x25, #0xd30
  40e018:	sub	x0, x1, x0
  40e01c:	ldr	w1, [sp, #136]
  40e020:	sub	w0, w0, w28
  40e024:	add	w26, w0, w1
  40e028:	adrp	x0, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40e02c:	add	x0, x0, #0x550
  40e030:	mov	w1, #0x1                   	// #1
  40e034:	str	w1, [x0, #304]
  40e038:	str	w1, [x0, #356]
  40e03c:	b	40d998 <ferror@plt+0xaba8>
  40e040:	ldr	w4, [x22, #1384]
  40e044:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40e048:	ldrsw	x3, [x23, #880]
  40e04c:	add	x26, x6, #0x550
  40e050:	add	x5, x26, #0x30
  40e054:	ldr	w28, [x21, #204]
  40e058:	mov	x0, x5
  40e05c:	adrp	x2, 413000 <ferror@plt+0x10210>
  40e060:	mov	x1, #0x80                  	// #128
  40e064:	add	x2, x2, #0x960
  40e068:	strb	wzr, [x26, #48]
  40e06c:	and	w28, w28, #0x20000
  40e070:	str	w4, [sp, #112]
  40e074:	str	x5, [sp, #120]
  40e078:	bl	4028f0 <snprintf@plt>
  40e07c:	ldr	w4, [sp, #112]
  40e080:	cmp	w4, w0
  40e084:	b.ge	40cdb8 <ferror@plt+0x9fc8>  // b.tcont
  40e088:	sub	w1, w4, #0x1
  40e08c:	mov	w0, #0x7e                  	// #126
  40e090:	cmp	w1, w0
  40e094:	mov	w2, #0x7f                  	// #127
  40e098:	ldr	x5, [sp, #120]
  40e09c:	csel	w0, w1, w0, ls  // ls = plast
  40e0a0:	cmp	w1, #0x7e
  40e0a4:	mov	w1, #0x1                   	// #1
  40e0a8:	csel	w4, w4, w2, ls  // ls = plast
  40e0ac:	mov	w2, #0x2b                  	// #43
  40e0b0:	strb	w2, [x5, w0, sxtw]
  40e0b4:	str	w1, [x26, #304]
  40e0b8:	strb	wzr, [x5, w4, sxtw]
  40e0bc:	str	w1, [x26, #352]
  40e0c0:	b	40cdb8 <ferror@plt+0x9fc8>
  40e0c4:	ldr	w0, [x21, #204]
  40e0c8:	add	x1, x23, #0x242
  40e0cc:	ldrb	w2, [x23, #578]
  40e0d0:	ldr	w3, [x22, #1352]
  40e0d4:	and	w0, w0, #0x40000
  40e0d8:	str	x1, [sp, #128]
  40e0dc:	str	w3, [sp, #136]
  40e0e0:	str	w0, [sp, #144]
  40e0e4:	cbz	w2, 40ee9c <ferror@plt+0xc0ac>
  40e0e8:	adrp	x3, 414000 <ferror@plt+0x11210>
  40e0ec:	add	x26, x3, #0x1d0
  40e0f0:	mov	w28, #0x0                   	// #0
  40e0f4:	nop
  40e0f8:	ldrb	w0, [x26, w2, sxtw]
  40e0fc:	cmp	w0, #0x1
  40e100:	and	x2, x0, #0xff
  40e104:	b.gt	40e324 <ferror@plt+0xb534>
  40e108:	add	x1, x1, x2
  40e10c:	add	w28, w28, w0
  40e110:	ldrb	w2, [x1]
  40e114:	cbnz	w2, 40e0f8 <ferror@plt+0xb308>
  40e118:	ldr	x0, [sp, #128]
  40e11c:	sub	x0, x1, x0
  40e120:	ldr	w1, [sp, #136]
  40e124:	sub	w0, w0, w28
  40e128:	add	w26, w0, w1
  40e12c:	ldr	x3, [sp, #128]
  40e130:	add	x0, x25, #0xd30
  40e134:	adrp	x2, 414000 <ferror@plt+0x11210>
  40e138:	mov	x1, #0x200                 	// #512
  40e13c:	add	x2, x2, #0xc38
  40e140:	bl	4028f0 <snprintf@plt>
  40e144:	cmp	w0, w26
  40e148:	b.le	40d998 <ferror@plt+0xaba8>
  40e14c:	ldr	w0, [sp, #136]
  40e150:	mov	w1, #0x0                   	// #0
  40e154:	sub	w6, w0, #0x1
  40e158:	cmp	w6, #0x0
  40e15c:	b.le	40e1e0 <ferror@plt+0xb3f0>
  40e160:	ldrb	w0, [x23, #578]
  40e164:	cbz	w0, 40e1e0 <ferror@plt+0xb3f0>
  40e168:	adrp	x3, 414000 <ferror@plt+0x11210>
  40e16c:	mov	w5, #0x0                   	// #0
  40e170:	add	x26, x3, #0x1d0
  40e174:	ldr	x1, [sp, #128]
  40e178:	b	40e188 <ferror@plt+0xb398>
  40e17c:	add	x1, x1, w28, uxtb
  40e180:	ldrb	w0, [x1]
  40e184:	cbz	w0, 40e1d8 <ferror@plt+0xb3e8>
  40e188:	ldrb	w28, [x26, w0, sxtw]
  40e18c:	cmp	w28, #0x1
  40e190:	mov	w0, w28
  40e194:	b.le	40e1cc <ferror@plt+0xb3dc>
  40e198:	and	x2, x28, #0xff
  40e19c:	add	x0, sp, #0xa0
  40e1a0:	str	x1, [sp, #112]
  40e1a4:	str	w5, [sp, #120]
  40e1a8:	str	w6, [sp, #152]
  40e1ac:	bl	402800 <mbtowc@plt>
  40e1b0:	ldr	w0, [sp, #160]
  40e1b4:	bl	402970 <wcwidth@plt>
  40e1b8:	cmp	w0, #0x0
  40e1bc:	ldr	w5, [sp, #120]
  40e1c0:	csinc	w0, w0, wzr, gt
  40e1c4:	ldr	w6, [sp, #152]
  40e1c8:	ldr	x1, [sp, #112]
  40e1cc:	add	w5, w5, w0
  40e1d0:	cmp	w6, w5
  40e1d4:	b.ge	40e17c <ferror@plt+0xb38c>  // b.tcont
  40e1d8:	ldr	w0, [sp, #128]
  40e1dc:	sub	w1, w1, w0
  40e1e0:	ldr	x4, [sp, #128]
  40e1e4:	add	x26, x25, #0xd30
  40e1e8:	mov	w3, w1
  40e1ec:	mov	x0, x26
  40e1f0:	adrp	x2, 413000 <ferror@plt+0x10210>
  40e1f4:	mov	w5, #0x2b                  	// #43
  40e1f8:	add	x2, x2, #0x970
  40e1fc:	mov	x1, #0x200                 	// #512
  40e200:	bl	4028f0 <snprintf@plt>
  40e204:	ldrb	w2, [x25, #3376]
  40e208:	cbz	w2, 40eedc <ferror@plt+0xc0ec>
  40e20c:	adrp	x3, 414000 <ferror@plt+0x11210>
  40e210:	mov	x28, x26
  40e214:	add	x26, x3, #0x1d0
  40e218:	mov	w3, #0x0                   	// #0
  40e21c:	ldrb	w0, [x26, w2, sxtw]
  40e220:	cmp	w0, #0x1
  40e224:	and	x2, x0, #0xff
  40e228:	b.gt	40e87c <ferror@plt+0xba8c>
  40e22c:	add	x28, x28, x2
  40e230:	add	w3, w3, w0
  40e234:	ldrb	w2, [x28]
  40e238:	cbnz	w2, 40e21c <ferror@plt+0xb42c>
  40e23c:	add	x0, x25, #0xd30
  40e240:	ldr	w1, [sp, #136]
  40e244:	sub	x0, x28, x0
  40e248:	sub	w0, w0, w3
  40e24c:	add	w26, w0, w1
  40e250:	adrp	x0, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40e254:	add	x0, x0, #0x550
  40e258:	mov	w1, #0x1                   	// #1
  40e25c:	str	w1, [x0, #304]
  40e260:	str	w1, [x0, #348]
  40e264:	b	40d998 <ferror@plt+0xaba8>
  40e268:	ldr	x2, [x28, #8]
  40e26c:	mov	x0, x26
  40e270:	blr	x2
  40e274:	tbnz	w0, #31, 40cfd8 <ferror@plt+0xa1e8>
  40e278:	ldr	w0, [x28, #44]
  40e27c:	cbz	w0, 40cf9c <ferror@plt+0xa1ac>
  40e280:	adrp	x0, 417000 <ferror@plt+0x14210>
  40e284:	add	x0, x0, #0x4a8
  40e288:	b	40cfe8 <ferror@plt+0xa1f8>
  40e28c:	ldr	x2, [x28, #8]
  40e290:	mov	x0, x26
  40e294:	blr	x2
  40e298:	cmp	w0, #0x0
  40e29c:	b.gt	40cfd8 <ferror@plt+0xa1e8>
  40e2a0:	ldr	w0, [x28, #44]
  40e2a4:	cbz	w0, 40cf9c <ferror@plt+0xa1ac>
  40e2a8:	b	40e280 <ferror@plt+0xb490>
  40e2ac:	add	x0, sp, #0xa0
  40e2b0:	stp	x1, x2, [sp, #112]
  40e2b4:	bl	402800 <mbtowc@plt>
  40e2b8:	ldp	x1, x2, [sp, #112]
  40e2bc:	ldr	w0, [sp, #160]
  40e2c0:	add	x1, x1, x2
  40e2c4:	str	x1, [sp, #112]
  40e2c8:	bl	402970 <wcwidth@plt>
  40e2cc:	cmp	w0, #0x0
  40e2d0:	ldr	x1, [sp, #112]
  40e2d4:	csinc	w0, w0, wzr, gt
  40e2d8:	add	w28, w28, w0
  40e2dc:	ldrb	w2, [x1]
  40e2e0:	cbnz	w2, 40da78 <ferror@plt+0xac88>
  40e2e4:	b	40da98 <ferror@plt+0xaca8>
  40e2e8:	add	x0, sp, #0xa0
  40e2ec:	stp	x1, x2, [sp, #112]
  40e2f0:	bl	402800 <mbtowc@plt>
  40e2f4:	ldp	x1, x2, [sp, #112]
  40e2f8:	ldr	w0, [sp, #160]
  40e2fc:	add	x1, x1, x2
  40e300:	str	x1, [sp, #112]
  40e304:	bl	402970 <wcwidth@plt>
  40e308:	cmp	w0, #0x0
  40e30c:	ldr	x1, [sp, #112]
  40e310:	csinc	w0, w0, wzr, gt
  40e314:	add	w28, w28, w0
  40e318:	ldrb	w2, [x1]
  40e31c:	cbnz	w2, 40d940 <ferror@plt+0xab50>
  40e320:	b	40d960 <ferror@plt+0xab70>
  40e324:	add	x0, sp, #0xa0
  40e328:	stp	x1, x2, [sp, #112]
  40e32c:	bl	402800 <mbtowc@plt>
  40e330:	ldp	x1, x2, [sp, #112]
  40e334:	ldr	w0, [sp, #160]
  40e338:	add	x1, x1, x2
  40e33c:	str	x1, [sp, #112]
  40e340:	bl	402970 <wcwidth@plt>
  40e344:	cmp	w0, #0x0
  40e348:	ldr	x1, [sp, #112]
  40e34c:	csinc	w0, w0, wzr, gt
  40e350:	add	w28, w28, w0
  40e354:	ldrb	w2, [x1]
  40e358:	cbnz	w2, 40e0f8 <ferror@plt+0xb308>
  40e35c:	b	40e118 <ferror@plt+0xb328>
  40e360:	add	x0, sp, #0xa0
  40e364:	stp	x1, x2, [sp, #112]
  40e368:	bl	402800 <mbtowc@plt>
  40e36c:	ldp	x1, x2, [sp, #112]
  40e370:	ldr	w0, [sp, #160]
  40e374:	add	x1, x1, x2
  40e378:	str	x1, [sp, #112]
  40e37c:	bl	402970 <wcwidth@plt>
  40e380:	cmp	w0, #0x0
  40e384:	ldr	x1, [sp, #112]
  40e388:	csinc	w0, w0, wzr, gt
  40e38c:	add	w28, w28, w0
  40e390:	ldrb	w2, [x1]
  40e394:	cbnz	w2, 40ded0 <ferror@plt+0xb0e0>
  40e398:	b	40def0 <ferror@plt+0xb100>
  40e39c:	strb	w2, [x1]
  40e3a0:	ldrb	w0, [x1, #1]!
  40e3a4:	cbnz	w0, 40d478 <ferror@plt+0xa688>
  40e3a8:	b	40d488 <ferror@plt+0xa698>
  40e3ac:	adrp	x6, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40e3b0:	add	x26, x6, #0x550
  40e3b4:	add	x5, x26, #0x30
  40e3b8:	adrp	x2, 413000 <ferror@plt+0x10210>
  40e3bc:	mov	x0, x5
  40e3c0:	add	x2, x2, #0x960
  40e3c4:	mov	x1, #0x80                  	// #128
  40e3c8:	strb	wzr, [x26, #48]
  40e3cc:	str	x5, [sp, #112]
  40e3d0:	str	w4, [sp, #120]
  40e3d4:	bl	4028f0 <snprintf@plt>
  40e3d8:	ldr	w4, [sp, #120]
  40e3dc:	cmp	w0, w28
  40e3e0:	b.le	40e410 <ferror@plt+0xb620>
  40e3e4:	sub	w1, w28, #0x1
  40e3e8:	mov	w0, #0x7e                  	// #126
  40e3ec:	cmp	w1, w0
  40e3f0:	mov	w2, #0x7f                  	// #127
  40e3f4:	ldr	x5, [sp, #112]
  40e3f8:	csel	w0, w1, w0, ls  // ls = plast
  40e3fc:	cmp	w1, #0x7e
  40e400:	mov	w1, #0x2b                  	// #43
  40e404:	csel	w28, w28, w2, ls  // ls = plast
  40e408:	strb	w1, [x5, w0, sxtw]
  40e40c:	strb	wzr, [x5, w28, sxtw]
  40e410:	cmp	w4, #0x0
  40e414:	add	x0, x22, #0x10
  40e418:	add	x2, x22, #0x8
  40e41c:	adrp	x6, 413000 <ferror@plt+0x10210>
  40e420:	add	x5, x26, #0x30
  40e424:	csel	x2, x2, x0, ne  // ne = any
  40e428:	mov	w4, w28
  40e42c:	add	x6, x6, #0x720
  40e430:	b	40cdd4 <ferror@plt+0x9fe4>
  40e434:	mov	x0, x28
  40e438:	bl	402780 <strlen@plt>
  40e43c:	ldrb	w2, [x28]
  40e440:	str	x0, [sp, #144]
  40e444:	cbz	w2, 40e488 <ferror@plt+0xb698>
  40e448:	adrp	x3, 414000 <ferror@plt+0x11210>
  40e44c:	mov	x1, x28
  40e450:	add	x26, x3, #0x1d0
  40e454:	mov	w4, #0x0                   	// #0
  40e458:	ldrb	w0, [x26, w2, sxtw]
  40e45c:	cmp	w0, #0x1
  40e460:	and	x2, x0, #0xff
  40e464:	b.gt	40e6fc <ferror@plt+0xb90c>
  40e468:	add	x1, x1, x2
  40e46c:	add	w4, w4, w0
  40e470:	ldrb	w2, [x1]
  40e474:	cbnz	w2, 40e458 <ferror@plt+0xb668>
  40e478:	sub	x0, x1, x28
  40e47c:	ldr	w1, [sp, #144]
  40e480:	sub	w0, w0, w4
  40e484:	sub	w0, w1, w0
  40e488:	ldr	w1, [sp, #112]
  40e48c:	cmp	w1, w0
  40e490:	b.lt	40ebf4 <ferror@plt+0xbe04>  // b.tstop
  40e494:	ldr	w0, [x21, #204]
  40e498:	adrp	x28, 417000 <ferror@plt+0x14210>
  40e49c:	ldr	w4, [x21, #372]
  40e4a0:	add	x28, x28, #0x4a8
  40e4a4:	and	w0, w0, #0x40000
  40e4a8:	str	w4, [sp, #136]
  40e4ac:	str	w0, [sp, #144]
  40e4b0:	mov	x3, x28
  40e4b4:	add	x0, x25, #0xd30
  40e4b8:	adrp	x2, 414000 <ferror@plt+0x11210>
  40e4bc:	mov	x1, #0x200                 	// #512
  40e4c0:	add	x2, x2, #0xc38
  40e4c4:	str	w4, [sp, #112]
  40e4c8:	bl	4028f0 <snprintf@plt>
  40e4cc:	ldr	w4, [sp, #112]
  40e4d0:	cmp	w0, w4
  40e4d4:	b.gt	40ed38 <ferror@plt+0xbf48>
  40e4d8:	ldr	w0, [sp, #144]
  40e4dc:	add	x2, x22, #0x8
  40e4e0:	adrp	x6, 413000 <ferror@plt+0x10210>
  40e4e4:	add	x5, x25, #0xd30
  40e4e8:	cmp	w0, #0x0
  40e4ec:	add	x0, x22, #0x10
  40e4f0:	add	x6, x6, #0x720
  40e4f4:	csel	x2, x2, x0, ne  // ne = any
  40e4f8:	b	40cdd4 <ferror@plt+0x9fe4>
  40e4fc:	ldr	w0, [x22, #2988]
  40e500:	tbnz	w0, #31, 40cd24 <ferror@plt+0x9f34>
  40e504:	ldr	w1, [x25, #260]
  40e508:	cmp	w0, w1
  40e50c:	b.ge	40cd24 <ferror@plt+0x9f34>  // b.tcont
  40e510:	ldr	x2, [x25, #1144]
  40e514:	lsl	w19, w0, #11
  40e518:	add	w0, w0, #0x1
  40e51c:	mov	x1, x20
  40e520:	str	w0, [x22, #2988]
  40e524:	add	x19, x2, w19, sxtw
  40e528:	mov	x0, x19
  40e52c:	bl	402b60 <strcmp@plt>
  40e530:	cbnz	w0, 40eeac <ferror@plt+0xc0bc>
  40e534:	adrp	x0, 413000 <ferror@plt+0x10210>
  40e538:	add	x0, x0, #0xa00
  40e53c:	bl	402840 <putp@plt>
  40e540:	b	40cd24 <ferror@plt+0x9f34>
  40e544:	ldp	x8, x5, [sp, #120]
  40e548:	sub	w0, w4, #0x1
  40e54c:	mov	w1, #0x7e                  	// #126
  40e550:	cmp	w0, w1
  40e554:	csel	w1, w0, w1, ls  // ls = plast
  40e558:	cmp	w0, #0x7e
  40e55c:	mov	w2, #0x7f                  	// #127
  40e560:	add	x0, x26, #0x140
  40e564:	csel	w4, w4, w2, ls  // ls = plast
  40e568:	mov	w3, #0x2b                  	// #43
  40e56c:	strb	w3, [x5, w1, sxtw]
  40e570:	mov	w2, #0x1                   	// #1
  40e574:	str	w2, [x0, x8, lsl #2]
  40e578:	strb	wzr, [x5, w4, sxtw]
  40e57c:	str	w2, [x26, #304]
  40e580:	b	40cdb8 <ferror@plt+0x9fc8>
  40e584:	ldr	w0, [sp, #136]
  40e588:	mov	w1, #0x0                   	// #0
  40e58c:	sub	w6, w0, #0x1
  40e590:	cmp	w6, #0x0
  40e594:	b.le	40e618 <ferror@plt+0xb828>
  40e598:	ldrb	w0, [x23, #545]
  40e59c:	cbz	w0, 40e618 <ferror@plt+0xb828>
  40e5a0:	adrp	x3, 414000 <ferror@plt+0x11210>
  40e5a4:	mov	w5, #0x0                   	// #0
  40e5a8:	add	x26, x3, #0x1d0
  40e5ac:	ldr	x1, [sp, #128]
  40e5b0:	b	40e5c0 <ferror@plt+0xb7d0>
  40e5b4:	add	x1, x1, w28, uxtb
  40e5b8:	ldrb	w0, [x1]
  40e5bc:	cbz	w0, 40e610 <ferror@plt+0xb820>
  40e5c0:	ldrb	w28, [x26, w0, sxtw]
  40e5c4:	cmp	w28, #0x1
  40e5c8:	mov	w0, w28
  40e5cc:	b.le	40e604 <ferror@plt+0xb814>
  40e5d0:	and	x2, x28, #0xff
  40e5d4:	add	x0, sp, #0xa0
  40e5d8:	str	x1, [sp, #112]
  40e5dc:	str	w5, [sp, #120]
  40e5e0:	str	w6, [sp, #152]
  40e5e4:	bl	402800 <mbtowc@plt>
  40e5e8:	ldr	w0, [sp, #160]
  40e5ec:	bl	402970 <wcwidth@plt>
  40e5f0:	cmp	w0, #0x0
  40e5f4:	ldr	w5, [sp, #120]
  40e5f8:	csinc	w0, w0, wzr, gt
  40e5fc:	ldr	w6, [sp, #152]
  40e600:	ldr	x1, [sp, #112]
  40e604:	add	w5, w5, w0
  40e608:	cmp	w6, w5
  40e60c:	b.ge	40e5b4 <ferror@plt+0xb7c4>  // b.tcont
  40e610:	ldr	w0, [sp, #128]
  40e614:	sub	w1, w1, w0
  40e618:	ldr	x4, [sp, #128]
  40e61c:	add	x26, x25, #0xd30
  40e620:	mov	w3, w1
  40e624:	mov	x0, x26
  40e628:	adrp	x2, 413000 <ferror@plt+0x10210>
  40e62c:	mov	w5, #0x2b                  	// #43
  40e630:	add	x2, x2, #0x970
  40e634:	mov	x1, #0x200                 	// #512
  40e638:	bl	4028f0 <snprintf@plt>
  40e63c:	ldrb	w2, [x25, #3376]
  40e640:	cbz	w2, 40eef8 <ferror@plt+0xc108>
  40e644:	mov	x1, x26
  40e648:	adrp	x3, 414000 <ferror@plt+0x11210>
  40e64c:	add	x26, x3, #0x1d0
  40e650:	mov	w28, #0x0                   	// #0
  40e654:	ldrb	w0, [x26, w2, sxtw]
  40e658:	cmp	w0, #0x1
  40e65c:	and	x2, x0, #0xff
  40e660:	b.gt	40e8bc <ferror@plt+0xbacc>
  40e664:	add	x1, x1, x2
  40e668:	add	w28, w28, w0
  40e66c:	ldrb	w2, [x1]
  40e670:	cbnz	w2, 40e654 <ferror@plt+0xb864>
  40e674:	add	x0, x25, #0xd30
  40e678:	sub	x0, x1, x0
  40e67c:	ldr	w1, [sp, #136]
  40e680:	sub	w0, w0, w28
  40e684:	add	w26, w0, w1
  40e688:	adrp	x0, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40e68c:	add	x0, x0, #0x550
  40e690:	mov	w1, #0x1                   	// #1
  40e694:	str	w1, [x0, #304]
  40e698:	str	w1, [x0, #340]
  40e69c:	b	40d998 <ferror@plt+0xaba8>
  40e6a0:	add	x6, x25, #0xf30
  40e6a4:	mov	x3, x5
  40e6a8:	mov	x0, x6
  40e6ac:	adrp	x2, 414000 <ferror@plt+0x11210>
  40e6b0:	mov	x1, #0x200                 	// #512
  40e6b4:	add	x2, x2, #0xc38
  40e6b8:	str	x6, [sp, #112]
  40e6bc:	bl	4028f0 <snprintf@plt>
  40e6c0:	cmp	w0, w26
  40e6c4:	b.le	40d438 <ferror@plt+0xa648>
  40e6c8:	sub	w1, w26, #0x1
  40e6cc:	mov	w0, #0x1fe                 	// #510
  40e6d0:	cmp	w1, w0
  40e6d4:	mov	w2, #0x1ff                 	// #511
  40e6d8:	ldr	x6, [sp, #112]
  40e6dc:	csel	w0, w1, w0, ls  // ls = plast
  40e6e0:	cmp	w1, #0x1fe
  40e6e4:	mov	w1, #0x2b                  	// #43
  40e6e8:	csel	w26, w26, w2, ls  // ls = plast
  40e6ec:	cmp	w28, #0x0
  40e6f0:	strb	w1, [x6, w0, sxtw]
  40e6f4:	strb	wzr, [x6, w26, sxtw]
  40e6f8:	b	40d12c <ferror@plt+0xa33c>
  40e6fc:	add	x0, sp, #0xa0
  40e700:	stp	x1, x2, [sp, #120]
  40e704:	str	w4, [sp, #136]
  40e708:	bl	402800 <mbtowc@plt>
  40e70c:	ldp	x1, x2, [sp, #120]
  40e710:	ldr	w0, [sp, #160]
  40e714:	add	x1, x1, x2
  40e718:	str	x1, [sp, #120]
  40e71c:	bl	402970 <wcwidth@plt>
  40e720:	cmp	w0, #0x0
  40e724:	ldr	x1, [sp, #120]
  40e728:	csinc	w0, w0, wzr, gt
  40e72c:	ldr	w4, [sp, #136]
  40e730:	ldrb	w2, [x1]
  40e734:	add	w4, w4, w0
  40e738:	cbnz	w2, 40e458 <ferror@plt+0xb668>
  40e73c:	b	40e478 <ferror@plt+0xb688>
  40e740:	add	x0, sp, #0xa0
  40e744:	stp	x1, x2, [sp, #120]
  40e748:	str	w5, [sp, #136]
  40e74c:	bl	402800 <mbtowc@plt>
  40e750:	ldp	x1, x2, [sp, #120]
  40e754:	ldr	w0, [sp, #160]
  40e758:	add	x1, x1, x2
  40e75c:	str	x1, [sp, #120]
  40e760:	bl	402970 <wcwidth@plt>
  40e764:	cmp	w0, #0x0
  40e768:	ldr	x1, [sp, #120]
  40e76c:	csinc	w0, w0, wzr, gt
  40e770:	ldr	w5, [sp, #136]
  40e774:	ldrb	w2, [x1]
  40e778:	add	w5, w5, w0
  40e77c:	cbnz	w2, 40d228 <ferror@plt+0xa438>
  40e780:	b	40d248 <ferror@plt+0xa458>
  40e784:	adrp	x0, 413000 <ferror@plt+0x10210>
  40e788:	add	x0, x0, #0xa00
  40e78c:	bl	402840 <putp@plt>
  40e790:	mov	x0, x23
  40e794:	bl	402840 <putp@plt>
  40e798:	ldr	w0, [x22, #2988]
  40e79c:	ldr	x2, [x25, #1144]
  40e7a0:	add	w1, w0, #0x1
  40e7a4:	lsl	w0, w0, #11
  40e7a8:	ldr	w3, [x25, #260]
  40e7ac:	cmp	w1, w3
  40e7b0:	strb	wzr, [x2, w0, sxtw]
  40e7b4:	b.ge	40e7bc <ferror@plt+0xb9cc>  // b.tcont
  40e7b8:	str	w1, [x22, #2988]
  40e7bc:	adrp	x22, 413000 <ferror@plt+0x10210>
  40e7c0:	add	x24, x21, #0x248
  40e7c4:	add	x22, x22, #0x9d0
  40e7c8:	add	x19, x25, #0x9b0
  40e7cc:	add	x20, sp, #0xa0
  40e7d0:	strb	wzr, [x19, w26, sxtw]
  40e7d4:	mov	x3, x19
  40e7d8:	mov	x6, x23
  40e7dc:	mov	x4, x24
  40e7e0:	ldr	x5, [x21, #1424]
  40e7e4:	mov	x2, x22
  40e7e8:	mov	x1, #0x800                 	// #2048
  40e7ec:	mov	x0, x20
  40e7f0:	bl	4028f0 <snprintf@plt>
  40e7f4:	mov	x0, x20
  40e7f8:	bl	402840 <putp@plt>
  40e7fc:	ldr	x1, [x21, #1424]
  40e800:	ldr	w0, [x21, #1432]
  40e804:	add	w26, w26, w0
  40e808:	ldrb	w0, [x1]
  40e80c:	add	x19, x19, w26, sxtw
  40e810:	cbz	w0, 40e82c <ferror@plt+0xba3c>
  40e814:	mov	x0, x19
  40e818:	bl	402cc0 <strstr@plt>
  40e81c:	cbz	x0, 40e82c <ferror@plt+0xba3c>
  40e820:	sub	x0, x0, x19
  40e824:	mov	w26, w0
  40e828:	tbz	w0, #31, 40e7d0 <ferror@plt+0xb9e0>
  40e82c:	mov	x3, x19
  40e830:	add	x4, x25, #0xa0
  40e834:	adrp	x2, 413000 <ferror@plt+0x10210>
  40e838:	add	x2, x2, #0x748
  40e83c:	mov	x1, #0x800                 	// #2048
  40e840:	mov	x0, x20
  40e844:	bl	4028f0 <snprintf@plt>
  40e848:	mov	x0, x20
  40e84c:	bl	402840 <putp@plt>
  40e850:	mov	w1, #0x21                  	// #33
  40e854:	strb	w1, [x25, #2480]
  40e858:	add	x0, x25, #0x9b0
  40e85c:	ldp	x29, x30, [sp]
  40e860:	ldp	x19, x20, [sp, #16]
  40e864:	ldp	x21, x22, [sp, #32]
  40e868:	ldp	x23, x24, [sp, #48]
  40e86c:	ldp	x25, x26, [sp, #64]
  40e870:	ldp	x27, x28, [sp, #80]
  40e874:	add	sp, sp, #0x8a0
  40e878:	ret
  40e87c:	mov	x1, x28
  40e880:	add	x0, sp, #0xa0
  40e884:	str	x2, [sp, #112]
  40e888:	str	w3, [sp, #120]
  40e88c:	bl	402800 <mbtowc@plt>
  40e890:	ldr	x2, [sp, #112]
  40e894:	ldr	w0, [sp, #160]
  40e898:	add	x28, x28, x2
  40e89c:	bl	402970 <wcwidth@plt>
  40e8a0:	cmp	w0, #0x0
  40e8a4:	ldrb	w2, [x28]
  40e8a8:	csinc	w0, w0, wzr, gt
  40e8ac:	ldr	w3, [sp, #120]
  40e8b0:	add	w3, w3, w0
  40e8b4:	cbnz	w2, 40e21c <ferror@plt+0xb42c>
  40e8b8:	b	40e23c <ferror@plt+0xb44c>
  40e8bc:	add	x0, sp, #0xa0
  40e8c0:	stp	x1, x2, [sp, #112]
  40e8c4:	bl	402800 <mbtowc@plt>
  40e8c8:	ldp	x1, x2, [sp, #112]
  40e8cc:	ldr	w0, [sp, #160]
  40e8d0:	add	x1, x1, x2
  40e8d4:	str	x1, [sp, #112]
  40e8d8:	bl	402970 <wcwidth@plt>
  40e8dc:	cmp	w0, #0x0
  40e8e0:	ldr	x1, [sp, #112]
  40e8e4:	csinc	w0, w0, wzr, gt
  40e8e8:	add	w28, w28, w0
  40e8ec:	ldrb	w2, [x1]
  40e8f0:	cbnz	w2, 40e654 <ferror@plt+0xb864>
  40e8f4:	b	40e674 <ferror@plt+0xb884>
  40e8f8:	add	x0, sp, #0xa0
  40e8fc:	stp	x1, x2, [sp, #112]
  40e900:	bl	402800 <mbtowc@plt>
  40e904:	ldp	x1, x2, [sp, #112]
  40e908:	ldr	w0, [sp, #160]
  40e90c:	add	x1, x1, x2
  40e910:	str	x1, [sp, #112]
  40e914:	bl	402970 <wcwidth@plt>
  40e918:	cmp	w0, #0x0
  40e91c:	ldr	x1, [sp, #112]
  40e920:	csinc	w0, w0, wzr, gt
  40e924:	add	w28, w28, w0
  40e928:	ldrb	w2, [x1]
  40e92c:	cbnz	w2, 40db9c <ferror@plt+0xadac>
  40e930:	b	40dbbc <ferror@plt+0xadcc>
  40e934:	add	x0, sp, #0xa0
  40e938:	stp	x1, x2, [sp, #112]
  40e93c:	bl	402800 <mbtowc@plt>
  40e940:	ldp	x1, x2, [sp, #112]
  40e944:	ldr	w0, [sp, #160]
  40e948:	add	x1, x1, x2
  40e94c:	str	x1, [sp, #112]
  40e950:	bl	402970 <wcwidth@plt>
  40e954:	cmp	w0, #0x0
  40e958:	ldr	x1, [sp, #112]
  40e95c:	csinc	w0, w0, wzr, gt
  40e960:	add	w28, w28, w0
  40e964:	ldrb	w2, [x1]
  40e968:	cbnz	w2, 40dff4 <ferror@plt+0xb204>
  40e96c:	b	40e014 <ferror@plt+0xb224>
  40e970:	adrp	x28, 42e000 <kb_main_total@@LIBPROCPS_0+0x2cc8>
  40e974:	add	x28, x28, #0x130
  40e978:	lsl	w3, w3, #2
  40e97c:	mov	x0, x28
  40e980:	adrp	x4, 413000 <ferror@plt+0x10210>
  40e984:	adrp	x2, 413000 <ferror@plt+0x10210>
  40e988:	add	x4, x4, #0x950
  40e98c:	add	x2, x2, #0x958
  40e990:	mov	x1, #0x20000               	// #131072
  40e994:	bl	4028f0 <snprintf@plt>
  40e998:	ldr	w0, [x21, #204]
  40e99c:	mov	x5, x28
  40e9a0:	b	40d3ac <ferror@plt+0xa5bc>
  40e9a4:	ldp	x10, x11, [sp, #120]
  40e9a8:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  40e9ac:	movk	x0, #0x8889
  40e9b0:	adrp	x2, 413000 <ferror@plt+0x10210>
  40e9b4:	mov	x1, #0x80                  	// #128
  40e9b8:	add	x2, x2, #0x9a8
  40e9bc:	str	x10, [sp, #136]
  40e9c0:	umulh	x5, x11, x0
  40e9c4:	mov	x0, x10
  40e9c8:	lsr	x5, x5, #5
  40e9cc:	str	x5, [sp, #120]
  40e9d0:	mov	x3, x5
  40e9d4:	lsl	x4, x5, #4
  40e9d8:	sub	x4, x4, x5
  40e9dc:	sub	w4, w11, w4, lsl #2
  40e9e0:	bl	4028f0 <snprintf@plt>
  40e9e4:	cmp	w28, w0
  40e9e8:	b.ge	40cf30 <ferror@plt+0xa140>  // b.tcont
  40e9ec:	ldr	x5, [sp, #120]
  40e9f0:	adrp	x2, 413000 <ferror@plt+0x10210>
  40e9f4:	ldr	x10, [sp, #136]
  40e9f8:	add	x2, x2, #0x9b8
  40e9fc:	mov	w3, w5
  40ea00:	mov	x1, #0x80                  	// #128
  40ea04:	mov	x0, x10
  40ea08:	stp	x10, x5, [sp, #120]
  40ea0c:	bl	4028f0 <snprintf@plt>
  40ea10:	cmp	w28, w0
  40ea14:	b.ge	40cf30 <ferror@plt+0xa140>  // b.tcont
  40ea18:	ldp	x10, x5, [sp, #120]
  40ea1c:	mov	w3, #0xaaab                	// #43691
  40ea20:	movk	w3, #0xaaaa, lsl #16
  40ea24:	adrp	x2, 413000 <ferror@plt+0x10210>
  40ea28:	mov	x1, #0x80                  	// #128
  40ea2c:	add	x2, x2, #0x9c0
  40ea30:	umull	x3, w5, w3
  40ea34:	mov	x0, x10
  40ea38:	lsr	x3, x3, #36
  40ea3c:	bl	4028f0 <snprintf@plt>
  40ea40:	cmp	w28, w0
  40ea44:	b.ge	40cf30 <ferror@plt+0xa140>  // b.tcont
  40ea48:	ldp	x10, x5, [sp, #120]
  40ea4c:	mov	w3, #0x8619                	// #34329
  40ea50:	movk	w3, #0x1861, lsl #16
  40ea54:	adrp	x2, 413000 <ferror@plt+0x10210>
  40ea58:	mov	x1, #0x80                  	// #128
  40ea5c:	add	x2, x2, #0x9c8
  40ea60:	lsr	w5, w5, #3
  40ea64:	mov	x0, x10
  40ea68:	umull	x3, w5, w3
  40ea6c:	lsr	x3, x3, #33
  40ea70:	bl	4028f0 <snprintf@plt>
  40ea74:	cmp	w28, w0
  40ea78:	b.ge	40cf30 <ferror@plt+0xa140>  // b.tcont
  40ea7c:	ldr	x10, [sp, #120]
  40ea80:	mov	w0, #0x3f                  	// #63
  40ea84:	strh	w0, [x10]
  40ea88:	b	40cf30 <ferror@plt+0xa140>
  40ea8c:	ldr	w0, [sp, #144]
  40ea90:	mov	w1, #0x0                   	// #0
  40ea94:	sub	w6, w0, #0x1
  40ea98:	cmp	w6, #0x0
  40ea9c:	b.le	40eb28 <ferror@plt+0xbd38>
  40eaa0:	ldrb	w0, [x28]
  40eaa4:	cbz	w0, 40eb28 <ferror@plt+0xbd38>
  40eaa8:	adrp	x3, 414000 <ferror@plt+0x11210>
  40eaac:	mov	x1, x28
  40eab0:	add	x26, x3, #0x1d0
  40eab4:	mov	w5, #0x0                   	// #0
  40eab8:	b	40eac8 <ferror@plt+0xbcd8>
  40eabc:	add	x1, x1, w4, uxtb
  40eac0:	ldrb	w0, [x1]
  40eac4:	cbz	w0, 40eb24 <ferror@plt+0xbd34>
  40eac8:	ldrb	w4, [x26, w0, sxtw]
  40eacc:	cmp	w4, #0x1
  40ead0:	mov	w0, w4
  40ead4:	b.le	40eb18 <ferror@plt+0xbd28>
  40ead8:	and	x2, x4, #0xff
  40eadc:	add	x0, sp, #0xa0
  40eae0:	str	x1, [sp, #120]
  40eae4:	str	w4, [sp, #128]
  40eae8:	str	w6, [sp, #136]
  40eaec:	str	w5, [sp, #156]
  40eaf0:	bl	402800 <mbtowc@plt>
  40eaf4:	ldr	w0, [sp, #160]
  40eaf8:	bl	402970 <wcwidth@plt>
  40eafc:	cmp	w0, #0x0
  40eb00:	ldr	w4, [sp, #128]
  40eb04:	mov	w8, #0x1                   	// #1
  40eb08:	ldr	w6, [sp, #136]
  40eb0c:	csel	w0, w0, w8, gt
  40eb10:	ldr	w5, [sp, #156]
  40eb14:	ldr	x1, [sp, #120]
  40eb18:	add	w5, w5, w0
  40eb1c:	cmp	w6, w5
  40eb20:	b.ge	40eabc <ferror@plt+0xbccc>  // b.tcont
  40eb24:	sub	w1, w1, w28
  40eb28:	add	x26, x25, #0xd30
  40eb2c:	mov	w3, w1
  40eb30:	mov	x4, x28
  40eb34:	mov	x1, #0x200                 	// #512
  40eb38:	mov	x0, x26
  40eb3c:	adrp	x2, 413000 <ferror@plt+0x10210>
  40eb40:	mov	w5, #0x2b                  	// #43
  40eb44:	add	x2, x2, #0x970
  40eb48:	bl	4028f0 <snprintf@plt>
  40eb4c:	ldrb	w1, [x25, #3376]
  40eb50:	cbz	w1, 40eee4 <ferror@plt+0xc0f4>
  40eb54:	mov	x28, x26
  40eb58:	adrp	x3, 414000 <ferror@plt+0x11210>
  40eb5c:	add	x26, x3, #0x1d0
  40eb60:	ldrb	w0, [x26, w1, sxtw]
  40eb64:	cmp	w0, #0x1
  40eb68:	and	x2, x0, #0xff
  40eb6c:	b.gt	40ebb0 <ferror@plt+0xbdc0>
  40eb70:	add	x28, x28, x2
  40eb74:	ldr	w1, [sp, #112]
  40eb78:	add	w0, w1, w0
  40eb7c:	str	w0, [sp, #112]
  40eb80:	ldrb	w1, [x28]
  40eb84:	cbnz	w1, 40eb60 <ferror@plt+0xbd70>
  40eb88:	ldr	w0, [sp, #112]
  40eb8c:	add	x4, x25, #0xd30
  40eb90:	sub	x4, x28, x4
  40eb94:	sub	w4, w4, w0
  40eb98:	ldr	w0, [sp, #144]
  40eb9c:	add	w26, w4, w0
  40eba0:	ldr	w0, [sp, #152]
  40eba4:	b	40d99c <ferror@plt+0xabac>
  40eba8:	add	x1, x20, #0x7ff
  40ebac:	b	40cd0c <ferror@plt+0x9f1c>
  40ebb0:	mov	x1, x28
  40ebb4:	add	x0, sp, #0xa0
  40ebb8:	str	x2, [sp, #120]
  40ebbc:	bl	402800 <mbtowc@plt>
  40ebc0:	ldr	x2, [sp, #120]
  40ebc4:	ldr	w0, [sp, #160]
  40ebc8:	add	x28, x28, x2
  40ebcc:	bl	402970 <wcwidth@plt>
  40ebd0:	cmp	w0, #0x0
  40ebd4:	ldr	w2, [sp, #112]
  40ebd8:	mov	w4, #0x1                   	// #1
  40ebdc:	ldrb	w1, [x28]
  40ebe0:	csel	w0, w0, w4, gt
  40ebe4:	add	w0, w2, w0
  40ebe8:	str	w0, [sp, #112]
  40ebec:	cbnz	w1, 40eb60 <ferror@plt+0xbd70>
  40ebf0:	b	40eb88 <ferror@plt+0xbd98>
  40ebf4:	ldr	w6, [x21, #368]
  40ebf8:	ldrb	w2, [x28]
  40ebfc:	cmp	w6, #0x0
  40ec00:	b.le	40ec90 <ferror@plt+0xbea0>
  40ec04:	cbz	w2, 40ef08 <ferror@plt+0xc118>
  40ec08:	adrp	x3, 414000 <ferror@plt+0x11210>
  40ec0c:	mov	x1, x28
  40ec10:	add	x26, x3, #0x1d0
  40ec14:	mov	w5, #0x0                   	// #0
  40ec18:	b	40ec28 <ferror@plt+0xbe38>
  40ec1c:	add	x1, x1, w4, uxtb
  40ec20:	ldrb	w2, [x1]
  40ec24:	cbz	w2, 40ec84 <ferror@plt+0xbe94>
  40ec28:	ldrb	w4, [x26, w2, sxtw]
  40ec2c:	cmp	w4, #0x1
  40ec30:	mov	w0, w4
  40ec34:	b.le	40ec78 <ferror@plt+0xbe88>
  40ec38:	and	x2, x4, #0xff
  40ec3c:	add	x0, sp, #0xa0
  40ec40:	str	x1, [sp, #112]
  40ec44:	str	w4, [sp, #120]
  40ec48:	str	w6, [sp, #128]
  40ec4c:	str	w5, [sp, #136]
  40ec50:	bl	402800 <mbtowc@plt>
  40ec54:	ldr	w0, [sp, #160]
  40ec58:	bl	402970 <wcwidth@plt>
  40ec5c:	cmp	w0, #0x0
  40ec60:	ldr	w4, [sp, #120]
  40ec64:	mov	w8, #0x1                   	// #1
  40ec68:	ldr	w6, [sp, #128]
  40ec6c:	csel	w0, w0, w8, gt
  40ec70:	ldr	w5, [sp, #136]
  40ec74:	ldr	x1, [sp, #112]
  40ec78:	add	w5, w5, w0
  40ec7c:	cmp	w6, w5
  40ec80:	b.ge	40ec1c <ferror@plt+0xbe2c>  // b.tcont
  40ec84:	sub	x1, x1, x28
  40ec88:	add	x28, x28, w1, sxtw
  40ec8c:	ldrb	w2, [x28]
  40ec90:	ldr	w0, [x21, #204]
  40ec94:	ldr	w1, [x21, #372]
  40ec98:	and	w0, w0, #0x40000
  40ec9c:	str	w1, [sp, #136]
  40eca0:	str	w0, [sp, #144]
  40eca4:	cbz	w2, 40ef00 <ferror@plt+0xc110>
  40eca8:	adrp	x3, 414000 <ferror@plt+0x11210>
  40ecac:	mov	x1, x28
  40ecb0:	add	x26, x3, #0x1d0
  40ecb4:	mov	w5, #0x0                   	// #0
  40ecb8:	ldrb	w0, [x26, w2, sxtw]
  40ecbc:	cmp	w0, #0x1
  40ecc0:	and	x2, x0, #0xff
  40ecc4:	b.gt	40ecec <ferror@plt+0xbefc>
  40ecc8:	add	x1, x1, x2
  40eccc:	add	w5, w5, w0
  40ecd0:	ldrb	w2, [x1]
  40ecd4:	cbnz	w2, 40ecb8 <ferror@plt+0xbec8>
  40ecd8:	ldr	w0, [sp, #136]
  40ecdc:	sub	x4, x1, x28
  40ece0:	sub	w4, w4, w5
  40ece4:	add	w4, w4, w0
  40ece8:	b	40e4b0 <ferror@plt+0xb6c0>
  40ecec:	add	x0, sp, #0xa0
  40ecf0:	stp	x1, x2, [sp, #112]
  40ecf4:	str	w5, [sp, #128]
  40ecf8:	bl	402800 <mbtowc@plt>
  40ecfc:	ldp	x1, x2, [sp, #112]
  40ed00:	ldr	w0, [sp, #160]
  40ed04:	add	x1, x1, x2
  40ed08:	str	x1, [sp, #112]
  40ed0c:	bl	402970 <wcwidth@plt>
  40ed10:	cmp	w0, #0x0
  40ed14:	ldr	x1, [sp, #112]
  40ed18:	csinc	w0, w0, wzr, gt
  40ed1c:	ldr	w5, [sp, #128]
  40ed20:	ldrb	w2, [x1]
  40ed24:	add	w5, w5, w0
  40ed28:	cbnz	w2, 40ecb8 <ferror@plt+0xbec8>
  40ed2c:	b	40ecd8 <ferror@plt+0xbee8>
  40ed30:	tbnz	w1, #8, 40cc60 <ferror@plt+0x9e70>
  40ed34:	b	40cf74 <ferror@plt+0xa184>
  40ed38:	ldr	w0, [sp, #136]
  40ed3c:	mov	w1, #0x0                   	// #0
  40ed40:	sub	w6, w0, #0x1
  40ed44:	cmp	w6, #0x0
  40ed48:	b.le	40edd4 <ferror@plt+0xbfe4>
  40ed4c:	ldrb	w0, [x28]
  40ed50:	cbz	w0, 40edd4 <ferror@plt+0xbfe4>
  40ed54:	adrp	x3, 414000 <ferror@plt+0x11210>
  40ed58:	mov	x1, x28
  40ed5c:	add	x26, x3, #0x1d0
  40ed60:	mov	w5, #0x0                   	// #0
  40ed64:	b	40ed74 <ferror@plt+0xbf84>
  40ed68:	add	x1, x1, w4, uxtb
  40ed6c:	ldrb	w0, [x1]
  40ed70:	cbz	w0, 40edd0 <ferror@plt+0xbfe0>
  40ed74:	ldrb	w4, [x26, w0, sxtw]
  40ed78:	cmp	w4, #0x1
  40ed7c:	mov	w0, w4
  40ed80:	b.le	40edc4 <ferror@plt+0xbfd4>
  40ed84:	and	x2, x4, #0xff
  40ed88:	add	x0, sp, #0xa0
  40ed8c:	str	x1, [sp, #112]
  40ed90:	str	w4, [sp, #120]
  40ed94:	str	w6, [sp, #128]
  40ed98:	str	w5, [sp, #152]
  40ed9c:	bl	402800 <mbtowc@plt>
  40eda0:	ldr	w0, [sp, #160]
  40eda4:	bl	402970 <wcwidth@plt>
  40eda8:	cmp	w0, #0x0
  40edac:	ldr	w4, [sp, #120]
  40edb0:	mov	w8, #0x1                   	// #1
  40edb4:	ldr	w6, [sp, #128]
  40edb8:	csel	w0, w0, w8, gt
  40edbc:	ldr	w5, [sp, #152]
  40edc0:	ldr	x1, [sp, #112]
  40edc4:	add	w5, w5, w0
  40edc8:	cmp	w6, w5
  40edcc:	b.ge	40ed68 <ferror@plt+0xbf78>  // b.tcont
  40edd0:	sub	w1, w1, w28
  40edd4:	add	x26, x25, #0xd30
  40edd8:	mov	w3, w1
  40eddc:	mov	x4, x28
  40ede0:	mov	x1, #0x200                 	// #512
  40ede4:	mov	x0, x26
  40ede8:	adrp	x2, 413000 <ferror@plt+0x10210>
  40edec:	mov	w5, #0x2b                  	// #43
  40edf0:	add	x2, x2, #0x970
  40edf4:	bl	4028f0 <snprintf@plt>
  40edf8:	ldrb	w1, [x25, #3376]
  40edfc:	cbz	w1, 40eed4 <ferror@plt+0xc0e4>
  40ee00:	mov	x28, x26
  40ee04:	adrp	x3, 414000 <ferror@plt+0x11210>
  40ee08:	add	x26, x3, #0x1d0
  40ee0c:	mov	w5, #0x0                   	// #0
  40ee10:	ldrb	w0, [x26, w1, sxtw]
  40ee14:	cmp	w0, #0x1
  40ee18:	and	x2, x0, #0xff
  40ee1c:	b.gt	40ee48 <ferror@plt+0xc058>
  40ee20:	add	x28, x28, x2
  40ee24:	add	w5, w5, w0
  40ee28:	ldrb	w1, [x28]
  40ee2c:	cbnz	w1, 40ee10 <ferror@plt+0xc020>
  40ee30:	add	x4, x25, #0xd30
  40ee34:	ldr	w0, [sp, #136]
  40ee38:	sub	x4, x28, x4
  40ee3c:	sub	w4, w4, w5
  40ee40:	add	w4, w4, w0
  40ee44:	b	40e4d8 <ferror@plt+0xb6e8>
  40ee48:	mov	x1, x28
  40ee4c:	add	x0, sp, #0xa0
  40ee50:	str	x2, [sp, #112]
  40ee54:	str	w5, [sp, #120]
  40ee58:	bl	402800 <mbtowc@plt>
  40ee5c:	ldr	x2, [sp, #112]
  40ee60:	ldr	w0, [sp, #160]
  40ee64:	add	x28, x28, x2
  40ee68:	bl	402970 <wcwidth@plt>
  40ee6c:	cmp	w0, #0x0
  40ee70:	ldrb	w1, [x28]
  40ee74:	mov	w4, #0x1                   	// #1
  40ee78:	ldr	w5, [sp, #120]
  40ee7c:	csel	w0, w0, w4, gt
  40ee80:	add	w5, w5, w0
  40ee84:	cbnz	w1, 40ee10 <ferror@plt+0xc020>
  40ee88:	b	40ee30 <ferror@plt+0xc040>
  40ee8c:	ldr	w26, [sp, #136]
  40ee90:	b	40df04 <ferror@plt+0xb114>
  40ee94:	ldr	w26, [sp, #136]
  40ee98:	b	40d974 <ferror@plt+0xab84>
  40ee9c:	ldr	w26, [sp, #136]
  40eea0:	b	40e12c <ferror@plt+0xb33c>
  40eea4:	ldr	w26, [sp, #136]
  40eea8:	b	40daac <ferror@plt+0xacbc>
  40eeac:	mov	x1, x20
  40eeb0:	mov	x0, x19
  40eeb4:	bl	402c50 <strcpy@plt>
  40eeb8:	mov	x0, x19
  40eebc:	bl	402840 <putp@plt>
  40eec0:	b	40cd24 <ferror@plt+0x9f34>
  40eec4:	ldr	w26, [sp, #144]
  40eec8:	b	40d258 <ferror@plt+0xa468>
  40eecc:	ldr	w26, [sp, #136]
  40eed0:	b	40e028 <ferror@plt+0xb238>
  40eed4:	ldr	w4, [sp, #136]
  40eed8:	b	40e4d8 <ferror@plt+0xb6e8>
  40eedc:	ldr	w26, [sp, #136]
  40eee0:	b	40e250 <ferror@plt+0xb460>
  40eee4:	ldr	w26, [sp, #144]
  40eee8:	ldr	w0, [sp, #152]
  40eeec:	b	40d99c <ferror@plt+0xabac>
  40eef0:	ldr	w26, [sp, #136]
  40eef4:	b	40dbd0 <ferror@plt+0xade0>
  40eef8:	ldr	w26, [sp, #136]
  40eefc:	b	40e688 <ferror@plt+0xb898>
  40ef00:	ldr	w4, [sp, #136]
  40ef04:	b	40e4b0 <ferror@plt+0xb6c0>
  40ef08:	ldr	w0, [x21, #204]
  40ef0c:	ldr	w4, [x21, #372]
  40ef10:	and	w0, w0, #0x40000
  40ef14:	str	w4, [sp, #136]
  40ef18:	str	w0, [sp, #144]
  40ef1c:	b	40e4b0 <ferror@plt+0xb6c0>
  40ef20:	sub	sp, sp, #0x850
  40ef24:	add	x4, x0, #0x32e
  40ef28:	add	x3, x0, #0x248
  40ef2c:	adrp	x2, 413000 <ferror@plt+0x10210>
  40ef30:	add	x2, x2, #0x9e0
  40ef34:	stp	x29, x30, [sp]
  40ef38:	mov	x29, sp
  40ef3c:	stp	x21, x22, [sp, #32]
  40ef40:	adrp	x21, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40ef44:	add	x21, x21, #0x450
  40ef48:	stp	x19, x20, [sp, #16]
  40ef4c:	add	x20, sp, #0x50
  40ef50:	mov	x19, x0
  40ef54:	add	x5, x21, #0xa0
  40ef58:	mov	x0, x20
  40ef5c:	stp	x23, x24, [sp, #48]
  40ef60:	mov	w23, w1
  40ef64:	mov	x1, #0x800                 	// #2048
  40ef68:	str	x25, [sp, #64]
  40ef6c:	bl	4028f0 <snprintf@plt>
  40ef70:	ldr	w1, [x21, #264]
  40ef74:	cbz	w1, 40f150 <ferror@plt+0xc360>
  40ef78:	mov	x2, x20
  40ef7c:	tbnz	w0, #31, 40efb0 <ferror@plt+0xc1c0>
  40ef80:	cmp	w0, #0x7ff
  40ef84:	b.gt	40f2a4 <ferror@plt+0xc4b4>
  40ef88:	add	x2, x20, w0, sxtw
  40ef8c:	cmp	x2, x20
  40ef90:	b.hi	40efa4 <ferror@plt+0xc1b4>  // b.pmore
  40ef94:	b	40efb0 <ferror@plt+0xc1c0>
  40ef98:	sub	x2, x2, #0x1
  40ef9c:	cmp	x2, x20
  40efa0:	b.ls	40efb0 <ferror@plt+0xc1c0>  // b.plast
  40efa4:	ldurb	w0, [x2, #-1]
  40efa8:	cmp	w0, #0x20
  40efac:	b.eq	40ef98 <ferror@plt+0xc1a8>  // b.none
  40efb0:	strb	wzr, [x2]
  40efb4:	mov	x0, x20
  40efb8:	bl	402840 <putp@plt>
  40efbc:	adrp	x6, 42b000 <ferror@plt+0x28210>
  40efc0:	add	x25, x6, #0x350
  40efc4:	ldr	w3, [x19, #204]
  40efc8:	ldr	x20, [x19, #1440]
  40efcc:	ldr	w24, [x25, #20]
  40efd0:	sxtw	x21, w24
  40efd4:	tbnz	w3, #1, 40f20c <ferror@plt+0xc41c>
  40efd8:	ldrsw	x4, [x19, #200]
  40efdc:	adrp	x5, 42a000 <ferror@plt+0x27210>
  40efe0:	add	x5, x5, #0x390
  40efe4:	tst	x3, #0x4
  40efe8:	and	w7, w3, #0x40
  40efec:	mov	w2, #0x1                   	// #1
  40eff0:	add	x5, x5, x4, lsl #5
  40eff4:	and	w4, w3, #0x80
  40eff8:	cneg	w2, w2, eq  // eq = none
  40effc:	mov	x1, x21
  40f000:	str	w2, [x6, #848]
  40f004:	mov	x0, x20
  40f008:	ldr	x3, [x5, #1144]
  40f00c:	mov	x2, #0x8                   	// #8
  40f010:	str	w7, [x25, #4048]
  40f014:	str	w4, [x25, #4052]
  40f018:	bl	402880 <qsort@plt>
  40f01c:	ldr	w24, [x25, #20]
  40f020:	ldr	w1, [x19, #344]
  40f024:	ldr	w20, [x19, #364]
  40f028:	cmp	w1, w23
  40f02c:	ldr	w0, [x19, #204]
  40f030:	csinc	w23, w23, w1, ge  // ge = tcont
  40f034:	cmp	w20, w24
  40f038:	cset	w1, lt  // lt = tstop
  40f03c:	cmp	w23, #0x1
  40f040:	cset	w3, gt
  40f044:	and	w2, w0, #0x20
  40f048:	and	w1, w1, w3
  40f04c:	tbnz	w0, #5, 40f1a0 <ferror@plt+0xc3b0>
  40f050:	cbz	w1, 40f2ac <ferror@plt+0xc4bc>
  40f054:	sbfiz	x21, x20, #3, #32
  40f058:	mov	w22, #0x1                   	// #1
  40f05c:	nop
  40f060:	ldr	x0, [x19, #1440]
  40f064:	ldr	x1, [x0, x21]
  40f068:	cbnz	w2, 40f074 <ferror@plt+0xc284>
  40f06c:	ldr	w0, [x1, #24]
  40f070:	cbz	w0, 40f09c <ferror@plt+0xc2ac>
  40f074:	ldr	w0, [x19, #380]
  40f078:	cmp	w0, #0x55
  40f07c:	b.eq	40f120 <ferror@plt+0xc330>  // b.none
  40f080:	cmp	w0, #0x75
  40f084:	b.eq	40f108 <ferror@plt+0xc318>  // b.none
  40f088:	cbz	w0, 40f0bc <ferror@plt+0xc2cc>
  40f08c:	ldr	w0, [x19, #384]
  40f090:	cmp	w0, #0x0
  40f094:	cset	w0, eq  // eq = none
  40f098:	cbnz	w0, 40f0bc <ferror@plt+0xc2cc>
  40f09c:	add	w20, w20, #0x1
  40f0a0:	cmp	w22, w23
  40f0a4:	ccmp	w20, w24, #0x0, lt  // lt = tstop
  40f0a8:	add	x21, x21, #0x8
  40f0ac:	b.ge	40f0e8 <ferror@plt+0xc2f8>  // b.tcont
  40f0b0:	ldr	w0, [x19, #204]
  40f0b4:	and	w2, w0, #0x20
  40f0b8:	b	40f060 <ferror@plt+0xc270>
  40f0bc:	mov	x0, x19
  40f0c0:	bl	40cb78 <ferror@plt+0x9d88>
  40f0c4:	ldrb	w0, [x0]
  40f0c8:	ldr	w24, [x25, #20]
  40f0cc:	cbz	w0, 40f09c <ferror@plt+0xc2ac>
  40f0d0:	add	w22, w22, #0x1
  40f0d4:	add	w20, w20, #0x1
  40f0d8:	cmp	w22, w23
  40f0dc:	add	x21, x21, #0x8
  40f0e0:	ccmp	w20, w24, #0x0, lt  // lt = tstop
  40f0e4:	b.lt	40f0b0 <ferror@plt+0xc2c0>  // b.tstop
  40f0e8:	mov	w0, w22
  40f0ec:	ldp	x29, x30, [sp]
  40f0f0:	ldp	x19, x20, [sp, #16]
  40f0f4:	ldp	x21, x22, [sp, #32]
  40f0f8:	ldp	x23, x24, [sp, #48]
  40f0fc:	ldr	x25, [sp, #64]
  40f100:	add	sp, sp, #0x850
  40f104:	ret
  40f108:	ldr	w2, [x19, #376]
  40f10c:	ldr	w0, [x19, #384]
  40f110:	ldr	w3, [x1, #876]
  40f114:	cmp	w3, w2
  40f118:	b.ne	40f090 <ferror@plt+0xc2a0>  // b.any
  40f11c:	b	40f098 <ferror@plt+0xc2a8>
  40f120:	ldr	w3, [x1, #884]
  40f124:	ldr	w2, [x19, #376]
  40f128:	ldr	w0, [x19, #384]
  40f12c:	cmp	w3, w2
  40f130:	b.eq	40f098 <ferror@plt+0xc2a8>  // b.none
  40f134:	ldr	w3, [x1, #892]
  40f138:	cmp	w2, w3
  40f13c:	b.eq	40f098 <ferror@plt+0xc2a8>  // b.none
  40f140:	ldr	w3, [x1, #900]
  40f144:	cmp	w2, w3
  40f148:	b.ne	40f110 <ferror@plt+0xc320>  // b.any
  40f14c:	b	40f098 <ferror@plt+0xc2a8>
  40f150:	adrp	x0, 42a000 <ferror@plt+0x27210>
  40f154:	add	x0, x0, #0x390
  40f158:	ldr	w1, [x0, #2988]
  40f15c:	tbnz	w1, #31, 40efbc <ferror@plt+0xc1cc>
  40f160:	ldr	w2, [x21, #260]
  40f164:	cmp	w1, w2
  40f168:	b.ge	40efbc <ferror@plt+0xc1cc>  // b.tcont
  40f16c:	ldr	x3, [x21, #1144]
  40f170:	add	w2, w1, #0x1
  40f174:	lsl	w21, w1, #11
  40f178:	mov	x1, x20
  40f17c:	str	w2, [x0, #2988]
  40f180:	add	x21, x3, w21, sxtw
  40f184:	mov	x0, x21
  40f188:	bl	402b60 <strcmp@plt>
  40f18c:	cbnz	w0, 40f2d0 <ferror@plt+0xc4e0>
  40f190:	adrp	x0, 413000 <ferror@plt+0x10210>
  40f194:	add	x0, x0, #0xa00
  40f198:	bl	402840 <putp@plt>
  40f19c:	b	40efbc <ferror@plt+0xc1cc>
  40f1a0:	ldr	w0, [x19, #380]
  40f1a4:	cbnz	w0, 40f050 <ferror@plt+0xc260>
  40f1a8:	cbz	w1, 40f2ac <ferror@plt+0xc4bc>
  40f1ac:	sbfiz	x21, x20, #3, #32
  40f1b0:	mov	w22, #0x1                   	// #1
  40f1b4:	nop
  40f1b8:	ldr	x1, [x19, #1440]
  40f1bc:	mov	x0, x19
  40f1c0:	add	w20, w20, #0x1
  40f1c4:	ldr	x1, [x1, x21]
  40f1c8:	add	x21, x21, #0x8
  40f1cc:	bl	40cb78 <ferror@plt+0x9d88>
  40f1d0:	ldrb	w0, [x0]
  40f1d4:	ldr	w1, [x25, #20]
  40f1d8:	cmp	w0, #0x0
  40f1dc:	cinc	w22, w22, ne  // ne = any
  40f1e0:	cmp	w1, w20
  40f1e4:	ccmp	w23, w22, #0x4, gt
  40f1e8:	b.gt	40f1b8 <ferror@plt+0xc3c8>
  40f1ec:	mov	w0, w22
  40f1f0:	ldp	x29, x30, [sp]
  40f1f4:	ldp	x19, x20, [sp, #16]
  40f1f8:	ldp	x21, x22, [sp, #32]
  40f1fc:	ldp	x23, x24, [sp, #48]
  40f200:	ldr	x25, [sp, #64]
  40f204:	add	sp, sp, #0x850
  40f208:	ret
  40f20c:	ldr	w0, [x25, #16]
  40f210:	str	x20, [x25, #24]
  40f214:	cbnz	w0, 40f290 <ferror@plt+0xc4a0>
  40f218:	adrp	x0, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40f21c:	add	x0, x0, #0x550
  40f220:	ldr	w1, [x0, #816]
  40f224:	cmp	w1, w24
  40f228:	b.lt	40f2e8 <ferror@plt+0xc4f8>  // b.tstop
  40f22c:	mov	x1, x21
  40f230:	mov	x0, x20
  40f234:	adrp	x3, 404000 <ferror@plt+0x1210>
  40f238:	mov	x2, #0x8                   	// #8
  40f23c:	add	x3, x3, #0x648
  40f240:	bl	402880 <qsort@plt>
  40f244:	ldr	w24, [x25, #20]
  40f248:	cmp	w24, #0x0
  40f24c:	b.le	40f30c <ferror@plt+0xc51c>
  40f250:	mov	x7, #0x0                   	// #0
  40f254:	ldr	x20, [x25, #24]
  40f258:	b	40f268 <ferror@plt+0xc478>
  40f25c:	add	x7, x7, #0x1
  40f260:	cmp	w24, w7
  40f264:	b.le	40f28c <ferror@plt+0xc49c>
  40f268:	ldr	x0, [x20, x7, lsl #3]
  40f26c:	ldrb	w0, [x0, #31]
  40f270:	cbnz	w0, 40f25c <ferror@plt+0xc46c>
  40f274:	mov	w0, w7
  40f278:	mov	w1, #0x0                   	// #0
  40f27c:	bl	404580 <ferror@plt+0x1790>
  40f280:	add	x7, x7, #0x1
  40f284:	cmp	w24, w7
  40f288:	b.gt	40f268 <ferror@plt+0xc478>
  40f28c:	sxtw	x21, w24
  40f290:	ldr	x1, [x25, #32]
  40f294:	lsl	x2, x21, #3
  40f298:	mov	x0, x20
  40f29c:	bl	402700 <memcpy@plt>
  40f2a0:	b	40f020 <ferror@plt+0xc230>
  40f2a4:	add	x2, x20, #0x7ff
  40f2a8:	b	40efa4 <ferror@plt+0xc1b4>
  40f2ac:	mov	w22, #0x1                   	// #1
  40f2b0:	mov	w0, w22
  40f2b4:	ldp	x29, x30, [sp]
  40f2b8:	ldp	x19, x20, [sp, #16]
  40f2bc:	ldp	x21, x22, [sp, #32]
  40f2c0:	ldp	x23, x24, [sp, #48]
  40f2c4:	ldr	x25, [sp, #64]
  40f2c8:	add	sp, sp, #0x850
  40f2cc:	ret
  40f2d0:	mov	x1, x20
  40f2d4:	mov	x0, x21
  40f2d8:	bl	402c50 <strcpy@plt>
  40f2dc:	mov	x0, x21
  40f2e0:	bl	402840 <putp@plt>
  40f2e4:	b	40efbc <ferror@plt+0xc1cc>
  40f2e8:	lsl	x1, x21, #3
  40f2ec:	str	w24, [x0, #816]
  40f2f0:	ldr	x0, [x25, #32]
  40f2f4:	cmp	x1, #0x0
  40f2f8:	csinc	x1, x1, xzr, ne  // ne = any
  40f2fc:	bl	402ab0 <realloc@plt>
  40f300:	cbz	x0, 40f318 <ferror@plt+0xc528>
  40f304:	str	x0, [x25, #32]
  40f308:	b	40f22c <ferror@plt+0xc43c>
  40f30c:	sxtw	x21, w24
  40f310:	ldr	x20, [x25, #24]
  40f314:	b	40f290 <ferror@plt+0xc4a0>
  40f318:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40f31c:	ldr	x0, [x0, #2368]
  40f320:	bl	4059a0 <ferror@plt+0x2bb0>
  40f324:	nop
  40f328:	sub	sp, sp, #0xb10
  40f32c:	stp	x29, x30, [sp, #48]
  40f330:	add	x29, sp, #0x30
  40f334:	stp	x21, x22, [sp, #80]
  40f338:	adrp	x21, 42b000 <ferror@plt+0x28210>
  40f33c:	add	x21, x21, #0x350
  40f340:	stp	x19, x20, [sp, #64]
  40f344:	ldr	w0, [x21, #72]
  40f348:	stp	x23, x24, [sp, #96]
  40f34c:	stp	x25, x26, [sp, #112]
  40f350:	ldr	x23, [x21, #8]
  40f354:	cbnz	w0, 40fa5c <ferror@plt+0xcc6c>
  40f358:	adrp	x20, 42a000 <ferror@plt+0x27210>
  40f35c:	add	x20, x20, #0x390
  40f360:	ldr	w0, [x20, #2988]
  40f364:	cmn	w0, #0x1
  40f368:	b.eq	40fa74 <ferror@plt+0xcc84>  // b.none
  40f36c:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40f370:	add	x19, x19, #0x450
  40f374:	add	x1, x19, #0x10
  40f378:	adrp	x0, 413000 <ferror@plt+0x10210>
  40f37c:	add	x0, x0, #0x9e8
  40f380:	ldr	w2, [x19, #264]
  40f384:	cmp	w2, #0x0
  40f388:	csel	x0, x0, x1, ne  // ne = any
  40f38c:	bl	402840 <putp@plt>
  40f390:	adrp	x22, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  40f394:	add	x22, x22, #0x550
  40f398:	mov	x0, #0x0                   	// #0
  40f39c:	bl	402960 <time@plt>
  40f3a0:	mov	x24, x0
  40f3a4:	ldr	x0, [x22, #824]
  40f3a8:	sub	x0, x24, x0
  40f3ac:	cmp	x0, #0x2
  40f3b0:	b.gt	40fa9c <ferror@plt+0xccac>
  40f3b4:	bl	407aa8 <ferror@plt+0x4cb8>
  40f3b8:	str	wzr, [x21, #16]
  40f3bc:	ldr	x26, [x21, #8]
  40f3c0:	str	wzr, [x19, #2088]
  40f3c4:	str	wzr, [x20, #2988]
  40f3c8:	ldr	w2, [x19, #260]
  40f3cc:	ldr	w4, [x26, #204]
  40f3d0:	and	w3, w4, #0x4000
  40f3d4:	tbz	w4, #14, 40f3e4 <ferror@plt+0xc5f4>
  40f3d8:	cmp	w2, #0x2
  40f3dc:	mov	w3, #0x0                   	// #0
  40f3e0:	b.gt	40fa00 <ferror@plt+0xcc10>
  40f3e4:	tbz	w4, #13, 40f5d8 <ferror@plt+0xc7e8>
  40f3e8:	add	w0, w3, #0x2
  40f3ec:	sub	w1, w2, #0x1
  40f3f0:	cmp	w0, w1
  40f3f4:	b.lt	40f8b0 <ferror@plt+0xcac0>  // b.tstop
  40f3f8:	ldr	w0, [x23, #204]
  40f3fc:	sub	w2, w2, w3
  40f400:	ldr	w1, [x20, #36]
  40f404:	sub	w2, w2, #0x1
  40f408:	str	w2, [x22, #832]
  40f40c:	and	w2, w0, #0xfffeffff
  40f410:	str	w2, [x23, #204]
  40f414:	cbz	w1, 40f48c <ferror@plt+0xc69c>
  40f418:	tbnz	w0, #4, 40f48c <ferror@plt+0xc69c>
  40f41c:	sub	x0, x19, #0xd0
  40f420:	bl	402840 <putp@plt>
  40f424:	ldr	w0, [x20, #36]
  40f428:	ldr	w1, [x22, #832]
  40f42c:	cbnz	w0, 40f4b8 <ferror@plt+0xc6c8>
  40f430:	ldr	w2, [x23, #208]
  40f434:	mov	x0, x23
  40f438:	cmp	w2, #0x0
  40f43c:	csel	w2, w2, w1, ne  // ne = any
  40f440:	str	w2, [x23, #344]
  40f444:	bl	40ef20 <ferror@plt+0xc130>
  40f448:	ldr	w1, [x22, #832]
  40f44c:	cmp	w1, w0
  40f450:	b.gt	40f4ec <ferror@plt+0xc6fc>
  40f454:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40f458:	ldr	x0, [x0, #688]
  40f45c:	bl	402c40 <fflush@plt>
  40f460:	ldr	w0, [x19, #192]
  40f464:	cbz	w0, 40f52c <ferror@plt+0xc73c>
  40f468:	ldr	w0, [x20, #612]
  40f46c:	tbnz	w0, #31, 40f544 <ferror@plt+0xc754>
  40f470:	ldp	x29, x30, [sp, #48]
  40f474:	ldp	x19, x20, [sp, #64]
  40f478:	ldp	x21, x22, [sp, #80]
  40f47c:	ldp	x23, x24, [sp, #96]
  40f480:	ldp	x25, x26, [sp, #112]
  40f484:	add	sp, sp, #0xb10
  40f488:	ret
  40f48c:	tbz	w0, #19, 40f41c <ferror@plt+0xc62c>
  40f490:	ldr	w3, [x21, #20]
  40f494:	add	x2, x19, #0x7a0
  40f498:	mov	x1, #0x800                 	// #2048
  40f49c:	add	x0, sp, #0x310
  40f4a0:	bl	4028f0 <snprintf@plt>
  40f4a4:	add	x0, sp, #0x310
  40f4a8:	bl	402840 <putp@plt>
  40f4ac:	ldr	w0, [x20, #36]
  40f4b0:	ldr	w1, [x22, #832]
  40f4b4:	cbz	w0, 40f430 <ferror@plt+0xc640>
  40f4b8:	adrp	x21, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  40f4bc:	add	x21, x21, #0x130
  40f4c0:	ldr	w0, [x21, #204]
  40f4c4:	and	w23, w0, #0x10
  40f4c8:	tbnz	w0, #4, 40fe20 <ferror@plt+0xd030>
  40f4cc:	cmp	w1, w23
  40f4d0:	b.le	40f454 <ferror@plt+0xc664>
  40f4d4:	ldr	w0, [x21, #1668]
  40f4d8:	tbnz	w0, #4, 40fe6c <ferror@plt+0xd07c>
  40f4dc:	ldr	w0, [x21, #3132]
  40f4e0:	tbnz	w0, #4, 40fec0 <ferror@plt+0xd0d0>
  40f4e4:	ldr	w0, [x21, #4596]
  40f4e8:	tbnz	w0, #4, 40ff04 <ferror@plt+0xd114>
  40f4ec:	sub	x0, x19, #0x70
  40f4f0:	bl	402840 <putp@plt>
  40f4f4:	ldr	w0, [x20, #2988]
  40f4f8:	mov	w1, #0x0                   	// #0
  40f4fc:	ldr	x3, [x19, #1144]
  40f500:	lsl	w0, w0, #11
  40f504:	ldr	x2, [x19, #1136]
  40f508:	sxtw	x0, w0
  40f50c:	sub	x2, x2, x0
  40f510:	add	x0, x3, x0
  40f514:	bl	402a20 <memset@plt>
  40f518:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40f51c:	ldr	x0, [x0, #688]
  40f520:	bl	402c40 <fflush@plt>
  40f524:	ldr	w0, [x19, #192]
  40f528:	cbnz	w0, 40f468 <ferror@plt+0xc678>
  40f52c:	ldr	x2, [x19, #1136]
  40f530:	mov	w1, #0x0                   	// #0
  40f534:	ldr	x0, [x19, #1144]
  40f538:	bl	402a20 <memset@plt>
  40f53c:	ldr	w0, [x20, #612]
  40f540:	tbz	w0, #31, 40f470 <ferror@plt+0xc680>
  40f544:	ldr	w0, [x22, #304]
  40f548:	cbz	w0, 40f470 <ferror@plt+0xc680>
  40f54c:	add	x0, x20, #0x468
  40f550:	add	x1, x22, #0x140
  40f554:	add	x20, x20, #0xba8
  40f558:	mov	w3, #0x0                   	// #0
  40f55c:	mov	w4, #0x0                   	// #0
  40f560:	str	wzr, [x22, #304]
  40f564:	nop
  40f568:	ldr	w2, [x1]
  40f56c:	cbz	w2, 40f588 <ferror@plt+0xc798>
  40f570:	ldr	w2, [x0]
  40f574:	mov	w3, #0x1                   	// #1
  40f578:	mov	w4, w3
  40f57c:	str	wzr, [x1]
  40f580:	add	w2, w2, w3
  40f584:	str	w2, [x0]
  40f588:	add	x0, x0, #0x20
  40f58c:	add	x1, x1, #0x4
  40f590:	cmp	x0, x20
  40f594:	b.ne	40f568 <ferror@plt+0xc778>  // b.any
  40f598:	cbz	w3, 40f470 <ferror@plt+0xc680>
  40f59c:	str	w4, [x22, #304]
  40f5a0:	cbz	w4, 40f470 <ferror@plt+0xc680>
  40f5a4:	bl	408378 <ferror@plt+0x5588>
  40f5a8:	b	40f470 <ferror@plt+0xc680>
  40f5ac:	ldr	x0, [x19, #2104]
  40f5b0:	mov	w3, #0xa0                  	// #160
  40f5b4:	ldr	x1, [x24, #624]
  40f5b8:	smaddl	x0, w2, w3, x0
  40f5bc:	bl	409dc0 <ferror@plt+0x6fd0>
  40f5c0:	ldr	w2, [x19, #2088]
  40f5c4:	ldr	w4, [x26, #204]
  40f5c8:	add	w3, w2, #0x1
  40f5cc:	str	w3, [x19, #2088]
  40f5d0:	ldp	x27, x28, [sp, #128]
  40f5d4:	ldr	w2, [x19, #260]
  40f5d8:	tbz	w4, #12, 40f3f8 <ferror@plt+0xc608>
  40f5dc:	add	w0, w3, #0x2
  40f5e0:	sub	w1, w2, #0x1
  40f5e4:	cmp	w0, w1
  40f5e8:	b.ge	40f3f8 <ferror@plt+0xc608>  // b.tcont
  40f5ec:	ldr	x2, [x20, #3016]
  40f5f0:	stp	x27, x28, [sp, #128]
  40f5f4:	adrp	x1, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40f5f8:	add	x24, x1, #0x878
  40f5fc:	cbz	x2, 40fde0 <ferror@plt+0xcff0>
  40f600:	adrp	x28, 42b000 <ferror@plt+0x28210>
  40f604:	ldr	w1, [x26, #216]
  40f608:	ldr	x0, [x28, #824]
  40f60c:	ucvtf	s1, x0
  40f610:	cbz	w1, 40fb00 <ferror@plt+0xcd10>
  40f614:	fcvt	d2, s1
  40f618:	mov	x2, #0x4059000000000000    	// #4636737291354636288
  40f61c:	fmov	d1, x2
  40f620:	adrp	x4, 42b000 <ferror@plt+0x28210>
  40f624:	adrp	x2, 42b000 <ferror@plt+0x28210>
  40f628:	mov	w3, #0x42c80000            	// #1120403456
  40f62c:	fmov	s3, w3
  40f630:	stp	d8, d9, [sp, #144]
  40f634:	fdiv	d2, d1, d2
  40f638:	str	d10, [sp, #160]
  40f63c:	ldr	x2, [x2, #736]
  40f640:	ldr	x3, [x4, #712]
  40f644:	ucvtf	s0, x2
  40f648:	add	x2, x2, x3
  40f64c:	sub	x0, x0, x2
  40f650:	fcvt	d0, s0
  40f654:	ucvtf	s1, x0
  40f658:	fcvt	d1, s1
  40f65c:	fmul	d0, d0, d2
  40f660:	fmul	d1, d1, d2
  40f664:	fcvt	s0, d0
  40f668:	fcvt	s1, d1
  40f66c:	fadd	s9, s0, s1
  40f670:	fcmpe	s9, s3
  40f674:	b.gt	40fe14 <ferror@plt+0xd024>
  40f678:	fcmpe	s1, #0.0
  40f67c:	b.mi	40fe14 <ferror@plt+0xd024>  // b.first
  40f680:	adrp	x5, 42b000 <ferror@plt+0x28210>
  40f684:	movi	v8.2s, #0x0
  40f688:	ldr	x0, [x5, #792]
  40f68c:	cbz	x0, 40f6bc <ferror@plt+0xc8cc>
  40f690:	ucvtf	s2, x0
  40f694:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40f698:	fmov	d3, x0
  40f69c:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40f6a0:	ldr	x0, [x0, #720]
  40f6a4:	fcvt	d2, s2
  40f6a8:	ucvtf	s8, x0
  40f6ac:	fdiv	d2, d3, d2
  40f6b0:	fcvt	d8, s8
  40f6b4:	fmul	d8, d8, d2
  40f6b8:	fcvt	s8, d8
  40f6bc:	ldr	s2, [x19, #1164]
  40f6c0:	fmov	d10, #5.000000000000000000e-01
  40f6c4:	sub	w1, w1, #0x1
  40f6c8:	adrp	x3, 414000 <ferror@plt+0x11210>
  40f6cc:	add	x3, x3, #0x1d0
  40f6d0:	ldr	w6, [x19, #1160]
  40f6d4:	fmul	s0, s0, s2
  40f6d8:	fmul	s1, s2, s1
  40f6dc:	sbfiz	x2, x1, #5, #32
  40f6e0:	add	x3, x3, #0x130
  40f6e4:	add	x7, x3, x2
  40f6e8:	mov	x1, #0x80                  	// #128
  40f6ec:	add	x0, sp, #0x110
  40f6f0:	add	x26, sp, #0x190
  40f6f4:	fcvt	d0, s0
  40f6f8:	fcvt	d1, s1
  40f6fc:	ldr	x2, [x3, x2]
  40f700:	add	x27, sp, #0xc0
  40f704:	ldr	x8, [x7, #24]
  40f708:	fadd	d0, d0, d10
  40f70c:	fadd	d1, d1, d10
  40f710:	stp	x8, x7, [sp, #176]
  40f714:	mov	x4, x8
  40f718:	fcvtzs	w3, d0
  40f71c:	fcvtzs	w25, d1
  40f720:	add	w9, w3, w25
  40f724:	cmp	w9, w6
  40f728:	sub	w6, w6, w3
  40f72c:	csel	w25, w6, w25, gt
  40f730:	bl	4028f0 <snprintf@plt>
  40f734:	ldp	x8, x7, [sp, #176]
  40f738:	mov	w3, w25
  40f73c:	mov	x1, #0x80                  	// #128
  40f740:	mov	x0, x26
  40f744:	ldr	x2, [x7, #8]
  40f748:	mov	x4, x8
  40f74c:	bl	4028f0 <snprintf@plt>
  40f750:	add	x3, sp, #0x110
  40f754:	mov	x4, x26
  40f758:	mov	x1, #0x100                 	// #256
  40f75c:	add	x0, sp, #0x310
  40f760:	adrp	x2, 413000 <ferror@plt+0x10210>
  40f764:	add	x2, x2, #0x748
  40f768:	bl	4028f0 <snprintf@plt>
  40f76c:	ldr	s0, [x19, #1164]
  40f770:	mov	x1, #0x80                  	// #128
  40f774:	ldp	x8, x7, [sp, #176]
  40f778:	mov	x0, x26
  40f77c:	fmul	s0, s8, s0
  40f780:	fcvt	d0, s0
  40f784:	mov	x4, x8
  40f788:	ldr	x2, [x7, #16]
  40f78c:	fadd	d0, d0, d10
  40f790:	fcvtzs	w3, d0
  40f794:	bl	4028f0 <snprintf@plt>
  40f798:	ldrsw	x2, [x20, #616]
  40f79c:	add	x3, x20, #0xbb8
  40f7a0:	ldr	x1, [x28, #824]
  40f7a4:	mov	x0, x27
  40f7a8:	add	x2, x2, x2, lsl #1
  40f7ac:	ucvtf	s0, x1
  40f7b0:	mov	x1, #0xa                   	// #10
  40f7b4:	lsl	x2, x2, #3
  40f7b8:	add	x4, x3, x2
  40f7bc:	ldr	s1, [x3, x2]
  40f7c0:	ldr	x2, [x4, #8]
  40f7c4:	fdiv	s0, s0, s1
  40f7c8:	fcvt	d0, s0
  40f7cc:	bl	4028f0 <snprintf@plt>
  40f7d0:	cmp	w0, #0x9
  40f7d4:	adrp	x5, 42b000 <ferror@plt+0x28210>
  40f7d8:	b.le	40f7e4 <ferror@plt+0xc9f4>
  40f7dc:	mov	w0, #0x2b                  	// #43
  40f7e0:	strb	w0, [sp, #200]
  40f7e4:	ldrsw	x2, [x20, #616]
  40f7e8:	add	x4, x20, #0xbb8
  40f7ec:	ldr	x3, [x5, #792]
  40f7f0:	mov	x1, #0xa                   	// #10
  40f7f4:	add	x2, x2, x2, lsl #1
  40f7f8:	add	x0, x27, x1
  40f7fc:	ucvtf	s0, x3
  40f800:	mov	x3, x4
  40f804:	lsl	x2, x2, #3
  40f808:	add	x4, x4, x2
  40f80c:	ldr	s1, [x3, x2]
  40f810:	ldr	x2, [x4, #8]
  40f814:	fdiv	s0, s0, s1
  40f818:	fcvt	d0, s0
  40f81c:	bl	4028f0 <snprintf@plt>
  40f820:	cmp	w0, #0x9
  40f824:	b.le	40f830 <ferror@plt+0xca40>
  40f828:	mov	w0, #0x2b                  	// #43
  40f82c:	strb	w0, [sp, #210]
  40f830:	ldrsw	x0, [x20, #616]
  40f834:	fcvt	d1, s8
  40f838:	fcvt	d0, s9
  40f83c:	ldr	w4, [x19, #1160]
  40f840:	ldr	x2, [x24, #608]
  40f844:	add	x0, x0, x0, lsl #1
  40f848:	ldr	x7, [x24, #616]
  40f84c:	add	x0, x20, x0, lsl #3
  40f850:	add	x8, x27, #0xa
  40f854:	add	w1, w4, #0x2
  40f858:	add	x5, sp, #0x310
  40f85c:	mov	x3, x27
  40f860:	ldr	x6, [x0, #3016]
  40f864:	add	w4, w4, #0x4
  40f868:	str	x8, [sp]
  40f86c:	adrp	x0, 413000 <ferror@plt+0x10210>
  40f870:	str	w1, [sp, #8]
  40f874:	add	x0, x0, #0xa08
  40f878:	str	x26, [sp, #16]
  40f87c:	mov	x1, x6
  40f880:	bl	404920 <ferror@plt+0x1b30>
  40f884:	mov	x1, x0
  40f888:	mov	w0, #0x0                   	// #0
  40f88c:	bl	409960 <ferror@plt+0x6b70>
  40f890:	ldp	d8, d9, [sp, #144]
  40f894:	ldr	d10, [sp, #160]
  40f898:	ldr	w3, [x19, #2088]
  40f89c:	ldr	w2, [x19, #260]
  40f8a0:	add	w3, w3, #0x2
  40f8a4:	str	w3, [x19, #2088]
  40f8a8:	ldp	x27, x28, [sp, #128]
  40f8ac:	b	40f3f8 <ferror@plt+0xc608>
  40f8b0:	ldr	w1, [x19, #1092]
  40f8b4:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40f8b8:	adrp	x24, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40f8bc:	add	x24, x24, #0x878
  40f8c0:	ldr	x0, [x0, #2136]
  40f8c4:	cbz	w1, 40facc <ferror@plt+0xccdc>
  40f8c8:	ldr	x1, [x24, #680]
  40f8cc:	add	x2, x19, #0x3c4
  40f8d0:	ldp	w6, w5, [x2, #-8]
  40f8d4:	ldp	w4, w3, [x2]
  40f8d8:	ldr	w2, [x21, #20]
  40f8dc:	bl	404920 <ferror@plt+0x1b30>
  40f8e0:	mov	x1, x0
  40f8e4:	mov	w0, #0x0                   	// #0
  40f8e8:	bl	409960 <ferror@plt+0x6b70>
  40f8ec:	ldr	w0, [x19, #2088]
  40f8f0:	add	w0, w0, #0x1
  40f8f4:	str	w0, [x19, #2088]
  40f8f8:	bl	408eb8 <ferror@plt+0x60c8>
  40f8fc:	ldr	w0, [x21, #68]
  40f900:	cbz	w0, 40ff3c <ferror@plt+0xd14c>
  40f904:	ldr	w4, [x26, #204]
  40f908:	tbz	w4, #22, 40ffdc <ferror@plt+0xd1ec>
  40f90c:	ldr	w3, [x20, #2992]
  40f910:	tbnz	w3, #31, 40ffe4 <ferror@plt+0xd1f4>
  40f914:	ldr	x2, [x24, #448]
  40f918:	add	x25, sp, #0x210
  40f91c:	mov	x1, #0x100                 	// #256
  40f920:	mov	x0, x25
  40f924:	bl	4028f0 <snprintf@plt>
  40f928:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40f92c:	ldrsw	x3, [x20, #2992]
  40f930:	mov	x1, x25
  40f934:	ldr	x2, [x0, #800]
  40f938:	ldr	x0, [x19, #2104]
  40f93c:	add	x2, x2, #0x1
  40f940:	add	x2, x2, x3
  40f944:	add	x2, x2, x2, lsl #2
  40f948:	add	x0, x0, x2, lsl #5
  40f94c:	bl	409dc0 <ferror@plt+0x6fd0>
  40f950:	ldr	w2, [x19, #2088]
  40f954:	ldr	w6, [x21, #48]
  40f958:	add	w3, w2, #0x1
  40f95c:	str	w3, [x19, #2088]
  40f960:	cmp	w6, #0x0
  40f964:	b.le	4100d8 <ferror@plt+0xd2e8>
  40f968:	ldr	w2, [x19, #260]
  40f96c:	ldr	w4, [x26, #204]
  40f970:	stp	x27, x28, [sp, #128]
  40f974:	mov	x27, #0x0                   	// #0
  40f978:	b	40f984 <ferror@plt+0xcb94>
  40f97c:	cmp	w6, w27
  40f980:	b.le	40ffd0 <ferror@plt+0xd1e0>
  40f984:	add	x28, x27, x27, lsl #2
  40f988:	ldr	w0, [x20, #2992]
  40f98c:	ldr	x5, [x19, #2104]
  40f990:	lsl	x28, x28, #5
  40f994:	add	x27, x27, #0x1
  40f998:	add	x5, x5, x28
  40f99c:	ldr	w1, [x5, #156]
  40f9a0:	cmp	w1, w0
  40f9a4:	b.ne	40f97c <ferror@plt+0xcb8c>  // b.any
  40f9a8:	mov	x0, x25
  40f9ac:	add	w7, w3, #0x1
  40f9b0:	sub	w6, w2, #0x1
  40f9b4:	tst	x4, #0xffffff
  40f9b8:	mov	x1, #0x100                 	// #256
  40f9bc:	b.eq	40ffd0 <ferror@plt+0xd1e0>  // b.none
  40f9c0:	cmp	w7, w6
  40f9c4:	b.ge	40ffd0 <ferror@plt+0xd1e0>  // b.tcont
  40f9c8:	ldr	w3, [x5, #152]
  40f9cc:	ldr	x2, [x24, #640]
  40f9d0:	bl	4028f0 <snprintf@plt>
  40f9d4:	ldr	x0, [x19, #2104]
  40f9d8:	mov	x1, x25
  40f9dc:	add	x0, x0, x28
  40f9e0:	bl	409dc0 <ferror@plt+0x6fd0>
  40f9e4:	ldr	w3, [x19, #2088]
  40f9e8:	ldr	w2, [x19, #260]
  40f9ec:	add	w3, w3, #0x1
  40f9f0:	ldr	w6, [x21, #48]
  40f9f4:	ldr	w4, [x26, #204]
  40f9f8:	str	w3, [x19, #2088]
  40f9fc:	b	40f97c <ferror@plt+0xcb8c>
  40fa00:	ldr	w0, [x20, #36]
  40fa04:	cbz	w0, 40fad4 <ferror@plt+0xcce4>
  40fa08:	tst	x4, #0x10
  40fa0c:	adrp	x1, 413000 <ferror@plt+0x10210>
  40fa10:	add	x1, x1, #0x9f8
  40fa14:	adrp	x24, 413000 <ferror@plt+0x10210>
  40fa18:	add	x24, x24, #0x9f0
  40fa1c:	mov	w0, #0x0                   	// #0
  40fa20:	csel	x24, x24, x1, eq  // eq = none
  40fa24:	bl	402cb0 <sprint_uptime@plt>
  40fa28:	mov	x2, x0
  40fa2c:	add	x1, x26, #0x328
  40fa30:	mov	x0, x24
  40fa34:	bl	404920 <ferror@plt+0x1b30>
  40fa38:	mov	x1, x0
  40fa3c:	mov	w0, #0x0                   	// #0
  40fa40:	bl	409960 <ferror@plt+0x6b70>
  40fa44:	ldr	w3, [x19, #2088]
  40fa48:	ldr	w2, [x19, #260]
  40fa4c:	add	w3, w3, #0x1
  40fa50:	ldr	w4, [x26, #204]
  40fa54:	str	w3, [x19, #2088]
  40fa58:	b	40f3e4 <ferror@plt+0xc5f4>
  40fa5c:	adrp	x20, 42a000 <ferror@plt+0x27210>
  40fa60:	add	x20, x20, #0x390
  40fa64:	bl	408ae8 <ferror@plt+0x5cf8>
  40fa68:	ldr	w0, [x20, #2988]
  40fa6c:	cmn	w0, #0x1
  40fa70:	b.ne	40f36c <ferror@plt+0xc57c>  // b.any
  40fa74:	bl	408eb8 <ferror@plt+0x60c8>
  40fa78:	adrp	x19, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  40fa7c:	bl	407aa8 <ferror@plt+0x4cb8>
  40fa80:	add	x19, x19, #0x450
  40fa84:	mov	w0, #0x49f0                	// #18928
  40fa88:	movk	w0, #0x2, lsl #16
  40fa8c:	bl	402cd0 <usleep@plt>
  40fa90:	sub	x0, x19, #0x90
  40fa94:	bl	402840 <putp@plt>
  40fa98:	b	40f390 <ferror@plt+0xc5a0>
  40fa9c:	bl	402820 <meminfo@plt>
  40faa0:	bl	4029e0 <cpuinfo@plt>
  40faa4:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40faa8:	adrp	x1, 42b000 <ferror@plt+0x28210>
  40faac:	ldr	x0, [x0, #680]
  40fab0:	ldr	x1, [x1, #800]
  40fab4:	str	w1, [x21, #48]
  40fab8:	blr	x0
  40fabc:	add	w0, w0, #0x1
  40fac0:	str	w0, [x21, #68]
  40fac4:	str	x24, [x22, #824]
  40fac8:	b	40f3b4 <ferror@plt+0xc5c4>
  40facc:	ldr	x1, [x24, #672]
  40fad0:	b	40f8cc <ferror@plt+0xcadc>
  40fad4:	ldr	x24, [x21, #40]
  40fad8:	bl	402cb0 <sprint_uptime@plt>
  40fadc:	adrp	x3, 413000 <ferror@plt+0x10210>
  40fae0:	mov	x2, x0
  40fae4:	mov	x1, x24
  40fae8:	add	x0, x3, #0x9f0
  40faec:	bl	404920 <ferror@plt+0x1b30>
  40faf0:	mov	x1, x0
  40faf4:	mov	w0, #0x0                   	// #0
  40faf8:	bl	409960 <ferror@plt+0x6b70>
  40fafc:	b	40fa44 <ferror@plt+0xcc54>
  40fb00:	ldrsw	x2, [x20, #616]
  40fb04:	add	x3, x20, #0xbb8
  40fb08:	adrp	x5, 42b000 <ferror@plt+0x28210>
  40fb0c:	adrp	x4, 42b000 <ferror@plt+0x28210>
  40fb10:	add	x27, sp, #0xc0
  40fb14:	mov	x1, #0xa                   	// #10
  40fb18:	add	x2, x2, x2, lsl #1
  40fb1c:	mov	x0, x27
  40fb20:	ldr	x25, [x5, #704]
  40fb24:	lsl	x2, x2, #3
  40fb28:	add	x5, x3, x2
  40fb2c:	ldr	x4, [x4, #728]
  40fb30:	ldr	s0, [x3, x2]
  40fb34:	ldr	x2, [x5, #8]
  40fb38:	add	x25, x25, x4
  40fb3c:	fdiv	s0, s1, s0
  40fb40:	fcvt	d0, s0
  40fb44:	bl	4028f0 <snprintf@plt>
  40fb48:	cmp	w0, #0x9
  40fb4c:	b.le	40fb58 <ferror@plt+0xcd68>
  40fb50:	mov	w0, #0x2b                  	// #43
  40fb54:	strb	w0, [sp, #200]
  40fb58:	ldrsw	x2, [x20, #616]
  40fb5c:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40fb60:	add	x4, x20, #0xbb8
  40fb64:	mov	x1, #0xa                   	// #10
  40fb68:	ldr	x3, [x0, #768]
  40fb6c:	add	x2, x2, x2, lsl #1
  40fb70:	add	x0, x27, x1
  40fb74:	lsl	x2, x2, #3
  40fb78:	ucvtf	s0, x3
  40fb7c:	mov	x3, x4
  40fb80:	add	x4, x4, x2
  40fb84:	ldr	s1, [x3, x2]
  40fb88:	ldr	x2, [x4, #8]
  40fb8c:	fdiv	s0, s0, s1
  40fb90:	fcvt	d0, s0
  40fb94:	bl	4028f0 <snprintf@plt>
  40fb98:	cmp	w0, #0x9
  40fb9c:	b.le	40fba8 <ferror@plt+0xcdb8>
  40fba0:	mov	w0, #0x2b                  	// #43
  40fba4:	strb	w0, [sp, #210]
  40fba8:	ldrsw	x2, [x20, #616]
  40fbac:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40fbb0:	add	x4, x20, #0xbb8
  40fbb4:	mov	x1, #0xa                   	// #10
  40fbb8:	ldr	x3, [x0, #736]
  40fbbc:	add	x2, x2, x2, lsl #1
  40fbc0:	add	x0, x27, #0x14
  40fbc4:	lsl	x2, x2, #3
  40fbc8:	ucvtf	s0, x3
  40fbcc:	mov	x3, x4
  40fbd0:	add	x4, x4, x2
  40fbd4:	ldr	s1, [x3, x2]
  40fbd8:	ldr	x2, [x4, #8]
  40fbdc:	fdiv	s0, s0, s1
  40fbe0:	fcvt	d0, s0
  40fbe4:	bl	4028f0 <snprintf@plt>
  40fbe8:	cmp	w0, #0x9
  40fbec:	b.le	40fbf8 <ferror@plt+0xce08>
  40fbf0:	mov	w0, #0x2b                  	// #43
  40fbf4:	strb	w0, [sp, #220]
  40fbf8:	ldrsw	x2, [x20, #616]
  40fbfc:	add	x3, x20, #0xbb8
  40fc00:	ucvtf	s0, x25
  40fc04:	add	x0, x27, #0x1e
  40fc08:	mov	x1, #0xa                   	// #10
  40fc0c:	add	x2, x2, x2, lsl #1
  40fc10:	lsl	x2, x2, #3
  40fc14:	add	x4, x3, x2
  40fc18:	ldr	s1, [x3, x2]
  40fc1c:	ldr	x2, [x4, #8]
  40fc20:	fdiv	s0, s0, s1
  40fc24:	fcvt	d0, s0
  40fc28:	bl	4028f0 <snprintf@plt>
  40fc2c:	cmp	w0, #0x9
  40fc30:	b.le	40fc3c <ferror@plt+0xce4c>
  40fc34:	mov	w0, #0x2b                  	// #43
  40fc38:	strb	w0, [sp, #230]
  40fc3c:	ldrsw	x2, [x20, #616]
  40fc40:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40fc44:	add	x4, x20, #0xbb8
  40fc48:	mov	x1, #0xa                   	// #10
  40fc4c:	ldr	x3, [x0, #792]
  40fc50:	add	x2, x2, x2, lsl #1
  40fc54:	add	x0, x27, #0x28
  40fc58:	lsl	x2, x2, #3
  40fc5c:	ucvtf	s0, x3
  40fc60:	mov	x3, x4
  40fc64:	add	x4, x4, x2
  40fc68:	ldr	s1, [x3, x2]
  40fc6c:	ldr	x2, [x4, #8]
  40fc70:	fdiv	s0, s0, s1
  40fc74:	fcvt	d0, s0
  40fc78:	bl	4028f0 <snprintf@plt>
  40fc7c:	cmp	w0, #0x9
  40fc80:	b.le	40fc8c <ferror@plt+0xce9c>
  40fc84:	mov	w0, #0x2b                  	// #43
  40fc88:	strb	w0, [sp, #240]
  40fc8c:	ldrsw	x2, [x20, #616]
  40fc90:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40fc94:	add	x4, x20, #0xbb8
  40fc98:	mov	x1, #0xa                   	// #10
  40fc9c:	ldr	x3, [x0, #760]
  40fca0:	add	x2, x2, x2, lsl #1
  40fca4:	add	x0, x27, #0x32
  40fca8:	lsl	x2, x2, #3
  40fcac:	ucvtf	s0, x3
  40fcb0:	mov	x3, x4
  40fcb4:	add	x4, x4, x2
  40fcb8:	ldr	s1, [x3, x2]
  40fcbc:	ldr	x2, [x4, #8]
  40fcc0:	fdiv	s0, s0, s1
  40fcc4:	fcvt	d0, s0
  40fcc8:	bl	4028f0 <snprintf@plt>
  40fccc:	cmp	w0, #0x9
  40fcd0:	b.le	40fcdc <ferror@plt+0xceec>
  40fcd4:	mov	w0, #0x2b                  	// #43
  40fcd8:	strb	w0, [sp, #250]
  40fcdc:	ldrsw	x2, [x20, #616]
  40fce0:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40fce4:	add	x4, x20, #0xbb8
  40fce8:	mov	x1, #0xa                   	// #10
  40fcec:	ldr	x3, [x0, #720]
  40fcf0:	add	x2, x2, x2, lsl #1
  40fcf4:	add	x0, x27, #0x3c
  40fcf8:	lsl	x2, x2, #3
  40fcfc:	ucvtf	s0, x3
  40fd00:	mov	x3, x4
  40fd04:	add	x4, x4, x2
  40fd08:	ldr	s1, [x3, x2]
  40fd0c:	ldr	x2, [x4, #8]
  40fd10:	fdiv	s0, s0, s1
  40fd14:	fcvt	d0, s0
  40fd18:	bl	4028f0 <snprintf@plt>
  40fd1c:	cmp	w0, #0x9
  40fd20:	b.le	40fd2c <ferror@plt+0xcf3c>
  40fd24:	mov	w0, #0x2b                  	// #43
  40fd28:	strb	w0, [sp, #260]
  40fd2c:	ldrsw	x2, [x20, #616]
  40fd30:	adrp	x0, 42b000 <ferror@plt+0x28210>
  40fd34:	add	x4, x20, #0xbb8
  40fd38:	mov	x1, #0xa                   	// #10
  40fd3c:	ldr	x3, [x0, #712]
  40fd40:	add	x2, x2, x2, lsl #1
  40fd44:	add	x0, x27, #0x46
  40fd48:	lsl	x2, x2, #3
  40fd4c:	ucvtf	s0, x3
  40fd50:	mov	x3, x4
  40fd54:	add	x4, x4, x2
  40fd58:	ldr	s1, [x3, x2]
  40fd5c:	ldr	x2, [x4, #8]
  40fd60:	fdiv	s0, s0, s1
  40fd64:	fcvt	d0, s0
  40fd68:	bl	4028f0 <snprintf@plt>
  40fd6c:	cmp	w0, #0x9
  40fd70:	b.le	40fd7c <ferror@plt+0xcf8c>
  40fd74:	mov	w0, #0x2b                  	// #43
  40fd78:	strb	w0, [sp, #270]
  40fd7c:	ldrsw	x0, [x20, #616]
  40fd80:	adrp	x3, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40fd84:	ldr	x2, [x24, #608]
  40fd88:	add	x8, x27, #0x46
  40fd8c:	add	x1, x0, x0, lsl #1
  40fd90:	add	x9, x27, #0x3c
  40fd94:	ldr	x0, [x3, #2096]
  40fd98:	add	x1, x20, x1, lsl #3
  40fd9c:	ldr	x12, [x24, #616]
  40fda0:	add	x10, x27, #0x32
  40fda4:	ldr	x7, [x1, #3016]
  40fda8:	add	x11, x27, #0x28
  40fdac:	add	x6, x27, #0x1e
  40fdb0:	add	x5, x27, #0x14
  40fdb4:	add	x4, x27, #0xa
  40fdb8:	mov	x3, x27
  40fdbc:	stp	x12, x11, [sp]
  40fdc0:	mov	x1, x7
  40fdc4:	stp	x10, x9, [sp, #16]
  40fdc8:	stp	x8, x2, [sp, #32]
  40fdcc:	bl	404920 <ferror@plt+0x1b30>
  40fdd0:	mov	x1, x0
  40fdd4:	mov	w0, #0x0                   	// #0
  40fdd8:	bl	409960 <ferror@plt+0x6b70>
  40fddc:	b	40f898 <ferror@plt+0xcaa8>
  40fde0:	ldr	x1, [x1, #2168]
  40fde4:	str	x1, [x20, #3136]
  40fde8:	ldr	x1, [x24, #8]
  40fdec:	str	x1, [x20, #3064]
  40fdf0:	ldr	x1, [x24, #16]
  40fdf4:	str	x1, [x20, #3016]
  40fdf8:	ldr	x1, [x24, #24]
  40fdfc:	str	x1, [x20, #3040]
  40fe00:	ldr	x1, [x24, #32]
  40fe04:	str	x1, [x20, #3112]
  40fe08:	ldr	x1, [x24, #40]
  40fe0c:	str	x1, [x20, #3088]
  40fe10:	b	40f600 <ferror@plt+0xc810>
  40fe14:	movi	v1.2s, #0x0
  40fe18:	fadd	s9, s0, s1
  40fe1c:	b	40f680 <ferror@plt+0xc890>
  40fe20:	ldr	w0, [x21, #1668]
  40fe24:	ldr	w4, [x21, #3132]
  40fe28:	ldr	w3, [x21, #4596]
  40fe2c:	ldr	w2, [x21, #208]
  40fe30:	ubfx	x0, x0, #4, #1
  40fe34:	add	w0, w0, #0x1
  40fe38:	ubfx	x4, x4, #4, #1
  40fe3c:	add	w0, w0, w4
  40fe40:	ubfx	x3, x3, #4, #1
  40fe44:	add	w0, w0, w3
  40fe48:	cbnz	w2, 40fe54 <ferror@plt+0xd064>
  40fe4c:	sub	w2, w1, w0
  40fe50:	sdiv	w2, w2, w0
  40fe54:	str	w2, [x21, #344]
  40fe58:	mov	x0, x21
  40fe5c:	bl	40ef20 <ferror@plt+0xc130>
  40fe60:	mov	w23, w0
  40fe64:	ldr	w1, [x22, #832]
  40fe68:	b	40f4cc <ferror@plt+0xc6dc>
  40fe6c:	ldr	w0, [x21, #3132]
  40fe70:	sub	w1, w1, w23
  40fe74:	ldr	w3, [x21, #4596]
  40fe78:	ldr	w2, [x21, #1672]
  40fe7c:	ubfx	x0, x0, #4, #1
  40fe80:	add	w0, w0, #0x1
  40fe84:	ubfx	x3, x3, #4, #1
  40fe88:	add	w0, w0, w3
  40fe8c:	cbnz	w2, 40fe98 <ferror@plt+0xd0a8>
  40fe90:	sub	w2, w1, w0
  40fe94:	sdiv	w2, w2, w0
  40fe98:	str	w2, [x21, #1808]
  40fe9c:	adrp	x0, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  40fea0:	add	x0, x0, #0x6e8
  40fea4:	bl	40ef20 <ferror@plt+0xc130>
  40fea8:	add	w23, w23, w0
  40feac:	ldr	w1, [x22, #832]
  40feb0:	cmp	w1, w23
  40feb4:	b.le	40f454 <ferror@plt+0xc664>
  40feb8:	ldr	w0, [x21, #3132]
  40febc:	tbz	w0, #4, 40f4e4 <ferror@plt+0xc6f4>
  40fec0:	ldr	w0, [x21, #4596]
  40fec4:	sub	w1, w1, w23
  40fec8:	ldr	w2, [x21, #3136]
  40fecc:	ubfx	x0, x0, #4, #1
  40fed0:	add	w0, w0, #0x1
  40fed4:	cbnz	w2, 40fee0 <ferror@plt+0xd0f0>
  40fed8:	sub	w2, w1, w0
  40fedc:	sdiv	w2, w2, w0
  40fee0:	str	w2, [x21, #3272]
  40fee4:	adrp	x0, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  40fee8:	add	x0, x0, #0xca0
  40feec:	bl	40ef20 <ferror@plt+0xc130>
  40fef0:	add	w23, w23, w0
  40fef4:	ldr	w1, [x22, #832]
  40fef8:	cmp	w1, w23
  40fefc:	b.gt	40f4e4 <ferror@plt+0xc6f4>
  40ff00:	b	40f454 <ferror@plt+0xc664>
  40ff04:	ldr	w2, [x21, #4600]
  40ff08:	sub	w1, w1, w23
  40ff0c:	sub	w3, w1, #0x1
  40ff10:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  40ff14:	cmp	w2, #0x0
  40ff18:	add	x0, x0, #0x258
  40ff1c:	csel	w2, w3, w2, eq  // eq = none
  40ff20:	str	w2, [x21, #4736]
  40ff24:	bl	40ef20 <ferror@plt+0xc130>
  40ff28:	add	w23, w0, w23
  40ff2c:	ldr	w1, [x22, #832]
  40ff30:	cmp	w23, w1
  40ff34:	b.lt	40f4ec <ferror@plt+0xc6fc>  // b.tstop
  40ff38:	b	40f454 <ferror@plt+0xc664>
  40ff3c:	ldr	w4, [x26, #204]
  40ff40:	stp	x27, x28, [sp, #128]
  40ff44:	ldr	w2, [x21, #48]
  40ff48:	and	w28, w4, #0x8000
  40ff4c:	tbnz	w4, #15, 40f5ac <ferror@plt+0xc7bc>
  40ff50:	cmp	w2, #0x0
  40ff54:	add	x25, sp, #0x210
  40ff58:	mov	x27, #0x0                   	// #0
  40ff5c:	b.gt	40ff7c <ferror@plt+0xd18c>
  40ff60:	b	4100c4 <ferror@plt+0xd2d4>
  40ff64:	sub	w1, w2, #0x1
  40ff68:	cmp	w0, w1
  40ff6c:	b.ge	40ffd0 <ferror@plt+0xd1e0>  // b.tcont
  40ff70:	ldr	w0, [x21, #48]
  40ff74:	cmp	w28, w0
  40ff78:	b.ge	40ffd0 <ferror@plt+0xd1e0>  // b.tcont
  40ff7c:	ldr	x3, [x19, #2104]
  40ff80:	mov	x1, #0x100                 	// #256
  40ff84:	ldr	x2, [x24, #640]
  40ff88:	add	x3, x3, x27
  40ff8c:	mov	x0, x25
  40ff90:	add	w28, w28, #0x1
  40ff94:	ldr	w3, [x3, #152]
  40ff98:	bl	4028f0 <snprintf@plt>
  40ff9c:	ldr	x0, [x19, #2104]
  40ffa0:	mov	x1, x25
  40ffa4:	add	x0, x0, x27
  40ffa8:	bl	409dc0 <ferror@plt+0x6fd0>
  40ffac:	ldr	w0, [x19, #2088]
  40ffb0:	add	x27, x27, #0xa0
  40ffb4:	ldr	w4, [x26, #204]
  40ffb8:	add	w3, w0, #0x1
  40ffbc:	str	w3, [x19, #2088]
  40ffc0:	ldr	w2, [x19, #260]
  40ffc4:	add	w0, w0, #0x2
  40ffc8:	tst	x4, #0xffffff
  40ffcc:	b.ne	40ff64 <ferror@plt+0xd174>  // b.any
  40ffd0:	ldp	x27, x28, [sp, #128]
  40ffd4:	tbz	w4, #12, 40f3f8 <ferror@plt+0xc608>
  40ffd8:	b	40f5dc <ferror@plt+0xc7ec>
  40ffdc:	stp	x27, x28, [sp, #128]
  40ffe0:	b	40ff44 <ferror@plt+0xd154>
  40ffe4:	stp	x27, x28, [sp, #128]
  40ffe8:	adrp	x28, 42b000 <ferror@plt+0x28210>
  40ffec:	ldr	x2, [x28, #800]
  40fff0:	ldr	x1, [x24, #624]
  40fff4:	ldr	x0, [x19, #2104]
  40fff8:	add	x2, x2, x2, lsl #2
  40fffc:	add	x0, x0, x2, lsl #5
  410000:	bl	409dc0 <ferror@plt+0x6fd0>
  410004:	ldr	w2, [x19, #2088]
  410008:	ldr	w6, [x21, #68]
  41000c:	add	w3, w2, #0x1
  410010:	str	w3, [x19, #2088]
  410014:	ldr	w4, [x26, #204]
  410018:	cmp	w6, #0x0
  41001c:	b.le	40f5d0 <ferror@plt+0xc7e0>
  410020:	ldr	w2, [x19, #260]
  410024:	add	x28, x28, #0x320
  410028:	and	w7, w4, #0xffffff
  41002c:	mov	x27, #0x0                   	// #0
  410030:	ldr	x1, [x28]
  410034:	add	w0, w3, #0x1
  410038:	ldr	x25, [x19, #2104]
  41003c:	add	x1, x1, #0x1
  410040:	add	x1, x1, x27
  410044:	sub	w5, w2, #0x1
  410048:	cmp	w0, w5
  41004c:	add	x1, x1, x1, lsl #2
  410050:	add	x25, x25, x1, lsl #5
  410054:	cbz	w7, 40ffd0 <ferror@plt+0xd1e0>
  410058:	b.ge	40ffd0 <ferror@plt+0xd1e0>  // b.tcont
  41005c:	ldr	w0, [x25, #152]
  410060:	cbnz	w0, 410078 <ferror@plt+0xd288>
  410064:	add	x27, x27, #0x1
  410068:	cmp	w6, w27
  41006c:	b.gt	410030 <ferror@plt+0xd240>
  410070:	ldp	x27, x28, [sp, #128]
  410074:	b	40ffd4 <ferror@plt+0xd1e4>
  410078:	ldr	x2, [x24, #448]
  41007c:	mov	w3, w27
  410080:	mov	x1, #0x100                 	// #256
  410084:	add	x0, sp, #0x210
  410088:	add	x27, x27, #0x1
  41008c:	bl	4028f0 <snprintf@plt>
  410090:	add	x1, sp, #0x210
  410094:	mov	x0, x25
  410098:	bl	409dc0 <ferror@plt+0x6fd0>
  41009c:	ldr	w2, [x19, #2088]
  4100a0:	ldr	w6, [x21, #68]
  4100a4:	add	w3, w2, #0x1
  4100a8:	str	w3, [x19, #2088]
  4100ac:	ldr	w2, [x19, #260]
  4100b0:	cmp	w6, w27
  4100b4:	ldr	w4, [x26, #204]
  4100b8:	b.le	40ffd0 <ferror@plt+0xd1e0>
  4100bc:	and	w7, w4, #0xffffff
  4100c0:	b	410030 <ferror@plt+0xd240>
  4100c4:	ldr	w2, [x19, #260]
  4100c8:	ldr	w3, [x19, #2088]
  4100cc:	ldp	x27, x28, [sp, #128]
  4100d0:	tbz	w4, #12, 40f3f8 <ferror@plt+0xc608>
  4100d4:	b	40f5dc <ferror@plt+0xc7ec>
  4100d8:	ldr	w4, [x26, #204]
  4100dc:	ldr	w2, [x19, #260]
  4100e0:	tbz	w4, #12, 40f3f8 <ferror@plt+0xc608>
  4100e4:	b	40f5dc <ferror@plt+0xc7ec>
  4100e8:	stp	x29, x30, [sp, #-208]!
  4100ec:	sub	w1, w0, #0x26
  4100f0:	cmp	w1, #0x62
  4100f4:	mov	x29, sp
  4100f8:	stp	x19, x20, [sp, #16]
  4100fc:	adrp	x19, 42b000 <ferror@plt+0x28210>
  410100:	add	x19, x19, #0x350
  410104:	ldr	x20, [x19, #8]
  410108:	b.hi	4101f0 <ferror@plt+0xd400>  // b.pmore
  41010c:	adrp	x2, 413000 <ferror@plt+0x10210>
  410110:	add	x2, x2, #0xf94
  410114:	ldrh	w1, [x2, w1, uxtw #1]
  410118:	adr	x2, 410124 <ferror@plt+0xd334>
  41011c:	add	x1, x2, w1, sxth #2
  410120:	br	x1
  410124:	adrp	x1, 42a000 <ferror@plt+0x27210>
  410128:	ldr	w1, [x1, #948]
  41012c:	cbz	w1, 410138 <ferror@plt+0xd348>
  410130:	ldr	w1, [x20, #204]
  410134:	tbz	w1, #4, 4105f8 <ferror@plt+0xd808>
  410138:	stp	x21, x22, [sp, #32]
  41013c:	cmp	w0, #0x26
  410140:	b.eq	410760 <ferror@plt+0xd970>  // b.none
  410144:	cmp	w0, #0x4c
  410148:	b.eq	4107b4 <ferror@plt+0xd9c4>  // b.none
  41014c:	ldr	x21, [x20, #1424]
  410150:	ldrb	w0, [x21]
  410154:	cbz	w0, 410690 <ferror@plt+0xd8a0>
  410158:	ldr	w0, [x20, #204]
  41015c:	stp	x23, x24, [sp, #48]
  410160:	adrp	x24, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  410164:	ldr	w1, [x19, #20]
  410168:	ldr	w22, [x20, #364]
  41016c:	orr	w0, w0, #0x10000
  410170:	str	w0, [x20, #204]
  410174:	add	x24, x24, #0x550
  410178:	cmp	w22, w1
  41017c:	b.ge	410708 <ferror@plt+0xd918>  // b.tcont
  410180:	adrp	x24, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  410184:	sbfiz	x23, x22, #3, #32
  410188:	add	x24, x24, #0x550
  41018c:	str	x25, [sp, #64]
  410190:	mov	w25, #0x1                   	// #1
  410194:	ldr	x1, [x20, #1440]
  410198:	mov	x0, x20
  41019c:	ldr	x1, [x1, x23]
  4101a0:	bl	40cb78 <ferror@plt+0x9d88>
  4101a4:	ldrb	w1, [x0]
  4101a8:	mov	x21, x0
  4101ac:	ldr	x20, [x19, #8]
  4101b0:	cbz	w1, 4106ec <ferror@plt+0xd8fc>
  4101b4:	ldr	x1, [x20, #1424]
  4101b8:	ldrb	w2, [x1]
  4101bc:	cbz	w2, 4106ec <ferror@plt+0xd8fc>
  4101c0:	bl	402cc0 <strstr@plt>
  4101c4:	cbz	x0, 4106ec <ferror@plt+0xd8fc>
  4101c8:	cmp	w0, w21
  4101cc:	b.mi	4106ec <ferror@plt+0xd8fc>  // b.first
  4101d0:	ldr	w0, [x20, #364]
  4101d4:	str	w25, [x24, #836]
  4101d8:	cmp	w0, w22
  4101dc:	b.eq	4106ec <ferror@plt+0xd8fc>  // b.none
  4101e0:	ldp	x23, x24, [sp, #48]
  4101e4:	ldr	x25, [sp, #64]
  4101e8:	str	w22, [x20, #364]
  4101ec:	ldp	x21, x22, [sp, #32]
  4101f0:	ldp	x19, x20, [sp, #16]
  4101f4:	ldp	x29, x30, [sp], #208
  4101f8:	ret
  4101fc:	adrp	x1, 42a000 <ferror@plt+0x27210>
  410200:	ldr	w1, [x1, #948]
  410204:	cbz	w1, 410230 <ferror@plt+0xd440>
  410208:	cmp	w0, #0x61
  41020c:	b.eq	410868 <ferror@plt+0xda78>  // b.none
  410210:	cmp	w0, #0x77
  410214:	b.ne	41021c <ferror@plt+0xd42c>  // b.any
  410218:	ldr	x20, [x20, #1456]
  41021c:	str	x20, [x19, #8]
  410220:	b	4101f0 <ferror@plt+0xd400>
  410224:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410228:	ldr	w0, [x0, #948]
  41022c:	cbnz	w0, 41064c <ferror@plt+0xd85c>
  410230:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  410234:	ldr	x0, [x0, #2336]
  410238:	bl	408d40 <ferror@plt+0x5f50>
  41023c:	ldp	x19, x20, [sp, #16]
  410240:	ldp	x29, x30, [sp], #208
  410244:	ret
  410248:	adrp	x0, 42a000 <ferror@plt+0x27210>
  41024c:	ldr	w1, [x20, #204]
  410250:	ldr	w0, [x0, #948]
  410254:	cbnz	w0, 4106a0 <ferror@plt+0xd8b0>
  410258:	tbz	w1, #5, 4101f0 <ferror@plt+0xd400>
  41025c:	ldr	w0, [x19, #20]
  410260:	ldr	w1, [x20, #364]
  410264:	sub	w0, w0, #0x1
  410268:	cmp	w1, w0
  41026c:	b.ge	4101f0 <ferror@plt+0xd400>  // b.tcont
  410270:	add	w1, w1, #0x1
  410274:	str	w1, [x20, #364]
  410278:	b	4101f0 <ferror@plt+0xd400>
  41027c:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410280:	add	x0, x0, #0x390
  410284:	ldr	w1, [x0, #36]
  410288:	cbnz	w1, 410640 <ferror@plt+0xd850>
  41028c:	ldr	w1, [x20, #368]
  410290:	cbz	w1, 4102a8 <ferror@plt+0xd4b8>
  410294:	ldr	w2, [x20, #348]
  410298:	cmp	w2, #0x1
  41029c:	b.eq	410824 <ferror@plt+0xda34>  // b.none
  4102a0:	cmp	w2, #0x3
  4102a4:	b.eq	410844 <ferror@plt+0xda54>  // b.none
  4102a8:	ldr	w0, [x20, #356]
  4102ac:	cmp	w0, #0x0
  4102b0:	b.le	4101f0 <ferror@plt+0xd400>
  4102b4:	sub	w1, w0, #0x1
  4102b8:	str	w1, [x20, #356]
  4102bc:	sub	w0, w0, #0x3
  4102c0:	ldrb	w2, [x20, w1, sxtw]
  4102c4:	cmp	w2, #0x3a
  4102c8:	csel	w0, w0, w1, hi  // hi = pmore
  4102cc:	str	w0, [x20, #356]
  4102d0:	b	4101f0 <ferror@plt+0xd400>
  4102d4:	adrp	x0, 42a000 <ferror@plt+0x27210>
  4102d8:	add	x0, x0, #0x390
  4102dc:	ldr	w1, [x0, #36]
  4102e0:	cbnz	w1, 410610 <ferror@plt+0xd820>
  4102e4:	ldr	w1, [x20, #348]
  4102e8:	cmp	w1, #0x1
  4102ec:	b.eq	410738 <ferror@plt+0xd948>  // b.none
  4102f0:	cmp	w1, #0x3
  4102f4:	b.eq	410780 <ferror@plt+0xd990>  // b.none
  4102f8:	ldr	w0, [x20, #356]
  4102fc:	ldr	w2, [x20, #352]
  410300:	add	w1, w0, #0x1
  410304:	cmp	w1, w2
  410308:	b.ge	4101f0 <ferror@plt+0xd400>  // b.tcont
  41030c:	ldrb	w3, [x20, w0, sxtw]
  410310:	cmp	w3, #0x3a
  410314:	b.ls	4107ac <ferror@plt+0xd9bc>  // b.plast
  410318:	add	w1, w0, #0x3
  41031c:	cmp	w2, w1
  410320:	csel	w0, w0, w1, le
  410324:	str	w0, [x20, #356]
  410328:	b	4101f0 <ferror@plt+0xd400>
  41032c:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410330:	ldr	w0, [x0, #948]
  410334:	cbnz	w0, 4105ec <ferror@plt+0xd7fc>
  410338:	ldr	w0, [x20, #364]
  41033c:	cmp	w0, #0x0
  410340:	b.le	4101f0 <ferror@plt+0xd400>
  410344:	ldr	w1, [x20, #344]
  410348:	sub	w1, w1, #0x1
  41034c:	subs	w0, w0, w1
  410350:	csel	w0, w0, wzr, pl  // pl = nfrst
  410354:	str	w0, [x20, #364]
  410358:	b	4101f0 <ferror@plt+0xd400>
  41035c:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410360:	ldr	w0, [x0, #948]
  410364:	cbnz	w0, 410628 <ferror@plt+0xd838>
  410368:	ldr	w2, [x19, #20]
  41036c:	ldr	w3, [x20, #364]
  410370:	sub	w1, w2, #0x1
  410374:	cmp	w3, w1
  410378:	b.ge	4101f0 <ferror@plt+0xd400>  // b.tcont
  41037c:	ldr	w0, [x20, #344]
  410380:	sub	w0, w0, #0x1
  410384:	add	w0, w0, w3
  410388:	cmp	w2, w0
  41038c:	b.le	4107a4 <ferror@plt+0xd9b4>
  410390:	mov	w1, w0
  410394:	str	w0, [x20, #364]
  410398:	tbz	w1, #31, 4101f0 <ferror@plt+0xd400>
  41039c:	str	wzr, [x20, #364]
  4103a0:	b	4101f0 <ferror@plt+0xd400>
  4103a4:	adrp	x0, 42a000 <ferror@plt+0x27210>
  4103a8:	ldr	w0, [x0, #948]
  4103ac:	cbnz	w0, 41061c <ferror@plt+0xd82c>
  4103b0:	add	x0, x20, #0x200
  4103b4:	str	wzr, [x20, #356]
  4103b8:	stur	xzr, [x0, #-148]
  4103bc:	b	4101f0 <ferror@plt+0xd400>
  4103c0:	adrp	x0, 42a000 <ferror@plt+0x27210>
  4103c4:	ldr	w1, [x20, #204]
  4103c8:	ldr	w0, [x0, #948]
  4103cc:	cbnz	w0, 410698 <ferror@plt+0xd8a8>
  4103d0:	tbz	w1, #5, 4101f0 <ferror@plt+0xd400>
  4103d4:	ldr	w0, [x20, #364]
  4103d8:	cmp	w0, #0x0
  4103dc:	b.le	4101f0 <ferror@plt+0xd400>
  4103e0:	sub	w0, w0, #0x1
  4103e4:	str	w0, [x20, #364]
  4103e8:	b	4101f0 <ferror@plt+0xd400>
  4103ec:	adrp	x0, 42a000 <ferror@plt+0x27210>
  4103f0:	ldr	w0, [x0, #948]
  4103f4:	cbz	w0, 410230 <ferror@plt+0xd440>
  4103f8:	mov	x0, x20
  4103fc:	nop
  410400:	ldr	w1, [x0, #204]
  410404:	eor	w1, w1, #0x10
  410408:	str	w1, [x0, #204]
  41040c:	ldr	x0, [x0, #1448]
  410410:	cmp	x20, x0
  410414:	b.ne	410400 <ferror@plt+0xd610>  // b.any
  410418:	b	4101f0 <ferror@plt+0xd400>
  41041c:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410420:	add	x0, x0, #0x390
  410424:	ldr	w1, [x0, #36]
  410428:	cmp	w1, #0x0
  41042c:	cset	w1, eq  // eq = none
  410430:	str	w1, [x0, #36]
  410434:	b	4101f0 <ferror@plt+0xd400>
  410438:	adrp	x0, 42a000 <ferror@plt+0x27210>
  41043c:	ldr	w0, [x0, #948]
  410440:	cbnz	w0, 410634 <ferror@plt+0xd844>
  410444:	ldr	w0, [x19, #20]
  410448:	ldr	w2, [x20, #344]
  41044c:	ldr	w1, [x20, #360]
  410450:	sub	w0, w0, w2
  410454:	str	w1, [x20, #356]
  410458:	adds	w0, w0, #0x1
  41045c:	str	wzr, [x20, #368]
  410460:	csel	w0, w0, wzr, pl  // pl = nfrst
  410464:	str	w0, [x20, #364]
  410468:	b	4101f0 <ferror@plt+0xd400>
  41046c:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410470:	ldr	w0, [x0, #948]
  410474:	cbz	w0, 410230 <ferror@plt+0xd440>
  410478:	ldr	w0, [x20, #204]
  41047c:	eor	w0, w0, #0x10
  410480:	str	w0, [x20, #204]
  410484:	b	4101f0 <ferror@plt+0xd400>
  410488:	ldr	w2, [x20, #204]
  41048c:	add	x1, x20, #0x200
  410490:	adrp	x0, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  410494:	orr	w2, w2, #0x30
  410498:	str	w2, [x20, #204]
  41049c:	ldr	x19, [x20, #1400]
  4104a0:	stur	xzr, [x1, #-148]
  4104a4:	str	wzr, [x0, #3040]
  4104a8:	str	wzr, [x20, #208]
  4104ac:	str	wzr, [x20, #356]
  4104b0:	str	wzr, [x20, #380]
  4104b4:	cbz	x19, 4104e8 <ferror@plt+0xd6f8>
  4104b8:	stp	x21, x22, [sp, #32]
  4104bc:	nop
  4104c0:	mov	x21, x19
  4104c4:	ldr	x19, [x19]
  4104c8:	ldr	x0, [x21, #32]
  4104cc:	bl	402bc0 <free@plt>
  4104d0:	ldr	x0, [x21, #24]
  4104d4:	bl	402bc0 <free@plt>
  4104d8:	mov	x0, x21
  4104dc:	bl	402bc0 <free@plt>
  4104e0:	cbnz	x19, 4104c0 <ferror@plt+0xd6d0>
  4104e4:	ldp	x21, x22, [sp, #32]
  4104e8:	str	xzr, [x20, #1400]
  4104ec:	ldr	x0, [x20, #1416]
  4104f0:	str	wzr, [x20, #1408]
  4104f4:	bl	402bc0 <free@plt>
  4104f8:	str	xzr, [x20, #1416]
  4104fc:	ldr	x1, [x20, #1424]
  410500:	ldr	w0, [x20, #204]
  410504:	and	w0, w0, #0xffdfffff
  410508:	str	w0, [x20, #204]
  41050c:	strb	wzr, [x1]
  410510:	ldr	w0, [x20, #204]
  410514:	and	w0, w0, #0xffcfffff
  410518:	str	w0, [x20, #204]
  41051c:	b	4101f0 <ferror@plt+0xd400>
  410520:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410524:	ldr	w0, [x0, #948]
  410528:	cbz	w0, 410230 <ferror@plt+0xd440>
  41052c:	str	d8, [sp, #72]
  410530:	movi	v8.2s, #0x0
  410534:	mov	x19, x20
  410538:	stp	x23, x24, [sp, #48]
  41053c:	adrp	x23, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  410540:	add	x23, x23, #0x450
  410544:	stp	x21, x22, [sp, #32]
  410548:	ldr	w0, [x19, #204]
  41054c:	add	x1, x19, #0x200
  410550:	str	wzr, [x23, #1936]
  410554:	and	w0, w0, #0xfffffffe
  410558:	orr	w0, w0, #0x30
  41055c:	str	w0, [x19, #204]
  410560:	ldr	x21, [x19, #1400]
  410564:	stur	d8, [x1, #-148]
  410568:	str	wzr, [x19, #208]
  41056c:	str	wzr, [x19, #356]
  410570:	str	wzr, [x19, #380]
  410574:	cbz	x21, 41059c <ferror@plt+0xd7ac>
  410578:	mov	x22, x21
  41057c:	ldr	x21, [x21]
  410580:	ldr	x0, [x22, #32]
  410584:	bl	402bc0 <free@plt>
  410588:	ldr	x0, [x22, #24]
  41058c:	bl	402bc0 <free@plt>
  410590:	mov	x0, x22
  410594:	bl	402bc0 <free@plt>
  410598:	cbnz	x21, 410578 <ferror@plt+0xd788>
  41059c:	ldr	x0, [x19, #1416]
  4105a0:	str	xzr, [x19, #1400]
  4105a4:	str	wzr, [x19, #1408]
  4105a8:	bl	402bc0 <free@plt>
  4105ac:	ldr	x1, [x19, #1424]
  4105b0:	ldr	w0, [x20, #204]
  4105b4:	str	xzr, [x19, #1416]
  4105b8:	and	w0, w0, #0xffdfffff
  4105bc:	str	w0, [x20, #204]
  4105c0:	strb	wzr, [x1]
  4105c4:	ldr	w0, [x19, #204]
  4105c8:	and	w0, w0, #0xffcfffff
  4105cc:	str	w0, [x19, #204]
  4105d0:	ldr	x19, [x19, #1448]
  4105d4:	cmp	x20, x19
  4105d8:	b.ne	410548 <ferror@plt+0xd758>  // b.any
  4105dc:	ldp	x21, x22, [sp, #32]
  4105e0:	ldp	x23, x24, [sp, #48]
  4105e4:	ldr	d8, [sp, #72]
  4105e8:	b	4101f0 <ferror@plt+0xd400>
  4105ec:	ldr	w0, [x20, #204]
  4105f0:	tbnz	w0, #4, 410338 <ferror@plt+0xd548>
  4105f4:	nop
  4105f8:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4105fc:	add	x1, x20, #0x328
  410600:	ldr	x0, [x0, #2344]
  410604:	bl	404920 <ferror@plt+0x1b30>
  410608:	bl	408d40 <ferror@plt+0x5f50>
  41060c:	b	4101f0 <ferror@plt+0xd400>
  410610:	ldr	w1, [x20, #204]
  410614:	tbnz	w1, #4, 4102e4 <ferror@plt+0xd4f4>
  410618:	b	4105f8 <ferror@plt+0xd808>
  41061c:	ldr	w0, [x20, #204]
  410620:	tbnz	w0, #4, 4103b0 <ferror@plt+0xd5c0>
  410624:	b	4105f8 <ferror@plt+0xd808>
  410628:	ldr	w0, [x20, #204]
  41062c:	tbnz	w0, #4, 410368 <ferror@plt+0xd578>
  410630:	b	4105f8 <ferror@plt+0xd808>
  410634:	ldr	w0, [x20, #204]
  410638:	tbnz	w0, #4, 410444 <ferror@plt+0xd654>
  41063c:	b	4105f8 <ferror@plt+0xd808>
  410640:	ldr	w1, [x20, #204]
  410644:	tbnz	w1, #4, 41028c <ferror@plt+0xd49c>
  410648:	b	4105f8 <ferror@plt+0xd808>
  41064c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  410650:	stp	x21, x22, [sp, #32]
  410654:	add	x21, x20, #0xec
  410658:	ldr	x0, [x0, #2576]
  41065c:	mov	x1, x21
  410660:	add	x19, sp, #0x50
  410664:	bl	404920 <ferror@plt+0x1b30>
  410668:	bl	40a0a0 <ferror@plt+0x72b0>
  41066c:	mov	x1, x0
  410670:	mov	x2, #0x80                  	// #128
  410674:	mov	x0, x19
  410678:	bl	402d20 <strncpy@plt>
  41067c:	strb	wzr, [sp, #207]
  410680:	ldrb	w0, [sp, #80]
  410684:	cmp	w0, #0x0
  410688:	ccmp	w0, #0x1b, #0x4, ne  // ne = any
  41068c:	b.ne	4106a8 <ferror@plt+0xd8b8>  // b.any
  410690:	ldp	x21, x22, [sp, #32]
  410694:	b	4101f0 <ferror@plt+0xd400>
  410698:	tbnz	w1, #4, 4103d0 <ferror@plt+0xd5e0>
  41069c:	b	4105f8 <ferror@plt+0xd808>
  4106a0:	tbnz	w1, #4, 410258 <ferror@plt+0xd468>
  4106a4:	b	4105f8 <ferror@plt+0xd808>
  4106a8:	cmp	x21, x19
  4106ac:	b.eq	4106c8 <ferror@plt+0xd8d8>  // b.none
  4106b0:	adrp	x2, 414000 <ferror@plt+0x11210>
  4106b4:	mov	x0, x21
  4106b8:	mov	x3, x19
  4106bc:	add	x2, x2, #0xc38
  4106c0:	mov	x1, #0x4                   	// #4
  4106c4:	bl	4028f0 <snprintf@plt>
  4106c8:	ldr	w3, [x20, #340]
  4106cc:	mov	x4, x19
  4106d0:	add	x0, x20, #0x328
  4106d4:	adrp	x2, 413000 <ferror@plt+0x10210>
  4106d8:	mov	x1, #0x6                   	// #6
  4106dc:	add	x2, x2, #0xa58
  4106e0:	bl	4028f0 <snprintf@plt>
  4106e4:	ldp	x21, x22, [sp, #32]
  4106e8:	b	4101f0 <ferror@plt+0xd400>
  4106ec:	ldr	w0, [x19, #20]
  4106f0:	add	w22, w22, #0x1
  4106f4:	add	x23, x23, #0x8
  4106f8:	cmp	w22, w0
  4106fc:	b.lt	410194 <ferror@plt+0xd3a4>  // b.tstop
  410700:	ldr	x25, [sp, #64]
  410704:	ldr	x21, [x20, #1424]
  410708:	adrp	x1, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  41070c:	ldr	w2, [x24, #836]
  410710:	add	x1, x1, #0x878
  410714:	ldr	x0, [x1, #288]
  410718:	cbz	w2, 410888 <ferror@plt+0xda98>
  41071c:	ldr	x1, [x1, #632]
  410720:	mov	x2, x21
  410724:	bl	404920 <ferror@plt+0x1b30>
  410728:	bl	408d40 <ferror@plt+0x5f50>
  41072c:	ldp	x21, x22, [sp, #32]
  410730:	ldp	x23, x24, [sp, #48]
  410734:	b	4101f0 <ferror@plt+0xd400>
  410738:	ldrb	w1, [x20, #100]
  41073c:	add	x0, x0, x1, lsl #5
  410740:	ldr	w0, [x0, #1128]
  410744:	cmn	w0, #0x1
  410748:	b.ne	4102f8 <ferror@plt+0xd508>  // b.any
  41074c:	ldr	w0, [x20, #368]
  410750:	adds	w0, w0, #0x8
  410754:	csel	w0, w0, wzr, pl  // pl = nfrst
  410758:	str	w0, [x20, #368]
  41075c:	b	4101f0 <ferror@plt+0xd400>
  410760:	ldr	x21, [x20, #1424]
  410764:	ldrb	w0, [x21]
  410768:	cbnz	w0, 410158 <ferror@plt+0xd368>
  41076c:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  410770:	ldr	x0, [x0, #2464]
  410774:	bl	408d40 <ferror@plt+0x5f50>
  410778:	ldp	x21, x22, [sp, #32]
  41077c:	b	4101f0 <ferror@plt+0xd400>
  410780:	ldrb	w1, [x20, #100]
  410784:	cmp	w1, #0x3b
  410788:	b.ne	4102f8 <ferror@plt+0xd508>  // b.any
  41078c:	ldrb	w1, [x20, #101]
  410790:	add	x0, x0, x1, lsl #5
  410794:	ldr	w0, [x0, #1128]
  410798:	cmn	w0, #0x1
  41079c:	b.ne	4102f8 <ferror@plt+0xd508>  // b.any
  4107a0:	b	41074c <ferror@plt+0xd95c>
  4107a4:	str	w1, [x20, #364]
  4107a8:	b	410398 <ferror@plt+0xd5a8>
  4107ac:	str	w1, [x20, #356]
  4107b0:	b	4101f0 <ferror@plt+0xd400>
  4107b4:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4107b8:	ldr	x0, [x0, #2488]
  4107bc:	bl	40a0a0 <ferror@plt+0x72b0>
  4107c0:	mov	x3, x0
  4107c4:	ldrb	w0, [x0]
  4107c8:	cmp	w0, #0x1b
  4107cc:	b.eq	410690 <ferror@plt+0xd8a0>  // b.none
  4107d0:	ldr	x0, [x19, #8]
  4107d4:	mov	x1, #0x100                 	// #256
  4107d8:	adrp	x2, 414000 <ferror@plt+0x11210>
  4107dc:	add	x2, x2, #0xc38
  4107e0:	stp	x23, x24, [sp, #48]
  4107e4:	adrp	x24, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  4107e8:	ldr	x0, [x0, #1424]
  4107ec:	bl	4028f0 <snprintf@plt>
  4107f0:	ldr	x20, [x19, #8]
  4107f4:	ldr	x21, [x20, #1424]
  4107f8:	mov	x0, x21
  4107fc:	bl	402780 <strlen@plt>
  410800:	str	w0, [x20, #1432]
  410804:	str	wzr, [x24, #2196]
  410808:	ldrb	w0, [x21]
  41080c:	cbz	w0, 410874 <ferror@plt+0xda84>
  410810:	ldr	w0, [x20, #204]
  410814:	ldp	x23, x24, [sp, #48]
  410818:	orr	w0, w0, #0x100000
  41081c:	str	w0, [x20, #204]
  410820:	b	410150 <ferror@plt+0xd360>
  410824:	ldrb	w2, [x20, #100]
  410828:	add	x0, x0, x2, lsl #5
  41082c:	ldr	w0, [x0, #1128]
  410830:	cmn	w0, #0x1
  410834:	b.ne	4102a8 <ferror@plt+0xd4b8>  // b.any
  410838:	sub	w1, w1, #0x8
  41083c:	str	w1, [x20, #368]
  410840:	b	4101f0 <ferror@plt+0xd400>
  410844:	ldrb	w2, [x20, #100]
  410848:	cmp	w2, #0x3b
  41084c:	b.ne	4102a8 <ferror@plt+0xd4b8>  // b.any
  410850:	ldrb	w2, [x20, #101]
  410854:	add	x0, x0, x2, lsl #5
  410858:	ldr	w0, [x0, #1128]
  41085c:	cmn	w0, #0x1
  410860:	b.ne	4102a8 <ferror@plt+0xd4b8>  // b.any
  410864:	b	410838 <ferror@plt+0xda48>
  410868:	ldr	x20, [x20, #1448]
  41086c:	str	x20, [x19, #8]
  410870:	b	4101f0 <ferror@plt+0xd400>
  410874:	ldr	w0, [x20, #204]
  410878:	ldp	x23, x24, [sp, #48]
  41087c:	and	w0, w0, #0xffefffff
  410880:	str	w0, [x20, #204]
  410884:	b	410150 <ferror@plt+0xd360>
  410888:	adrp	x1, 417000 <ferror@plt+0x14210>
  41088c:	add	x1, x1, #0x4a8
  410890:	b	410720 <ferror@plt+0xd930>
  410894:	nop
  410898:	stp	x29, x30, [sp, #-368]!
  41089c:	adrp	x7, 42b000 <ferror@plt+0x28210>
  4108a0:	mov	x29, sp
  4108a4:	stp	x27, x28, [sp, #80]
  4108a8:	add	x27, x7, #0x350
  4108ac:	stp	x19, x20, [sp, #16]
  4108b0:	mov	w19, w0
  4108b4:	sub	w0, w0, #0xf
  4108b8:	stp	x23, x24, [sp, #48]
  4108bc:	cmp	w0, #0x6b
  4108c0:	ldr	x23, [x27, #8]
  4108c4:	b.hi	410adc <ferror@plt+0xdcec>  // b.pmore
  4108c8:	adrp	x1, 414000 <ferror@plt+0x11210>
  4108cc:	add	x1, x1, #0x5c
  4108d0:	ldrh	w0, [x1, w0, uxtw #1]
  4108d4:	adr	x1, 4108e0 <ferror@plt+0xdaf0>
  4108d8:	add	x0, x1, w0, sxth #2
  4108dc:	br	x0
  4108e0:	stp	x25, x26, [sp, #64]
  4108e4:	ldrb	w0, [x28]
  4108e8:	cmp	w0, #0x21
  4108ec:	b.eq	411160 <ferror@plt+0xe370>  // b.none
  4108f0:	mov	x0, x28
  4108f4:	adrp	x1, 413000 <ferror@plt+0x10210>
  4108f8:	add	x1, x1, #0xa68
  4108fc:	bl	402a50 <strpbrk@plt>
  410900:	mov	x25, x0
  410904:	cbz	x0, 4111b4 <ferror@plt+0xe3c4>
  410908:	mov	w0, #0x1                   	// #1
  41090c:	str	w0, [sp, #104]
  410910:	ldrb	w0, [x25]
  410914:	adrp	x23, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  410918:	mov	x26, #0x0                   	// #0
  41091c:	add	x23, x23, #0xd88
  410920:	strb	wzr, [x25]
  410924:	str	w0, [sp, #108]
  410928:	b	410938 <ferror@plt+0xdb48>
  41092c:	add	x26, x26, #0x1
  410930:	cmp	x26, #0x3a
  410934:	b.eq	4111c0 <ferror@plt+0xe3d0>  // b.none
  410938:	ldr	x0, [x23, x26, lsl #3]
  41093c:	mov	x1, x28
  410940:	mov	w24, w26
  410944:	bl	402b60 <strcmp@plt>
  410948:	cbnz	w0, 41092c <ferror@plt+0xdb3c>
  41094c:	ldrb	w0, [x25, #1]
  410950:	cbz	w0, 411184 <ferror@plt+0xe394>
  410954:	ldr	x0, [sp, #96]
  410958:	ldr	x0, [x0, #1416]
  41095c:	cbz	x0, 410974 <ferror@plt+0xdb84>
  410960:	bl	402780 <strlen@plt>
  410964:	mov	x1, #0xfef8                	// #65272
  410968:	movk	x1, #0x7fff, lsl #16
  41096c:	cmp	x0, x1
  410970:	b.hi	411148 <ferror@plt+0xe358>  // b.pmore
  410974:	mov	x1, #0x38                  	// #56
  410978:	mov	x0, #0x1                   	// #1
  41097c:	bl	402a90 <calloc@plt>
  410980:	mov	x23, x0
  410984:	cbz	x0, 4111ac <ferror@plt+0xe3bc>
  410988:	ldp	w1, w0, [sp, #104]
  41098c:	stp	w0, w1, [x23, #40]
  410990:	str	w24, [x23, #48]
  410994:	add	x5, x25, #0x1
  410998:	cmp	w0, #0x3d
  41099c:	b.eq	4111cc <ferror@plt+0xe3dc>  // b.none
  4109a0:	add	x1, x21, #0x468
  4109a4:	sbfiz	x24, x24, #5, #32
  4109a8:	add	x3, x1, x24
  4109ac:	add	x0, x21, #0x10
  4109b0:	add	x2, x21, #0x8
  4109b4:	adrp	x6, 413000 <ferror@plt+0x10210>
  4109b8:	ldr	w4, [x1, x24]
  4109bc:	add	x6, x6, #0x720
  4109c0:	ldr	w1, [x3, #8]
  4109c4:	add	x24, x27, #0xcd0
  4109c8:	mov	w3, w4
  4109cc:	cmp	w1, #0x0
  4109d0:	mov	x1, #0x200                 	// #512
  4109d4:	csel	x2, x2, x0, ne  // ne = any
  4109d8:	mov	x0, x24
  4109dc:	bl	4028f0 <snprintf@plt>
  4109e0:	mov	x0, x24
  4109e4:	bl	402780 <strlen@plt>
  4109e8:	add	x21, x0, #0x1
  4109ec:	mov	x0, #0x1                   	// #1
  4109f0:	mov	x1, x21
  4109f4:	bl	402a90 <calloc@plt>
  4109f8:	cbz	x0, 4111ac <ferror@plt+0xe3bc>
  4109fc:	mov	x2, x21
  410a00:	mov	x1, x24
  410a04:	bl	402700 <memcpy@plt>
  410a08:	str	x0, [x23, #32]
  410a0c:	stp	x19, x22, [x23, #8]
  410a10:	add	x0, sp, #0x70
  410a14:	bl	402780 <strlen@plt>
  410a18:	mov	x21, x0
  410a1c:	mov	x0, #0x1                   	// #1
  410a20:	add	x19, x21, x0
  410a24:	mov	x1, x19
  410a28:	bl	402a90 <calloc@plt>
  410a2c:	cbz	x0, 4111ac <ferror@plt+0xe3bc>
  410a30:	mov	x2, x19
  410a34:	add	x1, sp, #0x70
  410a38:	bl	402700 <memcpy@plt>
  410a3c:	ldr	x19, [x27, #8]
  410a40:	ldr	x22, [x19, #1416]
  410a44:	str	x0, [x23, #24]
  410a48:	ldr	x0, [x19, #1400]
  410a4c:	str	x0, [x23]
  410a50:	ldr	w0, [x19, #1408]
  410a54:	str	x23, [x19, #1400]
  410a58:	add	w0, w0, #0x1
  410a5c:	str	w0, [x19, #1408]
  410a60:	cbz	x22, 411198 <ferror@plt+0xe3a8>
  410a64:	mov	x0, x22
  410a68:	bl	402780 <strlen@plt>
  410a6c:	mov	x1, x0
  410a70:	mov	x0, x22
  410a74:	add	x1, x1, x21
  410a78:	add	x1, x1, #0x6
  410a7c:	bl	402ab0 <realloc@plt>
  410a80:	mov	x21, x0
  410a84:	cbz	x0, 4111ec <ferror@plt+0xe3fc>
  410a88:	ldr	w0, [x19, #1408]
  410a8c:	adrp	x3, 413000 <ferror@plt+0x10210>
  410a90:	add	x3, x3, #0xa60
  410a94:	add	x2, sp, #0x70
  410a98:	cmp	w0, #0x1
  410a9c:	str	x21, [x19, #1416]
  410aa0:	adrp	x1, 417000 <ferror@plt+0x14210>
  410aa4:	add	x1, x1, #0x4a8
  410aa8:	csel	x1, x3, x1, gt
  410aac:	adrp	x0, 413000 <ferror@plt+0x10210>
  410ab0:	add	x0, x0, #0xa70
  410ab4:	bl	404920 <ferror@plt+0x1b30>
  410ab8:	mov	x1, x0
  410abc:	mov	x0, x21
  410ac0:	bl	402a10 <strcat@plt>
  410ac4:	ldr	x1, [x27, #8]
  410ac8:	ldp	x21, x22, [sp, #32]
  410acc:	ldr	w0, [x1, #204]
  410ad0:	ldp	x25, x26, [sp, #64]
  410ad4:	orr	w0, w0, #0x200000
  410ad8:	str	w0, [x1, #204]
  410adc:	ldp	x19, x20, [sp, #16]
  410ae0:	ldp	x23, x24, [sp, #48]
  410ae4:	ldp	x27, x28, [sp, #80]
  410ae8:	ldp	x29, x30, [sp], #368
  410aec:	ret
  410af0:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410af4:	ldr	w0, [x0, #948]
  410af8:	cbz	w0, 410b04 <ferror@plt+0xdd14>
  410afc:	ldr	w0, [x23, #204]
  410b00:	tbz	w0, #4, 411008 <ferror@plt+0xe218>
  410b04:	adrp	x20, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  410b08:	add	x20, x20, #0x878
  410b0c:	stp	x21, x22, [sp, #32]
  410b10:	ldr	x0, [x20, #368]
  410b14:	bl	40a0a0 <ferror@plt+0x72b0>
  410b18:	mov	x21, x0
  410b1c:	ldrb	w0, [x0]
  410b20:	cmp	w0, #0x1b
  410b24:	b.eq	411088 <ferror@plt+0xe298>  // b.none
  410b28:	adrp	x0, 414000 <ferror@plt+0x11210>
  410b2c:	add	x1, x23, #0x200
  410b30:	ldr	d0, [x0, #1192]
  410b34:	adrp	x0, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  410b38:	str	wzr, [x0, #3040]
  410b3c:	stur	d0, [x1, #-132]
  410b40:	ldrb	w1, [x21]
  410b44:	cbz	w1, 411088 <ferror@plt+0xe298>
  410b48:	cmp	w1, #0x21
  410b4c:	b.ne	410b58 <ferror@plt+0xdd68>  // b.any
  410b50:	add	x21, x21, #0x1
  410b54:	str	wzr, [x23, #384]
  410b58:	add	x1, sp, #0x70
  410b5c:	mov	x0, x21
  410b60:	mov	w2, #0x0                   	// #0
  410b64:	bl	402770 <strtoul@plt>
  410b68:	ldr	x1, [sp, #112]
  410b6c:	mov	x22, x0
  410b70:	ldrb	w0, [x1]
  410b74:	cbnz	w0, 411110 <ferror@plt+0xe320>
  410b78:	mov	w0, w22
  410b7c:	bl	402b70 <getpwuid@plt>
  410b80:	cbz	x0, 4111dc <ferror@plt+0xe3ec>
  410b84:	ldr	w0, [x0, #16]
  410b88:	ldp	x21, x22, [sp, #32]
  410b8c:	str	w0, [x23, #376]
  410b90:	str	w19, [x23, #380]
  410b94:	b	410adc <ferror@plt+0xdcec>
  410b98:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410b9c:	ldr	w0, [x0, #948]
  410ba0:	cbz	w0, 410bac <ferror@plt+0xddbc>
  410ba4:	ldr	w0, [x23, #204]
  410ba8:	tbz	w0, #4, 411008 <ferror@plt+0xe218>
  410bac:	adrp	x19, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  410bb0:	add	x19, x19, #0x878
  410bb4:	ldr	w1, [x23, #208]
  410bb8:	ldr	x0, [x19, #328]
  410bbc:	bl	404920 <ferror@plt+0x1b30>
  410bc0:	bl	40a780 <ferror@plt+0x7990>
  410bc4:	mov	w1, #0x80000003            	// #-2147483645
  410bc8:	cmp	w0, w1
  410bcc:	b.lt	410adc <ferror@plt+0xdcec>  // b.tstop
  410bd0:	tbnz	w0, #31, 411154 <ferror@plt+0xe364>
  410bd4:	str	w0, [x23, #208]
  410bd8:	b	410adc <ferror@plt+0xdcec>
  410bdc:	stp	x21, x22, [sp, #32]
  410be0:	adrp	x21, 42a000 <ferror@plt+0x27210>
  410be4:	add	x21, x21, #0x390
  410be8:	ldr	w0, [x21, #36]
  410bec:	cbz	w0, 410bf8 <ferror@plt+0xde08>
  410bf0:	ldr	w0, [x23, #204]
  410bf4:	tbz	w0, #4, 4110f4 <ferror@plt+0xe304>
  410bf8:	adrp	x20, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  410bfc:	cmp	w19, #0x6f
  410c00:	add	x20, x20, #0x878
  410c04:	b.eq	4110d4 <ferror@plt+0xe2e4>  // b.none
  410c08:	ldr	x2, [x20, #488]
  410c0c:	adrp	x22, 402000 <memcpy@plt-0x700>
  410c10:	adrp	x19, 402000 <memcpy@plt-0x700>
  410c14:	add	x22, x22, #0xcc0
  410c18:	add	x19, x19, #0xb60
  410c1c:	ldr	w1, [x23, #1408]
  410c20:	ldr	x0, [x20, #520]
  410c24:	add	w1, w1, #0x1
  410c28:	bl	404920 <ferror@plt+0x1b30>
  410c2c:	bl	40a0a0 <ferror@plt+0x72b0>
  410c30:	mov	x28, x0
  410c34:	ldrb	w0, [x0]
  410c38:	cmp	w0, #0x1b
  410c3c:	b.eq	411088 <ferror@plt+0xe298>  // b.none
  410c40:	adrp	x2, 414000 <ferror@plt+0x11210>
  410c44:	add	x0, sp, #0x70
  410c48:	add	x2, x2, #0xc38
  410c4c:	mov	x3, x28
  410c50:	mov	x1, #0x100                 	// #256
  410c54:	bl	4028f0 <snprintf@plt>
  410c58:	cbz	w0, 411088 <ferror@plt+0xe298>
  410c5c:	ldr	x0, [x27, #8]
  410c60:	str	x0, [sp, #96]
  410c64:	ldr	x23, [x0, #1400]
  410c68:	cbnz	x23, 410c78 <ferror@plt+0xde88>
  410c6c:	b	4108e0 <ferror@plt+0xdaf0>
  410c70:	ldr	x23, [x23]
  410c74:	cbz	x23, 4108e0 <ferror@plt+0xdaf0>
  410c78:	ldr	x0, [x23, #24]
  410c7c:	mov	x1, x28
  410c80:	bl	402b60 <strcmp@plt>
  410c84:	cbnz	w0, 410c70 <ferror@plt+0xde80>
  410c88:	ldr	x0, [x20, #504]
  410c8c:	bl	408d40 <ferror@plt+0x5f50>
  410c90:	ldp	x21, x22, [sp, #32]
  410c94:	b	410adc <ferror@plt+0xdcec>
  410c98:	adrp	x1, 42a000 <ferror@plt+0x27210>
  410c9c:	ldr	w0, [x23, #204]
  410ca0:	ldr	w1, [x1, #948]
  410ca4:	cbnz	w1, 411080 <ferror@plt+0xe290>
  410ca8:	eor	w0, w0, #0x4
  410cac:	and	w0, w0, #0xfffffffd
  410cb0:	str	w0, [x23, #204]
  410cb4:	b	410adc <ferror@plt+0xdcec>
  410cb8:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410cbc:	ldr	w1, [x23, #204]
  410cc0:	ldr	w0, [x0, #948]
  410cc4:	cbnz	w0, 411078 <ferror@plt+0xe288>
  410cc8:	adrp	x2, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  410ccc:	add	x2, x2, #0x878
  410cd0:	eor	w1, w1, #0x40
  410cd4:	ldr	x0, [x2, #576]
  410cd8:	str	w1, [x23, #204]
  410cdc:	tbz	w1, #6, 4110cc <ferror@plt+0xe2dc>
  410ce0:	ldr	x1, [x2, #472]
  410ce4:	bl	404920 <ferror@plt+0x1b30>
  410ce8:	bl	408d40 <ferror@plt+0x5f50>
  410cec:	ldp	x19, x20, [sp, #16]
  410cf0:	ldp	x23, x24, [sp, #48]
  410cf4:	ldp	x27, x28, [sp, #80]
  410cf8:	ldp	x29, x30, [sp], #368
  410cfc:	ret
  410d00:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410d04:	ldr	w0, [x0, #948]
  410d08:	cbnz	w0, 41106c <ferror@plt+0xe27c>
  410d0c:	ldrsw	x0, [x23, #348]
  410d10:	add	x2, x23, #0x64
  410d14:	ldr	w3, [x23, #200]
  410d18:	sub	x0, x0, #0x1
  410d1c:	add	x0, x2, x0
  410d20:	cmp	x2, x0
  410d24:	b.cs	411090 <ferror@plt+0xe2a0>  // b.hs, b.nlast
  410d28:	mov	x5, x2
  410d2c:	b	410d38 <ferror@plt+0xdf48>
  410d30:	cmp	x0, x2
  410d34:	b.eq	411098 <ferror@plt+0xe2a8>  // b.none
  410d38:	ldrb	w1, [x0]
  410d3c:	mov	x4, x0
  410d40:	sub	x0, x0, #0x1
  410d44:	cmp	w1, w3
  410d48:	b.ne	410d30 <ferror@plt+0xdf40>  // b.any
  410d4c:	ldurb	w1, [x4, #-1]
  410d50:	sub	x4, x4, #0x2
  410d54:	cmp	w1, #0x3a
  410d58:	csel	x0, x4, x0, hi  // hi = pmore
  410d5c:	cmp	x2, x0
  410d60:	b.hi	410adc <ferror@plt+0xdcec>  // b.pmore
  410d64:	b	410dcc <ferror@plt+0xdfdc>
  410d68:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410d6c:	ldr	w0, [x0, #948]
  410d70:	cbnz	w0, 410ffc <ferror@plt+0xe20c>
  410d74:	ldrsw	x4, [x23, #348]
  410d78:	add	x2, x23, #0x64
  410d7c:	ldr	w3, [x23, #200]
  410d80:	sub	x0, x4, #0x1
  410d84:	add	x0, x2, x0
  410d88:	cmp	x2, x0
  410d8c:	b.cs	4110b0 <ferror@plt+0xe2c0>  // b.hs, b.nlast
  410d90:	mov	x5, x2
  410d94:	b	410da4 <ferror@plt+0xdfb4>
  410d98:	sub	x0, x0, #0x1
  410d9c:	cmp	x0, x2
  410da0:	b.eq	4110b8 <ferror@plt+0xe2c8>  // b.none
  410da4:	ldrb	w1, [x0]
  410da8:	cmp	w1, w3
  410dac:	b.ne	410d98 <ferror@plt+0xdfa8>  // b.any
  410db0:	ldrb	w1, [x0, #1]
  410db4:	add	x2, x2, x4
  410db8:	cmp	w1, #0x3a
  410dbc:	cinc	x0, x0, hi  // hi = pmore
  410dc0:	add	x0, x0, #0x1
  410dc4:	cmp	x0, x2
  410dc8:	b.cs	410adc <ferror@plt+0xdcec>  // b.hs, b.nlast
  410dcc:	ldr	w1, [x23, #204]
  410dd0:	ldrb	w2, [x0]
  410dd4:	and	w0, w1, #0xfffffffd
  410dd8:	stp	w2, w0, [x23, #200]
  410ddc:	b	410adc <ferror@plt+0xdcec>
  410de0:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410de4:	ldr	w0, [x0, #948]
  410de8:	cbnz	w0, 411034 <ferror@plt+0xe244>
  410dec:	ldr	x1, [x23, #1416]
  410df0:	adrp	x2, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  410df4:	add	x2, x2, #0x878
  410df8:	ldr	x0, [x2, #528]
  410dfc:	cbz	x1, 4110ec <ferror@plt+0xe2fc>
  410e00:	bl	404920 <ferror@plt+0x1b30>
  410e04:	bl	40a0a0 <ferror@plt+0x72b0>
  410e08:	b	410adc <ferror@plt+0xdcec>
  410e0c:	adrp	x1, 42a000 <ferror@plt+0x27210>
  410e10:	ldr	w0, [x23, #204]
  410e14:	ldr	w1, [x1, #948]
  410e18:	cbnz	w1, 41105c <ferror@plt+0xe26c>
  410e1c:	eor	w0, w0, #0x20000
  410e20:	str	w0, [x23, #204]
  410e24:	b	410adc <ferror@plt+0xdcec>
  410e28:	adrp	x1, 42a000 <ferror@plt+0x27210>
  410e2c:	ldr	w0, [x23, #204]
  410e30:	ldr	w1, [x1, #948]
  410e34:	cbnz	w1, 411064 <ferror@plt+0xe274>
  410e38:	ldrsw	x2, [x23, #348]
  410e3c:	eor	w19, w0, #0x2
  410e40:	str	w19, [x23, #204]
  410e44:	add	x0, x23, #0x64
  410e48:	mov	w1, #0x20                  	// #32
  410e4c:	bl	402c90 <memchr@plt>
  410e50:	cbnz	x0, 410adc <ferror@plt+0xdcec>
  410e54:	adrp	x1, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  410e58:	add	x1, x1, #0x878
  410e5c:	ldr	x0, [x1, #304]
  410e60:	tbz	w19, #1, 411130 <ferror@plt+0xe340>
  410e64:	ldr	x1, [x1, #472]
  410e68:	b	410ce4 <ferror@plt+0xdef4>
  410e6c:	adrp	x1, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  410e70:	ldr	w0, [x23, #204]
  410e74:	ldr	w1, [x1, #1368]
  410e78:	eor	w0, w0, #0x400
  410e7c:	str	w0, [x23, #204]
  410e80:	cbnz	w1, 410adc <ferror@plt+0xdcec>
  410e84:	mov	x0, x23
  410e88:	bl	4052a8 <ferror@plt+0x24b8>
  410e8c:	ldp	x19, x20, [sp, #16]
  410e90:	ldp	x23, x24, [sp, #48]
  410e94:	ldp	x27, x28, [sp, #80]
  410e98:	ldp	x29, x30, [sp], #368
  410e9c:	ret
  410ea0:	adrp	x1, 42a000 <ferror@plt+0x27210>
  410ea4:	ldr	w0, [x23, #204]
  410ea8:	ldr	w1, [x1, #948]
  410eac:	cbnz	w1, 411018 <ferror@plt+0xe228>
  410eb0:	eor	w0, w0, #0x80
  410eb4:	str	w0, [x23, #204]
  410eb8:	b	410adc <ferror@plt+0xdcec>
  410ebc:	adrp	x0, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  410ec0:	add	x0, x0, #0x550
  410ec4:	ldr	x1, [x0, #840]
  410ec8:	cmp	x1, x23
  410ecc:	b.eq	410ed8 <ferror@plt+0xe0e8>  // b.none
  410ed0:	str	x23, [x0, #840]
  410ed4:	str	wzr, [x0, #848]
  410ed8:	ldr	w1, [x23, #204]
  410edc:	and	w3, w1, #0x20
  410ee0:	tbnz	w1, #5, 411050 <ferror@plt+0xe260>
  410ee4:	ldr	w4, [x0, #848]
  410ee8:	adrp	x2, 42a000 <ferror@plt+0x27210>
  410eec:	str	w3, [x0, #848]
  410ef0:	str	w4, [x23, #364]
  410ef4:	ldr	w0, [x2, #948]
  410ef8:	cbz	w0, 410f00 <ferror@plt+0xe110>
  410efc:	tbz	w1, #4, 411008 <ferror@plt+0xe218>
  410f00:	eor	w1, w1, #0x20
  410f04:	str	w1, [x23, #204]
  410f08:	b	410adc <ferror@plt+0xdcec>
  410f0c:	adrp	x1, 42a000 <ferror@plt+0x27210>
  410f10:	ldr	w0, [x23, #204]
  410f14:	ldr	w1, [x1, #948]
  410f18:	cbnz	w1, 411048 <ferror@plt+0xe258>
  410f1c:	eor	w0, w0, #0x40000
  410f20:	str	w0, [x23, #204]
  410f24:	b	410adc <ferror@plt+0xdcec>
  410f28:	adrp	x0, 42a000 <ferror@plt+0x27210>
  410f2c:	ldr	w0, [x0, #948]
  410f30:	cbnz	w0, 411028 <ferror@plt+0xe238>
  410f34:	ldrsw	x2, [x23, #348]
  410f38:	add	x0, x23, #0x64
  410f3c:	ldr	w20, [x23, #200]
  410f40:	mov	w1, w20
  410f44:	bl	402c90 <memchr@plt>
  410f48:	cbz	x0, 410adc <ferror@plt+0xdcec>
  410f4c:	ldr	w0, [x23, #204]
  410f50:	tst	w0, #0x300000
  410f54:	b.ne	410adc <ferror@plt+0xdcec>  // b.any
  410f58:	ldrsw	x2, [x23, #352]
  410f5c:	eor	w19, w0, #0x200
  410f60:	str	w19, [x23, #204]
  410f64:	mov	w1, w20
  410f68:	mov	x0, x23
  410f6c:	bl	402c90 <memchr@plt>
  410f70:	sub	x0, x0, x23
  410f74:	ldr	w1, [x23, #356]
  410f78:	cmp	w1, w0
  410f7c:	b.le	410f9c <ferror@plt+0xe1ac>
  410f80:	tst	x19, #0x200
  410f84:	add	w2, w1, #0x2
  410f88:	sub	w0, w1, #0x2
  410f8c:	csel	w0, w0, w2, eq  // eq = none
  410f90:	cmp	w0, #0x0
  410f94:	csel	w0, w0, wzr, ge  // ge = tcont
  410f98:	str	w0, [x23, #356]
  410f9c:	adrp	x0, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  410fa0:	ldr	w0, [x0, #1368]
  410fa4:	cbz	w0, 410e84 <ferror@plt+0xe094>
  410fa8:	b	410adc <ferror@plt+0xdcec>
  410fac:	adrp	x1, 42a000 <ferror@plt+0x27210>
  410fb0:	ldr	w0, [x23, #204]
  410fb4:	ldr	w1, [x1, #948]
  410fb8:	cbnz	w1, 411020 <ferror@plt+0xe230>
  410fbc:	adrp	x1, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  410fc0:	eor	w0, w0, #0x100
  410fc4:	str	w0, [x23, #204]
  410fc8:	ldr	w0, [x1, #1368]
  410fcc:	cbz	w0, 410e84 <ferror@plt+0xe094>
  410fd0:	b	410adc <ferror@plt+0xdcec>
  410fd4:	adrp	x1, 42a000 <ferror@plt+0x27210>
  410fd8:	ldr	w0, [x23, #204]
  410fdc:	ldr	w1, [x1, #948]
  410fe0:	cbnz	w1, 411040 <ferror@plt+0xe250>
  410fe4:	adrp	x1, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  410fe8:	eor	w0, w0, #0x800
  410fec:	str	w0, [x23, #204]
  410ff0:	ldr	w0, [x1, #1368]
  410ff4:	cbz	w0, 410e84 <ferror@plt+0xe094>
  410ff8:	b	410adc <ferror@plt+0xdcec>
  410ffc:	ldr	w0, [x23, #204]
  411000:	tbnz	w0, #4, 410d74 <ferror@plt+0xdf84>
  411004:	nop
  411008:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  41100c:	add	x1, x23, #0x328
  411010:	ldr	x0, [x0, #2344]
  411014:	b	410ce4 <ferror@plt+0xdef4>
  411018:	tbnz	w0, #4, 410eb0 <ferror@plt+0xe0c0>
  41101c:	b	411008 <ferror@plt+0xe218>
  411020:	tbnz	w0, #4, 410fbc <ferror@plt+0xe1cc>
  411024:	b	411008 <ferror@plt+0xe218>
  411028:	ldr	w0, [x23, #204]
  41102c:	tbnz	w0, #4, 410f34 <ferror@plt+0xe144>
  411030:	b	411008 <ferror@plt+0xe218>
  411034:	ldr	w0, [x23, #204]
  411038:	tbnz	w0, #4, 410dec <ferror@plt+0xdffc>
  41103c:	b	411008 <ferror@plt+0xe218>
  411040:	tbnz	w0, #4, 410fe4 <ferror@plt+0xe1f4>
  411044:	b	411008 <ferror@plt+0xe218>
  411048:	tbnz	w0, #4, 410f1c <ferror@plt+0xe12c>
  41104c:	b	411008 <ferror@plt+0xe218>
  411050:	ldr	w3, [x23, #364]
  411054:	mov	w4, #0x0                   	// #0
  411058:	b	410ee8 <ferror@plt+0xe0f8>
  41105c:	tbnz	w0, #4, 410e1c <ferror@plt+0xe02c>
  411060:	b	411008 <ferror@plt+0xe218>
  411064:	tbnz	w0, #4, 410e38 <ferror@plt+0xe048>
  411068:	b	411008 <ferror@plt+0xe218>
  41106c:	ldr	w0, [x23, #204]
  411070:	tbnz	w0, #4, 410d0c <ferror@plt+0xdf1c>
  411074:	b	411008 <ferror@plt+0xe218>
  411078:	tbnz	w1, #4, 410cc8 <ferror@plt+0xded8>
  41107c:	b	411008 <ferror@plt+0xe218>
  411080:	tbnz	w0, #4, 410ca8 <ferror@plt+0xdeb8>
  411084:	b	411008 <ferror@plt+0xe218>
  411088:	ldp	x21, x22, [sp, #32]
  41108c:	b	410adc <ferror@plt+0xdcec>
  411090:	mov	x5, x0
  411094:	nop
  411098:	ldrb	w0, [x5]
  41109c:	cmp	w0, w3
  4110a0:	b.ne	410adc <ferror@plt+0xdcec>  // b.any
  4110a4:	sub	x0, x5, #0x1
  4110a8:	mov	x4, x5
  4110ac:	b	410d4c <ferror@plt+0xdf5c>
  4110b0:	mov	x5, x0
  4110b4:	nop
  4110b8:	ldrb	w0, [x5]
  4110bc:	cmp	w0, w3
  4110c0:	b.ne	410adc <ferror@plt+0xdcec>  // b.any
  4110c4:	mov	x0, x5
  4110c8:	b	410db0 <ferror@plt+0xdfc0>
  4110cc:	ldr	x1, [x2, #464]
  4110d0:	b	410ce4 <ferror@plt+0xdef4>
  4110d4:	adrp	x22, 402000 <memcpy@plt-0x700>
  4110d8:	adrp	x19, 402000 <memcpy@plt-0x700>
  4110dc:	add	x22, x22, #0xdc0
  4110e0:	add	x19, x19, #0xaa0
  4110e4:	ldr	x2, [x20, #480]
  4110e8:	b	410c1c <ferror@plt+0xde2c>
  4110ec:	ldr	x1, [x2, #664]
  4110f0:	b	410e00 <ferror@plt+0xe010>
  4110f4:	adrp	x0, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  4110f8:	add	x1, x23, #0x328
  4110fc:	ldr	x0, [x0, #2344]
  411100:	bl	404920 <ferror@plt+0x1b30>
  411104:	bl	408d40 <ferror@plt+0x5f50>
  411108:	ldp	x21, x22, [sp, #32]
  41110c:	b	410adc <ferror@plt+0xdcec>
  411110:	mov	x0, x21
  411114:	bl	402a60 <getpwnam@plt>
  411118:	cbnz	x0, 410b84 <ferror@plt+0xdd94>
  41111c:	ldr	x0, [x20, #112]
  411120:	cbz	x0, 411088 <ferror@plt+0xe298>
  411124:	bl	408d40 <ferror@plt+0x5f50>
  411128:	ldp	x21, x22, [sp, #32]
  41112c:	b	410adc <ferror@plt+0xdcec>
  411130:	ldr	x1, [x1, #464]
  411134:	b	410ce4 <ferror@plt+0xdef4>
  411138:	ldr	x0, [x20, #496]
  41113c:	ldr	x1, [x20, #648]
  411140:	bl	404920 <ferror@plt+0x1b30>
  411144:	bl	408d40 <ferror@plt+0x5f50>
  411148:	ldp	x21, x22, [sp, #32]
  41114c:	ldp	x25, x26, [sp, #64]
  411150:	b	410adc <ferror@plt+0xdcec>
  411154:	ldr	x0, [x19, #64]
  411158:	bl	408d40 <ferror@plt+0x5f50>
  41115c:	b	410adc <ferror@plt+0xdcec>
  411160:	add	x28, x28, #0x1
  411164:	adrp	x1, 413000 <ferror@plt+0x10210>
  411168:	mov	x0, x28
  41116c:	add	x1, x1, #0xa68
  411170:	bl	402a50 <strpbrk@plt>
  411174:	mov	x25, x0
  411178:	cbz	x0, 411138 <ferror@plt+0xe348>
  41117c:	str	wzr, [sp, #104]
  411180:	b	410910 <ferror@plt+0xdb20>
  411184:	ldr	w1, [sp, #104]
  411188:	ldr	x0, [x20, #512]
  41118c:	cbz	w1, 41113c <ferror@plt+0xe34c>
  411190:	ldr	x1, [x20, #656]
  411194:	b	411140 <ferror@plt+0xe350>
  411198:	add	x1, x21, #0x3
  41119c:	mov	x0, #0x1                   	// #1
  4111a0:	bl	402a90 <calloc@plt>
  4111a4:	mov	x21, x0
  4111a8:	cbnz	x0, 410a88 <ferror@plt+0xdc98>
  4111ac:	ldr	x0, [x20, #192]
  4111b0:	bl	4059a0 <ferror@plt+0x2bb0>
  4111b4:	ldr	x0, [x20, #496]
  4111b8:	ldr	x1, [x20, #656]
  4111bc:	b	411140 <ferror@plt+0xe350>
  4111c0:	mov	x1, x28
  4111c4:	ldr	x0, [x20, #704]
  4111c8:	b	411140 <ferror@plt+0xe350>
  4111cc:	mov	x0, x5
  4111d0:	bl	406548 <ferror@plt+0x3758>
  4111d4:	str	x0, [x23, #32]
  4111d8:	b	410a0c <ferror@plt+0xdc1c>
  4111dc:	str	w22, [x23, #376]
  4111e0:	str	w19, [x23, #380]
  4111e4:	ldp	x21, x22, [sp, #32]
  4111e8:	b	410adc <ferror@plt+0xdcec>
  4111ec:	ldr	x0, [x20, #200]
  4111f0:	bl	4059a0 <ferror@plt+0x2bb0>
  4111f4:	nop
  4111f8:	sub	sp, sp, #0x320
  4111fc:	stp	x29, x30, [sp]
  411200:	mov	x29, sp
  411204:	stp	x21, x22, [sp, #32]
  411208:	adrp	x21, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  41120c:	add	x21, x21, #0x878
  411210:	stp	x19, x20, [sp, #16]
  411214:	mov	x19, x0
  411218:	mov	x22, x1
  41121c:	ldr	x0, [x21, #544]
  411220:	stp	x23, x24, [sp, #48]
  411224:	stp	x25, x26, [sp, #64]
  411228:	stp	x27, x28, [sp, #80]
  41122c:	mov	x28, x2
  411230:	bl	404920 <ferror@plt+0x1b30>
  411234:	mov	x2, x19
  411238:	mov	w1, #0x200                 	// #512
  41123c:	mov	x20, x0
  411240:	add	x0, sp, #0x120
  411244:	bl	402db0 <fgets@plt>
  411248:	adrp	x8, 42a000 <ferror@plt+0x27210>
  41124c:	add	x26, x8, #0x390
  411250:	add	x23, x26, #0x20
  411254:	mov	x0, x19
  411258:	add	x4, x26, #0x28
  41125c:	mov	x2, x23
  411260:	add	x3, x26, #0x24
  411264:	add	x7, sp, #0xa4
  411268:	add	x6, sp, #0xac
  41126c:	add	x5, sp, #0xa8
  411270:	adrp	x1, 413000 <ferror@plt+0x10210>
  411274:	add	x1, x1, #0xa78
  411278:	bl	4029b0 <__isoc99_fscanf@plt>
  41127c:	cmp	w0, #0x6
  411280:	b.ne	4113a4 <ferror@plt+0xe5b4>  // b.any
  411284:	ldrb	w0, [x26, #32]
  411288:	sub	w0, w0, #0x61
  41128c:	and	w0, w0, #0xff
  411290:	cmp	w0, #0x8
  411294:	b.hi	4113a4 <ferror@plt+0xe5b4>  // b.pmore
  411298:	ldr	w0, [x26, #36]
  41129c:	cmp	w0, #0x1
  4112a0:	b.hi	4113a4 <ferror@plt+0xe5b4>  // b.pmore
  4112a4:	ldr	w0, [x26, #40]
  4112a8:	cmp	w0, #0x1
  4112ac:	b.hi	4113a4 <ferror@plt+0xe5b4>  // b.pmore
  4112b0:	ldr	w0, [sp, #168]
  4112b4:	tbnz	w0, #31, 4113a4 <ferror@plt+0xe5b4>
  4112b8:	ldr	w1, [sp, #164]
  4112bc:	cmp	w1, #0x3
  4112c0:	b.hi	4113a4 <ferror@plt+0xe5b4>  // b.pmore
  4112c4:	ldr	s0, [sp, #172]
  4112c8:	mov	w2, #0x447a0000            	// #1148846080
  4112cc:	fmov	s2, w2
  4112d0:	scvtf	s1, w0
  4112d4:	adrp	x23, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  4112d8:	add	x23, x23, #0x130
  4112dc:	scvtf	s0, s0
  4112e0:	mov	w2, #0x5b8                 	// #1464
  4112e4:	adrp	x0, 42b000 <ferror@plt+0x28210>
  4112e8:	adrp	x25, 414000 <ferror@plt+0x11210>
  4112ec:	add	x3, x25, #0x1d0
  4112f0:	smaddl	x1, w1, w2, x23
  4112f4:	add	x2, x3, #0x1a0
  4112f8:	adrp	x24, 413000 <ferror@plt+0x10210>
  4112fc:	fdiv	s0, s0, s2
  411300:	str	x1, [x0, #856]
  411304:	str	wzr, [sp, #104]
  411308:	stp	x2, x3, [sp, #120]
  41130c:	add	x2, x24, #0xac0
  411310:	str	x2, [sp, #112]
  411314:	str	wzr, [sp, #164]
  411318:	fadd	s0, s0, s1
  41131c:	str	s0, [x28]
  411320:	ldr	w24, [sp, #104]
  411324:	mov	w28, #0x5b8                 	// #1464
  411328:	ldr	x0, [x21, #536]
  41132c:	mov	x2, x22
  411330:	add	w1, w24, #0x1
  411334:	smull	x28, w24, w28
  411338:	bl	404920 <ferror@plt+0x1b30>
  41133c:	mov	x20, x0
  411340:	ldr	x1, [sp, #112]
  411344:	add	x7, x28, #0xf0
  411348:	add	x25, x23, x7
  41134c:	add	x2, x28, #0xec
  411350:	mov	x0, x19
  411354:	add	x2, x23, x2
  411358:	mov	x3, x25
  41135c:	bl	4029b0 <__isoc99_fscanf@plt>
  411360:	cmp	w0, #0x2
  411364:	b.ne	4113a4 <ferror@plt+0xe5b4>  // b.any
  411368:	mov	x24, #0x0                   	// #0
  41136c:	b	41137c <ferror@plt+0xe58c>
  411370:	add	x24, x24, #0x1
  411374:	cmp	x24, #0x3a
  411378:	b.eq	4113c8 <ferror@plt+0xe5d8>  // b.none
  41137c:	ldrb	w27, [x25, x24]
  411380:	mov	x0, x25
  411384:	mov	w1, w27
  411388:	bl	402c10 <strchr@plt>
  41138c:	mov	w1, w27
  411390:	mov	x27, x0
  411394:	mov	x0, x25
  411398:	bl	402b10 <strrchr@plt>
  41139c:	cmp	x27, x0
  4113a0:	b.eq	411370 <ferror@plt+0xe580>  // b.none
  4113a4:	mov	x0, x20
  4113a8:	ldp	x29, x30, [sp]
  4113ac:	ldp	x19, x20, [sp, #16]
  4113b0:	ldp	x21, x22, [sp, #32]
  4113b4:	ldp	x23, x24, [sp, #48]
  4113b8:	ldp	x25, x26, [sp, #64]
  4113bc:	ldp	x27, x28, [sp, #80]
  4113c0:	add	sp, sp, #0x320
  4113c4:	ret
  4113c8:	add	x6, x28, #0xd8
  4113cc:	add	x5, x28, #0xd4
  4113d0:	add	x4, x28, #0xd0
  4113d4:	add	x3, x28, #0xc8
  4113d8:	add	x2, x28, #0xcc
  4113dc:	add	x6, x23, x6
  4113e0:	add	x5, x23, x5
  4113e4:	add	x4, x23, x4
  4113e8:	add	x3, x23, x3
  4113ec:	add	x2, x23, x2
  4113f0:	mov	x0, x19
  4113f4:	adrp	x1, 413000 <ferror@plt+0x10210>
  4113f8:	add	x1, x1, #0xad8
  4113fc:	bl	4029b0 <__isoc99_fscanf@plt>
  411400:	cmp	w0, #0x2
  411404:	b.le	4113a4 <ferror@plt+0xe5b4>
  411408:	ldrsw	x27, [sp, #104]
  41140c:	mov	x6, #0x5b8                 	// #1464
  411410:	madd	x6, x27, x6, x23
  411414:	ldr	w0, [x6, #200]
  411418:	cmp	w0, #0x39
  41141c:	b.hi	4113a4 <ferror@plt+0xe5b4>  // b.pmore
  411420:	ldr	w0, [x6, #208]
  411424:	tbnz	w0, #31, 4113a4 <ferror@plt+0xe5b4>
  411428:	ldr	w0, [x6, #212]
  41142c:	cmp	w0, #0x2
  411430:	b.hi	4113a4 <ferror@plt+0xe5b4>  // b.pmore
  411434:	ldr	w0, [x6, #216]
  411438:	str	x6, [sp, #104]
  41143c:	cmp	w0, #0x2
  411440:	b.hi	4113a4 <ferror@plt+0xe5b4>  // b.pmore
  411444:	add	x5, x28, #0xe8
  411448:	add	x4, x28, #0xe4
  41144c:	add	x3, x28, #0xe0
  411450:	add	x2, x28, #0xdc
  411454:	add	x5, x23, x5
  411458:	add	x4, x23, x4
  41145c:	add	x3, x23, x3
  411460:	add	x2, x23, x2
  411464:	mov	x0, x19
  411468:	adrp	x1, 413000 <ferror@plt+0x10210>
  41146c:	add	x1, x1, #0xb20
  411470:	bl	4029b0 <__isoc99_fscanf@plt>
  411474:	cmp	w0, #0x4
  411478:	b.ne	4113a4 <ferror@plt+0xe5b4>  // b.any
  41147c:	ldr	x6, [sp, #104]
  411480:	ldr	w0, [x6, #220]
  411484:	cmp	w0, #0x7
  411488:	b.hi	4113a4 <ferror@plt+0xe5b4>  // b.pmore
  41148c:	ldr	w0, [x6, #224]
  411490:	cmp	w0, #0x7
  411494:	b.hi	4113a4 <ferror@plt+0xe5b4>  // b.pmore
  411498:	mov	x1, #0x5b8                 	// #1464
  41149c:	madd	x1, x27, x1, x23
  4114a0:	ldr	w0, [x1, #228]
  4114a4:	cmp	w0, #0x7
  4114a8:	b.hi	4113a4 <ferror@plt+0xe5b4>  // b.pmore
  4114ac:	ldr	w0, [x1, #232]
  4114b0:	cmp	w0, #0x7
  4114b4:	b.hi	4113a4 <ferror@plt+0xe5b4>  // b.pmore
  4114b8:	ldrb	w0, [x26, #32]
  4114bc:	cmp	w0, #0x67
  4114c0:	b.eq	4114ec <ferror@plt+0xe6fc>  // b.none
  4114c4:	b.hi	411588 <ferror@plt+0xe798>  // b.pmore
  4114c8:	cmp	w0, #0x61
  4114cc:	b.eq	4117e8 <ferror@plt+0xe9f8>  // b.none
  4114d0:	cmp	w0, #0x66
  4114d4:	b.ne	411550 <ferror@plt+0xe760>  // b.any
  4114d8:	mov	x0, #0x5b8                 	// #1464
  4114dc:	madd	x0, x27, x0, x23
  4114e0:	ldr	w1, [x0, #204]
  4114e4:	orr	w1, w1, #0x20000
  4114e8:	str	w1, [x0, #204]
  4114ec:	mov	x0, x25
  4114f0:	ldrb	w2, [x0]
  4114f4:	mov	x1, x0
  4114f8:	add	x0, x0, #0x1
  4114fc:	cbnz	w2, 4114f0 <ferror@plt+0xe700>
  411500:	adrp	x3, 413000 <ferror@plt+0x10210>
  411504:	add	x3, x3, #0xb58
  411508:	mov	x0, #0x0                   	// #0
  41150c:	ldrb	w2, [x3, x0]
  411510:	strb	w2, [x1, x0]
  411514:	add	x0, x0, #0x1
  411518:	cbnz	w2, 41150c <ferror@plt+0xe71c>
  41151c:	mov	x0, #0x5b8                 	// #1464
  411520:	movi	v0.2s, #0x0
  411524:	adrp	x1, 451000 <kb_main_total@@LIBPROCPS_0+0x25cc8>
  411528:	add	x1, x1, #0x144
  41152c:	mul	x0, x27, x0
  411530:	add	x0, x0, #0xc0
  411534:	str	d0, [x26, #616]
  411538:	str	d0, [x0, x1]
  41153c:	mov	x0, x25
  411540:	b	411548 <ferror@plt+0xe758>
  411544:	add	x0, x0, #0x1
  411548:	ldrb	w1, [x0]
  41154c:	cbnz	w1, 411544 <ferror@plt+0xe754>
  411550:	mov	x0, x25
  411554:	bl	402780 <strlen@plt>
  411558:	cmp	x0, #0x46
  41155c:	b.ne	4113a4 <ferror@plt+0xe5b4>  // b.any
  411560:	mov	x1, #0x0                   	// #0
  411564:	b	411574 <ferror@plt+0xe784>
  411568:	add	x1, x1, #0x1
  41156c:	cmp	x1, #0x3a
  411570:	b.eq	41159c <ferror@plt+0xe7ac>  // b.none
  411574:	ldrb	w0, [x25, x1]
  411578:	and	w0, w0, #0x7f
  41157c:	cmp	w0, #0x5e
  411580:	b.ls	411568 <ferror@plt+0xe778>  // b.plast
  411584:	b	4113a4 <ferror@plt+0xe5b4>
  411588:	cmp	w0, #0x68
  41158c:	b.eq	41151c <ferror@plt+0xe72c>  // b.none
  411590:	cmp	w0, #0x69
  411594:	b.eq	41153c <ferror@plt+0xe74c>  // b.none
  411598:	b	411550 <ferror@plt+0xe760>
  41159c:	mov	x0, #0x5b8                 	// #1464
  4115a0:	ldr	w1, [sp, #164]
  4115a4:	madd	x0, x27, x0, x23
  4115a8:	add	w1, w1, #0x1
  4115ac:	cmp	w1, #0x3
  4115b0:	str	w1, [sp, #104]
  4115b4:	str	w1, [sp, #164]
  4115b8:	ldr	w1, [x0, #204]
  4115bc:	and	w1, w1, #0xffcfffff
  4115c0:	str	w1, [x0, #204]
  4115c4:	b.le	411320 <ferror@plt+0xe530>
  4115c8:	add	x5, x26, #0x270
  4115cc:	add	x4, x26, #0x26c
  4115d0:	add	x3, x26, #0x268
  4115d4:	add	x2, x26, #0x264
  4115d8:	mov	x0, x19
  4115dc:	adrp	x1, 413000 <ferror@plt+0x10210>
  4115e0:	add	x1, x1, #0xb68
  4115e4:	bl	4029b0 <__isoc99_fscanf@plt>
  4115e8:	ldr	w0, [x26, #612]
  4115ec:	add	w0, w0, #0x1
  4115f0:	cmp	w0, #0x201
  4115f4:	b.ls	4115fc <ferror@plt+0xe80c>  // b.plast
  4115f8:	str	wzr, [x26, #612]
  4115fc:	ldr	w1, [x26, #616]
  411600:	cmp	w1, #0x5
  411604:	b.ls	41160c <ferror@plt+0xe81c>  // b.plast
  411608:	str	wzr, [x26, #616]
  41160c:	ldr	w0, [x26, #620]
  411610:	cmp	w0, #0x4
  411614:	b.ls	41161c <ferror@plt+0xe82c>  // b.plast
  411618:	str	wzr, [x26, #620]
  41161c:	adrp	x23, 42c000 <kb_main_total@@LIBPROCPS_0+0xcc8>
  411620:	add	x23, x23, #0x450
  411624:	adrp	x25, 413000 <ferror@plt+0x10210>
  411628:	adrp	x27, 413000 <ferror@plt+0x10210>
  41162c:	mov	x26, #0xfdfe                	// #65022
  411630:	add	x25, x25, #0xbb0
  411634:	add	x27, x27, #0x7f0
  411638:	adrp	x0, 413000 <ferror@plt+0x10210>
  41163c:	movk	x26, #0x7fff, lsl #16
  411640:	add	x0, x0, #0xa00
  411644:	str	wzr, [sp, #164]
  411648:	bl	406548 <ferror@plt+0x3758>
  41164c:	str	x0, [x23, #2432]
  411650:	mov	w24, #0x1fffffe             	// #33554430
  411654:	ldr	x0, [x23, #2432]
  411658:	add	x22, x23, #0x978
  41165c:	bl	402780 <strlen@plt>
  411660:	add	x1, x0, #0x1
  411664:	mov	x20, x0
  411668:	ldr	w0, [sp, #164]
  41166c:	cmp	x1, x26
  411670:	ccmp	w0, w24, #0x2, ls  // ls = plast
  411674:	b.hi	411930 <ferror@plt+0xeb40>  // b.pmore
  411678:	mov	x2, x19
  41167c:	add	x0, sp, #0x120
  411680:	mov	w1, #0x200                 	// #512
  411684:	bl	402db0 <fgets@plt>
  411688:	cbz	x0, 41192c <ferror@plt+0xeb3c>
  41168c:	add	x0, sp, #0x120
  411690:	add	x20, x20, #0x2
  411694:	bl	402780 <strlen@plt>
  411698:	add	x1, x20, x0
  41169c:	ldr	x0, [x22, #8]
  4116a0:	bl	402ab0 <realloc@plt>
  4116a4:	cbz	x0, 411aa4 <ferror@plt+0xecb4>
  4116a8:	add	x1, sp, #0x120
  4116ac:	str	x0, [x22, #8]
  4116b0:	bl	402a10 <strcat@plt>
  4116b4:	ldrb	w0, [sp, #288]
  4116b8:	cmp	w0, #0x23
  4116bc:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  4116c0:	b.eq	411654 <ferror@plt+0xe864>  // b.none
  4116c4:	ldr	w1, [sp, #164]
  4116c8:	ldr	x0, [x22, #16]
  4116cc:	add	w1, w1, #0x1
  4116d0:	sbfiz	x1, x1, #6, #32
  4116d4:	cmp	x1, #0x0
  4116d8:	csinc	x1, x1, xzr, ne  // ne = any
  4116dc:	bl	402ab0 <realloc@plt>
  4116e0:	mov	x20, x0
  4116e4:	cbz	x0, 411aa4 <ferror@plt+0xecb4>
  4116e8:	mov	x1, x25
  4116ec:	add	x0, sp, #0x120
  4116f0:	str	x20, [x22, #16]
  4116f4:	bl	402760 <strtok@plt>
  4116f8:	cbz	x0, 4117d8 <ferror@plt+0xe9e8>
  4116fc:	ldrsw	x22, [sp, #164]
  411700:	bl	406548 <ferror@plt+0x3758>
  411704:	mov	x2, x0
  411708:	mov	x1, x25
  41170c:	mov	x0, #0x0                   	// #0
  411710:	add	x22, x20, x22, lsl #6
  411714:	str	x2, [x22, #8]
  411718:	bl	402760 <strtok@plt>
  41171c:	cbz	x0, 4117d8 <ferror@plt+0xe9e8>
  411720:	ldrsw	x22, [sp, #164]
  411724:	bl	406548 <ferror@plt+0x3758>
  411728:	mov	x2, x0
  41172c:	mov	x1, x25
  411730:	mov	x0, #0x0                   	// #0
  411734:	add	x22, x20, x22, lsl #6
  411738:	str	x2, [x22, #16]
  41173c:	bl	402760 <strtok@plt>
  411740:	cbz	x0, 4117d8 <ferror@plt+0xe9e8>
  411744:	ldrsw	x22, [sp, #164]
  411748:	bl	406548 <ferror@plt+0x3758>
  41174c:	add	x22, x20, x22, lsl #6
  411750:	str	x0, [x22, #24]
  411754:	bl	402ac0 <__ctype_toupper_loc@plt>
  411758:	ldrb	w1, [sp, #288]
  41175c:	ldr	x0, [x0]
  411760:	ldr	w0, [x0, x1, lsl #2]
  411764:	cmp	w0, #0x46
  411768:	b.eq	411a84 <ferror@plt+0xec94>  // b.none
  41176c:	cmp	w0, #0x50
  411770:	b.ne	4117d8 <ferror@plt+0xe9e8>  // b.any
  411774:	ldrsw	x0, [sp, #164]
  411778:	adrp	x1, 406000 <ferror@plt+0x3210>
  41177c:	add	x1, x1, #0x860
  411780:	lsl	x2, x0, #6
  411784:	str	x1, [x20, x2]
  411788:	add	x22, x20, x0, lsl #6
  41178c:	mov	x1, x27
  411790:	ldr	x0, [x22, #24]
  411794:	bl	402cc0 <strstr@plt>
  411798:	cmp	x0, #0x0
  41179c:	cset	w0, ne  // ne = any
  4117a0:	str	w0, [x22, #32]
  4117a4:	mov	x1, #0x100                 	// #256
  4117a8:	mov	x0, #0x1                   	// #1
  4117ac:	bl	402a90 <calloc@plt>
  4117b0:	mov	x1, x0
  4117b4:	cbz	x0, 411a9c <ferror@plt+0xecac>
  4117b8:	ldr	w0, [sp, #164]
  4117bc:	str	x1, [x22, #48]
  4117c0:	add	w1, w0, #0x1
  4117c4:	str	w1, [sp, #164]
  4117c8:	sbfiz	x0, x0, #6, #32
  4117cc:	add	x20, x20, x0
  4117d0:	str	wzr, [x20, #56]
  4117d4:	b	411650 <ferror@plt+0xe860>
  4117d8:	adrp	x0, 42d000 <kb_main_total@@LIBPROCPS_0+0x1cc8>
  4117dc:	mov	w1, #0x1                   	// #1
  4117e0:	str	w1, [x0, #2212]
  4117e4:	b	411650 <ferror@plt+0xe860>
  4117e8:	ldr	x0, [sp, #128]
  4117ec:	mov	x5, x1
  4117f0:	ldr	w3, [x1, #204]
  4117f4:	mov	w2, #0x0                   	// #0
  4117f8:	add	x0, x0, #0x170
  4117fc:	str	wzr, [x1, #204]
  411800:	ldr	w1, [x0]
  411804:	tst	w1, w3
  411808:	b.eq	411820 <ferror@plt+0xea30>  // b.none
  41180c:	ldr	w4, [x0, #4]
  411810:	bic	w3, w3, w1
  411814:	ldr	w1, [x5, #204]
  411818:	orr	w1, w4, w1
  41181c:	str	w1, [x5, #204]
  411820:	add	w2, w2, #0x1
  411824:	add	x0, x0, #0x8
  411828:	cmp	w2, #0x5
  41182c:	b.ne	411800 <ferror@plt+0xea10>  // b.any
  411830:	mov	x1, #0x5b8                 	// #1464
  411834:	mov	x0, x25
  411838:	madd	x1, x27, x1, x23
  41183c:	ldr	w2, [x1, #204]
  411840:	orr	w3, w2, w3
  411844:	str	w3, [x1, #204]
  411848:	bl	402780 <strlen@plt>
  41184c:	str	x0, [sp, #136]
  411850:	cmp	x0, #0x1c
  411854:	b.hi	4113a4 <ferror@plt+0xe5b4>  // b.pmore
  411858:	adrp	x2, 413000 <ferror@plt+0x10210>
  41185c:	add	x2, x2, #0xbb8
  411860:	mov	w1, #0x5b                  	// #91
  411864:	mov	x0, x25
  411868:	ldp	x4, x5, [x2]
  41186c:	stp	x4, x5, [sp, #176]
  411870:	ldp	x4, x5, [x2, #16]
  411874:	stp	x4, x5, [sp, #192]
  411878:	ldp	x4, x5, [x2, #32]
  41187c:	stp	x4, x5, [sp, #208]
  411880:	ldr	x2, [x2, #48]
  411884:	str	x2, [sp, #224]
  411888:	bl	402c10 <strchr@plt>
  41188c:	str	x0, [sp, #144]
  411890:	mov	x1, x0
  411894:	cbz	x0, 4118a0 <ferror@plt+0xeab0>
  411898:	mov	w0, #0x7b                  	// #123
  41189c:	strb	w0, [x1]
  4118a0:	mov	w1, #0x5c                  	// #92
  4118a4:	mov	x0, x25
  4118a8:	bl	402c10 <strchr@plt>
  4118ac:	str	x0, [sp, #152]
  4118b0:	mov	x1, x0
  4118b4:	cbz	x0, 4118c0 <ferror@plt+0xead0>
  4118b8:	mov	w0, #0x7c                  	// #124
  4118bc:	strb	w0, [x1]
  4118c0:	mov	x28, #0x0                   	// #0
  4118c4:	ldr	w0, [sp, #136]
  4118c8:	cmp	w0, w28
  4118cc:	b.le	411a10 <ferror@plt+0xec20>
  4118d0:	bl	4028e0 <__ctype_tolower_loc@plt>
  4118d4:	ldrb	w2, [x25, x28]
  4118d8:	ldr	x3, [x0]
  4118dc:	str	x2, [sp, #104]
  4118e0:	ubfiz	x0, x2, #2, #8
  4118e4:	ldr	w0, [x3, x0]
  4118e8:	sub	w0, w0, #0x61
  4118ec:	cmp	w0, #0x1b
  4118f0:	b.hi	4113a4 <ferror@plt+0xe5b4>  // b.pmore
  4118f4:	ldr	x1, [sp, #120]
  4118f8:	ldrb	w24, [x1, w0, sxtw]
  4118fc:	add	x0, sp, #0xb0
  411900:	strb	w24, [x0, x28]
  411904:	bl	402b80 <__ctype_b_loc@plt>
  411908:	ldr	x0, [x0]
  41190c:	ldr	x2, [sp, #104]
  411910:	ldrh	w0, [x0, x2, lsl #1]
  411914:	tbz	w0, #8, 411924 <ferror@plt+0xeb34>
  411918:	add	x0, sp, #0xb0
  41191c:	orr	w3, w24, #0xffffff80
  411920:	strb	w3, [x0, x28]
  411924:	add	x28, x28, #0x1
  411928:	b	4118c4 <ferror@plt+0xead4>
  41192c:	ldr	w0, [sp, #164]
  411930:	str	w0, [x23, #2428]
  411934:	add	x24, x23, #0x978
  411938:	mov	w19, w0
  41193c:	cbz	w0, 411948 <ferror@plt+0xeb58>
  411940:	mov	x20, #0x0                   	// #0
  411944:	b	4113a4 <ferror@plt+0xe5b4>
  411948:	ldr	q0, [x21, #736]
  41194c:	mov	x2, #0x300000003           	// #12884901891
  411950:	ldr	x3, [x21, #752]
  411954:	str	x2, [x23, #2424]
  411958:	mov	x1, #0xc0                  	// #192
  41195c:	mov	x0, #0x1                   	// #1
  411960:	str	q0, [sp, #176]
  411964:	str	x3, [sp, #192]
  411968:	bl	402a90 <calloc@plt>
  41196c:	mov	x20, x0
  411970:	cbz	x0, 411a9c <ferror@plt+0xecac>
  411974:	adrp	x22, 406000 <ferror@plt+0x3210>
  411978:	add	x23, sp, #0xb0
  41197c:	add	x22, x22, #0x7e0
  411980:	str	x0, [x24, #16]
  411984:	str	wzr, [sp, #164]
  411988:	ldr	x0, [x21, #768]
  41198c:	sbfiz	x19, x19, #6, #32
  411990:	add	x19, x20, x19
  411994:	bl	406548 <ferror@plt+0x3758>
  411998:	ldrsw	x1, [sp, #164]
  41199c:	str	x0, [x19, #8]
  4119a0:	add	x19, x20, x1, lsl #6
  4119a4:	ldr	x0, [x23, x1, lsl #3]
  4119a8:	bl	406548 <ferror@plt+0x3758>
  4119ac:	mov	x2, x0
  4119b0:	ldrsw	x1, [sp, #164]
  4119b4:	ldr	x0, [x21, #760]
  4119b8:	str	x2, [x19, #16]
  4119bc:	lsl	x2, x1, #6
  4119c0:	add	x19, x20, x1, lsl #6
  4119c4:	str	x22, [x20, x2]
  4119c8:	bl	406548 <ferror@plt+0x3758>
  4119cc:	mov	x3, x0
  4119d0:	ldrsw	x2, [sp, #164]
  4119d4:	mov	x1, #0x100                 	// #256
  4119d8:	str	x3, [x19, #24]
  4119dc:	mov	x0, #0x1                   	// #1
  4119e0:	add	x19, x20, x2, lsl #6
  4119e4:	bl	402a90 <calloc@plt>
  4119e8:	mov	x1, x0
  4119ec:	cbz	x0, 411a9c <ferror@plt+0xecac>
  4119f0:	ldr	w0, [sp, #164]
  4119f4:	str	x1, [x19, #48]
  4119f8:	add	w19, w0, #0x1
  4119fc:	str	w19, [sp, #164]
  411a00:	cmp	w19, #0x2
  411a04:	b.le	411988 <ferror@plt+0xeb98>
  411a08:	mov	x20, #0x0                   	// #0
  411a0c:	b	4113a4 <ferror@plt+0xe5b4>
  411a10:	ldr	x0, [sp, #144]
  411a14:	cbz	x0, 411a30 <ferror@plt+0xec40>
  411a18:	sub	x0, x0, x25
  411a1c:	add	x1, sp, #0xb0
  411a20:	add	x2, sp, #0xb0
  411a24:	ldrb	w1, [x1, x0]
  411a28:	orr	w1, w1, #0xffffff80
  411a2c:	strb	w1, [x2, x0]
  411a30:	ldr	x0, [sp, #152]
  411a34:	cbz	x0, 411a50 <ferror@plt+0xec60>
  411a38:	sub	x0, x0, x25
  411a3c:	add	x1, sp, #0xb0
  411a40:	add	x2, sp, #0xb0
  411a44:	ldrb	w1, [x1, x0]
  411a48:	orr	w1, w1, #0xffffff80
  411a4c:	strb	w1, [x2, x0]
  411a50:	add	x1, sp, #0xb0
  411a54:	mov	x0, x25
  411a58:	bl	402c50 <strcpy@plt>
  411a5c:	mov	x1, #0x5b8                 	// #1464
  411a60:	ldr	x2, [sp, #120]
  411a64:	madd	x1, x27, x1, x23
  411a68:	ldrsw	x0, [x1, #200]
  411a6c:	ldrb	w0, [x2, x0]
  411a70:	sub	w0, w0, #0x25
  411a74:	str	w0, [x1, #200]
  411a78:	cmp	w0, #0x39
  411a7c:	b.ls	4114d8 <ferror@plt+0xe6e8>  // b.plast
  411a80:	b	4113a4 <ferror@plt+0xe5b4>
  411a84:	ldrsw	x0, [sp, #164]
  411a88:	adrp	x1, 406000 <ferror@plt+0x3210>
  411a8c:	add	x1, x1, #0x968
  411a90:	lsl	x2, x0, #6
  411a94:	str	x1, [x20, x2]
  411a98:	b	411788 <ferror@plt+0xe998>
  411a9c:	ldr	x0, [x21, #192]
  411aa0:	bl	4059a0 <ferror@plt+0x2bb0>
  411aa4:	ldr	x0, [x21, #200]
  411aa8:	bl	4059a0 <ferror@plt+0x2bb0>
  411aac:	nop
  411ab0:	stp	x29, x30, [sp, #-48]!
  411ab4:	adrp	x1, 417000 <ferror@plt+0x14210>
  411ab8:	mov	w0, #0x6                   	// #6
  411abc:	mov	x29, sp
  411ac0:	add	x1, x1, #0x4a8
  411ac4:	stp	x19, x20, [sp, #16]
  411ac8:	adrp	x19, 414000 <ferror@plt+0x11210>
  411acc:	stp	x21, x22, [sp, #32]
  411ad0:	bl	402de0 <setlocale@plt>
  411ad4:	adrp	x1, 414000 <ferror@plt+0x11210>
  411ad8:	add	x1, x1, #0x4c0
  411adc:	add	x19, x19, #0x4d8
  411ae0:	mov	x0, x19
  411ae4:	bl	4029d0 <bindtextdomain@plt>
  411ae8:	mov	x0, x19
  411aec:	adrp	x22, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  411af0:	bl	402b50 <textdomain@plt>
  411af4:	add	x19, x22, #0x878
  411af8:	mov	w2, #0x5                   	// #5
  411afc:	adrp	x1, 414000 <ferror@plt+0x11210>
  411b00:	mov	x0, #0x0                   	// #0
  411b04:	add	x1, x1, #0x4e8
  411b08:	bl	402ce0 <dcgettext@plt>
  411b0c:	adrp	x2, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  411b10:	adrp	x1, 414000 <ferror@plt+0x11210>
  411b14:	add	x21, x2, #0xd88
  411b18:	add	x1, x1, #0x4f0
  411b1c:	str	x0, [x2, #3464]
  411b20:	mov	w2, #0x5                   	// #5
  411b24:	mov	x0, #0x0                   	// #0
  411b28:	bl	402ce0 <dcgettext@plt>
  411b2c:	adrp	x2, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  411b30:	adrp	x1, 414000 <ferror@plt+0x11210>
  411b34:	add	x20, x2, #0xbb8
  411b38:	add	x1, x1, #0x500
  411b3c:	str	x0, [x2, #3000]
  411b40:	mov	w2, #0x5                   	// #5
  411b44:	mov	x0, #0x0                   	// #0
  411b48:	bl	402ce0 <dcgettext@plt>
  411b4c:	mov	x3, x0
  411b50:	mov	w2, #0x5                   	// #5
  411b54:	adrp	x1, 414000 <ferror@plt+0x11210>
  411b58:	mov	x0, #0x0                   	// #0
  411b5c:	add	x1, x1, #0x508
  411b60:	str	x3, [x21, #8]
  411b64:	bl	402ce0 <dcgettext@plt>
  411b68:	mov	x3, x0
  411b6c:	mov	w2, #0x5                   	// #5
  411b70:	adrp	x1, 414000 <ferror@plt+0x11210>
  411b74:	mov	x0, #0x0                   	// #0
  411b78:	add	x1, x1, #0x520
  411b7c:	str	x3, [x20, #8]
  411b80:	bl	402ce0 <dcgettext@plt>
  411b84:	mov	x3, x0
  411b88:	mov	w2, #0x5                   	// #5
  411b8c:	adrp	x1, 414000 <ferror@plt+0x11210>
  411b90:	mov	x0, #0x0                   	// #0
  411b94:	add	x1, x1, #0x528
  411b98:	str	x3, [x21, #16]
  411b9c:	bl	402ce0 <dcgettext@plt>
  411ba0:	mov	x3, x0
  411ba4:	mov	w2, #0x5                   	// #5
  411ba8:	adrp	x1, 414000 <ferror@plt+0x11210>
  411bac:	mov	x0, #0x0                   	// #0
  411bb0:	add	x1, x1, #0x540
  411bb4:	str	x3, [x20, #16]
  411bb8:	bl	402ce0 <dcgettext@plt>
  411bbc:	mov	x3, x0
  411bc0:	mov	w2, #0x5                   	// #5
  411bc4:	adrp	x1, 414000 <ferror@plt+0x11210>
  411bc8:	mov	x0, #0x0                   	// #0
  411bcc:	add	x1, x1, #0x548
  411bd0:	str	x3, [x21, #24]
  411bd4:	bl	402ce0 <dcgettext@plt>
  411bd8:	mov	x3, x0
  411bdc:	mov	w2, #0x5                   	// #5
  411be0:	adrp	x1, 414000 <ferror@plt+0x11210>
  411be4:	mov	x0, #0x0                   	// #0
  411be8:	add	x1, x1, #0x560
  411bec:	str	x3, [x20, #24]
  411bf0:	bl	402ce0 <dcgettext@plt>
  411bf4:	mov	x3, x0
  411bf8:	mov	w2, #0x5                   	// #5
  411bfc:	adrp	x1, 414000 <ferror@plt+0x11210>
  411c00:	mov	x0, #0x0                   	// #0
  411c04:	add	x1, x1, #0x568
  411c08:	str	x3, [x21, #32]
  411c0c:	bl	402ce0 <dcgettext@plt>
  411c10:	mov	x3, x0
  411c14:	mov	w2, #0x5                   	// #5
  411c18:	adrp	x1, 414000 <ferror@plt+0x11210>
  411c1c:	mov	x0, #0x0                   	// #0
  411c20:	add	x1, x1, #0x578
  411c24:	str	x3, [x20, #32]
  411c28:	bl	402ce0 <dcgettext@plt>
  411c2c:	mov	x3, x0
  411c30:	mov	w2, #0x5                   	// #5
  411c34:	adrp	x1, 414000 <ferror@plt+0x11210>
  411c38:	mov	x0, #0x0                   	// #0
  411c3c:	add	x1, x1, #0x580
  411c40:	str	x3, [x21, #40]
  411c44:	bl	402ce0 <dcgettext@plt>
  411c48:	mov	x3, x0
  411c4c:	mov	w2, #0x5                   	// #5
  411c50:	adrp	x1, 414000 <ferror@plt+0x11210>
  411c54:	mov	x0, #0x0                   	// #0
  411c58:	add	x1, x1, #0x590
  411c5c:	str	x3, [x20, #40]
  411c60:	bl	402ce0 <dcgettext@plt>
  411c64:	mov	x3, x0
  411c68:	mov	w2, #0x5                   	// #5
  411c6c:	adrp	x1, 414000 <ferror@plt+0x11210>
  411c70:	mov	x0, #0x0                   	// #0
  411c74:	add	x1, x1, #0x598
  411c78:	str	x3, [x21, #48]
  411c7c:	bl	402ce0 <dcgettext@plt>
  411c80:	mov	x3, x0
  411c84:	mov	w2, #0x5                   	// #5
  411c88:	adrp	x1, 414000 <ferror@plt+0x11210>
  411c8c:	mov	x0, #0x0                   	// #0
  411c90:	add	x1, x1, #0x5a8
  411c94:	str	x3, [x20, #48]
  411c98:	bl	402ce0 <dcgettext@plt>
  411c9c:	mov	x3, x0
  411ca0:	mov	w2, #0x5                   	// #5
  411ca4:	adrp	x1, 414000 <ferror@plt+0x11210>
  411ca8:	mov	x0, #0x0                   	// #0
  411cac:	add	x1, x1, #0x5b0
  411cb0:	str	x3, [x21, #56]
  411cb4:	bl	402ce0 <dcgettext@plt>
  411cb8:	mov	x3, x0
  411cbc:	mov	w2, #0x5                   	// #5
  411cc0:	adrp	x1, 414000 <ferror@plt+0x11210>
  411cc4:	mov	x0, #0x0                   	// #0
  411cc8:	add	x1, x1, #0x5c0
  411ccc:	str	x3, [x20, #56]
  411cd0:	bl	402ce0 <dcgettext@plt>
  411cd4:	mov	x3, x0
  411cd8:	mov	w2, #0x5                   	// #5
  411cdc:	adrp	x1, 414000 <ferror@plt+0x11210>
  411ce0:	mov	x0, #0x0                   	// #0
  411ce4:	add	x1, x1, #0x5f0
  411ce8:	str	x3, [x21, #64]
  411cec:	bl	402ce0 <dcgettext@plt>
  411cf0:	mov	x3, x0
  411cf4:	mov	w2, #0x5                   	// #5
  411cf8:	adrp	x1, 414000 <ferror@plt+0x11210>
  411cfc:	mov	x0, #0x0                   	// #0
  411d00:	add	x1, x1, #0x5c8
  411d04:	str	x3, [x20, #64]
  411d08:	bl	402ce0 <dcgettext@plt>
  411d0c:	mov	x3, x0
  411d10:	mov	w2, #0x5                   	// #5
  411d14:	adrp	x1, 414000 <ferror@plt+0x11210>
  411d18:	mov	x0, #0x0                   	// #0
  411d1c:	add	x1, x1, #0x5d0
  411d20:	str	x3, [x21, #72]
  411d24:	bl	402ce0 <dcgettext@plt>
  411d28:	mov	x3, x0
  411d2c:	mov	w2, #0x5                   	// #5
  411d30:	adrp	x1, 414000 <ferror@plt+0x11210>
  411d34:	mov	x0, #0x0                   	// #0
  411d38:	add	x1, x1, #0x5e0
  411d3c:	str	x3, [x20, #72]
  411d40:	bl	402ce0 <dcgettext@plt>
  411d44:	mov	x3, x0
  411d48:	mov	w2, #0x5                   	// #5
  411d4c:	adrp	x1, 414000 <ferror@plt+0x11210>
  411d50:	mov	x0, #0x0                   	// #0
  411d54:	add	x1, x1, #0x5e8
  411d58:	str	x3, [x21, #80]
  411d5c:	bl	402ce0 <dcgettext@plt>
  411d60:	mov	x3, x0
  411d64:	mov	w2, #0x5                   	// #5
  411d68:	adrp	x1, 414000 <ferror@plt+0x11210>
  411d6c:	mov	x0, #0x0                   	// #0
  411d70:	add	x1, x1, #0x600
  411d74:	str	x3, [x20, #80]
  411d78:	bl	402ce0 <dcgettext@plt>
  411d7c:	mov	x3, x0
  411d80:	mov	w2, #0x5                   	// #5
  411d84:	adrp	x1, 414000 <ferror@plt+0x11210>
  411d88:	mov	x0, #0x0                   	// #0
  411d8c:	add	x1, x1, #0x608
  411d90:	str	x3, [x21, #88]
  411d94:	bl	402ce0 <dcgettext@plt>
  411d98:	mov	x3, x0
  411d9c:	mov	w2, #0x5                   	// #5
  411da0:	adrp	x1, 414000 <ferror@plt+0x11210>
  411da4:	mov	x0, #0x0                   	// #0
  411da8:	add	x1, x1, #0x618
  411dac:	str	x3, [x20, #88]
  411db0:	bl	402ce0 <dcgettext@plt>
  411db4:	mov	x3, x0
  411db8:	mov	w2, #0x5                   	// #5
  411dbc:	adrp	x1, 414000 <ferror@plt+0x11210>
  411dc0:	mov	x0, #0x0                   	// #0
  411dc4:	add	x1, x1, #0x620
  411dc8:	str	x3, [x21, #96]
  411dcc:	bl	402ce0 <dcgettext@plt>
  411dd0:	mov	x3, x0
  411dd4:	mov	w2, #0x5                   	// #5
  411dd8:	adrp	x1, 414000 <ferror@plt+0x11210>
  411ddc:	mov	x0, #0x0                   	// #0
  411de0:	add	x1, x1, #0x638
  411de4:	str	x3, [x20, #96]
  411de8:	bl	402ce0 <dcgettext@plt>
  411dec:	mov	x3, x0
  411df0:	mov	w2, #0x5                   	// #5
  411df4:	adrp	x1, 414000 <ferror@plt+0x11210>
  411df8:	mov	x0, #0x0                   	// #0
  411dfc:	add	x1, x1, #0x640
  411e00:	str	x3, [x21, #104]
  411e04:	bl	402ce0 <dcgettext@plt>
  411e08:	mov	x3, x0
  411e0c:	mov	w2, #0x5                   	// #5
  411e10:	adrp	x1, 414000 <ferror@plt+0x11210>
  411e14:	mov	x0, #0x0                   	// #0
  411e18:	add	x1, x1, #0x650
  411e1c:	str	x3, [x20, #104]
  411e20:	bl	402ce0 <dcgettext@plt>
  411e24:	mov	x3, x0
  411e28:	mov	w2, #0x5                   	// #5
  411e2c:	adrp	x1, 414000 <ferror@plt+0x11210>
  411e30:	mov	x0, #0x0                   	// #0
  411e34:	add	x1, x1, #0x658
  411e38:	str	x3, [x21, #112]
  411e3c:	bl	402ce0 <dcgettext@plt>
  411e40:	mov	x3, x0
  411e44:	mov	w2, #0x5                   	// #5
  411e48:	adrp	x1, 414000 <ferror@plt+0x11210>
  411e4c:	mov	x0, #0x0                   	// #0
  411e50:	add	x1, x1, #0x668
  411e54:	str	x3, [x20, #112]
  411e58:	bl	402ce0 <dcgettext@plt>
  411e5c:	mov	x3, x0
  411e60:	mov	w2, #0x5                   	// #5
  411e64:	adrp	x1, 414000 <ferror@plt+0x11210>
  411e68:	mov	x0, #0x0                   	// #0
  411e6c:	add	x1, x1, #0x670
  411e70:	str	x3, [x21, #120]
  411e74:	bl	402ce0 <dcgettext@plt>
  411e78:	mov	x3, x0
  411e7c:	mov	w2, #0x5                   	// #5
  411e80:	adrp	x1, 414000 <ferror@plt+0x11210>
  411e84:	mov	x0, #0x0                   	// #0
  411e88:	add	x1, x1, #0x680
  411e8c:	str	x3, [x20, #120]
  411e90:	bl	402ce0 <dcgettext@plt>
  411e94:	mov	x3, x0
  411e98:	mov	w2, #0x5                   	// #5
  411e9c:	adrp	x1, 414000 <ferror@plt+0x11210>
  411ea0:	mov	x0, #0x0                   	// #0
  411ea4:	add	x1, x1, #0x688
  411ea8:	str	x3, [x21, #128]
  411eac:	bl	402ce0 <dcgettext@plt>
  411eb0:	mov	x3, x0
  411eb4:	mov	w2, #0x5                   	// #5
  411eb8:	adrp	x1, 414000 <ferror@plt+0x11210>
  411ebc:	mov	x0, #0x0                   	// #0
  411ec0:	add	x1, x1, #0x6a0
  411ec4:	str	x3, [x20, #128]
  411ec8:	bl	402ce0 <dcgettext@plt>
  411ecc:	mov	x3, x0
  411ed0:	mov	w2, #0x5                   	// #5
  411ed4:	adrp	x1, 414000 <ferror@plt+0x11210>
  411ed8:	mov	x0, #0x0                   	// #0
  411edc:	add	x1, x1, #0x6a8
  411ee0:	str	x3, [x21, #136]
  411ee4:	bl	402ce0 <dcgettext@plt>
  411ee8:	mov	x3, x0
  411eec:	mov	w2, #0x5                   	// #5
  411ef0:	adrp	x1, 414000 <ferror@plt+0x11210>
  411ef4:	mov	x0, #0x0                   	// #0
  411ef8:	add	x1, x1, #0x6c0
  411efc:	str	x3, [x20, #136]
  411f00:	bl	402ce0 <dcgettext@plt>
  411f04:	mov	x3, x0
  411f08:	mov	w2, #0x5                   	// #5
  411f0c:	adrp	x1, 414000 <ferror@plt+0x11210>
  411f10:	mov	x0, #0x0                   	// #0
  411f14:	add	x1, x1, #0x6c8
  411f18:	str	x3, [x21, #144]
  411f1c:	bl	402ce0 <dcgettext@plt>
  411f20:	mov	x3, x0
  411f24:	mov	w2, #0x5                   	// #5
  411f28:	adrp	x1, 414000 <ferror@plt+0x11210>
  411f2c:	mov	x0, #0x0                   	// #0
  411f30:	add	x1, x1, #0x6d8
  411f34:	str	x3, [x20, #144]
  411f38:	bl	402ce0 <dcgettext@plt>
  411f3c:	mov	x3, x0
  411f40:	mov	w2, #0x5                   	// #5
  411f44:	adrp	x1, 414000 <ferror@plt+0x11210>
  411f48:	mov	x0, #0x0                   	// #0
  411f4c:	add	x1, x1, #0x6e0
  411f50:	str	x3, [x21, #152]
  411f54:	bl	402ce0 <dcgettext@plt>
  411f58:	mov	x3, x0
  411f5c:	mov	w2, #0x5                   	// #5
  411f60:	adrp	x1, 414000 <ferror@plt+0x11210>
  411f64:	mov	x0, #0x0                   	// #0
  411f68:	add	x1, x1, #0x6f0
  411f6c:	str	x3, [x20, #152]
  411f70:	bl	402ce0 <dcgettext@plt>
  411f74:	mov	x3, x0
  411f78:	mov	w2, #0x5                   	// #5
  411f7c:	adrp	x1, 414000 <ferror@plt+0x11210>
  411f80:	mov	x0, #0x0                   	// #0
  411f84:	add	x1, x1, #0x6f8
  411f88:	str	x3, [x21, #160]
  411f8c:	bl	402ce0 <dcgettext@plt>
  411f90:	mov	x3, x0
  411f94:	mov	w2, #0x5                   	// #5
  411f98:	adrp	x1, 414000 <ferror@plt+0x11210>
  411f9c:	mov	x0, #0x0                   	// #0
  411fa0:	add	x1, x1, #0x710
  411fa4:	str	x3, [x20, #160]
  411fa8:	bl	402ce0 <dcgettext@plt>
  411fac:	mov	x3, x0
  411fb0:	mov	w2, #0x5                   	// #5
  411fb4:	adrp	x1, 414000 <ferror@plt+0x11210>
  411fb8:	mov	x0, #0x0                   	// #0
  411fbc:	add	x1, x1, #0x718
  411fc0:	str	x3, [x21, #168]
  411fc4:	bl	402ce0 <dcgettext@plt>
  411fc8:	mov	x3, x0
  411fcc:	mov	w2, #0x5                   	// #5
  411fd0:	adrp	x1, 414000 <ferror@plt+0x11210>
  411fd4:	mov	x0, #0x0                   	// #0
  411fd8:	add	x1, x1, #0x730
  411fdc:	str	x3, [x20, #168]
  411fe0:	bl	402ce0 <dcgettext@plt>
  411fe4:	mov	x3, x0
  411fe8:	mov	w2, #0x5                   	// #5
  411fec:	adrp	x1, 414000 <ferror@plt+0x11210>
  411ff0:	mov	x0, #0x0                   	// #0
  411ff4:	add	x1, x1, #0x738
  411ff8:	str	x3, [x21, #176]
  411ffc:	bl	402ce0 <dcgettext@plt>
  412000:	mov	x3, x0
  412004:	mov	w2, #0x5                   	// #5
  412008:	adrp	x1, 414000 <ferror@plt+0x11210>
  41200c:	mov	x0, #0x0                   	// #0
  412010:	add	x1, x1, #0x750
  412014:	str	x3, [x20, #176]
  412018:	bl	402ce0 <dcgettext@plt>
  41201c:	mov	x3, x0
  412020:	mov	w2, #0x5                   	// #5
  412024:	adrp	x1, 414000 <ferror@plt+0x11210>
  412028:	mov	x0, #0x0                   	// #0
  41202c:	add	x1, x1, #0x758
  412030:	str	x3, [x21, #184]
  412034:	bl	402ce0 <dcgettext@plt>
  412038:	mov	x3, x0
  41203c:	mov	w2, #0x5                   	// #5
  412040:	adrp	x1, 414000 <ferror@plt+0x11210>
  412044:	mov	x0, #0x0                   	// #0
  412048:	add	x1, x1, #0x770
  41204c:	str	x3, [x20, #184]
  412050:	bl	402ce0 <dcgettext@plt>
  412054:	mov	x3, x0
  412058:	mov	w2, #0x5                   	// #5
  41205c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412060:	mov	x0, #0x0                   	// #0
  412064:	add	x1, x1, #0x778
  412068:	str	x3, [x21, #192]
  41206c:	bl	402ce0 <dcgettext@plt>
  412070:	mov	x3, x0
  412074:	mov	w2, #0x5                   	// #5
  412078:	adrp	x1, 414000 <ferror@plt+0x11210>
  41207c:	mov	x0, #0x0                   	// #0
  412080:	add	x1, x1, #0x790
  412084:	str	x3, [x20, #192]
  412088:	bl	402ce0 <dcgettext@plt>
  41208c:	mov	x3, x0
  412090:	mov	w2, #0x5                   	// #5
  412094:	adrp	x1, 414000 <ferror@plt+0x11210>
  412098:	mov	x0, #0x0                   	// #0
  41209c:	add	x1, x1, #0x798
  4120a0:	str	x3, [x21, #200]
  4120a4:	bl	402ce0 <dcgettext@plt>
  4120a8:	mov	x3, x0
  4120ac:	mov	w2, #0x5                   	// #5
  4120b0:	adrp	x1, 414000 <ferror@plt+0x11210>
  4120b4:	mov	x0, #0x0                   	// #0
  4120b8:	add	x1, x1, #0x7a8
  4120bc:	str	x3, [x20, #200]
  4120c0:	bl	402ce0 <dcgettext@plt>
  4120c4:	mov	x3, x0
  4120c8:	mov	w2, #0x5                   	// #5
  4120cc:	adrp	x1, 414000 <ferror@plt+0x11210>
  4120d0:	mov	x0, #0x0                   	// #0
  4120d4:	add	x1, x1, #0x7b0
  4120d8:	str	x3, [x21, #208]
  4120dc:	bl	402ce0 <dcgettext@plt>
  4120e0:	mov	x3, x0
  4120e4:	mov	w2, #0x5                   	// #5
  4120e8:	adrp	x1, 414000 <ferror@plt+0x11210>
  4120ec:	mov	x0, #0x0                   	// #0
  4120f0:	add	x1, x1, #0x7c8
  4120f4:	str	x3, [x20, #208]
  4120f8:	bl	402ce0 <dcgettext@plt>
  4120fc:	mov	x3, x0
  412100:	mov	w2, #0x5                   	// #5
  412104:	adrp	x1, 414000 <ferror@plt+0x11210>
  412108:	mov	x0, #0x0                   	// #0
  41210c:	add	x1, x1, #0x7d0
  412110:	str	x3, [x21, #216]
  412114:	bl	402ce0 <dcgettext@plt>
  412118:	mov	x3, x0
  41211c:	mov	w2, #0x5                   	// #5
  412120:	adrp	x1, 414000 <ferror@plt+0x11210>
  412124:	mov	x0, #0x0                   	// #0
  412128:	add	x1, x1, #0x7e8
  41212c:	str	x3, [x20, #216]
  412130:	bl	402ce0 <dcgettext@plt>
  412134:	mov	x3, x0
  412138:	mov	w2, #0x5                   	// #5
  41213c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412140:	mov	x0, #0x0                   	// #0
  412144:	add	x1, x1, #0x7f0
  412148:	str	x3, [x21, #224]
  41214c:	bl	402ce0 <dcgettext@plt>
  412150:	mov	x3, x0
  412154:	mov	w2, #0x5                   	// #5
  412158:	adrp	x1, 414000 <ferror@plt+0x11210>
  41215c:	mov	x0, #0x0                   	// #0
  412160:	add	x1, x1, #0x808
  412164:	str	x3, [x20, #224]
  412168:	bl	402ce0 <dcgettext@plt>
  41216c:	mov	x3, x0
  412170:	mov	w2, #0x5                   	// #5
  412174:	adrp	x1, 414000 <ferror@plt+0x11210>
  412178:	mov	x0, #0x0                   	// #0
  41217c:	add	x1, x1, #0x810
  412180:	str	x3, [x21, #232]
  412184:	bl	402ce0 <dcgettext@plt>
  412188:	mov	x3, x0
  41218c:	mov	w2, #0x5                   	// #5
  412190:	adrp	x1, 414000 <ferror@plt+0x11210>
  412194:	mov	x0, #0x0                   	// #0
  412198:	add	x1, x1, #0x828
  41219c:	str	x3, [x20, #232]
  4121a0:	bl	402ce0 <dcgettext@plt>
  4121a4:	mov	x3, x0
  4121a8:	mov	w2, #0x5                   	// #5
  4121ac:	adrp	x1, 414000 <ferror@plt+0x11210>
  4121b0:	mov	x0, #0x0                   	// #0
  4121b4:	add	x1, x1, #0x830
  4121b8:	str	x3, [x21, #240]
  4121bc:	bl	402ce0 <dcgettext@plt>
  4121c0:	mov	x3, x0
  4121c4:	mov	w2, #0x5                   	// #5
  4121c8:	adrp	x1, 414000 <ferror@plt+0x11210>
  4121cc:	mov	x0, #0x0                   	// #0
  4121d0:	add	x1, x1, #0x848
  4121d4:	str	x3, [x20, #240]
  4121d8:	bl	402ce0 <dcgettext@plt>
  4121dc:	mov	x3, x0
  4121e0:	mov	w2, #0x5                   	// #5
  4121e4:	adrp	x1, 414000 <ferror@plt+0x11210>
  4121e8:	mov	x0, #0x0                   	// #0
  4121ec:	add	x1, x1, #0x850
  4121f0:	str	x3, [x21, #248]
  4121f4:	bl	402ce0 <dcgettext@plt>
  4121f8:	mov	x3, x0
  4121fc:	mov	w2, #0x5                   	// #5
  412200:	adrp	x1, 414000 <ferror@plt+0x11210>
  412204:	mov	x0, #0x0                   	// #0
  412208:	add	x1, x1, #0x860
  41220c:	str	x3, [x20, #248]
  412210:	bl	402ce0 <dcgettext@plt>
  412214:	mov	x3, x0
  412218:	mov	w2, #0x5                   	// #5
  41221c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412220:	mov	x0, #0x0                   	// #0
  412224:	add	x1, x1, #0x868
  412228:	str	x3, [x21, #256]
  41222c:	bl	402ce0 <dcgettext@plt>
  412230:	mov	x3, x0
  412234:	mov	w2, #0x5                   	// #5
  412238:	adrp	x1, 414000 <ferror@plt+0x11210>
  41223c:	mov	x0, #0x0                   	// #0
  412240:	add	x1, x1, #0x880
  412244:	str	x3, [x20, #256]
  412248:	bl	402ce0 <dcgettext@plt>
  41224c:	mov	x3, x0
  412250:	mov	w2, #0x5                   	// #5
  412254:	adrp	x1, 414000 <ferror@plt+0x11210>
  412258:	mov	x0, #0x0                   	// #0
  41225c:	add	x1, x1, #0x888
  412260:	str	x3, [x21, #264]
  412264:	bl	402ce0 <dcgettext@plt>
  412268:	mov	x3, x0
  41226c:	mov	w2, #0x5                   	// #5
  412270:	adrp	x1, 414000 <ferror@plt+0x11210>
  412274:	mov	x0, #0x0                   	// #0
  412278:	add	x1, x1, #0x8a0
  41227c:	str	x3, [x20, #264]
  412280:	bl	402ce0 <dcgettext@plt>
  412284:	mov	x3, x0
  412288:	mov	w2, #0x5                   	// #5
  41228c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412290:	mov	x0, #0x0                   	// #0
  412294:	add	x1, x1, #0x8a8
  412298:	str	x3, [x21, #272]
  41229c:	bl	402ce0 <dcgettext@plt>
  4122a0:	mov	x3, x0
  4122a4:	mov	w2, #0x5                   	// #5
  4122a8:	adrp	x1, 414000 <ferror@plt+0x11210>
  4122ac:	mov	x0, #0x0                   	// #0
  4122b0:	add	x1, x1, #0x8c0
  4122b4:	str	x3, [x20, #272]
  4122b8:	bl	402ce0 <dcgettext@plt>
  4122bc:	mov	x3, x0
  4122c0:	mov	w2, #0x5                   	// #5
  4122c4:	adrp	x1, 414000 <ferror@plt+0x11210>
  4122c8:	mov	x0, #0x0                   	// #0
  4122cc:	add	x1, x1, #0x8c8
  4122d0:	str	x3, [x21, #280]
  4122d4:	bl	402ce0 <dcgettext@plt>
  4122d8:	mov	x3, x0
  4122dc:	mov	w2, #0x5                   	// #5
  4122e0:	adrp	x1, 414000 <ferror@plt+0x11210>
  4122e4:	mov	x0, #0x0                   	// #0
  4122e8:	add	x1, x1, #0x8d8
  4122ec:	str	x3, [x20, #280]
  4122f0:	bl	402ce0 <dcgettext@plt>
  4122f4:	mov	x3, x0
  4122f8:	mov	w2, #0x5                   	// #5
  4122fc:	adrp	x1, 414000 <ferror@plt+0x11210>
  412300:	mov	x0, #0x0                   	// #0
  412304:	add	x1, x1, #0x8e0
  412308:	str	x3, [x21, #288]
  41230c:	bl	402ce0 <dcgettext@plt>
  412310:	mov	x3, x0
  412314:	mov	w2, #0x5                   	// #5
  412318:	adrp	x1, 414000 <ferror@plt+0x11210>
  41231c:	mov	x0, #0x0                   	// #0
  412320:	add	x1, x1, #0x8f0
  412324:	str	x3, [x20, #288]
  412328:	bl	402ce0 <dcgettext@plt>
  41232c:	mov	x3, x0
  412330:	mov	w2, #0x5                   	// #5
  412334:	adrp	x1, 414000 <ferror@plt+0x11210>
  412338:	mov	x0, #0x0                   	// #0
  41233c:	add	x1, x1, #0x8f8
  412340:	str	x3, [x21, #296]
  412344:	bl	402ce0 <dcgettext@plt>
  412348:	mov	x3, x0
  41234c:	mov	w2, #0x5                   	// #5
  412350:	adrp	x1, 414000 <ferror@plt+0x11210>
  412354:	mov	x0, #0x0                   	// #0
  412358:	add	x1, x1, #0x910
  41235c:	str	x3, [x20, #296]
  412360:	bl	402ce0 <dcgettext@plt>
  412364:	mov	x3, x0
  412368:	mov	w2, #0x5                   	// #5
  41236c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412370:	mov	x0, #0x0                   	// #0
  412374:	add	x1, x1, #0x918
  412378:	str	x3, [x21, #304]
  41237c:	bl	402ce0 <dcgettext@plt>
  412380:	mov	x3, x0
  412384:	mov	w2, #0x5                   	// #5
  412388:	adrp	x1, 414000 <ferror@plt+0x11210>
  41238c:	mov	x0, #0x0                   	// #0
  412390:	add	x1, x1, #0x928
  412394:	str	x3, [x20, #304]
  412398:	bl	402ce0 <dcgettext@plt>
  41239c:	mov	x3, x0
  4123a0:	mov	w2, #0x5                   	// #5
  4123a4:	adrp	x1, 414000 <ferror@plt+0x11210>
  4123a8:	mov	x0, #0x0                   	// #0
  4123ac:	add	x1, x1, #0x930
  4123b0:	str	x3, [x21, #312]
  4123b4:	bl	402ce0 <dcgettext@plt>
  4123b8:	mov	x3, x0
  4123bc:	mov	w2, #0x5                   	// #5
  4123c0:	adrp	x1, 414000 <ferror@plt+0x11210>
  4123c4:	mov	x0, #0x0                   	// #0
  4123c8:	add	x1, x1, #0x948
  4123cc:	str	x3, [x20, #312]
  4123d0:	bl	402ce0 <dcgettext@plt>
  4123d4:	mov	x3, x0
  4123d8:	mov	w2, #0x5                   	// #5
  4123dc:	adrp	x1, 414000 <ferror@plt+0x11210>
  4123e0:	mov	x0, #0x0                   	// #0
  4123e4:	add	x1, x1, #0x950
  4123e8:	str	x3, [x21, #320]
  4123ec:	bl	402ce0 <dcgettext@plt>
  4123f0:	mov	x3, x0
  4123f4:	mov	w2, #0x5                   	// #5
  4123f8:	adrp	x1, 414000 <ferror@plt+0x11210>
  4123fc:	mov	x0, #0x0                   	// #0
  412400:	add	x1, x1, #0x968
  412404:	str	x3, [x20, #320]
  412408:	bl	402ce0 <dcgettext@plt>
  41240c:	mov	x3, x0
  412410:	mov	w2, #0x5                   	// #5
  412414:	adrp	x1, 414000 <ferror@plt+0x11210>
  412418:	mov	x0, #0x0                   	// #0
  41241c:	add	x1, x1, #0x970
  412420:	str	x3, [x21, #328]
  412424:	bl	402ce0 <dcgettext@plt>
  412428:	mov	x3, x0
  41242c:	mov	w2, #0x5                   	// #5
  412430:	adrp	x1, 414000 <ferror@plt+0x11210>
  412434:	mov	x0, #0x0                   	// #0
  412438:	add	x1, x1, #0x988
  41243c:	str	x3, [x20, #328]
  412440:	bl	402ce0 <dcgettext@plt>
  412444:	mov	x3, x0
  412448:	mov	w2, #0x5                   	// #5
  41244c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412450:	mov	x0, #0x0                   	// #0
  412454:	add	x1, x1, #0x990
  412458:	str	x3, [x21, #336]
  41245c:	bl	402ce0 <dcgettext@plt>
  412460:	mov	x3, x0
  412464:	mov	w2, #0x5                   	// #5
  412468:	adrp	x1, 414000 <ferror@plt+0x11210>
  41246c:	mov	x0, #0x0                   	// #0
  412470:	add	x1, x1, #0x9a8
  412474:	str	x3, [x20, #336]
  412478:	bl	402ce0 <dcgettext@plt>
  41247c:	mov	x3, x0
  412480:	mov	w2, #0x5                   	// #5
  412484:	adrp	x1, 414000 <ferror@plt+0x11210>
  412488:	mov	x0, #0x0                   	// #0
  41248c:	add	x1, x1, #0x9b0
  412490:	str	x3, [x21, #344]
  412494:	bl	402ce0 <dcgettext@plt>
  412498:	mov	x3, x0
  41249c:	mov	w2, #0x5                   	// #5
  4124a0:	adrp	x1, 414000 <ferror@plt+0x11210>
  4124a4:	mov	x0, #0x0                   	// #0
  4124a8:	add	x1, x1, #0x9c8
  4124ac:	str	x3, [x20, #344]
  4124b0:	bl	402ce0 <dcgettext@plt>
  4124b4:	mov	x3, x0
  4124b8:	mov	w2, #0x5                   	// #5
  4124bc:	adrp	x1, 414000 <ferror@plt+0x11210>
  4124c0:	mov	x0, #0x0                   	// #0
  4124c4:	add	x1, x1, #0x9d0
  4124c8:	str	x3, [x21, #352]
  4124cc:	bl	402ce0 <dcgettext@plt>
  4124d0:	mov	x3, x0
  4124d4:	mov	w2, #0x5                   	// #5
  4124d8:	adrp	x1, 414000 <ferror@plt+0x11210>
  4124dc:	mov	x0, #0x0                   	// #0
  4124e0:	add	x1, x1, #0x9e8
  4124e4:	str	x3, [x20, #352]
  4124e8:	bl	402ce0 <dcgettext@plt>
  4124ec:	mov	x3, x0
  4124f0:	mov	w2, #0x5                   	// #5
  4124f4:	adrp	x1, 414000 <ferror@plt+0x11210>
  4124f8:	mov	x0, #0x0                   	// #0
  4124fc:	add	x1, x1, #0x9f0
  412500:	str	x3, [x21, #360]
  412504:	bl	402ce0 <dcgettext@plt>
  412508:	mov	x3, x0
  41250c:	mov	w2, #0x5                   	// #5
  412510:	adrp	x1, 414000 <ferror@plt+0x11210>
  412514:	mov	x0, #0x0                   	// #0
  412518:	add	x1, x1, #0xa08
  41251c:	str	x3, [x20, #360]
  412520:	bl	402ce0 <dcgettext@plt>
  412524:	mov	x3, x0
  412528:	mov	w2, #0x5                   	// #5
  41252c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412530:	mov	x0, #0x0                   	// #0
  412534:	add	x1, x1, #0xa10
  412538:	str	x3, [x21, #368]
  41253c:	bl	402ce0 <dcgettext@plt>
  412540:	mov	x3, x0
  412544:	mov	w2, #0x5                   	// #5
  412548:	adrp	x1, 414000 <ferror@plt+0x11210>
  41254c:	mov	x0, #0x0                   	// #0
  412550:	add	x1, x1, #0xa28
  412554:	str	x3, [x20, #368]
  412558:	bl	402ce0 <dcgettext@plt>
  41255c:	mov	x3, x0
  412560:	mov	w2, #0x5                   	// #5
  412564:	adrp	x1, 414000 <ferror@plt+0x11210>
  412568:	mov	x0, #0x0                   	// #0
  41256c:	add	x1, x1, #0xa30
  412570:	str	x3, [x21, #376]
  412574:	bl	402ce0 <dcgettext@plt>
  412578:	mov	x3, x0
  41257c:	mov	w2, #0x5                   	// #5
  412580:	adrp	x1, 414000 <ferror@plt+0x11210>
  412584:	mov	x0, #0x0                   	// #0
  412588:	add	x1, x1, #0xa48
  41258c:	str	x3, [x20, #376]
  412590:	bl	402ce0 <dcgettext@plt>
  412594:	mov	x3, x0
  412598:	mov	w2, #0x5                   	// #5
  41259c:	adrp	x1, 414000 <ferror@plt+0x11210>
  4125a0:	mov	x0, #0x0                   	// #0
  4125a4:	add	x1, x1, #0xa50
  4125a8:	str	x3, [x21, #384]
  4125ac:	bl	402ce0 <dcgettext@plt>
  4125b0:	mov	x3, x0
  4125b4:	mov	w2, #0x5                   	// #5
  4125b8:	adrp	x1, 414000 <ferror@plt+0x11210>
  4125bc:	mov	x0, #0x0                   	// #0
  4125c0:	add	x1, x1, #0xa68
  4125c4:	str	x3, [x20, #384]
  4125c8:	bl	402ce0 <dcgettext@plt>
  4125cc:	mov	x3, x0
  4125d0:	mov	w2, #0x5                   	// #5
  4125d4:	adrp	x1, 414000 <ferror@plt+0x11210>
  4125d8:	mov	x0, #0x0                   	// #0
  4125dc:	add	x1, x1, #0xa70
  4125e0:	str	x3, [x21, #392]
  4125e4:	bl	402ce0 <dcgettext@plt>
  4125e8:	mov	x3, x0
  4125ec:	mov	w2, #0x5                   	// #5
  4125f0:	adrp	x1, 414000 <ferror@plt+0x11210>
  4125f4:	mov	x0, #0x0                   	// #0
  4125f8:	add	x1, x1, #0xa88
  4125fc:	str	x3, [x20, #392]
  412600:	bl	402ce0 <dcgettext@plt>
  412604:	mov	x3, x0
  412608:	mov	w2, #0x5                   	// #5
  41260c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412610:	mov	x0, #0x0                   	// #0
  412614:	add	x1, x1, #0xa90
  412618:	str	x3, [x21, #400]
  41261c:	bl	402ce0 <dcgettext@plt>
  412620:	mov	x3, x0
  412624:	mov	w2, #0x5                   	// #5
  412628:	adrp	x1, 414000 <ferror@plt+0x11210>
  41262c:	mov	x0, #0x0                   	// #0
  412630:	add	x1, x1, #0xaa8
  412634:	str	x3, [x20, #400]
  412638:	bl	402ce0 <dcgettext@plt>
  41263c:	mov	x3, x0
  412640:	mov	w2, #0x5                   	// #5
  412644:	adrp	x1, 414000 <ferror@plt+0x11210>
  412648:	mov	x0, #0x0                   	// #0
  41264c:	add	x1, x1, #0xab0
  412650:	str	x3, [x21, #408]
  412654:	bl	402ce0 <dcgettext@plt>
  412658:	mov	x3, x0
  41265c:	mov	w2, #0x5                   	// #5
  412660:	adrp	x1, 414000 <ferror@plt+0x11210>
  412664:	mov	x0, #0x0                   	// #0
  412668:	add	x1, x1, #0xac8
  41266c:	str	x3, [x20, #408]
  412670:	bl	402ce0 <dcgettext@plt>
  412674:	mov	x3, x0
  412678:	mov	w2, #0x5                   	// #5
  41267c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412680:	mov	x0, #0x0                   	// #0
  412684:	add	x1, x1, #0xad0
  412688:	str	x3, [x21, #416]
  41268c:	bl	402ce0 <dcgettext@plt>
  412690:	mov	x3, x0
  412694:	mov	w2, #0x5                   	// #5
  412698:	adrp	x1, 414000 <ferror@plt+0x11210>
  41269c:	mov	x0, #0x0                   	// #0
  4126a0:	add	x1, x1, #0xae8
  4126a4:	str	x3, [x20, #416]
  4126a8:	bl	402ce0 <dcgettext@plt>
  4126ac:	mov	x3, x0
  4126b0:	mov	w2, #0x5                   	// #5
  4126b4:	adrp	x1, 414000 <ferror@plt+0x11210>
  4126b8:	mov	x0, #0x0                   	// #0
  4126bc:	add	x1, x1, #0xaf0
  4126c0:	str	x3, [x21, #424]
  4126c4:	bl	402ce0 <dcgettext@plt>
  4126c8:	mov	x3, x0
  4126cc:	mov	w2, #0x5                   	// #5
  4126d0:	adrp	x1, 414000 <ferror@plt+0x11210>
  4126d4:	mov	x0, #0x0                   	// #0
  4126d8:	add	x1, x1, #0xb08
  4126dc:	str	x3, [x20, #424]
  4126e0:	bl	402ce0 <dcgettext@plt>
  4126e4:	mov	x3, x0
  4126e8:	mov	w2, #0x5                   	// #5
  4126ec:	adrp	x1, 414000 <ferror@plt+0x11210>
  4126f0:	mov	x0, #0x0                   	// #0
  4126f4:	add	x1, x1, #0xb10
  4126f8:	str	x3, [x21, #432]
  4126fc:	bl	402ce0 <dcgettext@plt>
  412700:	mov	x3, x0
  412704:	mov	w2, #0x5                   	// #5
  412708:	adrp	x1, 414000 <ferror@plt+0x11210>
  41270c:	mov	x0, #0x0                   	// #0
  412710:	add	x1, x1, #0xb28
  412714:	str	x3, [x20, #432]
  412718:	bl	402ce0 <dcgettext@plt>
  41271c:	mov	x3, x0
  412720:	mov	w2, #0x5                   	// #5
  412724:	adrp	x1, 414000 <ferror@plt+0x11210>
  412728:	mov	x0, #0x0                   	// #0
  41272c:	add	x1, x1, #0xb30
  412730:	str	x3, [x21, #440]
  412734:	bl	402ce0 <dcgettext@plt>
  412738:	mov	x3, x0
  41273c:	mov	w2, #0x5                   	// #5
  412740:	adrp	x1, 414000 <ferror@plt+0x11210>
  412744:	mov	x0, #0x0                   	// #0
  412748:	add	x1, x1, #0xb48
  41274c:	str	x3, [x20, #440]
  412750:	bl	402ce0 <dcgettext@plt>
  412754:	mov	x3, x0
  412758:	mov	w2, #0x5                   	// #5
  41275c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412760:	mov	x0, #0x0                   	// #0
  412764:	add	x1, x1, #0xb50
  412768:	str	x3, [x21, #448]
  41276c:	bl	402ce0 <dcgettext@plt>
  412770:	mov	x3, x0
  412774:	mov	w2, #0x5                   	// #5
  412778:	adrp	x1, 414000 <ferror@plt+0x11210>
  41277c:	mov	x0, #0x0                   	// #0
  412780:	add	x1, x1, #0xb68
  412784:	str	x3, [x20, #448]
  412788:	bl	402ce0 <dcgettext@plt>
  41278c:	mov	x3, x0
  412790:	mov	w2, #0x5                   	// #5
  412794:	adrp	x1, 414000 <ferror@plt+0x11210>
  412798:	mov	x0, #0x0                   	// #0
  41279c:	add	x1, x1, #0xb70
  4127a0:	str	x3, [x21, #456]
  4127a4:	bl	402ce0 <dcgettext@plt>
  4127a8:	mov	x3, x0
  4127ac:	mov	w2, #0x5                   	// #5
  4127b0:	adrp	x1, 414000 <ferror@plt+0x11210>
  4127b4:	mov	x0, #0x0                   	// #0
  4127b8:	add	x1, x1, #0xb88
  4127bc:	str	x3, [x20, #456]
  4127c0:	bl	402ce0 <dcgettext@plt>
  4127c4:	mov	x3, x0
  4127c8:	mov	w2, #0x5                   	// #5
  4127cc:	adrp	x1, 414000 <ferror@plt+0x11210>
  4127d0:	mov	x0, #0x0                   	// #0
  4127d4:	add	x1, x1, #0xbe0
  4127d8:	str	x3, [x19, #184]
  4127dc:	bl	402ce0 <dcgettext@plt>
  4127e0:	mov	x3, x0
  4127e4:	mov	w2, #0x5                   	// #5
  4127e8:	adrp	x1, 414000 <ferror@plt+0x11210>
  4127ec:	mov	x0, #0x0                   	// #0
  4127f0:	add	x1, x1, #0xc08
  4127f4:	str	x3, [x19, #696]
  4127f8:	bl	402ce0 <dcgettext@plt>
  4127fc:	mov	x3, x0
  412800:	mov	w2, #0x5                   	// #5
  412804:	adrp	x1, 414000 <ferror@plt+0x11210>
  412808:	mov	x0, #0x0                   	// #0
  41280c:	add	x1, x1, #0xc20
  412810:	str	x3, [x19, #376]
  412814:	bl	402ce0 <dcgettext@plt>
  412818:	mov	x3, x0
  41281c:	mov	w2, #0x5                   	// #5
  412820:	adrp	x1, 414000 <ferror@plt+0x11210>
  412824:	mov	x0, #0x0                   	// #0
  412828:	add	x1, x1, #0xc40
  41282c:	str	x3, [x19, #248]
  412830:	bl	402ce0 <dcgettext@plt>
  412834:	mov	x3, x0
  412838:	mov	w2, #0x5                   	// #5
  41283c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412840:	mov	x0, #0x0                   	// #0
  412844:	add	x1, x1, #0xc58
  412848:	str	x3, [x19, #208]
  41284c:	bl	402ce0 <dcgettext@plt>
  412850:	mov	x3, x0
  412854:	mov	w2, #0x5                   	// #5
  412858:	adrp	x1, 414000 <ferror@plt+0x11210>
  41285c:	mov	x0, #0x0                   	// #0
  412860:	add	x1, x1, #0xc70
  412864:	str	x3, [x19, #48]
  412868:	bl	402ce0 <dcgettext@plt>
  41286c:	mov	x3, x0
  412870:	mov	w2, #0x5                   	// #5
  412874:	adrp	x1, 414000 <ferror@plt+0x11210>
  412878:	mov	x0, #0x0                   	// #0
  41287c:	add	x1, x1, #0xc90
  412880:	str	x3, [x19, #88]
  412884:	bl	402ce0 <dcgettext@plt>
  412888:	mov	x3, x0
  41288c:	mov	w2, #0x5                   	// #5
  412890:	adrp	x1, 414000 <ferror@plt+0x11210>
  412894:	mov	x0, #0x0                   	// #0
  412898:	add	x1, x1, #0xca8
  41289c:	str	x3, [x19, #392]
  4128a0:	bl	402ce0 <dcgettext@plt>
  4128a4:	mov	x3, x0
  4128a8:	mov	w2, #0x5                   	// #5
  4128ac:	adrp	x1, 414000 <ferror@plt+0x11210>
  4128b0:	mov	x0, #0x0                   	// #0
  4128b4:	add	x1, x1, #0xcb8
  4128b8:	str	x3, [x19, #80]
  4128bc:	bl	402ce0 <dcgettext@plt>
  4128c0:	mov	x3, x0
  4128c4:	mov	w2, #0x5                   	// #5
  4128c8:	adrp	x1, 414000 <ferror@plt+0x11210>
  4128cc:	mov	x0, #0x0                   	// #0
  4128d0:	add	x1, x1, #0xcd0
  4128d4:	str	x3, [x19, #400]
  4128d8:	bl	402ce0 <dcgettext@plt>
  4128dc:	mov	x3, x0
  4128e0:	mov	w2, #0x5                   	// #5
  4128e4:	adrp	x1, 414000 <ferror@plt+0x11210>
  4128e8:	mov	x0, #0x0                   	// #0
  4128ec:	add	x1, x1, #0xce8
  4128f0:	str	x3, [x19, #120]
  4128f4:	bl	402ce0 <dcgettext@plt>
  4128f8:	mov	x3, x0
  4128fc:	mov	w2, #0x5                   	// #5
  412900:	adrp	x1, 414000 <ferror@plt+0x11210>
  412904:	mov	x0, #0x0                   	// #0
  412908:	add	x1, x1, #0xd10
  41290c:	str	x3, [x19, #592]
  412910:	bl	402ce0 <dcgettext@plt>
  412914:	mov	x3, x0
  412918:	mov	w2, #0x5                   	// #5
  41291c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412920:	mov	x0, #0x0                   	// #0
  412924:	add	x1, x1, #0xd30
  412928:	str	x3, [x19, #160]
  41292c:	bl	402ce0 <dcgettext@plt>
  412930:	mov	x3, x0
  412934:	mov	w2, #0x5                   	// #5
  412938:	adrp	x1, 414000 <ferror@plt+0x11210>
  41293c:	mov	x0, #0x0                   	// #0
  412940:	add	x1, x1, #0xd50
  412944:	str	x3, [x19, #144]
  412948:	bl	402ce0 <dcgettext@plt>
  41294c:	mov	x3, x0
  412950:	mov	w2, #0x5                   	// #5
  412954:	adrp	x1, 414000 <ferror@plt+0x11210>
  412958:	mov	x0, #0x0                   	// #0
  41295c:	add	x1, x1, #0xd58
  412960:	str	x3, [x19, #472]
  412964:	bl	402ce0 <dcgettext@plt>
  412968:	mov	x3, x0
  41296c:	mov	w2, #0x5                   	// #5
  412970:	adrp	x1, 414000 <ferror@plt+0x11210>
  412974:	mov	x0, #0x0                   	// #0
  412978:	add	x1, x1, #0xd60
  41297c:	str	x3, [x19, #464]
  412980:	bl	402ce0 <dcgettext@plt>
  412984:	mov	x3, x0
  412988:	mov	w2, #0x5                   	// #5
  41298c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412990:	mov	x0, #0x0                   	// #0
  412994:	add	x1, x1, #0xda8
  412998:	str	x3, [x19, #600]
  41299c:	bl	402ce0 <dcgettext@plt>
  4129a0:	mov	x3, x0
  4129a4:	mov	w2, #0x5                   	// #5
  4129a8:	adrp	x1, 414000 <ferror@plt+0x11210>
  4129ac:	mov	x0, #0x0                   	// #0
  4129b0:	add	x1, x1, #0xdc0
  4129b4:	str	x3, [x19, #240]
  4129b8:	bl	402ce0 <dcgettext@plt>
  4129bc:	mov	x3, x0
  4129c0:	mov	w2, #0x5                   	// #5
  4129c4:	adrp	x1, 414000 <ferror@plt+0x11210>
  4129c8:	mov	x0, #0x0                   	// #0
  4129cc:	add	x1, x1, #0xdd0
  4129d0:	str	x3, [x19, #304]
  4129d4:	bl	402ce0 <dcgettext@plt>
  4129d8:	mov	x3, x0
  4129dc:	mov	w2, #0x5                   	// #5
  4129e0:	adrp	x1, 414000 <ferror@plt+0x11210>
  4129e4:	mov	x0, #0x0                   	// #0
  4129e8:	add	x1, x1, #0xde0
  4129ec:	str	x3, [x19, #256]
  4129f0:	bl	402ce0 <dcgettext@plt>
  4129f4:	mov	x3, x0
  4129f8:	mov	w2, #0x5                   	// #5
  4129fc:	adrp	x1, 414000 <ferror@plt+0x11210>
  412a00:	mov	x0, #0x0                   	// #0
  412a04:	add	x1, x1, #0xdf8
  412a08:	str	x3, [x19, #264]
  412a0c:	bl	402ce0 <dcgettext@plt>
  412a10:	mov	x3, x0
  412a14:	mov	w2, #0x5                   	// #5
  412a18:	adrp	x1, 414000 <ferror@plt+0x11210>
  412a1c:	mov	x0, #0x0                   	// #0
  412a20:	add	x1, x1, #0xe18
  412a24:	str	x3, [x19, #128]
  412a28:	bl	402ce0 <dcgettext@plt>
  412a2c:	mov	x3, x0
  412a30:	mov	w2, #0x5                   	// #5
  412a34:	adrp	x1, 414000 <ferror@plt+0x11210>
  412a38:	mov	x0, #0x0                   	// #0
  412a3c:	add	x1, x1, #0xe40
  412a40:	str	x3, [x19, #168]
  412a44:	bl	402ce0 <dcgettext@plt>
  412a48:	mov	x3, x0
  412a4c:	mov	w2, #0x5                   	// #5
  412a50:	adrp	x1, 414000 <ferror@plt+0x11210>
  412a54:	mov	x0, #0x0                   	// #0
  412a58:	add	x1, x1, #0xe70
  412a5c:	str	x3, [x19, #176]
  412a60:	bl	402ce0 <dcgettext@plt>
  412a64:	mov	x3, x0
  412a68:	mov	w2, #0x5                   	// #5
  412a6c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412a70:	mov	x0, #0x0                   	// #0
  412a74:	add	x1, x1, #0xe88
  412a78:	str	x3, [x19, #136]
  412a7c:	bl	402ce0 <dcgettext@plt>
  412a80:	mov	x3, x0
  412a84:	mov	w2, #0x5                   	// #5
  412a88:	adrp	x1, 414000 <ferror@plt+0x11210>
  412a8c:	mov	x0, #0x0                   	// #0
  412a90:	add	x1, x1, #0xea0
  412a94:	str	x3, [x19, #216]
  412a98:	bl	402ce0 <dcgettext@plt>
  412a9c:	mov	x3, x0
  412aa0:	mov	w2, #0x5                   	// #5
  412aa4:	adrp	x1, 414000 <ferror@plt+0x11210>
  412aa8:	mov	x0, #0x0                   	// #0
  412aac:	add	x1, x1, #0xec0
  412ab0:	str	x3, [x19, #688]
  412ab4:	bl	402ce0 <dcgettext@plt>
  412ab8:	mov	x3, x0
  412abc:	mov	w2, #0x5                   	// #5
  412ac0:	adrp	x1, 414000 <ferror@plt+0x11210>
  412ac4:	mov	x0, #0x0                   	// #0
  412ac8:	add	x1, x1, #0xee0
  412acc:	str	x3, [x19, #152]
  412ad0:	bl	402ce0 <dcgettext@plt>
  412ad4:	mov	x3, x0
  412ad8:	mov	w2, #0x5                   	// #5
  412adc:	adrp	x1, 414000 <ferror@plt+0x11210>
  412ae0:	mov	x0, #0x0                   	// #0
  412ae4:	add	x1, x1, #0xef0
  412ae8:	str	x3, [x19, #568]
  412aec:	bl	402ce0 <dcgettext@plt>
  412af0:	mov	x3, x0
  412af4:	mov	w2, #0x5                   	// #5
  412af8:	adrp	x1, 414000 <ferror@plt+0x11210>
  412afc:	mov	x0, #0x0                   	// #0
  412b00:	add	x1, x1, #0xf00
  412b04:	str	x3, [x19, #384]
  412b08:	bl	402ce0 <dcgettext@plt>
  412b0c:	mov	x3, x0
  412b10:	mov	w2, #0x5                   	// #5
  412b14:	adrp	x1, 414000 <ferror@plt+0x11210>
  412b18:	mov	x0, #0x0                   	// #0
  412b1c:	add	x1, x1, #0xf28
  412b20:	str	x3, [x19, #344]
  412b24:	bl	402ce0 <dcgettext@plt>
  412b28:	mov	x3, x0
  412b2c:	mov	w2, #0x5                   	// #5
  412b30:	adrp	x1, 414000 <ferror@plt+0x11210>
  412b34:	mov	x0, #0x0                   	// #0
  412b38:	add	x1, x1, #0xf48
  412b3c:	str	x3, [x19, #360]
  412b40:	bl	402ce0 <dcgettext@plt>
  412b44:	mov	x3, x0
  412b48:	mov	w2, #0x5                   	// #5
  412b4c:	adrp	x1, 414000 <ferror@plt+0x11210>
  412b50:	mov	x0, #0x0                   	// #0
  412b54:	add	x1, x1, #0xf70
  412b58:	str	x3, [x19, #232]
  412b5c:	bl	402ce0 <dcgettext@plt>
  412b60:	mov	x3, x0
  412b64:	mov	w2, #0x5                   	// #5
  412b68:	adrp	x1, 414000 <ferror@plt+0x11210>
  412b6c:	mov	x0, #0x0                   	// #0
  412b70:	add	x1, x1, #0xf80
  412b74:	str	x3, [x19, #104]
  412b78:	bl	402ce0 <dcgettext@plt>
  412b7c:	mov	x3, x0
  412b80:	mov	w2, #0x5                   	// #5
  412b84:	adrp	x1, 414000 <ferror@plt+0x11210>
  412b88:	mov	x0, #0x0                   	// #0
  412b8c:	add	x1, x1, #0xfa8
  412b90:	str	x3, [x19, #352]
  412b94:	bl	402ce0 <dcgettext@plt>
  412b98:	mov	x3, x0
  412b9c:	mov	w2, #0x5                   	// #5
  412ba0:	adrp	x1, 414000 <ferror@plt+0x11210>
  412ba4:	mov	x0, #0x0                   	// #0
  412ba8:	add	x1, x1, #0xfc0
  412bac:	str	x3, [x19, #336]
  412bb0:	bl	402ce0 <dcgettext@plt>
  412bb4:	mov	x3, x0
  412bb8:	mov	w2, #0x5                   	// #5
  412bbc:	adrp	x1, 414000 <ferror@plt+0x11210>
  412bc0:	mov	x0, #0x0                   	// #0
  412bc4:	add	x1, x1, #0xfe8
  412bc8:	str	x3, [x19, #224]
  412bcc:	bl	402ce0 <dcgettext@plt>
  412bd0:	mov	x3, x0
  412bd4:	mov	w2, #0x5                   	// #5
  412bd8:	adrp	x1, 415000 <ferror@plt+0x12210>
  412bdc:	mov	x0, #0x0                   	// #0
  412be0:	add	x1, x1, #0x10
  412be4:	str	x3, [x19, #408]
  412be8:	bl	402ce0 <dcgettext@plt>
  412bec:	mov	x3, x0
  412bf0:	mov	w2, #0x5                   	// #5
  412bf4:	adrp	x1, 415000 <ferror@plt+0x12210>
  412bf8:	mov	x0, #0x0                   	// #0
  412bfc:	add	x1, x1, #0x28
  412c00:	str	x3, [x19, #576]
  412c04:	bl	402ce0 <dcgettext@plt>
  412c08:	mov	x3, x0
  412c0c:	mov	w2, #0x5                   	// #5
  412c10:	adrp	x1, 415000 <ferror@plt+0x12210>
  412c14:	mov	x0, #0x0                   	// #0
  412c18:	add	x1, x1, #0x58
  412c1c:	str	x3, [x19, #328]
  412c20:	bl	402ce0 <dcgettext@plt>
  412c24:	mov	x3, x0
  412c28:	mov	w2, #0x5                   	// #5
  412c2c:	adrp	x1, 415000 <ferror@plt+0x12210>
  412c30:	mov	x0, #0x0                   	// #0
  412c34:	add	x1, x1, #0x68
  412c38:	str	x3, [x19, #64]
  412c3c:	bl	402ce0 <dcgettext@plt>
  412c40:	mov	x3, x0
  412c44:	mov	w2, #0x5                   	// #5
  412c48:	adrp	x1, 415000 <ferror@plt+0x12210>
  412c4c:	mov	x0, #0x0                   	// #0
  412c50:	add	x1, x1, #0x88
  412c54:	str	x3, [x19, #368]
  412c58:	bl	402ce0 <dcgettext@plt>
  412c5c:	mov	x3, x0
  412c60:	mov	w2, #0x5                   	// #5
  412c64:	adrp	x1, 415000 <ferror@plt+0x12210>
  412c68:	mov	x0, #0x0                   	// #0
  412c6c:	add	x1, x1, #0xb0
  412c70:	str	x3, [x19, #584]
  412c74:	bl	402ce0 <dcgettext@plt>
  412c78:	mov	x3, x0
  412c7c:	mov	w2, #0x5                   	// #5
  412c80:	adrp	x1, 415000 <ferror@plt+0x12210>
  412c84:	mov	x0, #0x0                   	// #0
  412c88:	add	x1, x1, #0xf0
  412c8c:	str	x3, [x19, #552]
  412c90:	bl	402ce0 <dcgettext@plt>
  412c94:	mov	x3, x0
  412c98:	mov	w2, #0x5                   	// #5
  412c9c:	adrp	x1, 415000 <ferror@plt+0x12210>
  412ca0:	mov	x0, #0x0                   	// #0
  412ca4:	add	x1, x1, #0x108
  412ca8:	str	x3, [x19, #192]
  412cac:	bl	402ce0 <dcgettext@plt>
  412cb0:	mov	x3, x0
  412cb4:	mov	w2, #0x5                   	// #5
  412cb8:	adrp	x1, 415000 <ferror@plt+0x12210>
  412cbc:	mov	x0, #0x0                   	// #0
  412cc0:	add	x1, x1, #0x128
  412cc4:	str	x3, [x19, #200]
  412cc8:	bl	402ce0 <dcgettext@plt>
  412ccc:	mov	x3, x0
  412cd0:	mov	w2, #0x5                   	// #5
  412cd4:	adrp	x1, 415000 <ferror@plt+0x12210>
  412cd8:	mov	x0, #0x0                   	// #0
  412cdc:	add	x1, x1, #0x148
  412ce0:	str	x3, [x19, #96]
  412ce4:	bl	402ce0 <dcgettext@plt>
  412ce8:	mov	x3, x0
  412cec:	mov	w2, #0x5                   	// #5
  412cf0:	adrp	x1, 415000 <ferror@plt+0x12210>
  412cf4:	mov	x0, #0x0                   	// #0
  412cf8:	add	x1, x1, #0x158
  412cfc:	str	x3, [x19, #112]
  412d00:	bl	402ce0 <dcgettext@plt>
  412d04:	mov	x3, x0
  412d08:	mov	w2, #0x5                   	// #5
  412d0c:	adrp	x1, 415000 <ferror@plt+0x12210>
  412d10:	mov	x0, #0x0                   	// #0
  412d14:	add	x1, x1, #0x168
  412d18:	str	x3, [x19, #312]
  412d1c:	bl	402ce0 <dcgettext@plt>
  412d20:	mov	x3, x0
  412d24:	mov	w2, #0x5                   	// #5
  412d28:	adrp	x1, 415000 <ferror@plt+0x12210>
  412d2c:	mov	x0, #0x0                   	// #0
  412d30:	add	x1, x1, #0x188
  412d34:	str	x3, [x19, #280]
  412d38:	bl	402ce0 <dcgettext@plt>
  412d3c:	mov	x3, x0
  412d40:	mov	w2, #0x5                   	// #5
  412d44:	adrp	x1, 415000 <ferror@plt+0x12210>
  412d48:	mov	x0, #0x0                   	// #0
  412d4c:	add	x1, x1, #0x1a8
  412d50:	str	x3, [x19, #272]
  412d54:	bl	402ce0 <dcgettext@plt>
  412d58:	mov	x3, x0
  412d5c:	mov	w2, #0x5                   	// #5
  412d60:	adrp	x1, 415000 <ferror@plt+0x12210>
  412d64:	mov	x0, #0x0                   	// #0
  412d68:	add	x1, x1, #0x1d8
  412d6c:	str	x3, [x19, #544]
  412d70:	bl	402ce0 <dcgettext@plt>
  412d74:	mov	x3, x0
  412d78:	mov	w2, #0x5                   	// #5
  412d7c:	adrp	x1, 415000 <ferror@plt+0x12210>
  412d80:	mov	x0, #0x0                   	// #0
  412d84:	add	x1, x1, #0x208
  412d88:	str	x3, [x19, #536]
  412d8c:	bl	402ce0 <dcgettext@plt>
  412d90:	mov	x3, x0
  412d94:	mov	w2, #0x5                   	// #5
  412d98:	adrp	x1, 415000 <ferror@plt+0x12210>
  412d9c:	mov	x0, #0x0                   	// #0
  412da0:	add	x1, x1, #0x228
  412da4:	str	x3, [x19, #416]
  412da8:	bl	402ce0 <dcgettext@plt>
  412dac:	mov	x3, x0
  412db0:	mov	w2, #0x5                   	// #5
  412db4:	adrp	x1, 415000 <ferror@plt+0x12210>
  412db8:	mov	x0, #0x0                   	// #0
  412dbc:	add	x1, x1, #0x240
  412dc0:	str	x3, [x19, #424]
  412dc4:	bl	402ce0 <dcgettext@plt>
  412dc8:	mov	x3, x0
  412dcc:	mov	w2, #0x5                   	// #5
  412dd0:	adrp	x1, 415000 <ferror@plt+0x12210>
  412dd4:	mov	x0, #0x0                   	// #0
  412dd8:	add	x1, x1, #0x258
  412ddc:	str	x3, [x19, #56]
  412de0:	bl	402ce0 <dcgettext@plt>
  412de4:	mov	x3, x0
  412de8:	mov	w2, #0x5                   	// #5
  412dec:	adrp	x1, 415000 <ferror@plt+0x12210>
  412df0:	mov	x0, #0x0                   	// #0
  412df4:	add	x1, x1, #0x280
  412df8:	str	x3, [x19, #560]
  412dfc:	bl	402ce0 <dcgettext@plt>
  412e00:	mov	x3, x0
  412e04:	mov	w2, #0x5                   	// #5
  412e08:	adrp	x1, 415000 <ferror@plt+0x12210>
  412e0c:	mov	x0, #0x0                   	// #0
  412e10:	add	x1, x1, #0x288
  412e14:	str	x3, [x19, #16]
  412e18:	bl	402ce0 <dcgettext@plt>
  412e1c:	mov	x3, x0
  412e20:	mov	w2, #0x5                   	// #5
  412e24:	adrp	x1, 415000 <ferror@plt+0x12210>
  412e28:	mov	x0, #0x0                   	// #0
  412e2c:	add	x1, x1, #0x290
  412e30:	str	x3, [x19, #24]
  412e34:	bl	402ce0 <dcgettext@plt>
  412e38:	mov	x3, x0
  412e3c:	mov	w2, #0x5                   	// #5
  412e40:	adrp	x1, 415000 <ferror@plt+0x12210>
  412e44:	mov	x0, #0x0                   	// #0
  412e48:	add	x1, x1, #0x298
  412e4c:	str	x3, [x19, #8]
  412e50:	bl	402ce0 <dcgettext@plt>
  412e54:	mov	x3, x0
  412e58:	mov	w2, #0x5                   	// #5
  412e5c:	adrp	x1, 415000 <ferror@plt+0x12210>
  412e60:	mov	x0, #0x0                   	// #0
  412e64:	add	x1, x1, #0x2a0
  412e68:	str	x3, [x19, #40]
  412e6c:	bl	402ce0 <dcgettext@plt>
  412e70:	mov	x3, x0
  412e74:	mov	w2, #0x5                   	// #5
  412e78:	adrp	x1, 415000 <ferror@plt+0x12210>
  412e7c:	mov	x0, #0x0                   	// #0
  412e80:	add	x1, x1, #0x2a8
  412e84:	str	x3, [x19, #32]
  412e88:	bl	402ce0 <dcgettext@plt>
  412e8c:	mov	w2, #0x5                   	// #5
  412e90:	str	x0, [x22, #2168]
  412e94:	adrp	x1, 415000 <ferror@plt+0x12210>
  412e98:	mov	x0, #0x0                   	// #0
  412e9c:	add	x1, x1, #0x2b0
  412ea0:	bl	402ce0 <dcgettext@plt>
  412ea4:	mov	x3, x0
  412ea8:	mov	w2, #0x5                   	// #5
  412eac:	adrp	x1, 415000 <ferror@plt+0x12210>
  412eb0:	mov	x0, #0x0                   	// #0
  412eb4:	add	x1, x1, #0x2b8
  412eb8:	str	x3, [x19, #680]
  412ebc:	bl	402ce0 <dcgettext@plt>
  412ec0:	mov	x3, x0
  412ec4:	mov	w2, #0x5                   	// #5
  412ec8:	adrp	x1, 415000 <ferror@plt+0x12210>
  412ecc:	mov	x0, #0x0                   	// #0
  412ed0:	add	x1, x1, #0x2c0
  412ed4:	str	x3, [x19, #672]
  412ed8:	bl	402ce0 <dcgettext@plt>
  412edc:	mov	x3, x0
  412ee0:	mov	w2, #0x5                   	// #5
  412ee4:	adrp	x1, 415000 <ferror@plt+0x12210>
  412ee8:	mov	x0, #0x0                   	// #0
  412eec:	add	x1, x1, #0x2c8
  412ef0:	str	x3, [x19, #624]
  412ef4:	bl	402ce0 <dcgettext@plt>
  412ef8:	mov	x3, x0
  412efc:	mov	w2, #0x5                   	// #5
  412f00:	adrp	x1, 415000 <ferror@plt+0x12210>
  412f04:	mov	x0, #0x0                   	// #0
  412f08:	add	x1, x1, #0x2d8
  412f0c:	str	x3, [x19, #640]
  412f10:	bl	402ce0 <dcgettext@plt>
  412f14:	mov	x3, x0
  412f18:	mov	w2, #0x5                   	// #5
  412f1c:	adrp	x1, 415000 <ferror@plt+0x12210>
  412f20:	mov	x0, #0x0                   	// #0
  412f24:	add	x1, x1, #0x2e8
  412f28:	str	x3, [x19, #632]
  412f2c:	bl	402ce0 <dcgettext@plt>
  412f30:	mov	x3, x0
  412f34:	mov	w2, #0x5                   	// #5
  412f38:	adrp	x1, 415000 <ferror@plt+0x12210>
  412f3c:	mov	x0, #0x0                   	// #0
  412f40:	add	x1, x1, #0x308
  412f44:	str	x3, [x19, #296]
  412f48:	bl	402ce0 <dcgettext@plt>
  412f4c:	mov	x3, x0
  412f50:	mov	w2, #0x5                   	// #5
  412f54:	adrp	x1, 415000 <ferror@plt+0x12210>
  412f58:	mov	x0, #0x0                   	// #0
  412f5c:	add	x1, x1, #0x318
  412f60:	str	x3, [x19, #320]
  412f64:	bl	402ce0 <dcgettext@plt>
  412f68:	mov	x3, x0
  412f6c:	mov	w2, #0x5                   	// #5
  412f70:	adrp	x1, 415000 <ferror@plt+0x12210>
  412f74:	mov	x0, #0x0                   	// #0
  412f78:	add	x1, x1, #0x330
  412f7c:	str	x3, [x19, #288]
  412f80:	bl	402ce0 <dcgettext@plt>
  412f84:	mov	x3, x0
  412f88:	mov	w2, #0x5                   	// #5
  412f8c:	adrp	x1, 415000 <ferror@plt+0x12210>
  412f90:	mov	x0, #0x0                   	// #0
  412f94:	add	x1, x1, #0x368
  412f98:	str	x3, [x19, #712]
  412f9c:	bl	402ce0 <dcgettext@plt>
  412fa0:	mov	x3, x0
  412fa4:	mov	w2, #0x5                   	// #5
  412fa8:	adrp	x1, 415000 <ferror@plt+0x12210>
  412fac:	mov	x0, #0x0                   	// #0
  412fb0:	add	x1, x1, #0x3a0
  412fb4:	str	x3, [x19, #720]
  412fb8:	bl	402ce0 <dcgettext@plt>
  412fbc:	mov	x3, x0
  412fc0:	mov	w2, #0x5                   	// #5
  412fc4:	adrp	x1, 415000 <ferror@plt+0x12210>
  412fc8:	mov	x0, #0x0                   	// #0
  412fcc:	add	x1, x1, #0x3c0
  412fd0:	str	x3, [x19, #704]
  412fd4:	bl	402ce0 <dcgettext@plt>
  412fd8:	mov	x3, x0
  412fdc:	mov	w2, #0x5                   	// #5
  412fe0:	adrp	x1, 415000 <ferror@plt+0x12210>
  412fe4:	mov	x0, #0x0                   	// #0
  412fe8:	add	x1, x1, #0x3f8
  412fec:	str	x3, [x19, #728]
  412ff0:	bl	402ce0 <dcgettext@plt>
  412ff4:	mov	x3, x0
  412ff8:	mov	w2, #0x5                   	// #5
  412ffc:	adrp	x1, 415000 <ferror@plt+0x12210>
  413000:	mov	x0, #0x0                   	// #0
  413004:	add	x1, x1, #0x408
  413008:	str	x3, [x19, #736]
  41300c:	bl	402ce0 <dcgettext@plt>
  413010:	mov	x3, x0
  413014:	mov	w2, #0x5                   	// #5
  413018:	adrp	x1, 415000 <ferror@plt+0x12210>
  41301c:	mov	x0, #0x0                   	// #0
  413020:	add	x1, x1, #0x418
  413024:	str	x3, [x19, #744]
  413028:	bl	402ce0 <dcgettext@plt>
  41302c:	mov	x3, x0
  413030:	mov	w2, #0x5                   	// #5
  413034:	adrp	x1, 415000 <ferror@plt+0x12210>
  413038:	mov	x0, #0x0                   	// #0
  41303c:	add	x1, x1, #0x420
  413040:	str	x3, [x19, #752]
  413044:	bl	402ce0 <dcgettext@plt>
  413048:	mov	x3, x0
  41304c:	mov	w2, #0x5                   	// #5
  413050:	adrp	x1, 415000 <ferror@plt+0x12210>
  413054:	mov	x0, #0x0                   	// #0
  413058:	add	x1, x1, #0x478
  41305c:	str	x3, [x19, #760]
  413060:	bl	402ce0 <dcgettext@plt>
  413064:	mov	x3, x0
  413068:	mov	w2, #0x5                   	// #5
  41306c:	adrp	x1, 415000 <ferror@plt+0x12210>
  413070:	mov	x0, #0x0                   	// #0
  413074:	add	x1, x1, #0x480
  413078:	str	x3, [x19, #768]
  41307c:	bl	402ce0 <dcgettext@plt>
  413080:	mov	x3, x0
  413084:	mov	w2, #0x5                   	// #5
  413088:	adrp	x1, 415000 <ferror@plt+0x12210>
  41308c:	mov	x0, #0x0                   	// #0
  413090:	add	x1, x1, #0xae0
  413094:	str	x3, [x19, #776]
  413098:	bl	402ce0 <dcgettext@plt>
  41309c:	mov	x3, x0
  4130a0:	mov	w2, #0x5                   	// #5
  4130a4:	adrp	x1, 415000 <ferror@plt+0x12210>
  4130a8:	mov	x0, #0x0                   	// #0
  4130ac:	add	x1, x1, #0xb20
  4130b0:	str	x3, [x19, #792]
  4130b4:	add	x19, x22, #0x878
  4130b8:	bl	402ce0 <dcgettext@plt>
  4130bc:	mov	x3, x0
  4130c0:	mov	w2, #0x5                   	// #5
  4130c4:	adrp	x1, 415000 <ferror@plt+0x12210>
  4130c8:	mov	x0, #0x0                   	// #0
  4130cc:	add	x1, x1, #0xb40
  4130d0:	str	x3, [x19, #784]
  4130d4:	bl	402ce0 <dcgettext@plt>
  4130d8:	mov	x3, x0
  4130dc:	mov	w2, #0x5                   	// #5
  4130e0:	adrp	x1, 415000 <ferror@plt+0x12210>
  4130e4:	mov	x0, #0x0                   	// #0
  4130e8:	add	x1, x1, #0xb68
  4130ec:	str	x3, [x19, #800]
  4130f0:	bl	402ce0 <dcgettext@plt>
  4130f4:	mov	x3, x0
  4130f8:	mov	w2, #0x5                   	// #5
  4130fc:	adrp	x1, 415000 <ferror@plt+0x12210>
  413100:	mov	x0, #0x0                   	// #0
  413104:	add	x1, x1, #0xb90
  413108:	str	x3, [x19, #808]
  41310c:	bl	402ce0 <dcgettext@plt>
  413110:	mov	x3, x0
  413114:	mov	w2, #0x5                   	// #5
  413118:	adrp	x1, 415000 <ferror@plt+0x12210>
  41311c:	mov	x0, #0x0                   	// #0
  413120:	add	x1, x1, #0xbc8
  413124:	str	x3, [x19, #816]
  413128:	bl	402ce0 <dcgettext@plt>
  41312c:	mov	x3, x0
  413130:	mov	w2, #0x5                   	// #5
  413134:	adrp	x1, 415000 <ferror@plt+0x12210>
  413138:	mov	x0, #0x0                   	// #0
  41313c:	add	x1, x1, #0xbe8
  413140:	str	x3, [x19, #824]
  413144:	bl	402ce0 <dcgettext@plt>
  413148:	mov	x3, x0
  41314c:	mov	w2, #0x5                   	// #5
  413150:	adrp	x1, 415000 <ferror@plt+0x12210>
  413154:	mov	x0, #0x0                   	// #0
  413158:	add	x1, x1, #0xc10
  41315c:	str	x3, [x19, #520]
  413160:	bl	402ce0 <dcgettext@plt>
  413164:	mov	x3, x0
  413168:	mov	w2, #0x5                   	// #5
  41316c:	adrp	x1, 415000 <ferror@plt+0x12210>
  413170:	mov	x0, #0x0                   	// #0
  413174:	add	x1, x1, #0xc20
  413178:	str	x3, [x19, #480]
  41317c:	bl	402ce0 <dcgettext@plt>
  413180:	mov	x3, x0
  413184:	mov	w2, #0x5                   	// #5
  413188:	adrp	x1, 415000 <ferror@plt+0x12210>
  41318c:	mov	x0, #0x0                   	// #0
  413190:	add	x1, x1, #0xc30
  413194:	str	x3, [x19, #488]
  413198:	bl	402ce0 <dcgettext@plt>
  41319c:	mov	x3, x0
  4131a0:	mov	w2, #0x5                   	// #5
  4131a4:	adrp	x1, 415000 <ferror@plt+0x12210>
  4131a8:	mov	x0, #0x0                   	// #0
  4131ac:	add	x1, x1, #0xc50
  4131b0:	str	x3, [x19, #504]
  4131b4:	bl	402ce0 <dcgettext@plt>
  4131b8:	mov	x3, x0
  4131bc:	mov	w2, #0x5                   	// #5
  4131c0:	adrp	x1, 415000 <ferror@plt+0x12210>
  4131c4:	mov	x0, #0x0                   	// #0
  4131c8:	add	x1, x1, #0xc78
  4131cc:	str	x3, [x19, #496]
  4131d0:	bl	402ce0 <dcgettext@plt>
  4131d4:	mov	x3, x0
  4131d8:	mov	w2, #0x5                   	// #5
  4131dc:	adrp	x1, 415000 <ferror@plt+0x12210>
  4131e0:	mov	x0, #0x0                   	// #0
  4131e4:	add	x1, x1, #0xc98
  4131e8:	str	x3, [x19, #512]
  4131ec:	bl	402ce0 <dcgettext@plt>
  4131f0:	mov	x3, x0
  4131f4:	mov	w2, #0x5                   	// #5
  4131f8:	adrp	x1, 415000 <ferror@plt+0x12210>
  4131fc:	mov	x0, #0x0                   	// #0
  413200:	add	x1, x1, #0xca0
  413204:	str	x3, [x19, #656]
  413208:	bl	402ce0 <dcgettext@plt>
  41320c:	mov	x3, x0
  413210:	mov	w2, #0x5                   	// #5
  413214:	adrp	x1, 415000 <ferror@plt+0x12210>
  413218:	mov	x0, #0x0                   	// #0
  41321c:	add	x1, x1, #0xca8
  413220:	str	x3, [x19, #648]
  413224:	bl	402ce0 <dcgettext@plt>
  413228:	mov	x3, x0
  41322c:	mov	w2, #0x5                   	// #5
  413230:	adrp	x1, 415000 <ferror@plt+0x12210>
  413234:	mov	x0, #0x0                   	// #0
  413238:	add	x1, x1, #0xcc8
  41323c:	str	x3, [x19, #528]
  413240:	bl	402ce0 <dcgettext@plt>
  413244:	mov	x3, x0
  413248:	mov	w2, #0x5                   	// #5
  41324c:	adrp	x1, 415000 <ferror@plt+0x12210>
  413250:	mov	x0, #0x0                   	// #0
  413254:	add	x1, x1, #0xcd0
  413258:	str	x3, [x19, #664]
  41325c:	bl	402ce0 <dcgettext@plt>
  413260:	mov	x3, x0
  413264:	mov	w2, #0x5                   	// #5
  413268:	adrp	x1, 415000 <ferror@plt+0x12210>
  41326c:	mov	x0, #0x0                   	// #0
  413270:	add	x1, x1, #0xce0
  413274:	str	x3, [x19, #448]
  413278:	bl	402ce0 <dcgettext@plt>
  41327c:	mov	x3, x0
  413280:	mov	w2, #0x5                   	// #5
  413284:	adrp	x1, 415000 <ferror@plt+0x12210>
  413288:	mov	x0, #0x0                   	// #0
  41328c:	add	x1, x1, #0xd00
  413290:	str	x3, [x19, #440]
  413294:	bl	402ce0 <dcgettext@plt>
  413298:	mov	x3, x0
  41329c:	mov	w2, #0x5                   	// #5
  4132a0:	adrp	x1, 415000 <ferror@plt+0x12210>
  4132a4:	mov	x0, #0x0                   	// #0
  4132a8:	add	x1, x1, #0xd10
  4132ac:	str	x3, [x19, #432]
  4132b0:	bl	402ce0 <dcgettext@plt>
  4132b4:	mov	x3, x0
  4132b8:	mov	w2, #0x5                   	// #5
  4132bc:	adrp	x1, 415000 <ferror@plt+0x12210>
  4132c0:	mov	x0, #0x0                   	// #0
  4132c4:	add	x1, x1, #0xd38
  4132c8:	str	x3, [x19, #456]
  4132cc:	bl	402ce0 <dcgettext@plt>
  4132d0:	mov	x3, x0
  4132d4:	mov	w2, #0x5                   	// #5
  4132d8:	adrp	x1, 415000 <ferror@plt+0x12210>
  4132dc:	mov	x0, #0x0                   	// #0
  4132e0:	add	x1, x1, #0xd40
  4132e4:	str	x3, [x19, #608]
  4132e8:	bl	402ce0 <dcgettext@plt>
  4132ec:	mov	x3, x0
  4132f0:	mov	w2, #0x5                   	// #5
  4132f4:	adrp	x1, 415000 <ferror@plt+0x12210>
  4132f8:	mov	x0, #0x0                   	// #0
  4132fc:	add	x1, x1, #0xd48
  413300:	str	x3, [x19, #616]
  413304:	bl	402ce0 <dcgettext@plt>
  413308:	mov	x3, x0
  41330c:	adrp	x21, 452000 <kb_main_total@@LIBPROCPS_0+0x26cc8>
  413310:	mov	w2, #0x5                   	// #5
  413314:	add	x20, x21, #0x810
  413318:	adrp	x1, 415000 <ferror@plt+0x12210>
  41331c:	mov	x0, #0x0                   	// #0
  413320:	add	x1, x1, #0xd68
  413324:	str	x3, [x19, #72]
  413328:	bl	402ce0 <dcgettext@plt>
  41332c:	mov	x3, x0
  413330:	mov	w2, #0x5                   	// #5
  413334:	adrp	x1, 416000 <ferror@plt+0x13210>
  413338:	mov	x0, #0x0                   	// #0
  41333c:	add	x1, x1, #0x348
  413340:	str	x3, [x20, #16]
  413344:	bl	402ce0 <dcgettext@plt>
  413348:	mov	x3, x0
  41334c:	mov	w2, #0x5                   	// #5
  413350:	adrp	x1, 416000 <ferror@plt+0x13210>
  413354:	mov	x0, #0x0                   	// #0
  413358:	add	x1, x1, #0x3a8
  41335c:	str	x3, [x20, #24]
  413360:	bl	402ce0 <dcgettext@plt>
  413364:	mov	x3, x0
  413368:	mov	w2, #0x5                   	// #5
  41336c:	adrp	x1, 416000 <ferror@plt+0x13210>
  413370:	mov	x0, #0x0                   	// #0
  413374:	add	x1, x1, #0xab0
  413378:	str	x3, [x20, #80]
  41337c:	bl	402ce0 <dcgettext@plt>
  413380:	str	x0, [x21, #2064]
  413384:	mov	w2, #0x5                   	// #5
  413388:	adrp	x1, 416000 <ferror@plt+0x13210>
  41338c:	mov	x0, #0x0                   	// #0
  413390:	add	x1, x1, #0xfa8
  413394:	bl	402ce0 <dcgettext@plt>
  413398:	mov	x3, x0
  41339c:	mov	w2, #0x5                   	// #5
  4133a0:	adrp	x1, 417000 <ferror@plt+0x14210>
  4133a4:	mov	x0, #0x0                   	// #0
  4133a8:	add	x1, x1, #0x90
  4133ac:	str	x3, [x20, #8]
  4133b0:	bl	402ce0 <dcgettext@plt>
  4133b4:	mov	x3, x0
  4133b8:	mov	w2, #0x5                   	// #5
  4133bc:	adrp	x1, 417000 <ferror@plt+0x14210>
  4133c0:	mov	x0, #0x0                   	// #0
  4133c4:	add	x1, x1, #0xf0
  4133c8:	str	x3, [x20, #72]
  4133cc:	bl	402ce0 <dcgettext@plt>
  4133d0:	mov	x3, x0
  4133d4:	mov	w2, #0x5                   	// #5
  4133d8:	adrp	x1, 417000 <ferror@plt+0x14210>
  4133dc:	mov	x0, #0x0                   	// #0
  4133e0:	add	x1, x1, #0x148
  4133e4:	str	x3, [x20, #40]
  4133e8:	bl	402ce0 <dcgettext@plt>
  4133ec:	mov	x3, x0
  4133f0:	mov	w2, #0x5                   	// #5
  4133f4:	adrp	x1, 417000 <ferror@plt+0x14210>
  4133f8:	mov	x0, #0x0                   	// #0
  4133fc:	add	x1, x1, #0x1b0
  413400:	str	x3, [x20, #48]
  413404:	bl	402ce0 <dcgettext@plt>
  413408:	mov	x3, x0
  41340c:	mov	w2, #0x5                   	// #5
  413410:	adrp	x1, 417000 <ferror@plt+0x14210>
  413414:	mov	x0, #0x0                   	// #0
  413418:	add	x1, x1, #0x220
  41341c:	str	x3, [x20, #56]
  413420:	bl	402ce0 <dcgettext@plt>
  413424:	mov	x3, x0
  413428:	mov	w2, #0x5                   	// #5
  41342c:	adrp	x1, 417000 <ferror@plt+0x14210>
  413430:	mov	x0, #0x0                   	// #0
  413434:	add	x1, x1, #0x298
  413438:	str	x3, [x20, #64]
  41343c:	bl	402ce0 <dcgettext@plt>
  413440:	mov	x3, x0
  413444:	mov	w2, #0x5                   	// #5
  413448:	adrp	x1, 417000 <ferror@plt+0x14210>
  41344c:	mov	x0, #0x0                   	// #0
  413450:	add	x1, x1, #0x330
  413454:	str	x3, [x20, #32]
  413458:	bl	402ce0 <dcgettext@plt>
  41345c:	mov	x3, x0
  413460:	mov	w2, #0x5                   	// #5
  413464:	adrp	x1, 417000 <ferror@plt+0x14210>
  413468:	mov	x0, #0x0                   	// #0
  41346c:	add	x1, x1, #0x3c8
  413470:	str	x3, [x20, #88]
  413474:	bl	402ce0 <dcgettext@plt>
  413478:	ldp	x21, x22, [sp, #32]
  41347c:	str	x0, [x20, #96]
  413480:	ldp	x19, x20, [sp, #16]
  413484:	ldp	x29, x30, [sp], #48
  413488:	ret
  41348c:	nop
  413490:	stp	x29, x30, [sp, #-32]!
  413494:	mov	x29, sp
  413498:	stp	x19, x20, [sp, #16]
  41349c:	mov	x19, x0
  4134a0:	bl	4028c0 <__fpending@plt>
  4134a4:	mov	x20, x0
  4134a8:	mov	x0, x19
  4134ac:	bl	402df0 <ferror@plt>
  4134b0:	mov	w1, w0
  4134b4:	mov	x0, x19
  4134b8:	mov	w19, w1
  4134bc:	bl	402930 <fclose@plt>
  4134c0:	cbnz	w19, 4134e8 <ferror@plt+0x106f8>
  4134c4:	cbz	w0, 4134dc <ferror@plt+0x106ec>
  4134c8:	cbnz	x20, 41350c <ferror@plt+0x1071c>
  4134cc:	bl	402d40 <__errno_location@plt>
  4134d0:	ldr	w0, [x0]
  4134d4:	cmp	w0, #0x9
  4134d8:	csetm	w0, ne  // ne = any
  4134dc:	ldp	x19, x20, [sp, #16]
  4134e0:	ldp	x29, x30, [sp], #32
  4134e4:	ret
  4134e8:	cbnz	w0, 41350c <ferror@plt+0x1071c>
  4134ec:	bl	402d40 <__errno_location@plt>
  4134f0:	mov	x1, x0
  4134f4:	mov	w0, #0xffffffff            	// #-1
  4134f8:	ldr	w2, [x1]
  4134fc:	cmp	w2, #0x20
  413500:	b.eq	4134dc <ferror@plt+0x106ec>  // b.none
  413504:	str	wzr, [x1]
  413508:	b	4134dc <ferror@plt+0x106ec>
  41350c:	mov	w0, #0xffffffff            	// #-1
  413510:	b	4134dc <ferror@plt+0x106ec>
  413514:	nop
  413518:	stp	x29, x30, [sp, #-48]!
  41351c:	adrp	x0, 42b000 <ferror@plt+0x28210>
  413520:	mov	x29, sp
  413524:	stp	x19, x20, [sp, #16]
  413528:	ldr	x19, [x0, #688]
  41352c:	str	x21, [sp, #32]
  413530:	mov	x0, x19
  413534:	bl	4028c0 <__fpending@plt>
  413538:	mov	x21, x0
  41353c:	mov	x0, x19
  413540:	bl	402df0 <ferror@plt>
  413544:	mov	w20, w0
  413548:	mov	x0, x19
  41354c:	bl	402930 <fclose@plt>
  413550:	mov	w19, w0
  413554:	cbnz	w20, 413624 <ferror@plt+0x10834>
  413558:	cbz	w0, 413574 <ferror@plt+0x10784>
  41355c:	bl	402d40 <__errno_location@plt>
  413560:	mov	x20, x0
  413564:	ldr	w0, [x0]
  413568:	cbnz	x21, 4135c8 <ferror@plt+0x107d8>
  41356c:	cmp	w0, #0x9
  413570:	b.ne	4135c8 <ferror@plt+0x107d8>  // b.any
  413574:	adrp	x0, 42b000 <ferror@plt+0x28210>
  413578:	ldr	x20, [x0, #672]
  41357c:	mov	x0, x20
  413580:	bl	4028c0 <__fpending@plt>
  413584:	mov	x21, x0
  413588:	mov	x0, x20
  41358c:	bl	402df0 <ferror@plt>
  413590:	mov	w19, w0
  413594:	mov	x0, x20
  413598:	bl	402930 <fclose@plt>
  41359c:	cbnz	w19, 413604 <ferror@plt+0x10814>
  4135a0:	cbz	w0, 4135b8 <ferror@plt+0x107c8>
  4135a4:	cbnz	x21, 41361c <ferror@plt+0x1082c>
  4135a8:	bl	402d40 <__errno_location@plt>
  4135ac:	ldr	w0, [x0]
  4135b0:	cmp	w0, #0x9
  4135b4:	b.ne	41361c <ferror@plt+0x1082c>  // b.any
  4135b8:	ldp	x19, x20, [sp, #16]
  4135bc:	ldr	x21, [sp, #32]
  4135c0:	ldp	x29, x30, [sp], #48
  4135c4:	ret
  4135c8:	cmp	w0, #0x20
  4135cc:	b.eq	413574 <ferror@plt+0x10784>  // b.none
  4135d0:	mov	w2, #0x5                   	// #5
  4135d4:	adrp	x1, 417000 <ferror@plt+0x14210>
  4135d8:	mov	x0, #0x0                   	// #0
  4135dc:	add	x1, x1, #0x4b0
  4135e0:	bl	402ce0 <dcgettext@plt>
  4135e4:	mov	x3, x0
  4135e8:	ldr	w1, [x20]
  4135ec:	adrp	x2, 414000 <ferror@plt+0x11210>
  4135f0:	add	x2, x2, #0xc38
  4135f4:	mov	w0, #0x0                   	// #0
  4135f8:	bl	4027d0 <error@plt>
  4135fc:	mov	w0, #0x1                   	// #1
  413600:	bl	402750 <_exit@plt>
  413604:	cbnz	w0, 41361c <ferror@plt+0x1082c>
  413608:	bl	402d40 <__errno_location@plt>
  41360c:	ldr	w1, [x0]
  413610:	cmp	w1, #0x20
  413614:	b.eq	41361c <ferror@plt+0x1082c>  // b.none
  413618:	str	wzr, [x0]
  41361c:	mov	w0, #0x1                   	// #1
  413620:	bl	402750 <_exit@plt>
  413624:	bl	402d40 <__errno_location@plt>
  413628:	mov	x20, x0
  41362c:	ldr	w0, [x0]
  413630:	cbnz	w19, 4135c8 <ferror@plt+0x107d8>
  413634:	cmp	w0, #0x20
  413638:	b.eq	413574 <ferror@plt+0x10784>  // b.none
  41363c:	str	wzr, [x20]
  413640:	b	4135d0 <ferror@plt+0x107e0>
  413644:	nop
  413648:	stp	x29, x30, [sp, #-64]!
  41364c:	mov	x29, sp
  413650:	stp	x19, x20, [sp, #16]
  413654:	adrp	x20, 429000 <ferror@plt+0x26210>
  413658:	add	x20, x20, #0xdc0
  41365c:	stp	x21, x22, [sp, #32]
  413660:	adrp	x21, 429000 <ferror@plt+0x26210>
  413664:	add	x21, x21, #0xdb8
  413668:	sub	x20, x20, x21
  41366c:	mov	w22, w0
  413670:	stp	x23, x24, [sp, #48]
  413674:	mov	x23, x1
  413678:	mov	x24, x2
  41367c:	bl	4026c0 <memcpy@plt-0x40>
  413680:	cmp	xzr, x20, asr #3
  413684:	b.eq	4136b0 <ferror@plt+0x108c0>  // b.none
  413688:	asr	x20, x20, #3
  41368c:	mov	x19, #0x0                   	// #0
  413690:	ldr	x3, [x21, x19, lsl #3]
  413694:	mov	x2, x24
  413698:	add	x19, x19, #0x1
  41369c:	mov	x1, x23
  4136a0:	mov	w0, w22
  4136a4:	blr	x3
  4136a8:	cmp	x20, x19
  4136ac:	b.ne	413690 <ferror@plt+0x108a0>  // b.any
  4136b0:	ldp	x19, x20, [sp, #16]
  4136b4:	ldp	x21, x22, [sp, #32]
  4136b8:	ldp	x23, x24, [sp, #48]
  4136bc:	ldp	x29, x30, [sp], #64
  4136c0:	ret
  4136c4:	nop
  4136c8:	ret
  4136cc:	nop
  4136d0:	adrp	x2, 42a000 <ferror@plt+0x27210>
  4136d4:	mov	x1, #0x0                   	// #0
  4136d8:	ldr	x2, [x2, #904]
  4136dc:	b	402860 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004136e0 <.fini>:
  4136e0:	stp	x29, x30, [sp, #-16]!
  4136e4:	mov	x29, sp
  4136e8:	ldp	x29, x30, [sp], #16
  4136ec:	ret
