[N
26
22
8 iInstExt
16
8 onescomp
9
10 ADDR_WIDTH
2
8 mux2t1_n
4
1 N
11
5 mixed
13
6 Branch
15
5 andgn
7
3 rtl
1
103 /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project2HwImplentation/containers/sim_container_0/work
19
5 xorgn
10
10 hazardctrl
21
9 structure
20
14 mips_processor
26
12 OUTPUT_TRACE
24
2 tb
17
8 nadd_sub
8
10 DATA_WIDTH
14
13 rippleadder_n
18
4 orgn
3
10 structural
6
3 mem
12
8 BranchEX
25
9 gCLK_HPER
5
9 nregister
23
9 iInstAddr
]
[G
1
6
7
1
9
1
0
10
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
3
2
4
1
0
7
0
0 0
0
0
]
[G
1
5
3
3
4
1
0
5
0
0 0
0
0
]
[G
1
24
11
1
25
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
24
11
1
4
1
0
32
0
0 0
0
0
]
[G
1
20
21
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
16
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
2
4
1
0
5
0
0 0
0
0
]
[G
1
15
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
19
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
17
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
24
11
1
26
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
14
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
18
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
10
11
12
13
1
0
0
]
[P
1
20
21
22
23
1
0
0
]
