// Seed: 3570949369
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output uwire id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wor id_5,
    input tri1 id_6
);
  wire [1 'b0 : 1 'b0] id_8;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd32
) (
    input supply1 id_0["" +  1 : id_14],
    input supply1 id_1,
    input wire id_2,
    output logic id_3,
    input supply1 id_4,
    input wand id_5,
    input wire id_6,
    output tri id_7,
    output tri1 id_8,
    input supply1 id_9,
    output wand id_10,
    output tri id_11,
    input tri0 id_12,
    output uwire id_13,
    input supply0 _id_14,
    output wor id_15,
    output tri id_16
);
  logic id_18 = -1;
  module_0 modCall_1 (
      id_13,
      id_5,
      id_13,
      id_5,
      id_16,
      id_15,
      id_0
  );
  always id_3 = -1;
  wire id_19, id_20;
endmodule
