@Mist{riscv,
    title = {RISC-V Fundation. En [En l√≠nea].},
    howpublished = {Available at \url{https://riscv.org/}. Last access May 2021.}
}

@ARTICLE{sys_verilog,  author={},  journal={IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012)},   title={IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language},   year={2018},  volume={},  number={},  pages={1-1315},  doi={10.1109/IEEESTD.2018.8299595}}

@Mist{axi,
    title = {LogiCORE IP Product Guide AXI4-Stream Infrastructure IP Suite v3.0},
    howpublished = {Available at \url{https://www.xilinx.com/support/documentation/ip_documentation/axis_infrastructure_ip_suite/v1_1/pg085-axi4stream-infrastructure.pdf}. Last accerss May 2021.}
}

@Mist{mig,
    title = {User Guide 7 Series FPGAs Memory Interface Solutions},
    howpublished = {Available at \url{https://www.xilinx.com/support/documentation/ip_documentation/ug586_7Series_MIS.pdf}. Last accerss May 2021.}
}

@Mist{fpga_resources,
    title = {User guide series 7 Xilinx},
    howpublished = {Available at \url{https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf}. Last access May 2021.}
}

@Mist{sp701,
    title = {User guide SP701},
    howpublished = {Available at \url{https://www.xilinx.com/support/documentation/boards_and_kits/sp701/ug1319-sp701-eval-bd.pdf}. Last access May 2021.}
}

@Mist{tools,
	title = {RISCV-tools},
	howpublished = {Available at \url{https://github.com/riscv/riscv-tools}. Last access June 2021}
}
