// Seed: 173079726
module module_0 (
    input  supply0 id_0,
    output uwire   id_1
);
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output wor id_2,
    input tri id_3,
    input wand id_4,
    input tri id_5,
    input wand id_6,
    output tri0 id_7,
    input wand id_8,
    input supply0 id_9,
    output supply1 id_10,
    output wand id_11
);
  bit id_13;
  initial begin : LABEL_0
    if (-1) begin : LABEL_1
      id_13 = 1 / id_4 + 1;
    end
  end
  module_0 modCall_1 (
      id_0,
      id_11
  );
endmodule
