
Loading design for application trce from file ble_tx_impl1.ncd.
Design name: topModule
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Wed May 22 15:19:25 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ble_tx_impl1.twr -gui -msgset C:/work/tinysdr_fpga_ble_tx/promote.xml ble_tx_impl1.ncd ble_tx_impl1.prf 
Design file:     ble_tx_impl1.ncd
Preference file: ble_tx_impl1.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

33 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;
            216 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.960ns (weighted slack = 1.920ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/start_57  (from top_test2_c +)
   Destination:    FF         Data in        IQSerializer_0/QCounter_942__i3  (to serial_clk_c -)

   Delay:               3.150ns  (24.0% logic, 76.0% route), 2 logic levels.

 Constraint Details:

      3.150ns physical path delay SLICE_36 to IQSerializer_0/SLICE_32 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
      0.455ns LSR_SET requirement (totaling 4.110ns) by 0.960ns

 Physical Path Details:

      Data path SLICE_36 to IQSerializer_0/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R29C16A.CLK to     R29C16A.Q0 SLICE_36 (from top_test2_c)
ROUTE         7     1.798     R29C16A.Q0 to     R43C27A.D0 IQSerializer_start
CTOF_DEL    ---     0.234     R43C27A.D0 to     R43C27A.F0 IQSerializer_0/SLICE_283
ROUTE         2     0.596     R43C27A.F0 to    R43C28A.LSR IQSerializer_0/n2989 (to serial_clk_c)
                  --------
                    3.150   (24.0% logic, 76.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     2.725     R38C31A.Q0 to    R29C16A.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R43C28A.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.960ns (weighted slack = 1.920ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/start_57  (from top_test2_c +)
   Destination:    FF         Data in        IQSerializer_0/QCounter_942__i2  (to serial_clk_c -)
                   FF                        IQSerializer_0/QCounter_942__i1

   Delay:               3.150ns  (24.0% logic, 76.0% route), 2 logic levels.

 Constraint Details:

      3.150ns physical path delay SLICE_36 to IQSerializer_0/SLICE_31 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
      0.455ns LSR_SET requirement (totaling 4.110ns) by 0.960ns

 Physical Path Details:

      Data path SLICE_36 to IQSerializer_0/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R29C16A.CLK to     R29C16A.Q0 SLICE_36 (from top_test2_c)
ROUTE         7     1.798     R29C16A.Q0 to     R43C27A.D0 IQSerializer_start
CTOF_DEL    ---     0.234     R43C27A.D0 to     R43C27A.F0 IQSerializer_0/SLICE_283
ROUTE         2     0.596     R43C27A.F0 to    R43C28B.LSR IQSerializer_0/n2989 (to serial_clk_c)
                  --------
                    3.150   (24.0% logic, 76.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     2.725     R38C31A.Q0 to    R29C16A.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R43C28B.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.235ns (weighted slack = 2.470ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/start_57  (from top_test2_c +)
   Destination:    FF         Data in        IQSerializer_0/ICounter_949__i3  (to serial_clk_c -)

   Delay:               2.875ns  (26.3% logic, 73.7% route), 2 logic levels.

 Constraint Details:

      2.875ns physical path delay SLICE_36 to IQSerializer_0/SLICE_30 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
      0.455ns LSR_SET requirement (totaling 4.110ns) by 1.235ns

 Physical Path Details:

      Data path SLICE_36 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R29C16A.CLK to     R29C16A.Q0 SLICE_36 (from top_test2_c)
ROUTE         7     1.746     R29C16A.Q0 to     R41C28B.D0 IQSerializer_start
CTOF_DEL    ---     0.234     R41C28B.D0 to     R41C28B.F0 IQSerializer_0/SLICE_284
ROUTE         2     0.373     R41C28B.F0 to    R41C28C.LSR IQSerializer_0/n2974 (to serial_clk_c)
                  --------
                    2.875   (26.3% logic, 73.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     2.725     R38C31A.Q0 to    R29C16A.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R41C28C.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.235ns (weighted slack = 2.470ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/start_57  (from top_test2_c +)
   Destination:    FF         Data in        IQSerializer_0/ICounter_949__i2  (to serial_clk_c -)
                   FF                        IQSerializer_0/ICounter_949__i1

   Delay:               2.875ns  (26.3% logic, 73.7% route), 2 logic levels.

 Constraint Details:

      2.875ns physical path delay SLICE_36 to IQSerializer_0/SLICE_29 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
      0.455ns LSR_SET requirement (totaling 4.110ns) by 1.235ns

 Physical Path Details:

      Data path SLICE_36 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R29C16A.CLK to     R29C16A.Q0 SLICE_36 (from top_test2_c)
ROUTE         7     1.746     R29C16A.Q0 to     R41C28B.D0 IQSerializer_start
CTOF_DEL    ---     0.234     R41C28B.D0 to     R41C28B.F0 IQSerializer_0/SLICE_284
ROUTE         2     0.373     R41C28B.F0 to    R41C28A.LSR IQSerializer_0/n2974 (to serial_clk_c)
                  --------
                    2.875   (26.3% logic, 73.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     2.725     R38C31A.Q0 to    R29C16A.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R41C28A.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.268ns (weighted slack = 2.536ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/FSK_Q__i6  (from top_test2_c -)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge_15  (to serial_clk_c -)

   Delay:               3.529ns  (38.3% logic, 61.7% route), 4 logic levels.

 Constraint Details:

      3.529ns physical path delay fskModule_0/SLICE_73 to IQSerializer_0/SLICE_27 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 1.268ns

 Physical Path Details:

      Data path fskModule_0/SLICE_73 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.485    R44C27A.CLK to     R44C27A.Q1 fskModule_0/SLICE_73 (from top_test2_c)
ROUTE         2     1.014     R44C27A.Q1 to     R43C28D.B0 fskModule_Q_6
CTOOFX_DEL  ---     0.398     R43C28D.B0 to   R43C28D.OFX0 IQSerializer_0/i5068/SLICE_177
ROUTE         1     0.604   R43C28D.OFX0 to     R42C28A.C1 IQSerializer_0/n6496
CTOF_DEL    ---     0.234     R42C28A.C1 to     R42C28A.F1 IQSerializer_0/SLICE_27
ROUTE         1     0.560     R42C28A.F1 to     R42C28A.B0 IQSerializer_0/n6332
CTOF_DEL    ---     0.234     R42C28A.B0 to     R42C28A.F0 IQSerializer_0/SLICE_27
ROUTE         1     0.000     R42C28A.F0 to    R42C28A.DI0 IQSerializer_0/DEDFF_0/Q2 (to serial_clk_c)
                  --------
                    3.529   (38.3% logic, 61.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to fskModule_0/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     2.725     R38C31A.Q0 to    R44C27A.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R42C28A.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.496ns (weighted slack = 2.992ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/FSK_Q__i2  (from top_test2_c -)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge_15  (to serial_clk_c -)

   Delay:               3.301ns  (40.9% logic, 59.1% route), 4 logic levels.

 Constraint Details:

      3.301ns physical path delay fskModule_0/SLICE_72 to IQSerializer_0/SLICE_27 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 1.496ns

 Physical Path Details:

      Data path fskModule_0/SLICE_72 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.485    R44C28C.CLK to     R44C28C.Q1 fskModule_0/SLICE_72 (from top_test2_c)
ROUTE         2     0.786     R44C28C.Q1 to     R43C28D.B1 fskModule_Q_2
CTOOFX_DEL  ---     0.398     R43C28D.B1 to   R43C28D.OFX0 IQSerializer_0/i5068/SLICE_177
ROUTE         1     0.604   R43C28D.OFX0 to     R42C28A.C1 IQSerializer_0/n6496
CTOF_DEL    ---     0.234     R42C28A.C1 to     R42C28A.F1 IQSerializer_0/SLICE_27
ROUTE         1     0.560     R42C28A.F1 to     R42C28A.B0 IQSerializer_0/n6332
CTOF_DEL    ---     0.234     R42C28A.B0 to     R42C28A.F0 IQSerializer_0/SLICE_27
ROUTE         1     0.000     R42C28A.F0 to    R42C28A.DI0 IQSerializer_0/DEDFF_0/Q2 (to serial_clk_c)
                  --------
                    3.301   (40.9% logic, 59.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to fskModule_0/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     2.725     R38C31A.Q0 to    R44C28C.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R42C28A.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.521ns (weighted slack = 3.042ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/FSK_I__i8  (from top_test2_c -)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge_15  (to serial_clk_c -)

   Delay:               3.276ns  (41.3% logic, 58.7% route), 4 logic levels.

 Constraint Details:

      3.276ns physical path delay fskModule_0/SLICE_71 to IQSerializer_0/SLICE_27 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 1.521ns

 Physical Path Details:

      Data path fskModule_0/SLICE_71 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R40C28B.CLK to     R40C28B.Q0 fskModule_0/SLICE_71 (from top_test2_c)
ROUTE         3     0.764     R40C28B.Q0 to     R40C28C.B1 fskModule_I_8
CTOOFX_DEL  ---     0.398     R40C28C.B1 to   R40C28C.OFX0 IQSerializer_0/i5070/SLICE_176
ROUTE         1     0.598   R40C28C.OFX0 to     R42C28A.D1 IQSerializer_0/n6499
CTOF_DEL    ---     0.234     R42C28A.D1 to     R42C28A.F1 IQSerializer_0/SLICE_27
ROUTE         1     0.560     R42C28A.F1 to     R42C28A.B0 IQSerializer_0/n6332
CTOF_DEL    ---     0.234     R42C28A.B0 to     R42C28A.F0 IQSerializer_0/SLICE_27
ROUTE         1     0.000     R42C28A.F0 to    R42C28A.DI0 IQSerializer_0/DEDFF_0/Q2 (to serial_clk_c)
                  --------
                    3.276   (41.3% logic, 58.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to fskModule_0/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     2.725     R38C31A.Q0 to    R40C28B.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R42C28A.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.521ns (weighted slack = 3.042ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/FSK_I__i8  (from top_test2_c -)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge_15  (to serial_clk_c -)

   Delay:               3.276ns  (41.3% logic, 58.7% route), 4 logic levels.

 Constraint Details:

      3.276ns physical path delay fskModule_0/SLICE_71 to IQSerializer_0/SLICE_27 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 1.521ns

 Physical Path Details:

      Data path fskModule_0/SLICE_71 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R40C28B.CLK to     R40C28B.Q0 fskModule_0/SLICE_71 (from top_test2_c)
ROUTE         3     0.764     R40C28B.Q0 to     R40C28C.B0 fskModule_I_8
CTOOFX_DEL  ---     0.398     R40C28C.B0 to   R40C28C.OFX0 IQSerializer_0/i5070/SLICE_176
ROUTE         1     0.598   R40C28C.OFX0 to     R42C28A.D1 IQSerializer_0/n6499
CTOF_DEL    ---     0.234     R42C28A.D1 to     R42C28A.F1 IQSerializer_0/SLICE_27
ROUTE         1     0.560     R42C28A.F1 to     R42C28A.B0 IQSerializer_0/n6332
CTOF_DEL    ---     0.234     R42C28A.B0 to     R42C28A.F0 IQSerializer_0/SLICE_27
ROUTE         1     0.000     R42C28A.F0 to    R42C28A.DI0 IQSerializer_0/DEDFF_0/Q2 (to serial_clk_c)
                  --------
                    3.276   (41.3% logic, 58.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to fskModule_0/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     2.725     R38C31A.Q0 to    R40C28B.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R42C28A.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.596ns (weighted slack = 3.192ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/start_57  (from top_test2_c +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge_15  (to serial_clk_c -)

   Delay:               2.514ns  (20.8% logic, 79.2% route), 1 logic levels.

 Constraint Details:

      2.514ns physical path delay SLICE_36 to IQSerializer_0/SLICE_27 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
      0.455ns LSR_SET requirement (totaling 4.110ns) by 1.596ns

 Physical Path Details:

      Data path SLICE_36 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R29C16A.CLK to     R29C16A.Q0 SLICE_36 (from top_test2_c)
ROUTE         7     1.992     R29C16A.Q0 to    R42C28A.LSR IQSerializer_start (to serial_clk_c)
                  --------
                    2.514   (20.8% logic, 79.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     2.725     R38C31A.Q0 to    R29C16A.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R42C28A.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.596ns (weighted slack = 3.192ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/start_57  (from top_test2_c +)
   Destination:    FF         Data in        IQSerializer_0/current_state_FSM_i2  (to serial_clk_c -)
                   FF                        IQSerializer_0/current_state_FSM_i3

   Delay:               2.514ns  (20.8% logic, 79.2% route), 1 logic levels.

 Constraint Details:

      2.514ns physical path delay SLICE_36 to IQSerializer_0/SLICE_34 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
      0.455ns LSR_SET requirement (totaling 4.110ns) by 1.596ns

 Physical Path Details:

      Data path SLICE_36 to IQSerializer_0/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R29C16A.CLK to     R29C16A.Q0 SLICE_36 (from top_test2_c)
ROUTE         7     1.992     R29C16A.Q0 to    R42C28B.LSR IQSerializer_start (to serial_clk_c)
                  --------
                    2.514   (20.8% logic, 79.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     2.725     R38C31A.Q0 to    R29C16A.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2D.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R42C28B.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

Report:   72.971MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "pll_clko_I_0/CLKIt" 32.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: PERIOD PORT "top_clk" 31.250000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.742ns (weighted slack = 7.484ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_945__i6  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i4_1751_1752_reset  (to top_test0_c -)

   Delay:              15.248ns  (21.4% logic, 78.6% route), 12 logic levels.

 Constraint Details:

     15.248ns physical path delay clockDivider_0/SLICE_22 to spi_0/spi_slave_0/SLICE_196 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 3.742ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_22 to spi_0/spi_slave_0/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R28C15D.CLK to     R28C15D.Q1 clockDivider_0/SLICE_22 (from serial_clk_c)
ROUTE         2     1.252     R28C15D.Q1 to     R29C15A.A1 clockDivider_0/lockCounter_6
CTOF_DEL    ---     0.234     R29C15A.A1 to     R29C15A.F1 clockDivider_0/SLICE_229
ROUTE         1     1.016     R29C15A.F1 to     R29C15B.B1 clockDivider_0/n5533
CTOF_DEL    ---     0.234     R29C15B.B1 to     R29C15B.F1 clockDivider_0/SLICE_219
ROUTE         2     1.454     R29C15B.F1 to     R29C16A.B1 clockDivider_0/n6459
CTOF_DEL    ---     0.234     R29C16A.B1 to     R29C16A.F1 SLICE_36
ROUTE        10     1.229     R29C16A.F1 to     R29C16A.B0 clockDivider_0/n2928
CTOF_DEL    ---     0.234     R29C16A.B0 to     R29C16A.F0 SLICE_36
ROUTE        22     0.715     R29C16A.F0 to     R33C16B.D0 clk_N_207_enable_29
CTOOFX_DEL  ---     0.398     R33C16B.D0 to   R33C16B.OFX0 spi_ctrl_0/i5058/SLICE_171
ROUTE         3     0.890   R33C16B.OFX0 to     R32C16B.D0 spi_rx_req
CTOF_DEL    ---     0.234     R32C16B.D0 to     R32C16B.F0 spi_0/spi_slave_0/SLICE_264
ROUTE         8     1.363     R32C16B.F0 to     R31C17D.C0 spi_0/spi_slave_0/n6480
CTOF_DEL    ---     0.234     R31C17D.C0 to     R31C17D.F0 SLICE_45
ROUTE         5     1.207     R31C17D.F0 to     R30C15C.B0 spi_rx_data_4
CTOF_DEL    ---     0.234     R30C15C.B0 to     R30C15C.F0 SLICE_182
ROUTE         4     0.817     R30C15C.F0 to     R30C14B.B1 spi_tx_data_4
CTOF_DEL    ---     0.234     R30C14B.B1 to     R30C14B.F1 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.569     R30C14B.F1 to     R30C14B.B0 spi_0/spi_slave_0/n6822
CTOF_DEL    ---     0.234     R30C14B.B0 to     R30C14B.F0 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.630     R30C14B.F0 to     R30C13B.C0 spi_0/spi_slave_0/tx_buf_4
CTOF_DEL    ---     0.234     R30C13B.C0 to     R30C13B.F0 spi_0/spi_slave_0/SLICE_131
ROUTE         2     0.849     R30C13B.F0 to     R30C14B.M0 spi_0/spi_slave_0/n12 (to top_test0_c)
                  --------
                   15.248   (21.4% logic, 78.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R28C15D.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     2.716     R38C32A.Q0 to    R30C14B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.750ns (weighted slack = 7.500ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_945__i0  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i4_1751_1752_reset  (to top_test0_c -)

   Delay:              15.240ns  (21.4% logic, 78.6% route), 12 logic levels.

 Constraint Details:

     15.240ns physical path delay clockDivider_0/SLICE_26 to spi_0/spi_slave_0/SLICE_196 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 3.750ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_26 to spi_0/spi_slave_0/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R28C15A.CLK to     R28C15A.Q1 clockDivider_0/SLICE_26 (from serial_clk_c)
ROUTE         2     1.244     R28C15A.Q1 to     R29C15A.B1 clockDivider_0/lockCounter_0
CTOF_DEL    ---     0.234     R29C15A.B1 to     R29C15A.F1 clockDivider_0/SLICE_229
ROUTE         1     1.016     R29C15A.F1 to     R29C15B.B1 clockDivider_0/n5533
CTOF_DEL    ---     0.234     R29C15B.B1 to     R29C15B.F1 clockDivider_0/SLICE_219
ROUTE         2     1.454     R29C15B.F1 to     R29C16A.B1 clockDivider_0/n6459
CTOF_DEL    ---     0.234     R29C16A.B1 to     R29C16A.F1 SLICE_36
ROUTE        10     1.229     R29C16A.F1 to     R29C16A.B0 clockDivider_0/n2928
CTOF_DEL    ---     0.234     R29C16A.B0 to     R29C16A.F0 SLICE_36
ROUTE        22     0.715     R29C16A.F0 to     R33C16B.D0 clk_N_207_enable_29
CTOOFX_DEL  ---     0.398     R33C16B.D0 to   R33C16B.OFX0 spi_ctrl_0/i5058/SLICE_171
ROUTE         3     0.890   R33C16B.OFX0 to     R32C16B.D0 spi_rx_req
CTOF_DEL    ---     0.234     R32C16B.D0 to     R32C16B.F0 spi_0/spi_slave_0/SLICE_264
ROUTE         8     1.363     R32C16B.F0 to     R31C17D.C0 spi_0/spi_slave_0/n6480
CTOF_DEL    ---     0.234     R31C17D.C0 to     R31C17D.F0 SLICE_45
ROUTE         5     1.207     R31C17D.F0 to     R30C15C.B0 spi_rx_data_4
CTOF_DEL    ---     0.234     R30C15C.B0 to     R30C15C.F0 SLICE_182
ROUTE         4     0.817     R30C15C.F0 to     R30C14B.B1 spi_tx_data_4
CTOF_DEL    ---     0.234     R30C14B.B1 to     R30C14B.F1 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.569     R30C14B.F1 to     R30C14B.B0 spi_0/spi_slave_0/n6822
CTOF_DEL    ---     0.234     R30C14B.B0 to     R30C14B.F0 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.630     R30C14B.F0 to     R30C13B.C0 spi_0/spi_slave_0/tx_buf_4
CTOF_DEL    ---     0.234     R30C13B.C0 to     R30C13B.F0 spi_0/spi_slave_0/SLICE_131
ROUTE         2     0.849     R30C13B.F0 to     R30C14B.M0 spi_0/spi_slave_0/n12 (to top_test0_c)
                  --------
                   15.240   (21.4% logic, 78.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R28C15A.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     2.716     R38C32A.Q0 to    R30C14B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.750ns (weighted slack = 7.500ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_945__i6  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i5_1743_1744_reset  (to top_test0_c -)

   Delay:              15.240ns  (21.4% logic, 78.6% route), 12 logic levels.

 Constraint Details:

     15.240ns physical path delay clockDivider_0/SLICE_22 to spi_0/spi_slave_0/SLICE_193 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 3.750ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_22 to spi_0/spi_slave_0/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R28C15D.CLK to     R28C15D.Q1 clockDivider_0/SLICE_22 (from serial_clk_c)
ROUTE         2     1.252     R28C15D.Q1 to     R29C15A.A1 clockDivider_0/lockCounter_6
CTOF_DEL    ---     0.234     R29C15A.A1 to     R29C15A.F1 clockDivider_0/SLICE_229
ROUTE         1     1.016     R29C15A.F1 to     R29C15B.B1 clockDivider_0/n5533
CTOF_DEL    ---     0.234     R29C15B.B1 to     R29C15B.F1 clockDivider_0/SLICE_219
ROUTE         2     1.454     R29C15B.F1 to     R29C16A.B1 clockDivider_0/n6459
CTOF_DEL    ---     0.234     R29C16A.B1 to     R29C16A.F1 SLICE_36
ROUTE        10     1.229     R29C16A.F1 to     R29C16A.B0 clockDivider_0/n2928
CTOF_DEL    ---     0.234     R29C16A.B0 to     R29C16A.F0 SLICE_36
ROUTE        22     0.715     R29C16A.F0 to     R33C16B.D0 clk_N_207_enable_29
CTOOFX_DEL  ---     0.398     R33C16B.D0 to   R33C16B.OFX0 spi_ctrl_0/i5058/SLICE_171
ROUTE         3     0.890   R33C16B.OFX0 to     R32C16B.D0 spi_rx_req
CTOF_DEL    ---     0.234     R32C16B.D0 to     R32C16B.F0 spi_0/spi_slave_0/SLICE_264
ROUTE         8     1.363     R32C16B.F0 to     R31C17D.C0 spi_0/spi_slave_0/n6480
CTOF_DEL    ---     0.234     R31C17D.C0 to     R31C17D.F0 SLICE_45
ROUTE         5     1.207     R31C17D.F0 to     R30C15C.B0 spi_rx_data_4
CTOF_DEL    ---     0.234     R30C15C.B0 to     R30C15C.F0 SLICE_182
ROUTE         4     0.817     R30C15C.F0 to     R30C14B.B1 spi_tx_data_4
CTOF_DEL    ---     0.234     R30C14B.B1 to     R30C14B.F1 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.569     R30C14B.F1 to     R30C14B.B0 spi_0/spi_slave_0/n6822
CTOF_DEL    ---     0.234     R30C14B.B0 to     R30C14B.F0 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.814     R30C14B.F0 to     R30C13D.A0 spi_0/spi_slave_0/tx_buf_4
CTOF_DEL    ---     0.234     R30C13D.A0 to     R30C13D.F0 spi_0/spi_slave_0/SLICE_127
ROUTE         2     0.657     R30C13D.F0 to     R31C14A.M0 spi_0/spi_slave_0/n11 (to top_test0_c)
                  --------
                   15.240   (21.4% logic, 78.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R28C15D.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     2.716     R38C32A.Q0 to    R31C14A.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.758ns (weighted slack = 7.516ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_945__i0  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i5_1743_1744_reset  (to top_test0_c -)

   Delay:              15.232ns  (21.4% logic, 78.6% route), 12 logic levels.

 Constraint Details:

     15.232ns physical path delay clockDivider_0/SLICE_26 to spi_0/spi_slave_0/SLICE_193 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 3.758ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_26 to spi_0/spi_slave_0/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R28C15A.CLK to     R28C15A.Q1 clockDivider_0/SLICE_26 (from serial_clk_c)
ROUTE         2     1.244     R28C15A.Q1 to     R29C15A.B1 clockDivider_0/lockCounter_0
CTOF_DEL    ---     0.234     R29C15A.B1 to     R29C15A.F1 clockDivider_0/SLICE_229
ROUTE         1     1.016     R29C15A.F1 to     R29C15B.B1 clockDivider_0/n5533
CTOF_DEL    ---     0.234     R29C15B.B1 to     R29C15B.F1 clockDivider_0/SLICE_219
ROUTE         2     1.454     R29C15B.F1 to     R29C16A.B1 clockDivider_0/n6459
CTOF_DEL    ---     0.234     R29C16A.B1 to     R29C16A.F1 SLICE_36
ROUTE        10     1.229     R29C16A.F1 to     R29C16A.B0 clockDivider_0/n2928
CTOF_DEL    ---     0.234     R29C16A.B0 to     R29C16A.F0 SLICE_36
ROUTE        22     0.715     R29C16A.F0 to     R33C16B.D0 clk_N_207_enable_29
CTOOFX_DEL  ---     0.398     R33C16B.D0 to   R33C16B.OFX0 spi_ctrl_0/i5058/SLICE_171
ROUTE         3     0.890   R33C16B.OFX0 to     R32C16B.D0 spi_rx_req
CTOF_DEL    ---     0.234     R32C16B.D0 to     R32C16B.F0 spi_0/spi_slave_0/SLICE_264
ROUTE         8     1.363     R32C16B.F0 to     R31C17D.C0 spi_0/spi_slave_0/n6480
CTOF_DEL    ---     0.234     R31C17D.C0 to     R31C17D.F0 SLICE_45
ROUTE         5     1.207     R31C17D.F0 to     R30C15C.B0 spi_rx_data_4
CTOF_DEL    ---     0.234     R30C15C.B0 to     R30C15C.F0 SLICE_182
ROUTE         4     0.817     R30C15C.F0 to     R30C14B.B1 spi_tx_data_4
CTOF_DEL    ---     0.234     R30C14B.B1 to     R30C14B.F1 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.569     R30C14B.F1 to     R30C14B.B0 spi_0/spi_slave_0/n6822
CTOF_DEL    ---     0.234     R30C14B.B0 to     R30C14B.F0 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.814     R30C14B.F0 to     R30C13D.A0 spi_0/spi_slave_0/tx_buf_4
CTOF_DEL    ---     0.234     R30C13D.A0 to     R30C13D.F0 spi_0/spi_slave_0/SLICE_127
ROUTE         2     0.657     R30C13D.F0 to     R31C14A.M0 spi_0/spi_slave_0/n11 (to top_test0_c)
                  --------
                   15.232   (21.4% logic, 78.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R28C15A.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     2.716     R38C32A.Q0 to    R31C14A.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.848ns (weighted slack = 7.696ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_945__i6  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1763_1764_reset  (to top_test0_c -)

   Delay:              15.142ns  (21.5% logic, 78.5% route), 12 logic levels.

 Constraint Details:

     15.142ns physical path delay clockDivider_0/SLICE_22 to spi_0/spi_slave_0/SLICE_194 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 3.848ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_22 to spi_0/spi_slave_0/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R28C15D.CLK to     R28C15D.Q1 clockDivider_0/SLICE_22 (from serial_clk_c)
ROUTE         2     1.252     R28C15D.Q1 to     R29C15A.A1 clockDivider_0/lockCounter_6
CTOF_DEL    ---     0.234     R29C15A.A1 to     R29C15A.F1 clockDivider_0/SLICE_229
ROUTE         1     1.016     R29C15A.F1 to     R29C15B.B1 clockDivider_0/n5533
CTOF_DEL    ---     0.234     R29C15B.B1 to     R29C15B.F1 clockDivider_0/SLICE_219
ROUTE         2     1.454     R29C15B.F1 to     R29C16A.B1 clockDivider_0/n6459
CTOF_DEL    ---     0.234     R29C16A.B1 to     R29C16A.F1 SLICE_36
ROUTE        10     1.229     R29C16A.F1 to     R29C16A.B0 clockDivider_0/n2928
CTOF_DEL    ---     0.234     R29C16A.B0 to     R29C16A.F0 SLICE_36
ROUTE        22     0.715     R29C16A.F0 to     R33C16B.D0 clk_N_207_enable_29
CTOOFX_DEL  ---     0.398     R33C16B.D0 to   R33C16B.OFX0 spi_ctrl_0/i5058/SLICE_171
ROUTE         3     0.890   R33C16B.OFX0 to     R32C16B.D0 spi_rx_req
CTOF_DEL    ---     0.234     R32C16B.D0 to     R32C16B.F0 spi_0/spi_slave_0/SLICE_264
ROUTE         8     1.162     R32C16B.F0 to     R30C15B.D1 spi_0/spi_slave_0/n6480
CTOF_DEL    ---     0.234     R30C15B.D1 to     R30C15B.F1 SLICE_43
ROUTE         5     0.863     R30C15B.F1 to     R30C15A.D0 spi_rx_data_1
CTOF_DEL    ---     0.234     R30C15A.D0 to     R30C15A.F0 SLICE_186
ROUTE         4     1.466     R30C15A.F0 to     R31C16B.A0 spi_tx_data_1
CTOF_DEL    ---     0.234     R31C16B.A0 to     R31C16B.F0 spi_0/spi_slave_0/SLICE_194
ROUTE         2     0.200     R31C16B.F0 to     R31C16B.D1 spi_0/spi_slave_0/n6759
CTOF_DEL    ---     0.234     R31C16B.D1 to     R31C16B.F1 spi_0/spi_slave_0/SLICE_194
ROUTE         2     0.789     R31C16B.F1 to     R30C16B.B0 spi_0/spi_slave_0/tx_buf_1
CTOF_DEL    ---     0.234     R30C16B.B0 to     R30C16B.F0 spi_0/spi_slave_0/SLICE_137
ROUTE         2     0.849     R30C16B.F0 to     R31C16B.M0 spi_0/spi_slave_0/n15 (to top_test0_c)
                  --------
                   15.142   (21.5% logic, 78.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R28C15D.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     2.716     R38C32A.Q0 to    R31C16B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.856ns (weighted slack = 7.712ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_945__i0  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1763_1764_reset  (to top_test0_c -)

   Delay:              15.134ns  (21.5% logic, 78.5% route), 12 logic levels.

 Constraint Details:

     15.134ns physical path delay clockDivider_0/SLICE_26 to spi_0/spi_slave_0/SLICE_194 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 3.856ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_26 to spi_0/spi_slave_0/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R28C15A.CLK to     R28C15A.Q1 clockDivider_0/SLICE_26 (from serial_clk_c)
ROUTE         2     1.244     R28C15A.Q1 to     R29C15A.B1 clockDivider_0/lockCounter_0
CTOF_DEL    ---     0.234     R29C15A.B1 to     R29C15A.F1 clockDivider_0/SLICE_229
ROUTE         1     1.016     R29C15A.F1 to     R29C15B.B1 clockDivider_0/n5533
CTOF_DEL    ---     0.234     R29C15B.B1 to     R29C15B.F1 clockDivider_0/SLICE_219
ROUTE         2     1.454     R29C15B.F1 to     R29C16A.B1 clockDivider_0/n6459
CTOF_DEL    ---     0.234     R29C16A.B1 to     R29C16A.F1 SLICE_36
ROUTE        10     1.229     R29C16A.F1 to     R29C16A.B0 clockDivider_0/n2928
CTOF_DEL    ---     0.234     R29C16A.B0 to     R29C16A.F0 SLICE_36
ROUTE        22     0.715     R29C16A.F0 to     R33C16B.D0 clk_N_207_enable_29
CTOOFX_DEL  ---     0.398     R33C16B.D0 to   R33C16B.OFX0 spi_ctrl_0/i5058/SLICE_171
ROUTE         3     0.890   R33C16B.OFX0 to     R32C16B.D0 spi_rx_req
CTOF_DEL    ---     0.234     R32C16B.D0 to     R32C16B.F0 spi_0/spi_slave_0/SLICE_264
ROUTE         8     1.162     R32C16B.F0 to     R30C15B.D1 spi_0/spi_slave_0/n6480
CTOF_DEL    ---     0.234     R30C15B.D1 to     R30C15B.F1 SLICE_43
ROUTE         5     0.863     R30C15B.F1 to     R30C15A.D0 spi_rx_data_1
CTOF_DEL    ---     0.234     R30C15A.D0 to     R30C15A.F0 SLICE_186
ROUTE         4     1.466     R30C15A.F0 to     R31C16B.A0 spi_tx_data_1
CTOF_DEL    ---     0.234     R31C16B.A0 to     R31C16B.F0 spi_0/spi_slave_0/SLICE_194
ROUTE         2     0.200     R31C16B.F0 to     R31C16B.D1 spi_0/spi_slave_0/n6759
CTOF_DEL    ---     0.234     R31C16B.D1 to     R31C16B.F1 spi_0/spi_slave_0/SLICE_194
ROUTE         2     0.789     R31C16B.F1 to     R30C16B.B0 spi_0/spi_slave_0/tx_buf_1
CTOF_DEL    ---     0.234     R30C16B.B0 to     R30C16B.F0 spi_0/spi_slave_0/SLICE_137
ROUTE         2     0.849     R30C16B.F0 to     R31C16B.M0 spi_0/spi_slave_0/n15 (to top_test0_c)
                  --------
                   15.134   (21.5% logic, 78.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R28C15A.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     2.716     R38C32A.Q0 to    R31C16B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.862ns (weighted slack = 7.724ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_945__i6  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i2_1759_1760_reset  (to top_test0_c -)

   Delay:              15.128ns  (21.5% logic, 78.5% route), 12 logic levels.

 Constraint Details:

     15.128ns physical path delay clockDivider_0/SLICE_22 to spi_0/spi_slave_0/SLICE_192 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 3.862ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_22 to spi_0/spi_slave_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R28C15D.CLK to     R28C15D.Q1 clockDivider_0/SLICE_22 (from serial_clk_c)
ROUTE         2     1.252     R28C15D.Q1 to     R29C15A.A1 clockDivider_0/lockCounter_6
CTOF_DEL    ---     0.234     R29C15A.A1 to     R29C15A.F1 clockDivider_0/SLICE_229
ROUTE         1     1.016     R29C15A.F1 to     R29C15B.B1 clockDivider_0/n5533
CTOF_DEL    ---     0.234     R29C15B.B1 to     R29C15B.F1 clockDivider_0/SLICE_219
ROUTE         2     1.454     R29C15B.F1 to     R29C16A.B1 clockDivider_0/n6459
CTOF_DEL    ---     0.234     R29C16A.B1 to     R29C16A.F1 SLICE_36
ROUTE        10     1.229     R29C16A.F1 to     R29C16A.B0 clockDivider_0/n2928
CTOF_DEL    ---     0.234     R29C16A.B0 to     R29C16A.F0 SLICE_36
ROUTE        22     0.715     R29C16A.F0 to     R33C16B.D0 clk_N_207_enable_29
CTOOFX_DEL  ---     0.398     R33C16B.D0 to   R33C16B.OFX0 spi_ctrl_0/i5058/SLICE_171
ROUTE         3     0.890   R33C16B.OFX0 to     R32C16B.D0 spi_rx_req
CTOF_DEL    ---     0.234     R32C16B.D0 to     R32C16B.F0 spi_0/spi_slave_0/SLICE_264
ROUTE         8     1.162     R32C16B.F0 to     R30C15B.D1 spi_0/spi_slave_0/n6480
CTOF_DEL    ---     0.234     R30C15B.D1 to     R30C15B.F1 SLICE_43
ROUTE         5     0.863     R30C15B.F1 to     R30C15A.D0 spi_rx_data_1
CTOF_DEL    ---     0.234     R30C15A.D0 to     R30C15A.F0 SLICE_186
ROUTE         4     1.466     R30C15A.F0 to     R31C16B.A0 spi_tx_data_1
CTOF_DEL    ---     0.234     R31C16B.A0 to     R31C16B.F0 spi_0/spi_slave_0/SLICE_194
ROUTE         2     0.200     R31C16B.F0 to     R31C16B.D1 spi_0/spi_slave_0/n6759
CTOF_DEL    ---     0.234     R31C16B.D1 to     R31C16B.F1 spi_0/spi_slave_0/SLICE_194
ROUTE         2     1.011     R31C16B.F1 to     R31C13A.B0 spi_0/spi_slave_0/tx_buf_1
CTOF_DEL    ---     0.234     R31C13A.B0 to     R31C13A.F0 spi_0/spi_slave_0/SLICE_135
ROUTE         2     0.613     R31C13A.F0 to     R31C14C.M0 spi_0/spi_slave_0/n14 (to top_test0_c)
                  --------
                   15.128   (21.5% logic, 78.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R28C15D.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     2.716     R38C32A.Q0 to    R31C14C.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.870ns (weighted slack = 7.740ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_945__i0  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i2_1759_1760_reset  (to top_test0_c -)

   Delay:              15.120ns  (21.5% logic, 78.5% route), 12 logic levels.

 Constraint Details:

     15.120ns physical path delay clockDivider_0/SLICE_26 to spi_0/spi_slave_0/SLICE_192 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 3.870ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_26 to spi_0/spi_slave_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R28C15A.CLK to     R28C15A.Q1 clockDivider_0/SLICE_26 (from serial_clk_c)
ROUTE         2     1.244     R28C15A.Q1 to     R29C15A.B1 clockDivider_0/lockCounter_0
CTOF_DEL    ---     0.234     R29C15A.B1 to     R29C15A.F1 clockDivider_0/SLICE_229
ROUTE         1     1.016     R29C15A.F1 to     R29C15B.B1 clockDivider_0/n5533
CTOF_DEL    ---     0.234     R29C15B.B1 to     R29C15B.F1 clockDivider_0/SLICE_219
ROUTE         2     1.454     R29C15B.F1 to     R29C16A.B1 clockDivider_0/n6459
CTOF_DEL    ---     0.234     R29C16A.B1 to     R29C16A.F1 SLICE_36
ROUTE        10     1.229     R29C16A.F1 to     R29C16A.B0 clockDivider_0/n2928
CTOF_DEL    ---     0.234     R29C16A.B0 to     R29C16A.F0 SLICE_36
ROUTE        22     0.715     R29C16A.F0 to     R33C16B.D0 clk_N_207_enable_29
CTOOFX_DEL  ---     0.398     R33C16B.D0 to   R33C16B.OFX0 spi_ctrl_0/i5058/SLICE_171
ROUTE         3     0.890   R33C16B.OFX0 to     R32C16B.D0 spi_rx_req
CTOF_DEL    ---     0.234     R32C16B.D0 to     R32C16B.F0 spi_0/spi_slave_0/SLICE_264
ROUTE         8     1.162     R32C16B.F0 to     R30C15B.D1 spi_0/spi_slave_0/n6480
CTOF_DEL    ---     0.234     R30C15B.D1 to     R30C15B.F1 SLICE_43
ROUTE         5     0.863     R30C15B.F1 to     R30C15A.D0 spi_rx_data_1
CTOF_DEL    ---     0.234     R30C15A.D0 to     R30C15A.F0 SLICE_186
ROUTE         4     1.466     R30C15A.F0 to     R31C16B.A0 spi_tx_data_1
CTOF_DEL    ---     0.234     R31C16B.A0 to     R31C16B.F0 spi_0/spi_slave_0/SLICE_194
ROUTE         2     0.200     R31C16B.F0 to     R31C16B.D1 spi_0/spi_slave_0/n6759
CTOF_DEL    ---     0.234     R31C16B.D1 to     R31C16B.F1 spi_0/spi_slave_0/SLICE_194
ROUTE         2     1.011     R31C16B.F1 to     R31C13A.B0 spi_0/spi_slave_0/tx_buf_1
CTOF_DEL    ---     0.234     R31C13A.B0 to     R31C13A.F0 spi_0/spi_slave_0/SLICE_135
ROUTE         2     0.613     R31C13A.F0 to     R31C14C.M0 spi_0/spi_slave_0/n14 (to top_test0_c)
                  --------
                   15.120   (21.5% logic, 78.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R28C15A.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     2.716     R38C32A.Q0 to    R31C14C.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.935ns (weighted slack = 7.870ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_945__i3  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i4_1751_1752_reset  (to top_test0_c -)

   Delay:              15.055ns  (21.7% logic, 78.3% route), 12 logic levels.

 Constraint Details:

     15.055ns physical path delay clockDivider_0/SLICE_23 to spi_0/spi_slave_0/SLICE_196 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 3.935ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_23 to spi_0/spi_slave_0/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R28C15C.CLK to     R28C15C.Q0 clockDivider_0/SLICE_23 (from serial_clk_c)
ROUTE         2     1.056     R28C15C.Q0 to     R29C15A.C1 clockDivider_0/lockCounter_3
CTOF_DEL    ---     0.234     R29C15A.C1 to     R29C15A.F1 clockDivider_0/SLICE_229
ROUTE         1     1.016     R29C15A.F1 to     R29C15B.B1 clockDivider_0/n5533
CTOF_DEL    ---     0.234     R29C15B.B1 to     R29C15B.F1 clockDivider_0/SLICE_219
ROUTE         2     1.454     R29C15B.F1 to     R29C16A.B1 clockDivider_0/n6459
CTOF_DEL    ---     0.234     R29C16A.B1 to     R29C16A.F1 SLICE_36
ROUTE        10     1.229     R29C16A.F1 to     R29C16A.B0 clockDivider_0/n2928
CTOF_DEL    ---     0.234     R29C16A.B0 to     R29C16A.F0 SLICE_36
ROUTE        22     0.715     R29C16A.F0 to     R33C16B.D0 clk_N_207_enable_29
CTOOFX_DEL  ---     0.398     R33C16B.D0 to   R33C16B.OFX0 spi_ctrl_0/i5058/SLICE_171
ROUTE         3     0.890   R33C16B.OFX0 to     R32C16B.D0 spi_rx_req
CTOF_DEL    ---     0.234     R32C16B.D0 to     R32C16B.F0 spi_0/spi_slave_0/SLICE_264
ROUTE         8     1.363     R32C16B.F0 to     R31C17D.C0 spi_0/spi_slave_0/n6480
CTOF_DEL    ---     0.234     R31C17D.C0 to     R31C17D.F0 SLICE_45
ROUTE         5     1.207     R31C17D.F0 to     R30C15C.B0 spi_rx_data_4
CTOF_DEL    ---     0.234     R30C15C.B0 to     R30C15C.F0 SLICE_182
ROUTE         4     0.817     R30C15C.F0 to     R30C14B.B1 spi_tx_data_4
CTOF_DEL    ---     0.234     R30C14B.B1 to     R30C14B.F1 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.569     R30C14B.F1 to     R30C14B.B0 spi_0/spi_slave_0/n6822
CTOF_DEL    ---     0.234     R30C14B.B0 to     R30C14B.F0 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.630     R30C14B.F0 to     R30C13B.C0 spi_0/spi_slave_0/tx_buf_4
CTOF_DEL    ---     0.234     R30C13B.C0 to     R30C13B.F0 spi_0/spi_slave_0/SLICE_131
ROUTE         2     0.849     R30C13B.F0 to     R30C14B.M0 spi_0/spi_slave_0/n12 (to top_test0_c)
                  --------
                   15.055   (21.7% logic, 78.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R28C15C.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     2.716     R38C32A.Q0 to    R30C14B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.943ns (weighted slack = 7.886ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_945__i3  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i5_1743_1744_reset  (to top_test0_c -)

   Delay:              15.047ns  (21.7% logic, 78.3% route), 12 logic levels.

 Constraint Details:

     15.047ns physical path delay clockDivider_0/SLICE_23 to spi_0/spi_slave_0/SLICE_193 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 3.943ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_23 to spi_0/spi_slave_0/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R28C15C.CLK to     R28C15C.Q0 clockDivider_0/SLICE_23 (from serial_clk_c)
ROUTE         2     1.056     R28C15C.Q0 to     R29C15A.C1 clockDivider_0/lockCounter_3
CTOF_DEL    ---     0.234     R29C15A.C1 to     R29C15A.F1 clockDivider_0/SLICE_229
ROUTE         1     1.016     R29C15A.F1 to     R29C15B.B1 clockDivider_0/n5533
CTOF_DEL    ---     0.234     R29C15B.B1 to     R29C15B.F1 clockDivider_0/SLICE_219
ROUTE         2     1.454     R29C15B.F1 to     R29C16A.B1 clockDivider_0/n6459
CTOF_DEL    ---     0.234     R29C16A.B1 to     R29C16A.F1 SLICE_36
ROUTE        10     1.229     R29C16A.F1 to     R29C16A.B0 clockDivider_0/n2928
CTOF_DEL    ---     0.234     R29C16A.B0 to     R29C16A.F0 SLICE_36
ROUTE        22     0.715     R29C16A.F0 to     R33C16B.D0 clk_N_207_enable_29
CTOOFX_DEL  ---     0.398     R33C16B.D0 to   R33C16B.OFX0 spi_ctrl_0/i5058/SLICE_171
ROUTE         3     0.890   R33C16B.OFX0 to     R32C16B.D0 spi_rx_req
CTOF_DEL    ---     0.234     R32C16B.D0 to     R32C16B.F0 spi_0/spi_slave_0/SLICE_264
ROUTE         8     1.363     R32C16B.F0 to     R31C17D.C0 spi_0/spi_slave_0/n6480
CTOF_DEL    ---     0.234     R31C17D.C0 to     R31C17D.F0 SLICE_45
ROUTE         5     1.207     R31C17D.F0 to     R30C15C.B0 spi_rx_data_4
CTOF_DEL    ---     0.234     R30C15C.B0 to     R30C15C.F0 SLICE_182
ROUTE         4     0.817     R30C15C.F0 to     R30C14B.B1 spi_tx_data_4
CTOF_DEL    ---     0.234     R30C14B.B1 to     R30C14B.F1 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.569     R30C14B.F1 to     R30C14B.B0 spi_0/spi_slave_0/n6822
CTOF_DEL    ---     0.234     R30C14B.B0 to     R30C14B.F0 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.814     R30C14B.F0 to     R30C13D.A0 spi_0/spi_slave_0/tx_buf_4
CTOF_DEL    ---     0.234     R30C13D.A0 to     R30C13D.F0 spi_0/spi_slave_0/SLICE_127
ROUTE         2     0.657     R30C13D.F0 to     R31C14A.M0 spi_0/spi_slave_0/n11 (to top_test0_c)
                  --------
                   15.047   (21.7% logic, 78.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R28C15C.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     2.716     R38C32A.Q0 to    R31C14A.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

Report:   23.766ns is the minimum period for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "serial_clk_c" 64.000000  |             |             |
MHz ;                                   |   64.000 MHz|   72.971 MHz|   2  
                                        |             |             |
FREQUENCY NET "pll_clko_I_0/CLKIt"      |             |             |
32.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
PERIOD PORT "top_clk" 31.250000 ns ;    |    31.250 ns|    23.766 ns|  12  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 5 clocks:

Clock Domain: pll_clko_I_0/CLKIt   Source: pll_clko_I_0/PLLRefcs_0.PLLCSOUT   Loads: 1
   No transfer within this clock domain is found

Clock Domain: top_test0_c   Source: SLICE_163.Q0   Loads: 40
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_164.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 16

   Clock Domain: serial_clk_c   Source: pll_clko_I_0/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 19

Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_164.Q0   Loads: 91
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test0_c   Source: SLICE_163.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 9

   Clock Domain: top_test6_c   Source: fskModule_0/SLICE_168.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 6

   Clock Domain: serial_clk_c   Source: pll_clko_I_0/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 18

Clock Domain: top_test6_c   Source: fskModule_0/SLICE_168.Q0   Loads: 7
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_164.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 5

Clock Domain: serial_clk_c   Source: pll_clko_I_0/PLLInst_0.CLKOP   Loads: 26
   Covered under: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: top_test0_c   Source: SLICE_163.Q0
      Covered under: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;   Transfers: 2

   Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_164.Q0
      Covered under: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;   Transfers: 20


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 14238 paths, 6 nets, and 1669 connections (96.64% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Wed May 22 15:19:26 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ble_tx_impl1.twr -gui -msgset C:/work/tinysdr_fpga_ble_tx/promote.xml ble_tx_impl1.ncd ble_tx_impl1.prf 
Design file:     ble_tx_impl1.ncd
Preference file: ble_tx_impl1.prf
Device,speed:    LFE5U-25F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

33 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;
            216 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.167ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/QCounter_942__i3  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/QCounter_942__i3  (to serial_clk_c -)

   Delay:               0.284ns  (79.9% logic, 20.1% route), 2 logic levels.

 Constraint Details:

      0.284ns physical path delay IQSerializer_0/SLICE_32 to IQSerializer_0/SLICE_32 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.167ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_32 to IQSerializer_0/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R43C28A.CLK to     R43C28A.Q0 IQSerializer_0/SLICE_32 (from serial_clk_c)
ROUTE         4     0.057     R43C28A.Q0 to     R43C28A.D0 IQSerializer_0/QCounter_3
CTOF_DEL    ---     0.075     R43C28A.D0 to     R43C28A.F0 IQSerializer_0/SLICE_32
ROUTE         1     0.000     R43C28A.F0 to    R43C28A.DI0 IQSerializer_0/n22 (to serial_clk_c)
                  --------
                    0.284   (79.9% logic, 20.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R43C28A.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R43C28A.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.167ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/QCounter_942__i1  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/QCounter_942__i1  (to serial_clk_c -)

   Delay:               0.284ns  (79.9% logic, 20.1% route), 2 logic levels.

 Constraint Details:

      0.284ns physical path delay IQSerializer_0/SLICE_31 to IQSerializer_0/SLICE_31 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.167ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_31 to IQSerializer_0/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R43C28B.CLK to     R43C28B.Q0 IQSerializer_0/SLICE_31 (from serial_clk_c)
ROUTE         6     0.057     R43C28B.Q0 to     R43C28B.D0 IQSerializer_0/QCounter_1
CTOF_DEL    ---     0.075     R43C28B.D0 to     R43C28B.F0 IQSerializer_0/SLICE_31
ROUTE         1     0.000     R43C28B.F0 to    R43C28B.DI0 IQSerializer_0/n5_adj_671 (to serial_clk_c)
                  --------
                    0.284   (79.9% logic, 20.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R43C28B.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R43C28B.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.169ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/ICounter_949__i1  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/ICounter_949__i1  (to serial_clk_c -)

   Delay:               0.286ns  (79.4% logic, 20.6% route), 2 logic levels.

 Constraint Details:

      0.286ns physical path delay IQSerializer_0/SLICE_29 to IQSerializer_0/SLICE_29 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.169ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_29 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R41C28A.CLK to     R41C28A.Q0 IQSerializer_0/SLICE_29 (from serial_clk_c)
ROUTE         7     0.059     R41C28A.Q0 to     R41C28A.D0 IQSerializer_0/ICounter_1
CTOF_DEL    ---     0.075     R41C28A.D0 to     R41C28A.F0 IQSerializer_0/SLICE_29
ROUTE         1     0.000     R41C28A.F0 to    R41C28A.DI0 IQSerializer_0/n5 (to serial_clk_c)
                  --------
                    0.286   (79.4% logic, 20.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R41C28A.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R41C28A.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkOut_28  (from serial_clk_c +)
   Destination:    FF         Data in        clockDivider_0/clkOut_28  (to serial_clk_c +)

   Delay:               0.293ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay clockDivider_0/SLICE_164 to clockDivider_0/SLICE_164 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_164 to clockDivider_0/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164 (from serial_clk_c)
ROUTE        91     0.056     R38C31A.Q0 to     R38C31A.D0 top_test2_c
CTOF_DEL    ---     0.075     R38C31A.D0 to     R38C31A.F0 clockDivider_0/SLICE_164
ROUTE         1     0.000     R38C31A.F0 to    R38C31A.DI0 clockDivider_0/clkOut_N_183 (to serial_clk_c)
                  --------
                    0.293   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to clockDivider_0/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to clockDivider_0/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/ICounter_949__i3  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/ICounter_949__i3  (to serial_clk_c -)

   Delay:               0.298ns  (76.2% logic, 23.8% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay IQSerializer_0/SLICE_30 to IQSerializer_0/SLICE_30 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.181ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_30 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R41C28C.CLK to     R41C28C.Q0 IQSerializer_0/SLICE_30 (from serial_clk_c)
ROUTE         8     0.071     R41C28C.Q0 to     R41C28C.C0 IQSerializer_0/ICounter_3
CTOF_DEL    ---     0.075     R41C28C.C0 to     R41C28C.F0 IQSerializer_0/SLICE_30
ROUTE         1     0.000     R41C28C.F0 to    R41C28C.DI0 IQSerializer_0/n5189 (to serial_clk_c)
                  --------
                    0.298   (76.2% logic, 23.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R41C28C.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R41C28C.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/current_state_FSM_i1  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/current_state_FSM_i0  (to serial_clk_c -)

   Delay:               0.347ns  (65.4% logic, 34.6% route), 2 logic levels.

 Constraint Details:

      0.347ns physical path delay IQSerializer_0/SLICE_35 to IQSerializer_0/SLICE_35 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.230ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_35 to IQSerializer_0/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R42C28C.CLK to     R42C28C.Q0 IQSerializer_0/SLICE_35 (from serial_clk_c)
ROUTE         3     0.120     R42C28C.Q0 to     R42C28C.D1 IQSerializer_0/next_state_3__N_454
CTOF_DEL    ---     0.075     R42C28C.D1 to     R42C28C.F1 IQSerializer_0/SLICE_35
ROUTE         1     0.000     R42C28C.F1 to    R42C28C.DI1 IQSerializer_0/n2565 (to serial_clk_c)
                  --------
                    0.347   (65.4% logic, 34.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R42C28C.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R42C28C.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.232ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/ICounter_949__i2  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/ICounter_949__i3  (to serial_clk_c -)

   Delay:               0.349ns  (64.8% logic, 35.2% route), 2 logic levels.

 Constraint Details:

      0.349ns physical path delay IQSerializer_0/SLICE_29 to IQSerializer_0/SLICE_30 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.232ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_29 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.151    R41C28A.CLK to     R41C28A.Q1 IQSerializer_0/SLICE_29 (from serial_clk_c)
ROUTE         7     0.123     R41C28A.Q1 to     R41C28C.D0 IQSerializer_0/ICounter_2
CTOF_DEL    ---     0.075     R41C28C.D0 to     R41C28C.F0 IQSerializer_0/SLICE_30
ROUTE         1     0.000     R41C28C.F0 to    R41C28C.DI0 IQSerializer_0/n5189 (to serial_clk_c)
                  --------
                    0.349   (64.8% logic, 35.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R41C28A.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R41C28C.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/ICounter_949__i3  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/current_state_FSM_i1  (to serial_clk_c -)

   Delay:               0.359ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay IQSerializer_0/SLICE_30 to IQSerializer_0/SLICE_35 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.242ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_30 to IQSerializer_0/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R41C28C.CLK to     R41C28C.Q0 IQSerializer_0/SLICE_30 (from serial_clk_c)
ROUTE         8     0.132     R41C28C.Q0 to     R42C28C.D0 IQSerializer_0/ICounter_3
CTOF_DEL    ---     0.075     R42C28C.D0 to     R42C28C.F0 IQSerializer_0/SLICE_35
ROUTE         1     0.000     R42C28C.F0 to    R42C28C.DI0 IQSerializer_0/n917 (to serial_clk_c)
                  --------
                    0.359   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R41C28C.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R42C28C.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/current_state_FSM_i4  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge_15  (to serial_clk_c -)

   Delay:               0.361ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      0.361ns physical path delay SLICE_33 to IQSerializer_0/SLICE_27 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.244ns

 Physical Path Details:

      Data path SLICE_33 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R42C28D.CLK to     R42C28D.Q0 SLICE_33 (from serial_clk_c)
ROUTE         2     0.134     R42C28D.Q0 to     R42C28A.D0 IQSerializer_0/next_state_3__N_450
CTOF_DEL    ---     0.075     R42C28A.D0 to     R42C28A.F0 IQSerializer_0/SLICE_27
ROUTE         1     0.000     R42C28A.F0 to    R42C28A.DI0 IQSerializer_0/DEDFF_0/Q2 (to serial_clk_c)
                  --------
                    0.361   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R42C28D.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R42C28A.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/current_state_FSM_i4  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/current_state_FSM_i3  (to serial_clk_c -)

   Delay:               0.361ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      0.361ns physical path delay SLICE_33 to IQSerializer_0/SLICE_34 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.244ns

 Physical Path Details:

      Data path SLICE_33 to IQSerializer_0/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R42C28D.CLK to     R42C28D.Q0 SLICE_33 (from serial_clk_c)
ROUTE         2     0.134     R42C28D.Q0 to     R42C28B.D0 IQSerializer_0/next_state_3__N_450
CTOF_DEL    ---     0.075     R42C28B.D0 to     R42C28B.F0 IQSerializer_0/SLICE_34
ROUTE         1     0.000     R42C28B.F0 to    R42C28B.DI0 IQSerializer_0/n913 (to serial_clk_c)
                  --------
                    0.361   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R42C28D.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R42C28B.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "pll_clko_I_0/CLKIt" 32.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: PERIOD PORT "top_clk" 31.250000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.006ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetReader_0/mod_current_state_i1  (from top_test2_c +)
   Destination:    FF         Data in        packetReader_0/symCounter_i0_i2  (to top_test6_c +)
                   FF                        packetReader_0/symCounter_i0_i1

   Delay:               0.496ns  (47.8% logic, 52.2% route), 2 logic levels.

 Constraint Details:

      0.496ns physical path delay packetReader_0/SLICE_99 to packetReader_0/SLICE_102 meets
      0.060ns CE_HLD and
      0.000ns delay constraint less
     -0.430ns skew less
      0.000ns feedback compensation requirement (totaling 0.490ns) by 0.006ns

 Physical Path Details:

      Data path packetReader_0/SLICE_99 to packetReader_0/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R31C25B.CLK to     R31C25B.Q0 packetReader_0/SLICE_99 (from top_test2_c)
ROUTE        23     0.136     R31C25B.Q0 to     R32C25B.D1 packetReader_0/mod_current_state_0
CTOF_DEL    ---     0.075     R32C25B.D1 to     R32C25B.F1 packetReader_0/SLICE_96
ROUTE         1     0.123     R32C25B.F1 to     R32C25C.CE packetReader_0/top_test6_c_enable_2 (to top_test6_c)
                  --------
                    0.496   (47.8% logic, 52.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to packetReader_0/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     0.863     R38C31A.Q0 to    R31C25B.CLK top_test2_c
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to packetReader_0/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     0.863     R38C31A.Q0 to    R32C24A.CLK top_test2_c
REG_DEL     ---     0.182    R32C24A.CLK to     R32C24A.Q0 fskModule_0/SLICE_168
ROUTE         7     0.248     R32C24A.Q0 to    R32C25C.CLK top_test6_c
                  --------
                    3.553   (27.7% logic, 72.3% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.012ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_110  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/trdy_231  (to top_test0_c +)

   Delay:               1.123ns  (27.8% logic, 72.2% route), 3 logic levels.

 Constraint Details:

      1.123ns physical path delay SLICE_180 to spi_0/spi_slave_0/SLICE_153 meets
      0.060ns CE_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 1.111ns) by 0.012ns

 Physical Path Details:

      Data path SLICE_180 to spi_0/spi_slave_0/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R31C15B.CLK to     R31C15B.Q0 SLICE_180 (from serial_clk_c)
ROUTE        29     0.464     R31C15B.Q0 to     R33C15D.A0 spi_next_state_3_N_515_3
CTOF_DEL    ---     0.075     R33C15D.A0 to     R33C15D.F0 spi_0/spi_slave_0/SLICE_211
ROUTE         2     0.224     R33C15D.F0 to     R33C15A.B1 spi_0/spi_slave_0/trdy_N_619
CTOF_DEL    ---     0.075     R33C15A.B1 to     R33C15A.F1 spi_0/spi_slave_0/SLICE_208
ROUTE         1     0.123     R33C15A.F1 to     R33C15C.CE spi_0/spi_slave_0/top_test0_c_enable_3 (to top_test0_c)
                  --------
                    1.123   (27.8% logic, 72.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R31C15B.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     0.859     R38C32A.Q0 to    R33C15C.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.017ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_110  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1763_1764_set  (to top_test0_c -)

   Delay:               1.185ns  (39.0% logic, 61.0% route), 5 logic levels.

 Constraint Details:

      1.185ns physical path delay SLICE_180 to spi_0/spi_slave_0/SLICE_137 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 1.168ns) by 0.017ns

 Physical Path Details:

      Data path SLICE_180 to spi_0/spi_slave_0/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R31C15B.CLK to     R31C15B.Q0 SLICE_180 (from serial_clk_c)
ROUTE        29     0.385     R31C15B.Q0 to     R30C16A.A0 spi_next_state_3_N_515_3
CTOF_DEL    ---     0.075     R30C16A.A0 to     R30C16A.F0 spi_0/spi_slave_0/SLICE_197
ROUTE         8     0.058     R30C16A.F0 to     R30C16A.D1 spi_0/spi_slave_0/n6489
CTOF_DEL    ---     0.075     R30C16A.D1 to     R30C16A.F1 spi_0/spi_slave_0/SLICE_197
ROUTE         2     0.158     R30C16A.F1 to     R30C16B.B1 spi_0/spi_slave_0/n6756
CTOF_DEL    ---     0.075     R30C16B.B1 to     R30C16B.F1 spi_0/spi_slave_0/SLICE_137
ROUTE         2     0.120     R30C16B.F1 to     R30C16B.D0 spi_0/spi_slave_0/tx_buf_0
CTOF_DEL    ---     0.075     R30C16B.D0 to     R30C16B.F0 spi_0/spi_slave_0/SLICE_137
ROUTE         2     0.002     R30C16B.F0 to    R30C16B.DI0 spi_0/spi_slave_0/n15 (to top_test0_c)
                  --------
                    1.185   (39.0% logic, 61.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R31C15B.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     0.859     R38C32A.Q0 to    R30C16B.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_110  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i0_1747_1748_set  (to top_test0_c -)

   Delay:               0.825ns  (28.7% logic, 71.3% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_180 to spi_0/spi_slave_0/SLICE_129 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.022ns

 Physical Path Details:

      Data path SLICE_180 to spi_0/spi_slave_0/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R31C15B.CLK to     R31C15B.Q0 SLICE_180 (from serial_clk_c)
ROUTE        29     0.385     R31C15B.Q0 to     R30C16D.A1 spi_next_state_3_N_515_3
CTOF_DEL    ---     0.075     R30C16D.A1 to     R30C16D.F1 SLICE_183
ROUTE         1     0.203     R30C16D.F1 to    R29C16C.LSR spi_0/spi_slave_0/n6449 (to top_test0_c)
                  --------
                    0.825   (28.7% logic, 71.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R31C15B.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     0.859     R38C32A.Q0 to    R29C16C.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.035ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetReader_0/mod_current_state_i2  (from top_test2_c +)
   Destination:    FF         Data in        packetReader_0/symCounter_i0_i0  (to top_test6_c +)

   Delay:               0.583ns  (44.4% logic, 55.6% route), 2 logic levels.

 Constraint Details:

      0.583ns physical path delay packetReader_0/SLICE_100 to packetReader_0/SLICE_101 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
     -0.430ns skew less
      0.000ns feedback compensation requirement (totaling 0.548ns) by 0.035ns

 Physical Path Details:

      Data path packetReader_0/SLICE_100 to packetReader_0/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R31C24B.CLK to     R31C24B.Q0 packetReader_0/SLICE_100 (from top_test2_c)
ROUTE        31     0.324     R31C24B.Q0 to     R32C25D.C0 packetReader_0/mod_current_state_1
CTOOFX_DEL  ---     0.097     R32C25D.C0 to   R32C25D.OFX0 packetReader_0/SLICE_101
ROUTE         1     0.000   R32C25D.OFX0 to    R32C25D.DI0 packetReader_0/n6502 (to top_test6_c)
                  --------
                    0.583   (44.4% logic, 55.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to packetReader_0/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     0.863     R38C31A.Q0 to    R31C24B.CLK top_test2_c
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to packetReader_0/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     0.863     R38C31A.Q0 to    R32C24A.CLK top_test2_c
REG_DEL     ---     0.182    R32C24A.CLK to     R32C24A.Q0 fskModule_0/SLICE_168
ROUTE         7     0.248     R32C24A.Q0 to    R32C25D.CLK top_test6_c
                  --------
                    3.553   (27.7% logic, 72.3% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.035ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetReader_0/mod_current_state_i2  (from top_test2_c +)
   Destination:    FF         Data in        packetReader_0/symCounter_i0_i0  (to top_test6_c +)

   Delay:               0.583ns  (44.4% logic, 55.6% route), 2 logic levels.

 Constraint Details:

      0.583ns physical path delay packetReader_0/SLICE_100 to packetReader_0/SLICE_101 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
     -0.430ns skew less
      0.000ns feedback compensation requirement (totaling 0.548ns) by 0.035ns

 Physical Path Details:

      Data path packetReader_0/SLICE_100 to packetReader_0/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R31C24B.CLK to     R31C24B.Q0 packetReader_0/SLICE_100 (from top_test2_c)
ROUTE        31     0.324     R31C24B.Q0 to     R32C25D.C1 packetReader_0/mod_current_state_1
CTOOFX_DEL  ---     0.097     R32C25D.C1 to   R32C25D.OFX0 packetReader_0/SLICE_101
ROUTE         1     0.000   R32C25D.OFX0 to    R32C25D.DI0 packetReader_0/n6502 (to top_test6_c)
                  --------
                    0.583   (44.4% logic, 55.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to packetReader_0/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     0.863     R38C31A.Q0 to    R31C24B.CLK top_test2_c
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to packetReader_0/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_164
ROUTE        91     0.863     R38C31A.Q0 to    R32C24A.CLK top_test2_c
REG_DEL     ---     0.182    R32C24A.CLK to     R32C24A.Q0 fskModule_0/SLICE_168
ROUTE         7     0.248     R32C24A.Q0 to    R32C25D.CLK top_test6_c
                  --------
                    3.553   (27.7% logic, 72.3% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.038ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_110  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i7_1767_1768_set  (to top_test0_c -)

   Delay:               0.841ns  (28.2% logic, 71.8% route), 2 logic levels.

 Constraint Details:

      0.841ns physical path delay SLICE_180 to spi_0/spi_slave_0/SLICE_139 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.038ns

 Physical Path Details:

      Data path SLICE_180 to spi_0/spi_slave_0/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R31C15B.CLK to     R31C15B.Q0 SLICE_180 (from serial_clk_c)
ROUTE        29     0.468     R31C15B.Q0 to     R32C14A.B1 spi_next_state_3_N_515_3
CTOF_DEL    ---     0.075     R32C14A.B1 to     R32C14A.F1 SLICE_181
ROUTE         1     0.136     R32C14A.F1 to    R32C13B.LSR spi_0/spi_slave_0/n6450 (to top_test0_c)
                  --------
                    0.841   (28.2% logic, 71.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R31C15B.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     0.859     R38C32A.Q0 to    R32C13B.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.039ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_110  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i3_1755_1756_set  (to top_test0_c -)

   Delay:               0.842ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      0.842ns physical path delay SLICE_180 to spi_0/spi_slave_0/SLICE_133 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.039ns

 Physical Path Details:

      Data path SLICE_180 to spi_0/spi_slave_0/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R31C15B.CLK to     R31C15B.Q0 SLICE_180 (from serial_clk_c)
ROUTE        29     0.402     R31C15B.Q0 to     R30C14A.B0 spi_next_state_3_N_515_3
CTOF_DEL    ---     0.075     R30C14A.B0 to     R30C14A.F0 spi_0/spi_slave_0/SLICE_223
ROUTE         1     0.203     R30C14A.F0 to    R29C14D.LSR spi_0/spi_slave_0/n6445 (to top_test0_c)
                  --------
                    0.842   (28.1% logic, 71.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R31C15B.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     0.859     R38C32A.Q0 to    R29C14D.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.042ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_110  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i5_1743_1744_set  (to top_test0_c -)

   Delay:               0.845ns  (28.0% logic, 72.0% route), 2 logic levels.

 Constraint Details:

      0.845ns physical path delay SLICE_180 to spi_0/spi_slave_0/SLICE_127 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.042ns

 Physical Path Details:

      Data path SLICE_180 to spi_0/spi_slave_0/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R31C15B.CLK to     R31C15B.Q0 SLICE_180 (from serial_clk_c)
ROUTE        29     0.324     R31C15B.Q0 to     R31C15C.B1 spi_next_state_3_N_515_3
CTOF_DEL    ---     0.075     R31C15C.B1 to     R31C15C.F1 spi_0/spi_slave_0/SLICE_221
ROUTE         1     0.284     R31C15C.F1 to    R30C13D.LSR spi_0/spi_slave_0/n6457 (to top_test0_c)
                  --------
                    0.845   (28.0% logic, 72.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R31C15B.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     0.859     R38C32A.Q0 to    R30C13D.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.051ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_110  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/miso_268  (to top_test0_c -)

   Delay:               1.219ns  (33.6% logic, 66.4% route), 4 logic levels.

 Constraint Details:

      1.219ns physical path delay SLICE_180 to spi_0/spi_slave_0/SLICE_125 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 1.168ns) by 0.051ns

 Physical Path Details:

      Data path SLICE_180 to spi_0/spi_slave_0/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R31C15B.CLK to     R31C15B.Q0 SLICE_180 (from serial_clk_c)
ROUTE        29     0.464     R31C15B.Q0 to     R33C15D.A0 spi_next_state_3_N_515_3
CTOF_DEL    ---     0.075     R33C15D.A0 to     R33C15D.F0 spi_0/spi_slave_0/SLICE_211
ROUTE         2     0.122     R33C15D.F0 to     R33C15D.D1 spi_0/spi_slave_0/trdy_N_619
CTOF_DEL    ---     0.075     R33C15D.D1 to     R33C15D.F1 spi_0/spi_slave_0/SLICE_211
ROUTE         1     0.224     R33C15D.F1 to     R33C13B.A0 spi_0/spi_slave_0/n5527
CTOOFX_DEL  ---     0.097     R33C13B.A0 to   R33C13B.OFX0 spi_0/spi_slave_0/SLICE_125
ROUTE         1     0.000   R33C13B.OFX0 to    R33C13B.DI0 spi_0/spi_slave_0/miso_N_655 (to top_test0_c)
                  --------
                    1.219   (33.6% logic, 66.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R31C15B.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_163
ROUTE        40     0.859     R38C32A.Q0 to    R33C13B.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "serial_clk_c" 64.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.167 ns|   2  
                                        |             |             |
FREQUENCY NET "pll_clko_I_0/CLKIt"      |             |             |
32.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
PERIOD PORT "top_clk" 31.250000 ns ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 5 clocks:

Clock Domain: pll_clko_I_0/CLKIt   Source: pll_clko_I_0/PLLRefcs_0.PLLCSOUT   Loads: 1
   No transfer within this clock domain is found

Clock Domain: top_test0_c   Source: SLICE_163.Q0   Loads: 40
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_164.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 16

   Clock Domain: serial_clk_c   Source: pll_clko_I_0/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 19

Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_164.Q0   Loads: 91
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test0_c   Source: SLICE_163.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 9

   Clock Domain: top_test6_c   Source: fskModule_0/SLICE_168.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 6

   Clock Domain: serial_clk_c   Source: pll_clko_I_0/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 18

Clock Domain: top_test6_c   Source: fskModule_0/SLICE_168.Q0   Loads: 7
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_164.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 5

Clock Domain: serial_clk_c   Source: pll_clko_I_0/PLLInst_0.CLKOP   Loads: 26
   Covered under: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: top_test0_c   Source: SLICE_163.Q0
      Covered under: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;   Transfers: 2

   Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_164.Q0
      Covered under: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;   Transfers: 20


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 14238 paths, 6 nets, and 1669 connections (96.64% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

