|project
CLOCK_50_I => CLOCK_50_I.IN5
PUSH_BUTTON_I[0] => PUSH_BUTTON_I[0].IN1
PUSH_BUTTON_I[1] => PUSH_BUTTON_I[1].IN1
PUSH_BUTTON_I[2] => PUSH_BUTTON_I[2].IN1
PUSH_BUTTON_I[3] => PUSH_BUTTON_I[3].IN1
SWITCH_I[0] => ~NO_FANOUT~
SWITCH_I[1] => ~NO_FANOUT~
SWITCH_I[2] => ~NO_FANOUT~
SWITCH_I[3] => ~NO_FANOUT~
SWITCH_I[4] => ~NO_FANOUT~
SWITCH_I[5] => ~NO_FANOUT~
SWITCH_I[6] => ~NO_FANOUT~
SWITCH_I[7] => ~NO_FANOUT~
SWITCH_I[8] => ~NO_FANOUT~
SWITCH_I[9] => ~NO_FANOUT~
SWITCH_I[10] => ~NO_FANOUT~
SWITCH_I[11] => ~NO_FANOUT~
SWITCH_I[12] => ~NO_FANOUT~
SWITCH_I[13] => ~NO_FANOUT~
SWITCH_I[14] => ~NO_FANOUT~
SWITCH_I[15] => ~NO_FANOUT~
SWITCH_I[16] => ~NO_FANOUT~
SWITCH_I[17] => resetn.IN1
SWITCH_I[17] => _.IN1
SEVEN_SEGMENT_N_O[0][0] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][1] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][2] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][3] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][4] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][5] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][6] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[1][0] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][1] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][2] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][3] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][4] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][5] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][6] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[2][0] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][1] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][2] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][3] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][4] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][5] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][6] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[3][0] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][1] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][2] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][3] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][4] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][5] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][6] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[4][0] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][1] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][2] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][3] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][4] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][5] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][6] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[5][0] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][1] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][2] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][3] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][4] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][5] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][6] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[6][0] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][1] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][2] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][3] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][4] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][5] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][6] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[7][0] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][1] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][2] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][3] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][4] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][5] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][6] <= convert_hex_to_seven_segment:unit7.converted_value
LED_GREEN_O[0] <= <VCC>
LED_GREEN_O[1] <= LED_GREEN_O[1].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[2] <= LED_GREEN_O[1].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[3] <= LED_GREEN_O.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[4] <= LED_GREEN_O.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[5] <= LED_GREEN_O.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[6] <= LED_GREEN_O.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[7] <= LED_GREEN_O.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[8] <= LED_GREEN_O.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLOCK_O <= VGA_SRAM_interface:VGA_unit.VGA_CLOCK_O
VGA_HSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_HSYNC_O
VGA_VSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_VSYNC_O
VGA_BLANK_O <= VGA_SRAM_interface:VGA_unit.VGA_BLANK_O
VGA_SYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_SYNC_O
VGA_RED_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_GREEN_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_BLUE_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
SRAM_DATA_IO[0] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[1] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[2] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[3] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[4] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[5] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[6] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[7] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[8] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[9] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[10] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[11] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[12] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[13] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[14] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[15] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_ADDRESS_O[0] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[1] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[2] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[3] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[4] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[5] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[6] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[7] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[8] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[9] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[10] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[11] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[12] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[13] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[14] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[15] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[16] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[17] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_UB_N_O <= SRAM_Controller:SRAM_unit.SRAM_UB_N_O
SRAM_LB_N_O <= SRAM_Controller:SRAM_unit.SRAM_LB_N_O
SRAM_WE_N_O <= SRAM_Controller:SRAM_unit.SRAM_WE_N_O
SRAM_CE_N_O <= SRAM_Controller:SRAM_unit.SRAM_CE_N_O
SRAM_OE_N_O <= SRAM_Controller:SRAM_unit.SRAM_OE_N_O
UART_RX_I => UART_RX_I.IN1
UART_TX_O <= <VCC>


|project|PB_Controller:PB_unit
Clock_50 => push_button_status_buf[0].CLK
Clock_50 => push_button_status_buf[1].CLK
Clock_50 => push_button_status_buf[2].CLK
Clock_50 => push_button_status_buf[3].CLK
Clock_50 => push_button_status[0].CLK
Clock_50 => push_button_status[1].CLK
Clock_50 => push_button_status[2].CLK
Clock_50 => push_button_status[3].CLK
Clock_50 => debounce_shift_reg[0][0].CLK
Clock_50 => debounce_shift_reg[0][1].CLK
Clock_50 => debounce_shift_reg[0][2].CLK
Clock_50 => debounce_shift_reg[0][3].CLK
Clock_50 => debounce_shift_reg[0][4].CLK
Clock_50 => debounce_shift_reg[0][5].CLK
Clock_50 => debounce_shift_reg[0][6].CLK
Clock_50 => debounce_shift_reg[0][7].CLK
Clock_50 => debounce_shift_reg[0][8].CLK
Clock_50 => debounce_shift_reg[0][9].CLK
Clock_50 => debounce_shift_reg[1][0].CLK
Clock_50 => debounce_shift_reg[1][1].CLK
Clock_50 => debounce_shift_reg[1][2].CLK
Clock_50 => debounce_shift_reg[1][3].CLK
Clock_50 => debounce_shift_reg[1][4].CLK
Clock_50 => debounce_shift_reg[1][5].CLK
Clock_50 => debounce_shift_reg[1][6].CLK
Clock_50 => debounce_shift_reg[1][7].CLK
Clock_50 => debounce_shift_reg[1][8].CLK
Clock_50 => debounce_shift_reg[1][9].CLK
Clock_50 => debounce_shift_reg[2][0].CLK
Clock_50 => debounce_shift_reg[2][1].CLK
Clock_50 => debounce_shift_reg[2][2].CLK
Clock_50 => debounce_shift_reg[2][3].CLK
Clock_50 => debounce_shift_reg[2][4].CLK
Clock_50 => debounce_shift_reg[2][5].CLK
Clock_50 => debounce_shift_reg[2][6].CLK
Clock_50 => debounce_shift_reg[2][7].CLK
Clock_50 => debounce_shift_reg[2][8].CLK
Clock_50 => debounce_shift_reg[2][9].CLK
Clock_50 => debounce_shift_reg[3][0].CLK
Clock_50 => debounce_shift_reg[3][1].CLK
Clock_50 => debounce_shift_reg[3][2].CLK
Clock_50 => debounce_shift_reg[3][3].CLK
Clock_50 => debounce_shift_reg[3][4].CLK
Clock_50 => debounce_shift_reg[3][5].CLK
Clock_50 => debounce_shift_reg[3][6].CLK
Clock_50 => debounce_shift_reg[3][7].CLK
Clock_50 => debounce_shift_reg[3][8].CLK
Clock_50 => debounce_shift_reg[3][9].CLK
Clock_50 => clock_1kHz_buf.CLK
Clock_50 => clock_1kHz.CLK
Clock_50 => clock_1kHz_div_count[0].CLK
Clock_50 => clock_1kHz_div_count[1].CLK
Clock_50 => clock_1kHz_div_count[2].CLK
Clock_50 => clock_1kHz_div_count[3].CLK
Clock_50 => clock_1kHz_div_count[4].CLK
Clock_50 => clock_1kHz_div_count[5].CLK
Clock_50 => clock_1kHz_div_count[6].CLK
Clock_50 => clock_1kHz_div_count[7].CLK
Clock_50 => clock_1kHz_div_count[8].CLK
Clock_50 => clock_1kHz_div_count[9].CLK
Clock_50 => clock_1kHz_div_count[10].CLK
Clock_50 => clock_1kHz_div_count[11].CLK
Clock_50 => clock_1kHz_div_count[12].CLK
Clock_50 => clock_1kHz_div_count[13].CLK
Clock_50 => clock_1kHz_div_count[14].CLK
Clock_50 => clock_1kHz_div_count[15].CLK
Resetn => debounce_shift_reg[0][0].ACLR
Resetn => debounce_shift_reg[0][1].ACLR
Resetn => debounce_shift_reg[0][2].ACLR
Resetn => debounce_shift_reg[0][3].ACLR
Resetn => debounce_shift_reg[0][4].ACLR
Resetn => debounce_shift_reg[0][5].ACLR
Resetn => debounce_shift_reg[0][6].ACLR
Resetn => debounce_shift_reg[0][7].ACLR
Resetn => debounce_shift_reg[0][8].ACLR
Resetn => debounce_shift_reg[0][9].ACLR
Resetn => debounce_shift_reg[1][0].ACLR
Resetn => debounce_shift_reg[1][1].ACLR
Resetn => debounce_shift_reg[1][2].ACLR
Resetn => debounce_shift_reg[1][3].ACLR
Resetn => debounce_shift_reg[1][4].ACLR
Resetn => debounce_shift_reg[1][5].ACLR
Resetn => debounce_shift_reg[1][6].ACLR
Resetn => debounce_shift_reg[1][7].ACLR
Resetn => debounce_shift_reg[1][8].ACLR
Resetn => debounce_shift_reg[1][9].ACLR
Resetn => debounce_shift_reg[2][0].ACLR
Resetn => debounce_shift_reg[2][1].ACLR
Resetn => debounce_shift_reg[2][2].ACLR
Resetn => debounce_shift_reg[2][3].ACLR
Resetn => debounce_shift_reg[2][4].ACLR
Resetn => debounce_shift_reg[2][5].ACLR
Resetn => debounce_shift_reg[2][6].ACLR
Resetn => debounce_shift_reg[2][7].ACLR
Resetn => debounce_shift_reg[2][8].ACLR
Resetn => debounce_shift_reg[2][9].ACLR
Resetn => debounce_shift_reg[3][0].ACLR
Resetn => debounce_shift_reg[3][1].ACLR
Resetn => debounce_shift_reg[3][2].ACLR
Resetn => debounce_shift_reg[3][3].ACLR
Resetn => debounce_shift_reg[3][4].ACLR
Resetn => debounce_shift_reg[3][5].ACLR
Resetn => debounce_shift_reg[3][6].ACLR
Resetn => debounce_shift_reg[3][7].ACLR
Resetn => debounce_shift_reg[3][8].ACLR
Resetn => debounce_shift_reg[3][9].ACLR
Resetn => clock_1kHz_div_count[0].ACLR
Resetn => clock_1kHz_div_count[1].ACLR
Resetn => clock_1kHz_div_count[2].ACLR
Resetn => clock_1kHz_div_count[3].ACLR
Resetn => clock_1kHz_div_count[4].ACLR
Resetn => clock_1kHz_div_count[5].ACLR
Resetn => clock_1kHz_div_count[6].ACLR
Resetn => clock_1kHz_div_count[7].ACLR
Resetn => clock_1kHz_div_count[8].ACLR
Resetn => clock_1kHz_div_count[9].ACLR
Resetn => clock_1kHz_div_count[10].ACLR
Resetn => clock_1kHz_div_count[11].ACLR
Resetn => clock_1kHz_div_count[12].ACLR
Resetn => clock_1kHz_div_count[13].ACLR
Resetn => clock_1kHz_div_count[14].ACLR
Resetn => clock_1kHz_div_count[15].ACLR
Resetn => clock_1kHz.PRESET
Resetn => push_button_status_buf[0].ACLR
Resetn => push_button_status_buf[1].ACLR
Resetn => push_button_status_buf[2].ACLR
Resetn => push_button_status_buf[3].ACLR
Resetn => push_button_status[0].ACLR
Resetn => push_button_status[1].ACLR
Resetn => push_button_status[2].ACLR
Resetn => push_button_status[3].ACLR
Resetn => clock_1kHz_buf.PRESET
PB_signal[0] => debounce_shift_reg[0][0].DATAIN
PB_signal[1] => debounce_shift_reg[1][0].DATAIN
PB_signal[2] => debounce_shift_reg[2][0].DATAIN
PB_signal[3] => debounce_shift_reg[3][0].DATAIN
PB_pushed[0] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[1] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[2] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[3] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE


|project|VGA_SRAM_interface:VGA_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_sram_data[0][0].ENA
VGA_enable => SRAM_address[17]~reg0.ENA
VGA_enable => SRAM_address[16]~reg0.ENA
VGA_enable => SRAM_address[15]~reg0.ENA
VGA_enable => SRAM_address[14]~reg0.ENA
VGA_enable => SRAM_address[13]~reg0.ENA
VGA_enable => SRAM_address[12]~reg0.ENA
VGA_enable => SRAM_address[11]~reg0.ENA
VGA_enable => SRAM_address[10]~reg0.ENA
VGA_enable => SRAM_address[9]~reg0.ENA
VGA_enable => SRAM_address[8]~reg0.ENA
VGA_enable => SRAM_address[7]~reg0.ENA
VGA_enable => SRAM_address[6]~reg0.ENA
VGA_enable => SRAM_address[5]~reg0.ENA
VGA_enable => SRAM_address[4]~reg0.ENA
VGA_enable => SRAM_address[3]~reg0.ENA
VGA_enable => SRAM_address[2]~reg0.ENA
VGA_enable => SRAM_address[1]~reg0.ENA
VGA_enable => SRAM_address[0]~reg0.ENA
VGA_enable => VGA_sram_data[2][15].ENA
VGA_enable => VGA_sram_data[2][14].ENA
VGA_enable => VGA_sram_data[2][13].ENA
VGA_enable => VGA_sram_data[2][12].ENA
VGA_enable => VGA_sram_data[2][11].ENA
VGA_enable => VGA_sram_data[2][10].ENA
VGA_enable => VGA_sram_data[2][9].ENA
VGA_enable => VGA_sram_data[2][8].ENA
VGA_enable => VGA_sram_data[2][7].ENA
VGA_enable => VGA_sram_data[2][6].ENA
VGA_enable => VGA_sram_data[2][5].ENA
VGA_enable => VGA_sram_data[2][4].ENA
VGA_enable => VGA_sram_data[2][3].ENA
VGA_enable => VGA_sram_data[2][2].ENA
VGA_enable => VGA_sram_data[2][1].ENA
VGA_enable => VGA_sram_data[2][0].ENA
VGA_enable => VGA_sram_data[1][15].ENA
VGA_enable => VGA_sram_data[1][14].ENA
VGA_enable => VGA_sram_data[1][13].ENA
VGA_enable => VGA_sram_data[1][12].ENA
VGA_enable => VGA_sram_data[1][11].ENA
VGA_enable => VGA_sram_data[1][10].ENA
VGA_enable => VGA_sram_data[1][9].ENA
VGA_enable => VGA_sram_data[1][8].ENA
VGA_enable => VGA_sram_data[1][7].ENA
VGA_enable => VGA_sram_data[1][6].ENA
VGA_enable => VGA_sram_data[1][5].ENA
VGA_enable => VGA_sram_data[1][4].ENA
VGA_enable => VGA_sram_data[1][3].ENA
VGA_enable => VGA_sram_data[1][2].ENA
VGA_enable => VGA_sram_data[1][1].ENA
VGA_enable => VGA_sram_data[1][0].ENA
VGA_enable => VGA_sram_data[0][15].ENA
VGA_enable => VGA_sram_data[0][14].ENA
VGA_enable => VGA_sram_data[0][13].ENA
VGA_enable => VGA_sram_data[0][12].ENA
VGA_enable => VGA_sram_data[0][11].ENA
VGA_enable => VGA_sram_data[0][10].ENA
VGA_enable => VGA_sram_data[0][9].ENA
VGA_enable => VGA_sram_data[0][8].ENA
VGA_enable => VGA_sram_data[0][7].ENA
VGA_enable => VGA_sram_data[0][6].ENA
VGA_enable => VGA_sram_data[0][5].ENA
VGA_enable => VGA_sram_data[0][4].ENA
VGA_enable => VGA_sram_data[0][3].ENA
VGA_enable => VGA_sram_data[0][2].ENA
VGA_enable => VGA_sram_data[0][1].ENA
SRAM_base_address[0] => SRAM_address.DATAB
SRAM_base_address[1] => SRAM_address.DATAB
SRAM_base_address[2] => SRAM_address.DATAB
SRAM_base_address[3] => SRAM_address.DATAB
SRAM_base_address[4] => SRAM_address.DATAB
SRAM_base_address[5] => SRAM_address.DATAB
SRAM_base_address[6] => SRAM_address.DATAB
SRAM_base_address[7] => SRAM_address.DATAB
SRAM_base_address[8] => SRAM_address.DATAB
SRAM_base_address[9] => SRAM_address.DATAB
SRAM_base_address[10] => SRAM_address.DATAB
SRAM_base_address[11] => SRAM_address.DATAB
SRAM_base_address[12] => SRAM_address.DATAB
SRAM_base_address[13] => SRAM_address.DATAB
SRAM_base_address[14] => SRAM_address.DATAB
SRAM_base_address[15] => SRAM_address.DATAB
SRAM_base_address[16] => SRAM_address.DATAB
SRAM_base_address[17] => SRAM_address.DATAB
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
VGA_CLOCK_O <= VGA_Controller:VGA_unit.oVGA_CLOCK
VGA_HSYNC_O <= VGA_Controller:VGA_unit.oVGA_H_SYNC
VGA_VSYNC_O <= VGA_Controller:VGA_unit.oVGA_V_SYNC
VGA_BLANK_O <= VGA_Controller:VGA_unit.oVGA_BLANK
VGA_SYNC_O <= VGA_Controller:VGA_unit.oVGA_SYNC
VGA_RED_O[0] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[1] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[2] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[3] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[4] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[5] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[6] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[7] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[8] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[9] <= VGA_Controller:VGA_unit.oVGA_R
VGA_GREEN_O[0] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[1] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[2] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[3] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[4] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[5] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[6] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[7] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[8] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[9] <= VGA_Controller:VGA_unit.oVGA_G
VGA_BLUE_O[0] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[1] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[2] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[3] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[4] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[5] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[6] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[7] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[8] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[9] <= VGA_Controller:VGA_unit.oVGA_B


|project|VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit
Clock => oVGA_B[0]~reg0.CLK
Clock => oVGA_B[1]~reg0.CLK
Clock => oVGA_B[2]~reg0.CLK
Clock => oVGA_B[3]~reg0.CLK
Clock => oVGA_B[4]~reg0.CLK
Clock => oVGA_B[5]~reg0.CLK
Clock => oVGA_B[6]~reg0.CLK
Clock => oVGA_B[7]~reg0.CLK
Clock => oVGA_B[8]~reg0.CLK
Clock => oVGA_B[9]~reg0.CLK
Clock => oVGA_G[0]~reg0.CLK
Clock => oVGA_G[1]~reg0.CLK
Clock => oVGA_G[2]~reg0.CLK
Clock => oVGA_G[3]~reg0.CLK
Clock => oVGA_G[4]~reg0.CLK
Clock => oVGA_G[5]~reg0.CLK
Clock => oVGA_G[6]~reg0.CLK
Clock => oVGA_G[7]~reg0.CLK
Clock => oVGA_G[8]~reg0.CLK
Clock => oVGA_G[9]~reg0.CLK
Clock => oVGA_R[0]~reg0.CLK
Clock => oVGA_R[1]~reg0.CLK
Clock => oVGA_R[2]~reg0.CLK
Clock => oVGA_R[3]~reg0.CLK
Clock => oVGA_R[4]~reg0.CLK
Clock => oVGA_R[5]~reg0.CLK
Clock => oVGA_R[6]~reg0.CLK
Clock => oVGA_R[7]~reg0.CLK
Clock => oVGA_R[8]~reg0.CLK
Clock => oVGA_R[9]~reg0.CLK
Clock => oVGA_V_SYNC~reg0.CLK
Clock => V_Cont[0].CLK
Clock => V_Cont[1].CLK
Clock => V_Cont[2].CLK
Clock => V_Cont[3].CLK
Clock => V_Cont[4].CLK
Clock => V_Cont[5].CLK
Clock => V_Cont[6].CLK
Clock => V_Cont[7].CLK
Clock => V_Cont[8].CLK
Clock => V_Cont[9].CLK
Clock => oVGA_H_SYNC~reg0.CLK
Clock => H_Cont[0].CLK
Clock => H_Cont[1].CLK
Clock => H_Cont[2].CLK
Clock => H_Cont[3].CLK
Clock => H_Cont[4].CLK
Clock => H_Cont[5].CLK
Clock => H_Cont[6].CLK
Clock => H_Cont[7].CLK
Clock => H_Cont[8].CLK
Clock => H_Cont[9].CLK
Clock => counter_enable.CLK
Clock => oVGA_CLOCK.DATAIN
Resetn => oVGA_B[0]~reg0.ACLR
Resetn => oVGA_B[1]~reg0.ACLR
Resetn => oVGA_B[2]~reg0.ACLR
Resetn => oVGA_B[3]~reg0.ACLR
Resetn => oVGA_B[4]~reg0.ACLR
Resetn => oVGA_B[5]~reg0.ACLR
Resetn => oVGA_B[6]~reg0.ACLR
Resetn => oVGA_B[7]~reg0.ACLR
Resetn => oVGA_B[8]~reg0.ACLR
Resetn => oVGA_B[9]~reg0.ACLR
Resetn => oVGA_G[0]~reg0.ACLR
Resetn => oVGA_G[1]~reg0.ACLR
Resetn => oVGA_G[2]~reg0.ACLR
Resetn => oVGA_G[3]~reg0.ACLR
Resetn => oVGA_G[4]~reg0.ACLR
Resetn => oVGA_G[5]~reg0.ACLR
Resetn => oVGA_G[6]~reg0.ACLR
Resetn => oVGA_G[7]~reg0.ACLR
Resetn => oVGA_G[8]~reg0.ACLR
Resetn => oVGA_G[9]~reg0.ACLR
Resetn => oVGA_R[0]~reg0.ACLR
Resetn => oVGA_R[1]~reg0.ACLR
Resetn => oVGA_R[2]~reg0.ACLR
Resetn => oVGA_R[3]~reg0.ACLR
Resetn => oVGA_R[4]~reg0.ACLR
Resetn => oVGA_R[5]~reg0.ACLR
Resetn => oVGA_R[6]~reg0.ACLR
Resetn => oVGA_R[7]~reg0.ACLR
Resetn => oVGA_R[8]~reg0.ACLR
Resetn => oVGA_R[9]~reg0.ACLR
Resetn => oVGA_H_SYNC~reg0.ACLR
Resetn => H_Cont[0].ACLR
Resetn => H_Cont[1].ACLR
Resetn => H_Cont[2].ACLR
Resetn => H_Cont[3].ACLR
Resetn => H_Cont[4].ACLR
Resetn => H_Cont[5].ACLR
Resetn => H_Cont[6].ACLR
Resetn => H_Cont[7].ACLR
Resetn => H_Cont[8].ACLR
Resetn => H_Cont[9].ACLR
Resetn => oVGA_V_SYNC~reg0.ACLR
Resetn => V_Cont[0].ACLR
Resetn => V_Cont[1].ACLR
Resetn => V_Cont[2].ACLR
Resetn => V_Cont[3].ACLR
Resetn => V_Cont[4].ACLR
Resetn => V_Cont[5].ACLR
Resetn => V_Cont[6].ACLR
Resetn => V_Cont[7].ACLR
Resetn => V_Cont[8].ACLR
Resetn => V_Cont[9].ACLR
Resetn => counter_enable.ACLR
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iRed[4] => oVGA_R.DATAB
iRed[5] => oVGA_R.DATAB
iRed[6] => oVGA_R.DATAB
iRed[7] => oVGA_R.DATAB
iRed[8] => oVGA_R.DATAB
iRed[9] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iGreen[4] => oVGA_G.DATAB
iGreen[5] => oVGA_G.DATAB
iGreen[6] => oVGA_G.DATAB
iGreen[7] => oVGA_G.DATAB
iGreen[8] => oVGA_G.DATAB
iGreen[9] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iBlue[4] => oVGA_B.DATAB
iBlue[5] => oVGA_B.DATAB
iBlue[6] => oVGA_B.DATAB
iBlue[7] => oVGA_B.DATAB
iBlue[8] => oVGA_B.DATAB
iBlue[9] => oVGA_B.DATAB
oCoord_X[0] <= H_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= H_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= H_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= H_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= Clock.DB_MAX_OUTPUT_PORT_TYPE


|project|UART_SRAM_interface:UART_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
UART_RX_I => UART_RX_I.IN1
Initialize => UART_rx_enable.OUTPUTSELECT
Initialize => UART_rx_unload_data.OUTPUTSELECT
Initialize => SRAM_we_n.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_rx_enable.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[0] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[1] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[2] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[3] <= UART_Receive_Controller:UART_RX.Frame_error


|project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX
Clock_50 => RX_data_in.CLK
Clock_50 => Empty~reg0.CLK
Clock_50 => Overrun~reg0.CLK
Clock_50 => Frame_error[0]~reg0.CLK
Clock_50 => Frame_error[1]~reg0.CLK
Clock_50 => Frame_error[2]~reg0.CLK
Clock_50 => Frame_error[3]~reg0.CLK
Clock_50 => data_count[0].CLK
Clock_50 => data_count[1].CLK
Clock_50 => data_count[2].CLK
Clock_50 => clock_count[0].CLK
Clock_50 => clock_count[1].CLK
Clock_50 => clock_count[2].CLK
Clock_50 => clock_count[3].CLK
Clock_50 => clock_count[4].CLK
Clock_50 => clock_count[5].CLK
Clock_50 => clock_count[6].CLK
Clock_50 => clock_count[7].CLK
Clock_50 => clock_count[8].CLK
Clock_50 => clock_count[9].CLK
Clock_50 => RX_data[0]~reg0.CLK
Clock_50 => RX_data[1]~reg0.CLK
Clock_50 => RX_data[2]~reg0.CLK
Clock_50 => RX_data[3]~reg0.CLK
Clock_50 => RX_data[4]~reg0.CLK
Clock_50 => RX_data[5]~reg0.CLK
Clock_50 => RX_data[6]~reg0.CLK
Clock_50 => RX_data[7]~reg0.CLK
Clock_50 => data_buffer[0].CLK
Clock_50 => data_buffer[1].CLK
Clock_50 => data_buffer[2].CLK
Clock_50 => data_buffer[3].CLK
Clock_50 => data_buffer[4].CLK
Clock_50 => data_buffer[5].CLK
Clock_50 => data_buffer[6].CLK
Clock_50 => data_buffer[7].CLK
Clock_50 => RXC_state~5.DATAIN
Resetn => RX_data_in.ACLR
Resetn => Empty~reg0.PRESET
Resetn => Overrun~reg0.ACLR
Resetn => Frame_error[0]~reg0.ACLR
Resetn => Frame_error[1]~reg0.ACLR
Resetn => Frame_error[2]~reg0.ACLR
Resetn => Frame_error[3]~reg0.ACLR
Resetn => data_count[0].ACLR
Resetn => data_count[1].ACLR
Resetn => data_count[2].ACLR
Resetn => clock_count[0].ACLR
Resetn => clock_count[1].ACLR
Resetn => clock_count[2].ACLR
Resetn => clock_count[3].ACLR
Resetn => clock_count[4].ACLR
Resetn => clock_count[5].ACLR
Resetn => clock_count[6].ACLR
Resetn => clock_count[7].ACLR
Resetn => clock_count[8].ACLR
Resetn => clock_count[9].ACLR
Resetn => RX_data[0]~reg0.ACLR
Resetn => RX_data[1]~reg0.ACLR
Resetn => RX_data[2]~reg0.ACLR
Resetn => RX_data[3]~reg0.ACLR
Resetn => RX_data[4]~reg0.ACLR
Resetn => RX_data[5]~reg0.ACLR
Resetn => RX_data[6]~reg0.ACLR
Resetn => RX_data[7]~reg0.ACLR
Resetn => data_buffer[0].ACLR
Resetn => data_buffer[1].ACLR
Resetn => data_buffer[2].ACLR
Resetn => data_buffer[3].ACLR
Resetn => data_buffer[4].ACLR
Resetn => data_buffer[5].ACLR
Resetn => data_buffer[6].ACLR
Resetn => data_buffer[7].ACLR
Resetn => RXC_state~7.DATAIN
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Overrun.OUTPUTSELECT
Unload_data => Empty.OUTPUTSELECT
RX_data[0] <= RX_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[1] <= RX_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[2] <= RX_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[3] <= RX_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[4] <= RX_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[5] <= RX_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[6] <= RX_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[7] <= RX_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Empty <= Empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
Overrun <= Overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[0] <= Frame_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[1] <= Frame_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[2] <= Frame_error[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[3] <= Frame_error[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_I => RX_data_in.DATAIN


|project|SRAM_Controller:SRAM_unit
Clock_50 => SRAM_write_data_buf[0].CLK
Clock_50 => SRAM_write_data_buf[1].CLK
Clock_50 => SRAM_write_data_buf[2].CLK
Clock_50 => SRAM_write_data_buf[3].CLK
Clock_50 => SRAM_write_data_buf[4].CLK
Clock_50 => SRAM_write_data_buf[5].CLK
Clock_50 => SRAM_write_data_buf[6].CLK
Clock_50 => SRAM_write_data_buf[7].CLK
Clock_50 => SRAM_write_data_buf[8].CLK
Clock_50 => SRAM_write_data_buf[9].CLK
Clock_50 => SRAM_write_data_buf[10].CLK
Clock_50 => SRAM_write_data_buf[11].CLK
Clock_50 => SRAM_write_data_buf[12].CLK
Clock_50 => SRAM_write_data_buf[13].CLK
Clock_50 => SRAM_write_data_buf[14].CLK
Clock_50 => SRAM_write_data_buf[15].CLK
Clock_50 => SRAM_WE_N_O~reg0.CLK
Clock_50 => SRAM_read_data[0]~reg0.CLK
Clock_50 => SRAM_read_data[1]~reg0.CLK
Clock_50 => SRAM_read_data[2]~reg0.CLK
Clock_50 => SRAM_read_data[3]~reg0.CLK
Clock_50 => SRAM_read_data[4]~reg0.CLK
Clock_50 => SRAM_read_data[5]~reg0.CLK
Clock_50 => SRAM_read_data[6]~reg0.CLK
Clock_50 => SRAM_read_data[7]~reg0.CLK
Clock_50 => SRAM_read_data[8]~reg0.CLK
Clock_50 => SRAM_read_data[9]~reg0.CLK
Clock_50 => SRAM_read_data[10]~reg0.CLK
Clock_50 => SRAM_read_data[11]~reg0.CLK
Clock_50 => SRAM_read_data[12]~reg0.CLK
Clock_50 => SRAM_read_data[13]~reg0.CLK
Clock_50 => SRAM_read_data[14]~reg0.CLK
Clock_50 => SRAM_read_data[15]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[0]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[1]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[2]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[3]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[4]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[5]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[6]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[7]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[8]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[9]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[10]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[11]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[12]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[13]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[14]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[15]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[16]~reg0.CLK
Clock_50 => SRAM_ADDRESS_O[17]~reg0.CLK
Clock_50 => SRAM_CE_N_O~reg0.CLK
Clock_50 => SRAM_UB_N_O~reg0.DATAIN
Resetn => SRAM_ready.DATAIN
Resetn => SRAM_write_data_buf[0].ACLR
Resetn => SRAM_write_data_buf[1].ACLR
Resetn => SRAM_write_data_buf[2].ACLR
Resetn => SRAM_write_data_buf[3].ACLR
Resetn => SRAM_write_data_buf[4].ACLR
Resetn => SRAM_write_data_buf[5].ACLR
Resetn => SRAM_write_data_buf[6].ACLR
Resetn => SRAM_write_data_buf[7].ACLR
Resetn => SRAM_write_data_buf[8].ACLR
Resetn => SRAM_write_data_buf[9].ACLR
Resetn => SRAM_write_data_buf[10].ACLR
Resetn => SRAM_write_data_buf[11].ACLR
Resetn => SRAM_write_data_buf[12].ACLR
Resetn => SRAM_write_data_buf[13].ACLR
Resetn => SRAM_write_data_buf[14].ACLR
Resetn => SRAM_write_data_buf[15].ACLR
Resetn => SRAM_WE_N_O~reg0.PRESET
Resetn => SRAM_read_data[0]~reg0.ACLR
Resetn => SRAM_read_data[1]~reg0.ACLR
Resetn => SRAM_read_data[2]~reg0.ACLR
Resetn => SRAM_read_data[3]~reg0.ACLR
Resetn => SRAM_read_data[4]~reg0.ACLR
Resetn => SRAM_read_data[5]~reg0.ACLR
Resetn => SRAM_read_data[6]~reg0.ACLR
Resetn => SRAM_read_data[7]~reg0.ACLR
Resetn => SRAM_read_data[8]~reg0.ACLR
Resetn => SRAM_read_data[9]~reg0.ACLR
Resetn => SRAM_read_data[10]~reg0.ACLR
Resetn => SRAM_read_data[11]~reg0.ACLR
Resetn => SRAM_read_data[12]~reg0.ACLR
Resetn => SRAM_read_data[13]~reg0.ACLR
Resetn => SRAM_read_data[14]~reg0.ACLR
Resetn => SRAM_read_data[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[0]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[1]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[2]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[3]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[4]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[5]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[6]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[7]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[8]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[9]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[10]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[11]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[12]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[13]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[14]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[16]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[17]~reg0.ACLR
Resetn => SRAM_CE_N_O~reg0.PRESET
Resetn => SRAM_UB_N_O~reg0.ACLR
SRAM_address[0] => SRAM_ADDRESS_O[0]~reg0.DATAIN
SRAM_address[1] => SRAM_ADDRESS_O[1]~reg0.DATAIN
SRAM_address[2] => SRAM_ADDRESS_O[2]~reg0.DATAIN
SRAM_address[3] => SRAM_ADDRESS_O[3]~reg0.DATAIN
SRAM_address[4] => SRAM_ADDRESS_O[4]~reg0.DATAIN
SRAM_address[5] => SRAM_ADDRESS_O[5]~reg0.DATAIN
SRAM_address[6] => SRAM_ADDRESS_O[6]~reg0.DATAIN
SRAM_address[7] => SRAM_ADDRESS_O[7]~reg0.DATAIN
SRAM_address[8] => SRAM_ADDRESS_O[8]~reg0.DATAIN
SRAM_address[9] => SRAM_ADDRESS_O[9]~reg0.DATAIN
SRAM_address[10] => SRAM_ADDRESS_O[10]~reg0.DATAIN
SRAM_address[11] => SRAM_ADDRESS_O[11]~reg0.DATAIN
SRAM_address[12] => SRAM_ADDRESS_O[12]~reg0.DATAIN
SRAM_address[13] => SRAM_ADDRESS_O[13]~reg0.DATAIN
SRAM_address[14] => SRAM_ADDRESS_O[14]~reg0.DATAIN
SRAM_address[15] => SRAM_ADDRESS_O[15]~reg0.DATAIN
SRAM_address[16] => SRAM_ADDRESS_O[16]~reg0.DATAIN
SRAM_address[17] => SRAM_ADDRESS_O[17]~reg0.DATAIN
SRAM_write_data[0] => SRAM_write_data_buf[0].DATAIN
SRAM_write_data[1] => SRAM_write_data_buf[1].DATAIN
SRAM_write_data[2] => SRAM_write_data_buf[2].DATAIN
SRAM_write_data[3] => SRAM_write_data_buf[3].DATAIN
SRAM_write_data[4] => SRAM_write_data_buf[4].DATAIN
SRAM_write_data[5] => SRAM_write_data_buf[5].DATAIN
SRAM_write_data[6] => SRAM_write_data_buf[6].DATAIN
SRAM_write_data[7] => SRAM_write_data_buf[7].DATAIN
SRAM_write_data[8] => SRAM_write_data_buf[8].DATAIN
SRAM_write_data[9] => SRAM_write_data_buf[9].DATAIN
SRAM_write_data[10] => SRAM_write_data_buf[10].DATAIN
SRAM_write_data[11] => SRAM_write_data_buf[11].DATAIN
SRAM_write_data[12] => SRAM_write_data_buf[12].DATAIN
SRAM_write_data[13] => SRAM_write_data_buf[13].DATAIN
SRAM_write_data[14] => SRAM_write_data_buf[14].DATAIN
SRAM_write_data[15] => SRAM_write_data_buf[15].DATAIN
SRAM_we_n => SRAM_WE_N_O~reg0.DATAIN
SRAM_read_data[0] <= SRAM_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[1] <= SRAM_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[2] <= SRAM_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[3] <= SRAM_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[4] <= SRAM_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[5] <= SRAM_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[6] <= SRAM_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[7] <= SRAM_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[8] <= SRAM_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[9] <= SRAM_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[10] <= SRAM_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[11] <= SRAM_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[12] <= SRAM_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[13] <= SRAM_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[14] <= SRAM_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[15] <= SRAM_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ready <= Resetn.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DATA_IO[0] <> SRAM_DATA_IO[0]
SRAM_DATA_IO[1] <> SRAM_DATA_IO[1]
SRAM_DATA_IO[2] <> SRAM_DATA_IO[2]
SRAM_DATA_IO[3] <> SRAM_DATA_IO[3]
SRAM_DATA_IO[4] <> SRAM_DATA_IO[4]
SRAM_DATA_IO[5] <> SRAM_DATA_IO[5]
SRAM_DATA_IO[6] <> SRAM_DATA_IO[6]
SRAM_DATA_IO[7] <> SRAM_DATA_IO[7]
SRAM_DATA_IO[8] <> SRAM_DATA_IO[8]
SRAM_DATA_IO[9] <> SRAM_DATA_IO[9]
SRAM_DATA_IO[10] <> SRAM_DATA_IO[10]
SRAM_DATA_IO[11] <> SRAM_DATA_IO[11]
SRAM_DATA_IO[12] <> SRAM_DATA_IO[12]
SRAM_DATA_IO[13] <> SRAM_DATA_IO[13]
SRAM_DATA_IO[14] <> SRAM_DATA_IO[14]
SRAM_DATA_IO[15] <> SRAM_DATA_IO[15]
SRAM_ADDRESS_O[0] <= SRAM_ADDRESS_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[1] <= SRAM_ADDRESS_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[2] <= SRAM_ADDRESS_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[3] <= SRAM_ADDRESS_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[4] <= SRAM_ADDRESS_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[5] <= SRAM_ADDRESS_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[6] <= SRAM_ADDRESS_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[7] <= SRAM_ADDRESS_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[8] <= SRAM_ADDRESS_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[9] <= SRAM_ADDRESS_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[10] <= SRAM_ADDRESS_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[11] <= SRAM_ADDRESS_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[12] <= SRAM_ADDRESS_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[13] <= SRAM_ADDRESS_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[14] <= SRAM_ADDRESS_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[15] <= SRAM_ADDRESS_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[16] <= SRAM_ADDRESS_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[17] <= SRAM_ADDRESS_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N_O <= SRAM_WE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|M1:M1_unit
Clock => U_3B1[0].CLK
Clock => U_3B1[1].CLK
Clock => U_3B1[2].CLK
Clock => U_3B1[3].CLK
Clock => U_3B1[4].CLK
Clock => U_3B1[5].CLK
Clock => U_3B1[6].CLK
Clock => U_3B1[7].CLK
Clock => U_3B1[8].CLK
Clock => U_3B1[9].CLK
Clock => U_3B1[10].CLK
Clock => U_3B1[11].CLK
Clock => U_3B1[12].CLK
Clock => U_3B1[13].CLK
Clock => U_3B1[14].CLK
Clock => U_3B1[15].CLK
Clock => U_3B1[16].CLK
Clock => U_3B1[17].CLK
Clock => U_3B1[18].CLK
Clock => U_3B1[19].CLK
Clock => U_3B1[20].CLK
Clock => U_3B1[21].CLK
Clock => U_3B1[22].CLK
Clock => U_3B1[23].CLK
Clock => U_3B1[24].CLK
Clock => U_3B1[25].CLK
Clock => U_3B1[26].CLK
Clock => U_3B1[27].CLK
Clock => U_3B1[28].CLK
Clock => U_3B1[29].CLK
Clock => U_3B1[30].CLK
Clock => U_3B1[31].CLK
Clock => U_3B0[0].CLK
Clock => U_3B0[1].CLK
Clock => U_3B0[2].CLK
Clock => U_3B0[3].CLK
Clock => U_3B0[4].CLK
Clock => U_3B0[5].CLK
Clock => U_3B0[6].CLK
Clock => U_3B0[7].CLK
Clock => U_3B0[8].CLK
Clock => U_3B0[9].CLK
Clock => U_3B0[10].CLK
Clock => U_3B0[11].CLK
Clock => U_3B0[12].CLK
Clock => U_3B0[13].CLK
Clock => U_3B0[14].CLK
Clock => U_3B0[15].CLK
Clock => U_3B0[16].CLK
Clock => U_3B0[17].CLK
Clock => U_3B0[18].CLK
Clock => U_3B0[19].CLK
Clock => U_3B0[20].CLK
Clock => U_3B0[21].CLK
Clock => U_3B0[22].CLK
Clock => U_3B0[23].CLK
Clock => U_3B0[24].CLK
Clock => U_3B0[25].CLK
Clock => U_3B0[26].CLK
Clock => U_3B0[27].CLK
Clock => U_3B0[28].CLK
Clock => U_3B0[29].CLK
Clock => U_3B0[30].CLK
Clock => U_3B0[31].CLK
Clock => A31_3[0].CLK
Clock => A31_3[1].CLK
Clock => A31_3[2].CLK
Clock => A31_3[3].CLK
Clock => A31_3[4].CLK
Clock => A31_3[5].CLK
Clock => A31_3[6].CLK
Clock => A31_3[7].CLK
Clock => A31_3[8].CLK
Clock => A31_3[9].CLK
Clock => A31_3[10].CLK
Clock => A31_3[11].CLK
Clock => A31_3[12].CLK
Clock => A31_3[13].CLK
Clock => A31_3[14].CLK
Clock => A31_3[15].CLK
Clock => A31_3[16].CLK
Clock => A31_3[17].CLK
Clock => A31_3[18].CLK
Clock => A31_3[19].CLK
Clock => A31_3[20].CLK
Clock => A31_3[21].CLK
Clock => A31_3[22].CLK
Clock => A31_3[23].CLK
Clock => A31_3[24].CLK
Clock => A31_3[25].CLK
Clock => A31_3[26].CLK
Clock => A31_3[27].CLK
Clock => A31_3[28].CLK
Clock => A31_3[29].CLK
Clock => A31_3[30].CLK
Clock => A31_3[31].CLK
Clock => A31_3[32].CLK
Clock => A31_3[33].CLK
Clock => A31_3[34].CLK
Clock => A31_3[35].CLK
Clock => A31_3[36].CLK
Clock => A31_3[37].CLK
Clock => A31_3[38].CLK
Clock => A31_3[39].CLK
Clock => A31_3[40].CLK
Clock => A31_3[41].CLK
Clock => A31_3[42].CLK
Clock => A31_3[43].CLK
Clock => A31_3[44].CLK
Clock => A31_3[45].CLK
Clock => A31_3[46].CLK
Clock => A31_3[47].CLK
Clock => A31_3[48].CLK
Clock => A31_3[49].CLK
Clock => A31_3[50].CLK
Clock => A31_3[51].CLK
Clock => A31_3[52].CLK
Clock => A31_3[53].CLK
Clock => A31_3[54].CLK
Clock => A31_3[55].CLK
Clock => A31_3[56].CLK
Clock => A31_3[57].CLK
Clock => A31_3[58].CLK
Clock => A31_3[59].CLK
Clock => A31_3[60].CLK
Clock => A31_3[61].CLK
Clock => A31_3[62].CLK
Clock => A31_3[63].CLK
Clock => A31_2[0].CLK
Clock => A31_2[1].CLK
Clock => A31_2[2].CLK
Clock => A31_2[3].CLK
Clock => A31_2[4].CLK
Clock => A31_2[5].CLK
Clock => A31_2[6].CLK
Clock => A31_2[7].CLK
Clock => A31_2[8].CLK
Clock => A31_2[9].CLK
Clock => A31_2[10].CLK
Clock => A31_2[11].CLK
Clock => A31_2[12].CLK
Clock => A31_2[13].CLK
Clock => A31_2[14].CLK
Clock => A31_2[15].CLK
Clock => A31_2[16].CLK
Clock => A31_2[17].CLK
Clock => A31_2[18].CLK
Clock => A31_2[19].CLK
Clock => A31_2[20].CLK
Clock => A31_2[21].CLK
Clock => A31_2[22].CLK
Clock => A31_2[23].CLK
Clock => A31_2[24].CLK
Clock => A31_2[25].CLK
Clock => A31_2[26].CLK
Clock => A31_2[27].CLK
Clock => A31_2[28].CLK
Clock => A31_2[29].CLK
Clock => A31_2[30].CLK
Clock => A31_2[31].CLK
Clock => A31_2[32].CLK
Clock => A31_2[33].CLK
Clock => A31_2[34].CLK
Clock => A31_2[35].CLK
Clock => A31_2[36].CLK
Clock => A31_2[37].CLK
Clock => A31_2[38].CLK
Clock => A31_2[39].CLK
Clock => A31_2[40].CLK
Clock => A31_2[41].CLK
Clock => A31_2[42].CLK
Clock => A31_2[43].CLK
Clock => A31_2[44].CLK
Clock => A31_2[45].CLK
Clock => A31_2[46].CLK
Clock => A31_2[47].CLK
Clock => A31_2[48].CLK
Clock => A31_2[49].CLK
Clock => A31_2[50].CLK
Clock => A31_2[51].CLK
Clock => A31_2[52].CLK
Clock => A31_2[53].CLK
Clock => A31_2[54].CLK
Clock => A31_2[55].CLK
Clock => A31_2[56].CLK
Clock => A31_2[57].CLK
Clock => A31_2[58].CLK
Clock => A31_2[59].CLK
Clock => A31_2[60].CLK
Clock => A31_2[61].CLK
Clock => A31_2[62].CLK
Clock => A31_2[63].CLK
Clock => A31_1[0].CLK
Clock => A31_1[1].CLK
Clock => A31_1[2].CLK
Clock => A31_1[3].CLK
Clock => A31_1[4].CLK
Clock => A31_1[5].CLK
Clock => A31_1[6].CLK
Clock => A31_1[7].CLK
Clock => A31_1[8].CLK
Clock => A31_1[9].CLK
Clock => A31_1[10].CLK
Clock => A31_1[11].CLK
Clock => A31_1[12].CLK
Clock => A31_1[13].CLK
Clock => A31_1[14].CLK
Clock => A31_1[15].CLK
Clock => A31_1[16].CLK
Clock => A31_1[17].CLK
Clock => A31_1[18].CLK
Clock => A31_1[19].CLK
Clock => A31_1[20].CLK
Clock => A31_1[21].CLK
Clock => A31_1[22].CLK
Clock => A31_1[23].CLK
Clock => A31_1[24].CLK
Clock => A31_1[25].CLK
Clock => A31_1[26].CLK
Clock => A31_1[27].CLK
Clock => A31_1[28].CLK
Clock => A31_1[29].CLK
Clock => A31_1[30].CLK
Clock => A31_1[31].CLK
Clock => A31_1[32].CLK
Clock => A31_1[33].CLK
Clock => A31_1[34].CLK
Clock => A31_1[35].CLK
Clock => A31_1[36].CLK
Clock => A31_1[37].CLK
Clock => A31_1[38].CLK
Clock => A31_1[39].CLK
Clock => A31_1[40].CLK
Clock => A31_1[41].CLK
Clock => A31_1[42].CLK
Clock => A31_1[43].CLK
Clock => A31_1[44].CLK
Clock => A31_1[45].CLK
Clock => A31_1[46].CLK
Clock => A31_1[47].CLK
Clock => A31_1[48].CLK
Clock => A31_1[49].CLK
Clock => A31_1[50].CLK
Clock => A31_1[51].CLK
Clock => A31_1[52].CLK
Clock => A31_1[53].CLK
Clock => A31_1[54].CLK
Clock => A31_1[55].CLK
Clock => A31_1[56].CLK
Clock => A31_1[57].CLK
Clock => A31_1[58].CLK
Clock => A31_1[59].CLK
Clock => A31_1[60].CLK
Clock => A31_1[61].CLK
Clock => A31_1[62].CLK
Clock => A31_1[63].CLK
Clock => A31_0[0].CLK
Clock => A31_0[1].CLK
Clock => A31_0[2].CLK
Clock => A31_0[3].CLK
Clock => A31_0[4].CLK
Clock => A31_0[5].CLK
Clock => A31_0[6].CLK
Clock => A31_0[7].CLK
Clock => A31_0[8].CLK
Clock => A31_0[9].CLK
Clock => A31_0[10].CLK
Clock => A31_0[11].CLK
Clock => A31_0[12].CLK
Clock => A31_0[13].CLK
Clock => A31_0[14].CLK
Clock => A31_0[15].CLK
Clock => A31_0[16].CLK
Clock => A31_0[17].CLK
Clock => A31_0[18].CLK
Clock => A31_0[19].CLK
Clock => A31_0[20].CLK
Clock => A31_0[21].CLK
Clock => A31_0[22].CLK
Clock => A31_0[23].CLK
Clock => A31_0[24].CLK
Clock => A31_0[25].CLK
Clock => A31_0[26].CLK
Clock => A31_0[27].CLK
Clock => A31_0[28].CLK
Clock => A31_0[29].CLK
Clock => A31_0[30].CLK
Clock => A31_0[31].CLK
Clock => A31_0[32].CLK
Clock => A31_0[33].CLK
Clock => A31_0[34].CLK
Clock => A31_0[35].CLK
Clock => A31_0[36].CLK
Clock => A31_0[37].CLK
Clock => A31_0[38].CLK
Clock => A31_0[39].CLK
Clock => A31_0[40].CLK
Clock => A31_0[41].CLK
Clock => A31_0[42].CLK
Clock => A31_0[43].CLK
Clock => A31_0[44].CLK
Clock => A31_0[45].CLK
Clock => A31_0[46].CLK
Clock => A31_0[47].CLK
Clock => A31_0[48].CLK
Clock => A31_0[49].CLK
Clock => A31_0[50].CLK
Clock => A31_0[51].CLK
Clock => A31_0[52].CLK
Clock => A31_0[53].CLK
Clock => A31_0[54].CLK
Clock => A31_0[55].CLK
Clock => A31_0[56].CLK
Clock => A31_0[57].CLK
Clock => A31_0[58].CLK
Clock => A31_0[59].CLK
Clock => A31_0[60].CLK
Clock => A31_0[61].CLK
Clock => A31_0[62].CLK
Clock => A31_0[63].CLK
Clock => ITERATION[0].CLK
Clock => ITERATION[1].CLK
Clock => ITERATION[2].CLK
Clock => ITERATION[3].CLK
Clock => ITERATION[4].CLK
Clock => ITERATION[5].CLK
Clock => ITERATION[6].CLK
Clock => ITERATION[7].CLK
Clock => ITERATION[8].CLK
Clock => ITERATION[9].CLK
Clock => ITERATION[10].CLK
Clock => ITERATION[11].CLK
Clock => ITERATION[12].CLK
Clock => ITERATION[13].CLK
Clock => ITERATION[14].CLK
Clock => ITERATION[15].CLK
Clock => ITERATION[16].CLK
Clock => ITERATION[17].CLK
Clock => SRAM_we_n~reg0.CLK
Clock => SRAM_write_data[0]~reg0.CLK
Clock => SRAM_write_data[1]~reg0.CLK
Clock => SRAM_write_data[2]~reg0.CLK
Clock => SRAM_write_data[3]~reg0.CLK
Clock => SRAM_write_data[4]~reg0.CLK
Clock => SRAM_write_data[5]~reg0.CLK
Clock => SRAM_write_data[6]~reg0.CLK
Clock => SRAM_write_data[7]~reg0.CLK
Clock => SRAM_write_data[8]~reg0.CLK
Clock => SRAM_write_data[9]~reg0.CLK
Clock => SRAM_write_data[10]~reg0.CLK
Clock => SRAM_write_data[11]~reg0.CLK
Clock => SRAM_write_data[12]~reg0.CLK
Clock => SRAM_write_data[13]~reg0.CLK
Clock => SRAM_write_data[14]~reg0.CLK
Clock => SRAM_write_data[15]~reg0.CLK
Clock => SRAM_address[0]~reg0.CLK
Clock => SRAM_address[1]~reg0.CLK
Clock => SRAM_address[2]~reg0.CLK
Clock => SRAM_address[3]~reg0.CLK
Clock => SRAM_address[4]~reg0.CLK
Clock => SRAM_address[5]~reg0.CLK
Clock => SRAM_address[6]~reg0.CLK
Clock => SRAM_address[7]~reg0.CLK
Clock => SRAM_address[8]~reg0.CLK
Clock => SRAM_address[9]~reg0.CLK
Clock => SRAM_address[10]~reg0.CLK
Clock => SRAM_address[11]~reg0.CLK
Clock => SRAM_address[12]~reg0.CLK
Clock => SRAM_address[13]~reg0.CLK
Clock => SRAM_address[14]~reg0.CLK
Clock => SRAM_address[15]~reg0.CLK
Clock => SRAM_address[16]~reg0.CLK
Clock => SRAM_address[17]~reg0.CLK
Clock => IDLE_SHOULD_WRITE_BE_PERFORMED.CLK
Clock => IDLE_PERIOD_WRITE_DATA[0].CLK
Clock => IDLE_PERIOD_WRITE_DATA[1].CLK
Clock => IDLE_PERIOD_WRITE_DATA[2].CLK
Clock => IDLE_PERIOD_WRITE_DATA[3].CLK
Clock => IDLE_PERIOD_WRITE_DATA[4].CLK
Clock => IDLE_PERIOD_WRITE_DATA[5].CLK
Clock => IDLE_PERIOD_WRITE_DATA[6].CLK
Clock => IDLE_PERIOD_WRITE_DATA[7].CLK
Clock => IDLE_PERIOD_WRITE_DATA[8].CLK
Clock => IDLE_PERIOD_WRITE_DATA[9].CLK
Clock => IDLE_PERIOD_WRITE_DATA[10].CLK
Clock => IDLE_PERIOD_WRITE_DATA[11].CLK
Clock => IDLE_PERIOD_WRITE_DATA[12].CLK
Clock => IDLE_PERIOD_WRITE_DATA[13].CLK
Clock => IDLE_PERIOD_WRITE_DATA[14].CLK
Clock => IDLE_PERIOD_WRITE_DATA[15].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[0].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[1].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[2].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[3].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[4].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[5].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[6].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[7].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[8].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[9].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[10].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[11].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[12].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[13].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[14].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[15].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[16].CLK
Clock => IDLE_PERIOD_WRITE_ADDRESS[17].CLK
Clock => Vp10[0].CLK
Clock => Vp10[1].CLK
Clock => Vp10[2].CLK
Clock => Vp10[3].CLK
Clock => Vp10[4].CLK
Clock => Vp10[5].CLK
Clock => Vp10[6].CLK
Clock => Vp10[7].CLK
Clock => Vp8[0].CLK
Clock => Vp8[1].CLK
Clock => Vp8[2].CLK
Clock => Vp8[3].CLK
Clock => Vp8[4].CLK
Clock => Vp8[5].CLK
Clock => Vp8[6].CLK
Clock => Vp8[7].CLK
Clock => Vp6[0].CLK
Clock => Vp6[1].CLK
Clock => Vp6[2].CLK
Clock => Vp6[3].CLK
Clock => Vp6[4].CLK
Clock => Vp6[5].CLK
Clock => Vp6[6].CLK
Clock => Vp6[7].CLK
Clock => Vp4[0].CLK
Clock => Vp4[1].CLK
Clock => Vp4[2].CLK
Clock => Vp4[3].CLK
Clock => Vp4[4].CLK
Clock => Vp4[5].CLK
Clock => Vp4[6].CLK
Clock => Vp4[7].CLK
Clock => Vp2[0].CLK
Clock => Vp2[1].CLK
Clock => Vp2[2].CLK
Clock => Vp2[3].CLK
Clock => Vp2[4].CLK
Clock => Vp2[5].CLK
Clock => Vp2[6].CLK
Clock => Vp2[7].CLK
Clock => V0[0].CLK
Clock => V0[1].CLK
Clock => V0[2].CLK
Clock => V0[3].CLK
Clock => V0[4].CLK
Clock => V0[5].CLK
Clock => V0[6].CLK
Clock => V0[7].CLK
Clock => Vn2[0].CLK
Clock => Vn2[1].CLK
Clock => Vn2[2].CLK
Clock => Vn2[3].CLK
Clock => Vn2[4].CLK
Clock => Vn2[5].CLK
Clock => Vn2[6].CLK
Clock => Vn2[7].CLK
Clock => Vn4[0].CLK
Clock => Vn4[1].CLK
Clock => Vn4[2].CLK
Clock => Vn4[3].CLK
Clock => Vn4[4].CLK
Clock => Vn4[5].CLK
Clock => Vn4[6].CLK
Clock => Vn4[7].CLK
Clock => Up10[0].CLK
Clock => Up10[1].CLK
Clock => Up10[2].CLK
Clock => Up10[3].CLK
Clock => Up10[4].CLK
Clock => Up10[5].CLK
Clock => Up10[6].CLK
Clock => Up10[7].CLK
Clock => Up8[0].CLK
Clock => Up8[1].CLK
Clock => Up8[2].CLK
Clock => Up8[3].CLK
Clock => Up8[4].CLK
Clock => Up8[5].CLK
Clock => Up8[6].CLK
Clock => Up8[7].CLK
Clock => Up6[0].CLK
Clock => Up6[1].CLK
Clock => Up6[2].CLK
Clock => Up6[3].CLK
Clock => Up6[4].CLK
Clock => Up6[5].CLK
Clock => Up6[6].CLK
Clock => Up6[7].CLK
Clock => Up4[0].CLK
Clock => Up4[1].CLK
Clock => Up4[2].CLK
Clock => Up4[3].CLK
Clock => Up4[4].CLK
Clock => Up4[5].CLK
Clock => Up4[6].CLK
Clock => Up4[7].CLK
Clock => Up2[0].CLK
Clock => Up2[1].CLK
Clock => Up2[2].CLK
Clock => Up2[3].CLK
Clock => Up2[4].CLK
Clock => Up2[5].CLK
Clock => Up2[6].CLK
Clock => Up2[7].CLK
Clock => U0[0].CLK
Clock => U0[1].CLK
Clock => U0[2].CLK
Clock => U0[3].CLK
Clock => U0[4].CLK
Clock => U0[5].CLK
Clock => U0[6].CLK
Clock => U0[7].CLK
Clock => Un2[0].CLK
Clock => Un2[1].CLK
Clock => Un2[2].CLK
Clock => Un2[3].CLK
Clock => Un2[4].CLK
Clock => Un2[5].CLK
Clock => Un2[6].CLK
Clock => Un2[7].CLK
Clock => Un4[0].CLK
Clock => Un4[1].CLK
Clock => Un4[2].CLK
Clock => Un4[3].CLK
Clock => Un4[4].CLK
Clock => Un4[5].CLK
Clock => Un4[6].CLK
Clock => Un4[7].CLK
Clock => V_3[0].CLK
Clock => V_3[1].CLK
Clock => V_3[2].CLK
Clock => V_3[3].CLK
Clock => V_3[4].CLK
Clock => V_3[5].CLK
Clock => V_3[6].CLK
Clock => V_3[7].CLK
Clock => V_3[8].CLK
Clock => V_3[9].CLK
Clock => V_3[10].CLK
Clock => V_3[11].CLK
Clock => V_3[12].CLK
Clock => V_3[13].CLK
Clock => V_3[14].CLK
Clock => V_3[15].CLK
Clock => V_3[16].CLK
Clock => V_3[17].CLK
Clock => V_3[18].CLK
Clock => V_3[19].CLK
Clock => V_3[20].CLK
Clock => V_3[21].CLK
Clock => V_3[22].CLK
Clock => V_3[23].CLK
Clock => V_3[24].CLK
Clock => V_3[25].CLK
Clock => V_3[26].CLK
Clock => V_3[27].CLK
Clock => V_3[28].CLK
Clock => V_3[29].CLK
Clock => V_3[30].CLK
Clock => V_3[31].CLK
Clock => V_2[0].CLK
Clock => V_2[1].CLK
Clock => V_2[2].CLK
Clock => V_2[3].CLK
Clock => V_2[4].CLK
Clock => V_2[5].CLK
Clock => V_2[6].CLK
Clock => V_2[7].CLK
Clock => V_2[8].CLK
Clock => V_2[9].CLK
Clock => V_2[10].CLK
Clock => V_2[11].CLK
Clock => V_2[12].CLK
Clock => V_2[13].CLK
Clock => V_2[14].CLK
Clock => V_2[15].CLK
Clock => V_2[16].CLK
Clock => V_2[17].CLK
Clock => V_2[18].CLK
Clock => V_2[19].CLK
Clock => V_2[20].CLK
Clock => V_2[21].CLK
Clock => V_2[22].CLK
Clock => V_2[23].CLK
Clock => V_2[24].CLK
Clock => V_2[25].CLK
Clock => V_2[26].CLK
Clock => V_2[27].CLK
Clock => V_2[28].CLK
Clock => V_2[29].CLK
Clock => V_2[30].CLK
Clock => V_2[31].CLK
Clock => V_1[0].CLK
Clock => V_1[1].CLK
Clock => V_1[2].CLK
Clock => V_1[3].CLK
Clock => V_1[4].CLK
Clock => V_1[5].CLK
Clock => V_1[6].CLK
Clock => V_1[7].CLK
Clock => V_1[8].CLK
Clock => V_1[9].CLK
Clock => V_1[10].CLK
Clock => V_1[11].CLK
Clock => V_1[12].CLK
Clock => V_1[13].CLK
Clock => V_1[14].CLK
Clock => V_1[15].CLK
Clock => V_1[16].CLK
Clock => V_1[17].CLK
Clock => V_1[18].CLK
Clock => V_1[19].CLK
Clock => V_1[20].CLK
Clock => V_1[21].CLK
Clock => V_1[22].CLK
Clock => V_1[23].CLK
Clock => V_1[24].CLK
Clock => V_1[25].CLK
Clock => V_1[26].CLK
Clock => V_1[27].CLK
Clock => V_1[28].CLK
Clock => V_1[29].CLK
Clock => V_1[30].CLK
Clock => V_1[31].CLK
Clock => V_0[0].CLK
Clock => V_0[1].CLK
Clock => V_0[2].CLK
Clock => V_0[3].CLK
Clock => V_0[4].CLK
Clock => V_0[5].CLK
Clock => V_0[6].CLK
Clock => V_0[7].CLK
Clock => V_0[8].CLK
Clock => V_0[9].CLK
Clock => V_0[10].CLK
Clock => V_0[11].CLK
Clock => V_0[12].CLK
Clock => V_0[13].CLK
Clock => V_0[14].CLK
Clock => V_0[15].CLK
Clock => V_0[16].CLK
Clock => V_0[17].CLK
Clock => V_0[18].CLK
Clock => V_0[19].CLK
Clock => V_0[20].CLK
Clock => V_0[21].CLK
Clock => V_0[22].CLK
Clock => V_0[23].CLK
Clock => V_0[24].CLK
Clock => V_0[25].CLK
Clock => V_0[26].CLK
Clock => V_0[27].CLK
Clock => V_0[28].CLK
Clock => V_0[29].CLK
Clock => V_0[30].CLK
Clock => V_0[31].CLK
Clock => U_3[0].CLK
Clock => U_3[1].CLK
Clock => U_3[2].CLK
Clock => U_3[3].CLK
Clock => U_3[4].CLK
Clock => U_3[5].CLK
Clock => U_3[6].CLK
Clock => U_3[7].CLK
Clock => U_3[8].CLK
Clock => U_3[9].CLK
Clock => U_3[10].CLK
Clock => U_3[11].CLK
Clock => U_3[12].CLK
Clock => U_3[13].CLK
Clock => U_3[14].CLK
Clock => U_3[15].CLK
Clock => U_3[16].CLK
Clock => U_3[17].CLK
Clock => U_3[18].CLK
Clock => U_3[19].CLK
Clock => U_3[20].CLK
Clock => U_3[21].CLK
Clock => U_3[22].CLK
Clock => U_3[23].CLK
Clock => U_3[24].CLK
Clock => U_3[25].CLK
Clock => U_3[26].CLK
Clock => U_3[27].CLK
Clock => U_3[28].CLK
Clock => U_3[29].CLK
Clock => U_3[30].CLK
Clock => U_3[31].CLK
Clock => U_2[0].CLK
Clock => U_2[1].CLK
Clock => U_2[2].CLK
Clock => U_2[3].CLK
Clock => U_2[4].CLK
Clock => U_2[5].CLK
Clock => U_2[6].CLK
Clock => U_2[7].CLK
Clock => U_2[8].CLK
Clock => U_2[9].CLK
Clock => U_2[10].CLK
Clock => U_2[11].CLK
Clock => U_2[12].CLK
Clock => U_2[13].CLK
Clock => U_2[14].CLK
Clock => U_2[15].CLK
Clock => U_2[16].CLK
Clock => U_2[17].CLK
Clock => U_2[18].CLK
Clock => U_2[19].CLK
Clock => U_2[20].CLK
Clock => U_2[21].CLK
Clock => U_2[22].CLK
Clock => U_2[23].CLK
Clock => U_2[24].CLK
Clock => U_2[25].CLK
Clock => U_2[26].CLK
Clock => U_2[27].CLK
Clock => U_2[28].CLK
Clock => U_2[29].CLK
Clock => U_2[30].CLK
Clock => U_2[31].CLK
Clock => U_1[0].CLK
Clock => U_1[1].CLK
Clock => U_1[2].CLK
Clock => U_1[3].CLK
Clock => U_1[4].CLK
Clock => U_1[5].CLK
Clock => U_1[6].CLK
Clock => U_1[7].CLK
Clock => U_1[8].CLK
Clock => U_1[9].CLK
Clock => U_1[10].CLK
Clock => U_1[11].CLK
Clock => U_1[12].CLK
Clock => U_1[13].CLK
Clock => U_1[14].CLK
Clock => U_1[15].CLK
Clock => U_1[16].CLK
Clock => U_1[17].CLK
Clock => U_1[18].CLK
Clock => U_1[19].CLK
Clock => U_1[20].CLK
Clock => U_1[21].CLK
Clock => U_1[22].CLK
Clock => U_1[23].CLK
Clock => U_1[24].CLK
Clock => U_1[25].CLK
Clock => U_1[26].CLK
Clock => U_1[27].CLK
Clock => U_1[28].CLK
Clock => U_1[29].CLK
Clock => U_1[30].CLK
Clock => U_1[31].CLK
Clock => U_0[0].CLK
Clock => U_0[1].CLK
Clock => U_0[2].CLK
Clock => U_0[3].CLK
Clock => U_0[4].CLK
Clock => U_0[5].CLK
Clock => U_0[6].CLK
Clock => U_0[7].CLK
Clock => U_0[8].CLK
Clock => U_0[9].CLK
Clock => U_0[10].CLK
Clock => U_0[11].CLK
Clock => U_0[12].CLK
Clock => U_0[13].CLK
Clock => U_0[14].CLK
Clock => U_0[15].CLK
Clock => U_0[16].CLK
Clock => U_0[17].CLK
Clock => U_0[18].CLK
Clock => U_0[19].CLK
Clock => U_0[20].CLK
Clock => U_0[21].CLK
Clock => U_0[22].CLK
Clock => U_0[23].CLK
Clock => U_0[24].CLK
Clock => U_0[25].CLK
Clock => U_0[26].CLK
Clock => U_0[27].CLK
Clock => U_0[28].CLK
Clock => U_0[29].CLK
Clock => U_0[30].CLK
Clock => U_0[31].CLK
Clock => B2[0].CLK
Clock => B2[1].CLK
Clock => B2[2].CLK
Clock => B2[3].CLK
Clock => B2[4].CLK
Clock => B2[5].CLK
Clock => B2[6].CLK
Clock => B2[7].CLK
Clock => B1[0].CLK
Clock => B1[1].CLK
Clock => B1[2].CLK
Clock => B1[3].CLK
Clock => B1[4].CLK
Clock => B1[5].CLK
Clock => B1[6].CLK
Clock => B1[7].CLK
Clock => B0[0].CLK
Clock => B0[1].CLK
Clock => B0[2].CLK
Clock => B0[3].CLK
Clock => B0[4].CLK
Clock => B0[5].CLK
Clock => B0[6].CLK
Clock => B0[7].CLK
Clock => G1[0].CLK
Clock => G1[1].CLK
Clock => G1[2].CLK
Clock => G1[3].CLK
Clock => G1[4].CLK
Clock => G1[5].CLK
Clock => G1[6].CLK
Clock => G1[7].CLK
Clock => Stop~reg0.CLK
Clock => STATE~1.DATAIN
Resetn => IDLE_SHOULD_WRITE_BE_PERFORMED.ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[0].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[1].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[2].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[3].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[4].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[5].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[6].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[7].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[8].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[9].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[10].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[11].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[12].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[13].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[14].ACLR
Resetn => IDLE_PERIOD_WRITE_DATA[15].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[0].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[1].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[2].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[3].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[4].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[5].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[6].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[7].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[8].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[9].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[10].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[11].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[12].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[13].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[14].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[15].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[16].ACLR
Resetn => IDLE_PERIOD_WRITE_ADDRESS[17].ACLR
Resetn => Vp10[0].ACLR
Resetn => Vp10[1].ACLR
Resetn => Vp10[2].ACLR
Resetn => Vp10[3].ACLR
Resetn => Vp10[4].ACLR
Resetn => Vp10[5].ACLR
Resetn => Vp10[6].ACLR
Resetn => Vp10[7].ACLR
Resetn => Vp8[0].ACLR
Resetn => Vp8[1].ACLR
Resetn => Vp8[2].ACLR
Resetn => Vp8[3].ACLR
Resetn => Vp8[4].ACLR
Resetn => Vp8[5].ACLR
Resetn => Vp8[6].ACLR
Resetn => Vp8[7].ACLR
Resetn => Vp6[0].ACLR
Resetn => Vp6[1].ACLR
Resetn => Vp6[2].ACLR
Resetn => Vp6[3].ACLR
Resetn => Vp6[4].ACLR
Resetn => Vp6[5].ACLR
Resetn => Vp6[6].ACLR
Resetn => Vp6[7].ACLR
Resetn => Vp4[0].ACLR
Resetn => Vp4[1].ACLR
Resetn => Vp4[2].ACLR
Resetn => Vp4[3].ACLR
Resetn => Vp4[4].ACLR
Resetn => Vp4[5].ACLR
Resetn => Vp4[6].ACLR
Resetn => Vp4[7].ACLR
Resetn => Vp2[0].ACLR
Resetn => Vp2[1].ACLR
Resetn => Vp2[2].ACLR
Resetn => Vp2[3].ACLR
Resetn => Vp2[4].ACLR
Resetn => Vp2[5].ACLR
Resetn => Vp2[6].ACLR
Resetn => Vp2[7].ACLR
Resetn => V0[0].ACLR
Resetn => V0[1].ACLR
Resetn => V0[2].ACLR
Resetn => V0[3].ACLR
Resetn => V0[4].ACLR
Resetn => V0[5].ACLR
Resetn => V0[6].ACLR
Resetn => V0[7].ACLR
Resetn => Vn2[0].ACLR
Resetn => Vn2[1].ACLR
Resetn => Vn2[2].ACLR
Resetn => Vn2[3].ACLR
Resetn => Vn2[4].ACLR
Resetn => Vn2[5].ACLR
Resetn => Vn2[6].ACLR
Resetn => Vn2[7].ACLR
Resetn => Vn4[0].ACLR
Resetn => Vn4[1].ACLR
Resetn => Vn4[2].ACLR
Resetn => Vn4[3].ACLR
Resetn => Vn4[4].ACLR
Resetn => Vn4[5].ACLR
Resetn => Vn4[6].ACLR
Resetn => Vn4[7].ACLR
Resetn => Up10[0].ACLR
Resetn => Up10[1].ACLR
Resetn => Up10[2].ACLR
Resetn => Up10[3].ACLR
Resetn => Up10[4].ACLR
Resetn => Up10[5].ACLR
Resetn => Up10[6].ACLR
Resetn => Up10[7].ACLR
Resetn => Up8[0].ACLR
Resetn => Up8[1].ACLR
Resetn => Up8[2].ACLR
Resetn => Up8[3].ACLR
Resetn => Up8[4].ACLR
Resetn => Up8[5].ACLR
Resetn => Up8[6].ACLR
Resetn => Up8[7].ACLR
Resetn => Up6[0].ACLR
Resetn => Up6[1].ACLR
Resetn => Up6[2].ACLR
Resetn => Up6[3].ACLR
Resetn => Up6[4].ACLR
Resetn => Up6[5].ACLR
Resetn => Up6[6].ACLR
Resetn => Up6[7].ACLR
Resetn => Up4[0].ACLR
Resetn => Up4[1].ACLR
Resetn => Up4[2].ACLR
Resetn => Up4[3].ACLR
Resetn => Up4[4].ACLR
Resetn => Up4[5].ACLR
Resetn => Up4[6].ACLR
Resetn => Up4[7].ACLR
Resetn => Up2[0].ACLR
Resetn => Up2[1].ACLR
Resetn => Up2[2].ACLR
Resetn => Up2[3].ACLR
Resetn => Up2[4].ACLR
Resetn => Up2[5].ACLR
Resetn => Up2[6].ACLR
Resetn => Up2[7].ACLR
Resetn => U0[0].ACLR
Resetn => U0[1].ACLR
Resetn => U0[2].ACLR
Resetn => U0[3].ACLR
Resetn => U0[4].ACLR
Resetn => U0[5].ACLR
Resetn => U0[6].ACLR
Resetn => U0[7].ACLR
Resetn => Un2[0].ACLR
Resetn => Un2[1].ACLR
Resetn => Un2[2].ACLR
Resetn => Un2[3].ACLR
Resetn => Un2[4].ACLR
Resetn => Un2[5].ACLR
Resetn => Un2[6].ACLR
Resetn => Un2[7].ACLR
Resetn => Un4[0].ACLR
Resetn => Un4[1].ACLR
Resetn => Un4[2].ACLR
Resetn => Un4[3].ACLR
Resetn => Un4[4].ACLR
Resetn => Un4[5].ACLR
Resetn => Un4[6].ACLR
Resetn => Un4[7].ACLR
Resetn => V_3[0].ACLR
Resetn => V_3[1].ACLR
Resetn => V_3[2].ACLR
Resetn => V_3[3].ACLR
Resetn => V_3[4].ACLR
Resetn => V_3[5].ACLR
Resetn => V_3[6].ACLR
Resetn => V_3[7].ACLR
Resetn => V_3[8].ACLR
Resetn => V_3[9].ACLR
Resetn => V_3[10].ACLR
Resetn => V_3[11].ACLR
Resetn => V_3[12].ACLR
Resetn => V_3[13].ACLR
Resetn => V_3[14].ACLR
Resetn => V_3[15].ACLR
Resetn => V_3[16].ACLR
Resetn => V_3[17].ACLR
Resetn => V_3[18].ACLR
Resetn => V_3[19].ACLR
Resetn => V_3[20].ACLR
Resetn => V_3[21].ACLR
Resetn => V_3[22].ACLR
Resetn => V_3[23].ACLR
Resetn => V_3[24].ACLR
Resetn => V_3[25].ACLR
Resetn => V_3[26].ACLR
Resetn => V_3[27].ACLR
Resetn => V_3[28].ACLR
Resetn => V_3[29].ACLR
Resetn => V_3[30].ACLR
Resetn => V_3[31].ACLR
Resetn => V_2[0].ACLR
Resetn => V_2[1].ACLR
Resetn => V_2[2].ACLR
Resetn => V_2[3].ACLR
Resetn => V_2[4].ACLR
Resetn => V_2[5].ACLR
Resetn => V_2[6].ACLR
Resetn => V_2[7].ACLR
Resetn => V_2[8].ACLR
Resetn => V_2[9].ACLR
Resetn => V_2[10].ACLR
Resetn => V_2[11].ACLR
Resetn => V_2[12].ACLR
Resetn => V_2[13].ACLR
Resetn => V_2[14].ACLR
Resetn => V_2[15].ACLR
Resetn => V_2[16].ACLR
Resetn => V_2[17].ACLR
Resetn => V_2[18].ACLR
Resetn => V_2[19].ACLR
Resetn => V_2[20].ACLR
Resetn => V_2[21].ACLR
Resetn => V_2[22].ACLR
Resetn => V_2[23].ACLR
Resetn => V_2[24].ACLR
Resetn => V_2[25].ACLR
Resetn => V_2[26].ACLR
Resetn => V_2[27].ACLR
Resetn => V_2[28].ACLR
Resetn => V_2[29].ACLR
Resetn => V_2[30].ACLR
Resetn => V_2[31].ACLR
Resetn => V_1[0].ACLR
Resetn => V_1[1].ACLR
Resetn => V_1[2].ACLR
Resetn => V_1[3].ACLR
Resetn => V_1[4].ACLR
Resetn => V_1[5].ACLR
Resetn => V_1[6].ACLR
Resetn => V_1[7].ACLR
Resetn => V_1[8].ACLR
Resetn => V_1[9].ACLR
Resetn => V_1[10].ACLR
Resetn => V_1[11].ACLR
Resetn => V_1[12].ACLR
Resetn => V_1[13].ACLR
Resetn => V_1[14].ACLR
Resetn => V_1[15].ACLR
Resetn => V_1[16].ACLR
Resetn => V_1[17].ACLR
Resetn => V_1[18].ACLR
Resetn => V_1[19].ACLR
Resetn => V_1[20].ACLR
Resetn => V_1[21].ACLR
Resetn => V_1[22].ACLR
Resetn => V_1[23].ACLR
Resetn => V_1[24].ACLR
Resetn => V_1[25].ACLR
Resetn => V_1[26].ACLR
Resetn => V_1[27].ACLR
Resetn => V_1[28].ACLR
Resetn => V_1[29].ACLR
Resetn => V_1[30].ACLR
Resetn => V_1[31].ACLR
Resetn => V_0[0].ACLR
Resetn => V_0[1].ACLR
Resetn => V_0[2].ACLR
Resetn => V_0[3].ACLR
Resetn => V_0[4].ACLR
Resetn => V_0[5].ACLR
Resetn => V_0[6].ACLR
Resetn => V_0[7].ACLR
Resetn => V_0[8].ACLR
Resetn => V_0[9].ACLR
Resetn => V_0[10].ACLR
Resetn => V_0[11].ACLR
Resetn => V_0[12].ACLR
Resetn => V_0[13].ACLR
Resetn => V_0[14].ACLR
Resetn => V_0[15].ACLR
Resetn => V_0[16].ACLR
Resetn => V_0[17].ACLR
Resetn => V_0[18].ACLR
Resetn => V_0[19].ACLR
Resetn => V_0[20].ACLR
Resetn => V_0[21].ACLR
Resetn => V_0[22].ACLR
Resetn => V_0[23].ACLR
Resetn => V_0[24].ACLR
Resetn => V_0[25].ACLR
Resetn => V_0[26].ACLR
Resetn => V_0[27].ACLR
Resetn => V_0[28].ACLR
Resetn => V_0[29].ACLR
Resetn => V_0[30].ACLR
Resetn => V_0[31].ACLR
Resetn => U_3[0].ACLR
Resetn => U_3[1].ACLR
Resetn => U_3[2].ACLR
Resetn => U_3[3].ACLR
Resetn => U_3[4].ACLR
Resetn => U_3[5].ACLR
Resetn => U_3[6].ACLR
Resetn => U_3[7].ACLR
Resetn => U_3[8].ACLR
Resetn => U_3[9].ACLR
Resetn => U_3[10].ACLR
Resetn => U_3[11].ACLR
Resetn => U_3[12].ACLR
Resetn => U_3[13].ACLR
Resetn => U_3[14].ACLR
Resetn => U_3[15].ACLR
Resetn => U_3[16].ACLR
Resetn => U_3[17].ACLR
Resetn => U_3[18].ACLR
Resetn => U_3[19].ACLR
Resetn => U_3[20].ACLR
Resetn => U_3[21].ACLR
Resetn => U_3[22].ACLR
Resetn => U_3[23].ACLR
Resetn => U_3[24].ACLR
Resetn => U_3[25].ACLR
Resetn => U_3[26].ACLR
Resetn => U_3[27].ACLR
Resetn => U_3[28].ACLR
Resetn => U_3[29].ACLR
Resetn => U_3[30].ACLR
Resetn => U_3[31].ACLR
Resetn => U_2[0].ACLR
Resetn => U_2[1].ACLR
Resetn => U_2[2].ACLR
Resetn => U_2[3].ACLR
Resetn => U_2[4].ACLR
Resetn => U_2[5].ACLR
Resetn => U_2[6].ACLR
Resetn => U_2[7].ACLR
Resetn => U_2[8].ACLR
Resetn => U_2[9].ACLR
Resetn => U_2[10].ACLR
Resetn => U_2[11].ACLR
Resetn => U_2[12].ACLR
Resetn => U_2[13].ACLR
Resetn => U_2[14].ACLR
Resetn => U_2[15].ACLR
Resetn => U_2[16].ACLR
Resetn => U_2[17].ACLR
Resetn => U_2[18].ACLR
Resetn => U_2[19].ACLR
Resetn => U_2[20].ACLR
Resetn => U_2[21].ACLR
Resetn => U_2[22].ACLR
Resetn => U_2[23].ACLR
Resetn => U_2[24].ACLR
Resetn => U_2[25].ACLR
Resetn => U_2[26].ACLR
Resetn => U_2[27].ACLR
Resetn => U_2[28].ACLR
Resetn => U_2[29].ACLR
Resetn => U_2[30].ACLR
Resetn => U_2[31].ACLR
Resetn => U_1[0].ACLR
Resetn => U_1[1].ACLR
Resetn => U_1[2].ACLR
Resetn => U_1[3].ACLR
Resetn => U_1[4].ACLR
Resetn => U_1[5].ACLR
Resetn => U_1[6].ACLR
Resetn => U_1[7].ACLR
Resetn => U_1[8].ACLR
Resetn => U_1[9].ACLR
Resetn => U_1[10].ACLR
Resetn => U_1[11].ACLR
Resetn => U_1[12].ACLR
Resetn => U_1[13].ACLR
Resetn => U_1[14].ACLR
Resetn => U_1[15].ACLR
Resetn => U_1[16].ACLR
Resetn => U_1[17].ACLR
Resetn => U_1[18].ACLR
Resetn => U_1[19].ACLR
Resetn => U_1[20].ACLR
Resetn => U_1[21].ACLR
Resetn => U_1[22].ACLR
Resetn => U_1[23].ACLR
Resetn => U_1[24].ACLR
Resetn => U_1[25].ACLR
Resetn => U_1[26].ACLR
Resetn => U_1[27].ACLR
Resetn => U_1[28].ACLR
Resetn => U_1[29].ACLR
Resetn => U_1[30].ACLR
Resetn => U_1[31].ACLR
Resetn => U_0[0].ACLR
Resetn => U_0[1].ACLR
Resetn => U_0[2].ACLR
Resetn => U_0[3].ACLR
Resetn => U_0[4].ACLR
Resetn => U_0[5].ACLR
Resetn => U_0[6].ACLR
Resetn => U_0[7].ACLR
Resetn => U_0[8].ACLR
Resetn => U_0[9].ACLR
Resetn => U_0[10].ACLR
Resetn => U_0[11].ACLR
Resetn => U_0[12].ACLR
Resetn => U_0[13].ACLR
Resetn => U_0[14].ACLR
Resetn => U_0[15].ACLR
Resetn => U_0[16].ACLR
Resetn => U_0[17].ACLR
Resetn => U_0[18].ACLR
Resetn => U_0[19].ACLR
Resetn => U_0[20].ACLR
Resetn => U_0[21].ACLR
Resetn => U_0[22].ACLR
Resetn => U_0[23].ACLR
Resetn => U_0[24].ACLR
Resetn => U_0[25].ACLR
Resetn => U_0[26].ACLR
Resetn => U_0[27].ACLR
Resetn => U_0[28].ACLR
Resetn => U_0[29].ACLR
Resetn => U_0[30].ACLR
Resetn => U_0[31].ACLR
Resetn => B2[0].ACLR
Resetn => B2[1].ACLR
Resetn => B2[2].ACLR
Resetn => B2[3].ACLR
Resetn => B2[4].ACLR
Resetn => B2[5].ACLR
Resetn => B2[6].ACLR
Resetn => B2[7].ACLR
Resetn => B1[0].ACLR
Resetn => B1[1].ACLR
Resetn => B1[2].ACLR
Resetn => B1[3].ACLR
Resetn => B1[4].ACLR
Resetn => B1[5].ACLR
Resetn => B1[6].ACLR
Resetn => B1[7].ACLR
Resetn => B0[0].ACLR
Resetn => B0[1].ACLR
Resetn => B0[2].ACLR
Resetn => B0[3].ACLR
Resetn => B0[4].ACLR
Resetn => B0[5].ACLR
Resetn => B0[6].ACLR
Resetn => B0[7].ACLR
Resetn => G1[0].ACLR
Resetn => G1[1].ACLR
Resetn => G1[2].ACLR
Resetn => G1[3].ACLR
Resetn => G1[4].ACLR
Resetn => G1[5].ACLR
Resetn => G1[6].ACLR
Resetn => G1[7].ACLR
Resetn => Stop~reg0.ACLR
Resetn => STATE~3.DATAIN
Resetn => SRAM_address[17]~reg0.ENA
Resetn => SRAM_address[16]~reg0.ENA
Resetn => SRAM_address[15]~reg0.ENA
Resetn => SRAM_address[14]~reg0.ENA
Resetn => SRAM_address[13]~reg0.ENA
Resetn => SRAM_address[12]~reg0.ENA
Resetn => SRAM_address[11]~reg0.ENA
Resetn => SRAM_address[10]~reg0.ENA
Resetn => SRAM_address[9]~reg0.ENA
Resetn => SRAM_address[8]~reg0.ENA
Resetn => SRAM_address[7]~reg0.ENA
Resetn => SRAM_address[6]~reg0.ENA
Resetn => SRAM_address[5]~reg0.ENA
Resetn => SRAM_address[4]~reg0.ENA
Resetn => SRAM_address[3]~reg0.ENA
Resetn => SRAM_address[2]~reg0.ENA
Resetn => SRAM_address[1]~reg0.ENA
Resetn => SRAM_address[0]~reg0.ENA
Resetn => SRAM_write_data[15]~reg0.ENA
Resetn => SRAM_write_data[14]~reg0.ENA
Resetn => SRAM_write_data[13]~reg0.ENA
Resetn => SRAM_write_data[12]~reg0.ENA
Resetn => SRAM_write_data[11]~reg0.ENA
Resetn => SRAM_write_data[10]~reg0.ENA
Resetn => SRAM_write_data[9]~reg0.ENA
Resetn => SRAM_write_data[8]~reg0.ENA
Resetn => SRAM_write_data[7]~reg0.ENA
Resetn => SRAM_write_data[6]~reg0.ENA
Resetn => SRAM_write_data[5]~reg0.ENA
Resetn => SRAM_write_data[4]~reg0.ENA
Resetn => SRAM_write_data[3]~reg0.ENA
Resetn => SRAM_write_data[2]~reg0.ENA
Resetn => SRAM_write_data[1]~reg0.ENA
Resetn => SRAM_write_data[0]~reg0.ENA
Resetn => SRAM_we_n~reg0.ENA
Resetn => ITERATION[17].ENA
Resetn => ITERATION[16].ENA
Resetn => ITERATION[15].ENA
Resetn => ITERATION[14].ENA
Resetn => ITERATION[13].ENA
Resetn => ITERATION[12].ENA
Resetn => ITERATION[11].ENA
Resetn => ITERATION[10].ENA
Resetn => ITERATION[9].ENA
Resetn => ITERATION[8].ENA
Resetn => ITERATION[7].ENA
Resetn => ITERATION[6].ENA
Resetn => ITERATION[5].ENA
Resetn => ITERATION[4].ENA
Resetn => ITERATION[3].ENA
Resetn => ITERATION[2].ENA
Resetn => ITERATION[1].ENA
Resetn => ITERATION[0].ENA
Resetn => A31_0[63].ENA
Resetn => A31_0[62].ENA
Resetn => A31_0[61].ENA
Resetn => A31_0[60].ENA
Resetn => A31_0[59].ENA
Resetn => A31_0[58].ENA
Resetn => A31_0[57].ENA
Resetn => A31_0[56].ENA
Resetn => A31_0[55].ENA
Resetn => A31_0[54].ENA
Resetn => A31_0[53].ENA
Resetn => A31_0[52].ENA
Resetn => A31_0[51].ENA
Resetn => A31_0[50].ENA
Resetn => A31_0[49].ENA
Resetn => A31_0[48].ENA
Resetn => A31_0[47].ENA
Resetn => A31_0[46].ENA
Resetn => A31_0[45].ENA
Resetn => A31_0[44].ENA
Resetn => A31_0[43].ENA
Resetn => A31_0[42].ENA
Resetn => A31_0[41].ENA
Resetn => A31_0[40].ENA
Resetn => A31_0[39].ENA
Resetn => A31_0[38].ENA
Resetn => A31_0[37].ENA
Resetn => A31_0[36].ENA
Resetn => A31_0[35].ENA
Resetn => A31_0[34].ENA
Resetn => A31_0[33].ENA
Resetn => A31_0[32].ENA
Resetn => A31_0[31].ENA
Resetn => A31_0[30].ENA
Resetn => A31_0[29].ENA
Resetn => A31_0[28].ENA
Resetn => A31_0[27].ENA
Resetn => A31_0[26].ENA
Resetn => A31_0[25].ENA
Resetn => A31_0[24].ENA
Resetn => A31_0[23].ENA
Resetn => A31_0[22].ENA
Resetn => A31_0[21].ENA
Resetn => A31_0[20].ENA
Resetn => A31_0[19].ENA
Resetn => A31_0[18].ENA
Resetn => A31_0[17].ENA
Resetn => A31_0[16].ENA
Resetn => A31_0[15].ENA
Resetn => A31_0[14].ENA
Resetn => A31_0[13].ENA
Resetn => A31_0[12].ENA
Resetn => A31_0[11].ENA
Resetn => A31_0[10].ENA
Resetn => A31_0[9].ENA
Resetn => A31_0[8].ENA
Resetn => A31_0[7].ENA
Resetn => A31_0[6].ENA
Resetn => A31_0[5].ENA
Resetn => A31_0[4].ENA
Resetn => A31_0[3].ENA
Resetn => A31_0[2].ENA
Resetn => A31_0[1].ENA
Resetn => A31_0[0].ENA
Resetn => A31_1[63].ENA
Resetn => A31_1[62].ENA
Resetn => A31_1[61].ENA
Resetn => A31_1[60].ENA
Resetn => A31_1[59].ENA
Resetn => A31_1[58].ENA
Resetn => A31_1[57].ENA
Resetn => A31_1[56].ENA
Resetn => A31_1[55].ENA
Resetn => A31_1[54].ENA
Resetn => A31_1[53].ENA
Resetn => A31_1[52].ENA
Resetn => A31_1[51].ENA
Resetn => A31_1[50].ENA
Resetn => A31_1[49].ENA
Resetn => A31_1[48].ENA
Resetn => A31_1[47].ENA
Resetn => A31_1[46].ENA
Resetn => A31_1[45].ENA
Resetn => A31_1[44].ENA
Resetn => A31_1[43].ENA
Resetn => A31_1[42].ENA
Resetn => A31_1[41].ENA
Resetn => A31_1[40].ENA
Resetn => A31_1[39].ENA
Resetn => A31_1[38].ENA
Resetn => A31_1[37].ENA
Resetn => A31_1[36].ENA
Resetn => A31_1[35].ENA
Resetn => A31_1[34].ENA
Resetn => A31_1[33].ENA
Resetn => A31_1[32].ENA
Resetn => A31_1[31].ENA
Resetn => A31_1[30].ENA
Resetn => A31_1[29].ENA
Resetn => A31_1[28].ENA
Resetn => A31_1[27].ENA
Resetn => A31_1[26].ENA
Resetn => A31_1[25].ENA
Resetn => A31_1[24].ENA
Resetn => A31_1[23].ENA
Resetn => A31_1[22].ENA
Resetn => A31_1[21].ENA
Resetn => A31_1[20].ENA
Resetn => A31_1[19].ENA
Resetn => A31_1[18].ENA
Resetn => A31_1[17].ENA
Resetn => A31_1[16].ENA
Resetn => A31_1[15].ENA
Resetn => A31_1[14].ENA
Resetn => A31_1[13].ENA
Resetn => A31_1[12].ENA
Resetn => A31_1[11].ENA
Resetn => A31_1[10].ENA
Resetn => A31_1[9].ENA
Resetn => A31_1[8].ENA
Resetn => A31_1[7].ENA
Resetn => A31_1[6].ENA
Resetn => A31_1[5].ENA
Resetn => A31_1[4].ENA
Resetn => A31_1[3].ENA
Resetn => A31_1[2].ENA
Resetn => A31_1[1].ENA
Resetn => A31_1[0].ENA
Resetn => A31_2[63].ENA
Resetn => A31_2[62].ENA
Resetn => A31_2[61].ENA
Resetn => A31_2[60].ENA
Resetn => A31_2[59].ENA
Resetn => A31_2[58].ENA
Resetn => A31_2[57].ENA
Resetn => A31_2[56].ENA
Resetn => A31_2[55].ENA
Resetn => A31_2[54].ENA
Resetn => A31_2[53].ENA
Resetn => A31_2[52].ENA
Resetn => A31_2[51].ENA
Resetn => A31_2[50].ENA
Resetn => A31_2[49].ENA
Resetn => A31_2[48].ENA
Resetn => A31_2[47].ENA
Resetn => A31_2[46].ENA
Resetn => A31_2[45].ENA
Resetn => A31_2[44].ENA
Resetn => A31_2[43].ENA
Resetn => A31_2[42].ENA
Resetn => A31_2[41].ENA
Resetn => A31_2[40].ENA
Resetn => A31_2[39].ENA
Resetn => A31_2[38].ENA
Resetn => A31_2[37].ENA
Resetn => A31_2[36].ENA
Resetn => A31_2[35].ENA
Resetn => A31_2[34].ENA
Resetn => A31_2[33].ENA
Resetn => A31_2[32].ENA
Resetn => A31_2[31].ENA
Resetn => A31_2[30].ENA
Resetn => A31_2[29].ENA
Resetn => A31_2[28].ENA
Resetn => A31_2[27].ENA
Resetn => A31_2[26].ENA
Resetn => A31_2[25].ENA
Resetn => A31_2[24].ENA
Resetn => A31_2[23].ENA
Resetn => A31_2[22].ENA
Resetn => A31_2[21].ENA
Resetn => A31_2[20].ENA
Resetn => A31_2[19].ENA
Resetn => A31_2[18].ENA
Resetn => A31_2[17].ENA
Resetn => A31_2[16].ENA
Resetn => A31_2[15].ENA
Resetn => A31_2[14].ENA
Resetn => A31_2[13].ENA
Resetn => A31_2[12].ENA
Resetn => A31_2[11].ENA
Resetn => A31_2[10].ENA
Resetn => A31_2[9].ENA
Resetn => A31_2[8].ENA
Resetn => A31_2[7].ENA
Resetn => A31_2[6].ENA
Resetn => A31_2[5].ENA
Resetn => A31_2[4].ENA
Resetn => A31_2[3].ENA
Resetn => A31_2[2].ENA
Resetn => A31_2[1].ENA
Resetn => A31_2[0].ENA
Resetn => A31_3[63].ENA
Resetn => A31_3[62].ENA
Resetn => A31_3[61].ENA
Resetn => A31_3[60].ENA
Resetn => A31_3[59].ENA
Resetn => A31_3[58].ENA
Resetn => A31_3[57].ENA
Resetn => A31_3[56].ENA
Resetn => A31_3[55].ENA
Resetn => A31_3[54].ENA
Resetn => A31_3[53].ENA
Resetn => A31_3[52].ENA
Resetn => A31_3[51].ENA
Resetn => A31_3[50].ENA
Resetn => A31_3[49].ENA
Resetn => A31_3[48].ENA
Resetn => A31_3[47].ENA
Resetn => A31_3[46].ENA
Resetn => A31_3[45].ENA
Resetn => A31_3[44].ENA
Resetn => A31_3[43].ENA
Resetn => A31_3[42].ENA
Resetn => A31_3[41].ENA
Resetn => A31_3[40].ENA
Resetn => A31_3[39].ENA
Resetn => A31_3[38].ENA
Resetn => A31_3[37].ENA
Resetn => A31_3[36].ENA
Resetn => A31_3[35].ENA
Resetn => A31_3[34].ENA
Resetn => A31_3[33].ENA
Resetn => A31_3[32].ENA
Resetn => A31_3[31].ENA
Resetn => A31_3[30].ENA
Resetn => A31_3[29].ENA
Resetn => A31_3[28].ENA
Resetn => A31_3[27].ENA
Resetn => A31_3[26].ENA
Resetn => A31_3[25].ENA
Resetn => A31_3[24].ENA
Resetn => A31_3[23].ENA
Resetn => A31_3[22].ENA
Resetn => A31_3[21].ENA
Resetn => A31_3[20].ENA
Resetn => A31_3[19].ENA
Resetn => A31_3[18].ENA
Resetn => A31_3[17].ENA
Resetn => A31_3[16].ENA
Resetn => A31_3[15].ENA
Resetn => A31_3[14].ENA
Resetn => A31_3[13].ENA
Resetn => A31_3[12].ENA
Resetn => A31_3[11].ENA
Resetn => A31_3[10].ENA
Resetn => A31_3[9].ENA
Resetn => A31_3[8].ENA
Resetn => A31_3[7].ENA
Resetn => A31_3[6].ENA
Resetn => A31_3[5].ENA
Resetn => A31_3[4].ENA
Resetn => A31_3[3].ENA
Resetn => A31_3[2].ENA
Resetn => A31_3[1].ENA
Resetn => A31_3[0].ENA
Resetn => U_3B0[31].ENA
Resetn => U_3B0[30].ENA
Resetn => U_3B0[29].ENA
Resetn => U_3B0[28].ENA
Resetn => U_3B0[27].ENA
Resetn => U_3B0[26].ENA
Resetn => U_3B0[25].ENA
Resetn => U_3B0[24].ENA
Resetn => U_3B0[23].ENA
Resetn => U_3B0[22].ENA
Resetn => U_3B0[21].ENA
Resetn => U_3B0[20].ENA
Resetn => U_3B0[19].ENA
Resetn => U_3B0[18].ENA
Resetn => U_3B0[17].ENA
Resetn => U_3B0[16].ENA
Resetn => U_3B0[15].ENA
Resetn => U_3B0[14].ENA
Resetn => U_3B0[13].ENA
Resetn => U_3B0[12].ENA
Resetn => U_3B0[11].ENA
Resetn => U_3B0[10].ENA
Resetn => U_3B0[9].ENA
Resetn => U_3B0[8].ENA
Resetn => U_3B0[7].ENA
Resetn => U_3B0[6].ENA
Resetn => U_3B0[5].ENA
Resetn => U_3B0[4].ENA
Resetn => U_3B0[3].ENA
Resetn => U_3B0[2].ENA
Resetn => U_3B0[1].ENA
Resetn => U_3B0[0].ENA
Resetn => U_3B1[31].ENA
Resetn => U_3B1[30].ENA
Resetn => U_3B1[29].ENA
Resetn => U_3B1[28].ENA
Resetn => U_3B1[27].ENA
Resetn => U_3B1[26].ENA
Resetn => U_3B1[25].ENA
Resetn => U_3B1[24].ENA
Resetn => U_3B1[23].ENA
Resetn => U_3B1[22].ENA
Resetn => U_3B1[21].ENA
Resetn => U_3B1[20].ENA
Resetn => U_3B1[19].ENA
Resetn => U_3B1[18].ENA
Resetn => U_3B1[17].ENA
Resetn => U_3B1[16].ENA
Resetn => U_3B1[15].ENA
Resetn => U_3B1[14].ENA
Resetn => U_3B1[13].ENA
Resetn => U_3B1[12].ENA
Resetn => U_3B1[11].ENA
Resetn => U_3B1[10].ENA
Resetn => U_3B1[9].ENA
Resetn => U_3B1[8].ENA
Resetn => U_3B1[7].ENA
Resetn => U_3B1[6].ENA
Resetn => U_3B1[5].ENA
Resetn => U_3B1[4].ENA
Resetn => U_3B1[3].ENA
Resetn => U_3B1[2].ENA
Resetn => U_3B1[1].ENA
Resetn => U_3B1[0].ENA
Start => always2.IN1
Stop <= Stop~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => UP10.DATAA
SRAM_read_data[0] => VP10.DATAA
SRAM_read_data[0] => Selector63.IN5
SRAM_read_data[0] => Selector127.IN5
SRAM_read_data[0] => Selector191.IN1
SRAM_read_data[0] => Selector231.IN1
SRAM_read_data[0] => Selector255.IN1
SRAM_read_data[0] => Selector295.IN1
SRAM_read_data[1] => UP10.DATAA
SRAM_read_data[1] => VP10.DATAA
SRAM_read_data[1] => Selector62.IN5
SRAM_read_data[1] => Selector126.IN5
SRAM_read_data[1] => Selector190.IN1
SRAM_read_data[1] => Selector230.IN1
SRAM_read_data[1] => Selector254.IN1
SRAM_read_data[1] => Selector294.IN1
SRAM_read_data[2] => UP10.DATAA
SRAM_read_data[2] => VP10.DATAA
SRAM_read_data[2] => Selector61.IN5
SRAM_read_data[2] => Selector125.IN5
SRAM_read_data[2] => Selector189.IN1
SRAM_read_data[2] => Selector229.IN1
SRAM_read_data[2] => Selector253.IN1
SRAM_read_data[2] => Selector293.IN1
SRAM_read_data[3] => UP10.DATAA
SRAM_read_data[3] => VP10.DATAA
SRAM_read_data[3] => Selector60.IN5
SRAM_read_data[3] => Selector124.IN5
SRAM_read_data[3] => Selector188.IN1
SRAM_read_data[3] => Selector228.IN1
SRAM_read_data[3] => Selector252.IN1
SRAM_read_data[3] => Selector292.IN1
SRAM_read_data[4] => Add1.IN8
SRAM_read_data[4] => UP10.DATAA
SRAM_read_data[4] => VP10.DATAA
SRAM_read_data[4] => Selector187.IN1
SRAM_read_data[4] => Selector227.IN1
SRAM_read_data[4] => Selector251.IN1
SRAM_read_data[4] => Selector291.IN1
SRAM_read_data[5] => Add1.IN7
SRAM_read_data[5] => UP10.DATAA
SRAM_read_data[5] => VP10.DATAA
SRAM_read_data[5] => Selector186.IN1
SRAM_read_data[5] => Selector226.IN1
SRAM_read_data[5] => Selector250.IN1
SRAM_read_data[5] => Selector290.IN1
SRAM_read_data[6] => Add1.IN6
SRAM_read_data[6] => UP10.DATAA
SRAM_read_data[6] => VP10.DATAA
SRAM_read_data[6] => Selector185.IN1
SRAM_read_data[6] => Selector225.IN1
SRAM_read_data[6] => Selector249.IN1
SRAM_read_data[6] => Selector289.IN1
SRAM_read_data[7] => Add1.IN5
SRAM_read_data[7] => UP10.DATAA
SRAM_read_data[7] => VP10.DATAA
SRAM_read_data[7] => Selector184.IN1
SRAM_read_data[7] => Selector224.IN1
SRAM_read_data[7] => Selector248.IN1
SRAM_read_data[7] => Selector288.IN1
SRAM_read_data[8] => UP8.DATAA
SRAM_read_data[8] => VP8.DATAA
SRAM_read_data[8] => Selector31.IN5
SRAM_read_data[8] => Selector95.IN5
SRAM_read_data[8] => Selector199.IN1
SRAM_read_data[8] => Selector207.IN1
SRAM_read_data[8] => Selector215.IN1
SRAM_read_data[8] => Selector223.IN1
SRAM_read_data[8] => Selector263.IN1
SRAM_read_data[8] => Selector271.IN1
SRAM_read_data[8] => Selector279.IN1
SRAM_read_data[8] => Selector287.IN1
SRAM_read_data[9] => UP8.DATAA
SRAM_read_data[9] => VP8.DATAA
SRAM_read_data[9] => Selector30.IN5
SRAM_read_data[9] => Selector94.IN5
SRAM_read_data[9] => Selector198.IN1
SRAM_read_data[9] => Selector206.IN1
SRAM_read_data[9] => Selector214.IN1
SRAM_read_data[9] => Selector222.IN1
SRAM_read_data[9] => Selector262.IN1
SRAM_read_data[9] => Selector270.IN1
SRAM_read_data[9] => Selector278.IN1
SRAM_read_data[9] => Selector286.IN1
SRAM_read_data[10] => UP8.DATAA
SRAM_read_data[10] => VP8.DATAA
SRAM_read_data[10] => Selector29.IN5
SRAM_read_data[10] => Selector93.IN5
SRAM_read_data[10] => Selector197.IN1
SRAM_read_data[10] => Selector205.IN1
SRAM_read_data[10] => Selector213.IN1
SRAM_read_data[10] => Selector221.IN1
SRAM_read_data[10] => Selector261.IN1
SRAM_read_data[10] => Selector269.IN1
SRAM_read_data[10] => Selector277.IN1
SRAM_read_data[10] => Selector285.IN1
SRAM_read_data[11] => UP8.DATAA
SRAM_read_data[11] => VP8.DATAA
SRAM_read_data[11] => Selector28.IN5
SRAM_read_data[11] => Selector92.IN5
SRAM_read_data[11] => Selector196.IN1
SRAM_read_data[11] => Selector204.IN1
SRAM_read_data[11] => Selector212.IN1
SRAM_read_data[11] => Selector220.IN1
SRAM_read_data[11] => Selector260.IN1
SRAM_read_data[11] => Selector268.IN1
SRAM_read_data[11] => Selector276.IN1
SRAM_read_data[11] => Selector284.IN1
SRAM_read_data[12] => Add0.IN8
SRAM_read_data[12] => UP8.DATAA
SRAM_read_data[12] => VP8.DATAA
SRAM_read_data[12] => Selector195.IN1
SRAM_read_data[12] => Selector203.IN1
SRAM_read_data[12] => Selector211.IN1
SRAM_read_data[12] => Selector219.IN1
SRAM_read_data[12] => Selector259.IN1
SRAM_read_data[12] => Selector267.IN1
SRAM_read_data[12] => Selector275.IN1
SRAM_read_data[12] => Selector283.IN1
SRAM_read_data[13] => Add0.IN7
SRAM_read_data[13] => UP8.DATAA
SRAM_read_data[13] => VP8.DATAA
SRAM_read_data[13] => Selector194.IN1
SRAM_read_data[13] => Selector202.IN1
SRAM_read_data[13] => Selector210.IN1
SRAM_read_data[13] => Selector218.IN1
SRAM_read_data[13] => Selector258.IN1
SRAM_read_data[13] => Selector266.IN1
SRAM_read_data[13] => Selector274.IN1
SRAM_read_data[13] => Selector282.IN1
SRAM_read_data[14] => Add0.IN6
SRAM_read_data[14] => UP8.DATAA
SRAM_read_data[14] => VP8.DATAA
SRAM_read_data[14] => Selector193.IN1
SRAM_read_data[14] => Selector201.IN1
SRAM_read_data[14] => Selector209.IN1
SRAM_read_data[14] => Selector217.IN1
SRAM_read_data[14] => Selector257.IN1
SRAM_read_data[14] => Selector265.IN1
SRAM_read_data[14] => Selector273.IN1
SRAM_read_data[14] => Selector281.IN1
SRAM_read_data[15] => Add0.IN5
SRAM_read_data[15] => UP8.DATAA
SRAM_read_data[15] => VP8.DATAA
SRAM_read_data[15] => Selector192.IN1
SRAM_read_data[15] => Selector200.IN1
SRAM_read_data[15] => Selector208.IN1
SRAM_read_data[15] => Selector216.IN1
SRAM_read_data[15] => Selector256.IN1
SRAM_read_data[15] => Selector264.IN1
SRAM_read_data[15] => Selector272.IN1
SRAM_read_data[15] => Selector280.IN1


|project|convert_hex_to_seven_segment:unit7
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit6
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit5
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit4
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit3
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit2
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit1
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit0
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


