;redcode
;assert 1
	SPL 0, <332
	CMP -227, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-106
	ADD 210, -330
	DJN -1, @-20
	MOV @-157, <100
	SUB 0, -5
	SUB 0, 0
	SUB 0, 0
	SUB 0, 0
	JMP 100
	JMP 100
	SLT 210, 630
	JMP -100, @0
	SUB #10, 20
	ADD 210, 630
	ADD 210, 630
	SUB <60, @2
	ADD 210, 630
	ADD 210, @739
	ADD 210, 630
	SUB 0, -5
	SUB -30, <-300
	ADD @-157, <100
	CMP -207, <-120
	SUB <60, @2
	SUB <60, @2
	SUB #10, 0
	ADD 210, 630
	SUB -227, <-120
	CMP -227, <-120
	SUB -100, 0
	SUB -100, 0
	ADD 0, -5
	SUB <60, @2
	SUB <60, @2
	SUB 30, -300
	SUB 30, -300
	SUB 30, -300
	SLT <300, 90
	SLT <300, 90
	MOV -4, <-20
	SUB #10, 20
	SUB #10, 20
	MOV -1, <-20
	ADD 0, -5
	SLT <300, 90
	SPL 0, <332
