
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M250_W6/run.tcl
# read_verilog -sv runs/M250_W6/sum_signed.sv
# read_xdc runs/M250_W6/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2578810
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.355 ; gain = 239.832 ; free physical = 138243 ; free virtual = 209652
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.263; parent = 2373.103; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.406; parent = 3040.328; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W6/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W6/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3128.293 ; gain = 330.770 ; free physical = 138176 ; free virtual = 209587
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.263; parent = 2373.103; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4101.375; parent = 3128.297; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3146.105 ; gain = 348.582 ; free physical = 138176 ; free virtual = 209587
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.263; parent = 2373.103; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4119.188; parent = 3146.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3146.105 ; gain = 348.582 ; free physical = 138185 ; free virtual = 209596
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.263; parent = 2373.103; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4119.188; parent = 3146.109; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3146.105 ; gain = 0.000 ; free physical = 138188 ; free virtual = 209599
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W6/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W6/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.824 ; gain = 0.000 ; free physical = 138290 ; free virtual = 209701
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3312.824 ; gain = 0.000 ; free physical = 138303 ; free virtual = 209714
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3312.824 ; gain = 515.301 ; free physical = 138356 ; free virtual = 209767
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.962; parent = 2384.802; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.891; parent = 3280.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3312.824 ; gain = 515.301 ; free physical = 138364 ; free virtual = 209776
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.962; parent = 2384.802; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.891; parent = 3280.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3312.824 ; gain = 515.301 ; free physical = 138366 ; free virtual = 209777
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.962; parent = 2384.802; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.891; parent = 3280.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3312.824 ; gain = 515.301 ; free physical = 138360 ; free virtual = 209772
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.962; parent = 2384.802; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.891; parent = 3280.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 16    
	   2 Input    9 Bit       Adders := 31    
	   2 Input    8 Bit       Adders := 62    
	   2 Input    7 Bit       Adders := 125   
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 62    
	                7 Bit    Registers := 127   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3312.824 ; gain = 515.301 ; free physical = 138410 ; free virtual = 209827
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.962; parent = 2384.802; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.891; parent = 3280.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3673.137 ; gain = 875.613 ; free physical = 138091 ; free virtual = 209509
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.349; parent = 2955.220; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4646.219; parent = 3673.141; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3681.137 ; gain = 883.613 ; free physical = 138082 ; free virtual = 209500
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.396; parent = 2963.267; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4654.219; parent = 3681.141; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 3700.168 ; gain = 902.645 ; free physical = 138082 ; free virtual = 209500
Synthesis current peak Physical Memory [PSS] (MB): peak = 3219.118; parent = 2964.989; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.250; parent = 3700.172; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3709.074 ; gain = 911.551 ; free physical = 138110 ; free virtual = 209528
Synthesis current peak Physical Memory [PSS] (MB): peak = 3220.056; parent = 2965.927; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4682.156; parent = 3709.078; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3709.074 ; gain = 911.551 ; free physical = 138123 ; free virtual = 209541
Synthesis current peak Physical Memory [PSS] (MB): peak = 3220.071; parent = 2965.942; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4682.156; parent = 3709.078; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3709.074 ; gain = 911.551 ; free physical = 138123 ; free virtual = 209542
Synthesis current peak Physical Memory [PSS] (MB): peak = 3220.649; parent = 2966.521; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4682.156; parent = 3709.078; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3709.074 ; gain = 911.551 ; free physical = 138123 ; free virtual = 209542
Synthesis current peak Physical Memory [PSS] (MB): peak = 3220.712; parent = 2966.583; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4682.156; parent = 3709.078; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3709.074 ; gain = 911.551 ; free physical = 138128 ; free virtual = 209547
Synthesis current peak Physical Memory [PSS] (MB): peak = 3220.712; parent = 2966.583; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4682.156; parent = 3709.078; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3709.074 ; gain = 911.551 ; free physical = 138128 ; free virtual = 209546
Synthesis current peak Physical Memory [PSS] (MB): peak = 3220.743; parent = 2966.614; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4682.156; parent = 3709.078; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   311|
|3     |LUT1   |   249|
|4     |LUT2   |  1737|
|5     |FDRE   |  2008|
|6     |IBUF   |  1503|
|7     |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3709.074 ; gain = 911.551 ; free physical = 138126 ; free virtual = 209546
Synthesis current peak Physical Memory [PSS] (MB): peak = 3220.759; parent = 2966.630; children = 254.160
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4682.156; parent = 3709.078; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3709.074 ; gain = 744.832 ; free physical = 138146 ; free virtual = 209566
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3709.082 ; gain = 911.551 ; free physical = 138150 ; free virtual = 209570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3715.012 ; gain = 0.000 ; free physical = 138266 ; free virtual = 209687
INFO: [Netlist 29-17] Analyzing 1815 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W6/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W6/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3775.480 ; gain = 0.000 ; free physical = 138191 ; free virtual = 209612
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1504 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1503 instances

Synth Design complete, checksum: e200feb6
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 3775.480 ; gain = 2070.777 ; free physical = 138340 ; free virtual = 209761
# report_utilization -file runs/M250_W6/util.rpt
# report_timing_summary -file runs/M250_W6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4521.469 ; gain = 745.988 ; free physical = 136929 ; free virtual = 208327
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:57:20 2025...
