$date
	Thu Sep 23 12:54:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_BitCounter $end
$var wire 8 ! t_Count [7:0] $end
$var reg 1 " t_ClearCounter $end
$var reg 1 # t_IncCounter $end
$var reg 1 $ t_clk $end
$var reg 1 % t_reset $end
$scope module uut $end
$var wire 1 " ClearCounter $end
$var wire 1 # IncCounter $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 8 & Count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
1%
0$
0#
0"
bx !
$end
#100
b0 !
b0 &
1$
#200
0$
1#
0%
#300
b1 !
b1 &
1$
#400
0$
#500
b10 !
b10 &
1$
#600
0$
#700
b11 !
b11 &
1$
#800
0$
#900
b100 !
b100 &
1$
#1000
0$
0#
#1100
1$
#1200
0$
#1300
1$
#1400
0$
#1500
1$
#1600
0$
#1700
1$
#1800
0$
1#
#1900
b101 !
b101 &
1$
#2000
0$
#2100
b110 !
b110 &
1$
#2200
0$
0#
#2300
1$
#2400
0$
#2500
1$
#2600
0$
1"
#2700
b0 !
b0 &
1$
#2800
0$
0"
#2900
1$
#3000
0$
1#
#3100
b1 !
b1 &
1$
#3200
0$
#3300
b0 !
b0 &
1$
1"
#3400
0$
#3500
b1 !
b1 &
1$
0"
#3600
0$
1%
#3700
b0 !
b0 &
1$
#3800
0$
0%
#3900
b1 !
b1 &
1$
#4000
0$
#4100
b10 !
b10 &
1$
#4200
0$
#4300
b11 !
b11 &
1$
#4400
0$
#4500
1$
0#
#4600
0$
#4700
1$
#4800
0$
#4900
1$
#5000
0$
#5100
1$
#5200
0$
#5300
1$
#5400
0$
#5500
b100 !
b100 &
1$
1#
#5600
0$
#5700
b101 !
b101 &
1$
#5800
0$
#5900
b110 !
b110 &
1$
#6000
0$
#6100
b111 !
b111 &
1$
#6200
0$
#6300
b1000 !
b1000 &
1$
#6400
0$
#6500
b1001 !
b1001 &
1$
#6600
0$
#6700
b1010 !
b1010 &
1$
#6800
0$
#6900
b1011 !
b1011 &
1$
#7000
0$
#7100
b1100 !
b1100 &
1$
#7200
0$
#7300
b1101 !
b1101 &
1$
#7400
0$
#7500
b1110 !
b1110 &
1$
#7600
0$
#7700
b1111 !
b1111 &
1$
#7800
0$
#7900
b10000 !
b10000 &
1$
#8000
0$
#8100
b10001 !
b10001 &
1$
#8200
0$
#8300
b10010 !
b10010 &
1$
#8400
0$
#8500
b10011 !
b10011 &
1$
#8600
0$
#8700
b10100 !
b10100 &
1$
#8800
0$
#8900
b10101 !
b10101 &
1$
#9000
0$
#9100
b10110 !
b10110 &
1$
#9200
0$
#9300
b10111 !
b10111 &
1$
#9400
0$
#9500
b11000 !
b11000 &
1$
#9600
0$
#9700
b11001 !
b11001 &
1$
#9800
0$
#9900
b11010 !
b11010 &
1$
#10000
0$
