
project_L0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079e4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000848  08007aa4  08007aa4  00017aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082ec  080082ec  000200bc  2**0
                  CONTENTS
  4 .ARM          00000000  080082ec  080082ec  000200bc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080082ec  080082ec  000200bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082ec  080082ec  000182ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080082f0  080082f0  000182f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000bc  20000000  080082f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  200000bc  080083b0  000200bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000344  080083b0  00020344  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000168cb  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c60  00000000  00000000  000369af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001130  00000000  00000000  00039610  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fb0  00000000  00000000  0003a740  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001756d  00000000  00000000  0003b6f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ecf5  00000000  00000000  00052c5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008cdc6  00000000  00000000  00061952  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ee718  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f5c  00000000  00000000  000ee794  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000bc 	.word	0x200000bc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007a8c 	.word	0x08007a8c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000c0 	.word	0x200000c0
 8000104:	08007a8c 	.word	0x08007a8c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <SPI_CS_LOW>:
 */

#include "TFT_display.h"

// ---- lower level functions ----
void SPI_CS_LOW() {HAL_GPIO_WritePin(CS_GPIO, CS_PIN, GPIO_PIN_RESET);}
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
 80003f8:	4b04      	ldr	r3, [pc, #16]	; (800040c <SPI_CS_LOW+0x18>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	2180      	movs	r1, #128	; 0x80
 80003fe:	0018      	movs	r0, r3
 8000400:	f003 fdb5 	bl	8003f6e <HAL_GPIO_WritePin>
 8000404:	46c0      	nop			; (mov r8, r8)
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
 800040a:	46c0      	nop			; (mov r8, r8)
 800040c:	50000800 	.word	0x50000800

08000410 <SPI_CS_HIGH>:

void SPI_CS_HIGH() {HAL_GPIO_WritePin(CS_GPIO, CS_PIN, GPIO_PIN_SET);}
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
 8000414:	4b04      	ldr	r3, [pc, #16]	; (8000428 <SPI_CS_HIGH+0x18>)
 8000416:	2201      	movs	r2, #1
 8000418:	2180      	movs	r1, #128	; 0x80
 800041a:	0018      	movs	r0, r3
 800041c:	f003 fda7 	bl	8003f6e <HAL_GPIO_WritePin>
 8000420:	46c0      	nop			; (mov r8, r8)
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	50000800 	.word	0x50000800

0800042c <SPI_DC_LOW>:

void SPI_DC_LOW() {HAL_GPIO_WritePin(DC_GPIO, DC_PIN, GPIO_PIN_RESET);}
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
 8000430:	4b04      	ldr	r3, [pc, #16]	; (8000444 <SPI_DC_LOW+0x18>)
 8000432:	2200      	movs	r2, #0
 8000434:	2140      	movs	r1, #64	; 0x40
 8000436:	0018      	movs	r0, r3
 8000438:	f003 fd99 	bl	8003f6e <HAL_GPIO_WritePin>
 800043c:	46c0      	nop			; (mov r8, r8)
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	50000400 	.word	0x50000400

08000448 <SPI_DC_HIGH>:

void SPI_DC_HIGH() {HAL_GPIO_WritePin(DC_GPIO, DC_PIN, GPIO_PIN_SET);}
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0
 800044c:	4b04      	ldr	r3, [pc, #16]	; (8000460 <SPI_DC_HIGH+0x18>)
 800044e:	2201      	movs	r2, #1
 8000450:	2140      	movs	r1, #64	; 0x40
 8000452:	0018      	movs	r0, r3
 8000454:	f003 fd8b 	bl	8003f6e <HAL_GPIO_WritePin>
 8000458:	46c0      	nop			; (mov r8, r8)
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	46c0      	nop			; (mov r8, r8)
 8000460:	50000400 	.word	0x50000400

08000464 <sendCommand>:

// still ripped but now im changing it
void sendCommand(uint8_t cmd, uint8_t *args, uint16_t numArgs, SPI_HandleTypeDef *hspi) {
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	60b9      	str	r1, [r7, #8]
 800046c:	0011      	movs	r1, r2
 800046e:	607b      	str	r3, [r7, #4]
 8000470:	230f      	movs	r3, #15
 8000472:	18fb      	adds	r3, r7, r3
 8000474:	1c02      	adds	r2, r0, #0
 8000476:	701a      	strb	r2, [r3, #0]
 8000478:	230c      	movs	r3, #12
 800047a:	18fb      	adds	r3, r7, r3
 800047c:	1c0a      	adds	r2, r1, #0
 800047e:	801a      	strh	r2, [r3, #0]
	while (HAL_SPI_GetState(hspi) == HAL_SPI_STATE_BUSY_TX);		// block next transfer request while DMA transfer is ongoing
 8000480:	46c0      	nop			; (mov r8, r8)
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	0018      	movs	r0, r3
 8000486:	f006 f839 	bl	80064fc <HAL_SPI_GetState>
 800048a:	0003      	movs	r3, r0
 800048c:	2b03      	cmp	r3, #3
 800048e:	d0f8      	beq.n	8000482 <sendCommand+0x1e>
	SPI_CS_LOW();	// chip select
 8000490:	f7ff ffb0 	bl	80003f4 <SPI_CS_LOW>

	SPI_DC_LOW();	// command mode
 8000494:	f7ff ffca 	bl	800042c <SPI_DC_LOW>
	HAL_SPI_Transmit(hspi, &cmd, 1, 1000);	// not using DMA bc it's only 1 byte
 8000498:	23fa      	movs	r3, #250	; 0xfa
 800049a:	009b      	lsls	r3, r3, #2
 800049c:	220f      	movs	r2, #15
 800049e:	18b9      	adds	r1, r7, r2
 80004a0:	6878      	ldr	r0, [r7, #4]
 80004a2:	2201      	movs	r2, #1
 80004a4:	f005 fd48 	bl	8005f38 <HAL_SPI_Transmit>

	SPI_DC_HIGH();	// data mode
 80004a8:	f7ff ffce 	bl	8000448 <SPI_DC_HIGH>
	if (numArgs) {
 80004ac:	230c      	movs	r3, #12
 80004ae:	18fb      	adds	r3, r7, r3
 80004b0:	881b      	ldrh	r3, [r3, #0]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d007      	beq.n	80004c6 <sendCommand+0x62>
		HAL_SPI_Transmit_IT(hspi, args, numArgs);
 80004b6:	230c      	movs	r3, #12
 80004b8:	18fb      	adds	r3, r7, r3
 80004ba:	881a      	ldrh	r2, [r3, #0]
 80004bc:	68b9      	ldr	r1, [r7, #8]
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	0018      	movs	r0, r3
 80004c2:	f005 fe87 	bl	80061d4 <HAL_SPI_Transmit_IT>
//		HAL_SPI_Transmit_DMA(hspi, args, numArgs);
	}

//	SPI_CS_HIGH();	// chip select disable
}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	46bd      	mov	sp, r7
 80004ca:	b004      	add	sp, #16
 80004cc:	bd80      	pop	{r7, pc}
	...

080004d0 <HAL_SPI_TxCpltCallback>:

// DMA callback on transfer compelete
// using only for sending data, but not commands
// dont send request when transfer is ongoing
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
	if (HAL_GPIO_ReadPin(CS_GPIO, CS_PIN) == GPIO_PIN_RESET) SPI_CS_HIGH();	// chip select disable
 80004d8:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <HAL_SPI_TxCpltCallback+0x24>)
 80004da:	2180      	movs	r1, #128	; 0x80
 80004dc:	0018      	movs	r0, r3
 80004de:	f003 fd29 	bl	8003f34 <HAL_GPIO_ReadPin>
 80004e2:	1e03      	subs	r3, r0, #0
 80004e4:	d101      	bne.n	80004ea <HAL_SPI_TxCpltCallback+0x1a>
 80004e6:	f7ff ff93 	bl	8000410 <SPI_CS_HIGH>
}
 80004ea:	46c0      	nop			; (mov r8, r8)
 80004ec:	46bd      	mov	sp, r7
 80004ee:	b002      	add	sp, #8
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	50000800 	.word	0x50000800

080004f8 <displayInit>:

// array parser heavily based on Adafruit library code
void displayInit(uint8_t *args, SPI_HandleTypeDef *hspi) {
 80004f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004fa:	b085      	sub	sp, #20
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
 8000500:	6039      	str	r1, [r7, #0]
	uint8_t  numCommands, cmd, numArgs;
	uint16_t ms;
	uint8_t index = 0;
 8000502:	220b      	movs	r2, #11
 8000504:	0011      	movs	r1, r2
 8000506:	18bb      	adds	r3, r7, r2
 8000508:	2200      	movs	r2, #0
 800050a:	701a      	strb	r2, [r3, #0]
	uint8_t data;

	numCommands = args[index++];   // Number of commands to follow
 800050c:	000a      	movs	r2, r1
 800050e:	18bb      	adds	r3, r7, r2
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	18ba      	adds	r2, r7, r2
 8000514:	1c59      	adds	r1, r3, #1
 8000516:	7011      	strb	r1, [r2, #0]
 8000518:	001a      	movs	r2, r3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	189a      	adds	r2, r3, r2
 800051e:	230f      	movs	r3, #15
 8000520:	18fb      	adds	r3, r7, r3
 8000522:	7812      	ldrb	r2, [r2, #0]
 8000524:	701a      	strb	r2, [r3, #0]
	while(numCommands--) {                 // For each command...
 8000526:	e05e      	b.n	80005e6 <displayInit+0xee>
		cmd = args[index++];         // Read command
 8000528:	200b      	movs	r0, #11
 800052a:	183b      	adds	r3, r7, r0
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	183a      	adds	r2, r7, r0
 8000530:	1c59      	adds	r1, r3, #1
 8000532:	7011      	strb	r1, [r2, #0]
 8000534:	001a      	movs	r2, r3
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	189a      	adds	r2, r3, r2
 800053a:	230a      	movs	r3, #10
 800053c:	18fb      	adds	r3, r7, r3
 800053e:	7812      	ldrb	r2, [r2, #0]
 8000540:	701a      	strb	r2, [r3, #0]
		numArgs  = args[index++];    // Number of args to follow
 8000542:	183b      	adds	r3, r7, r0
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	183a      	adds	r2, r7, r0
 8000548:	1c59      	adds	r1, r3, #1
 800054a:	7011      	strb	r1, [r2, #0]
 800054c:	001a      	movs	r2, r3
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	189a      	adds	r2, r3, r2
 8000552:	2609      	movs	r6, #9
 8000554:	19bb      	adds	r3, r7, r6
 8000556:	7812      	ldrb	r2, [r2, #0]
 8000558:	701a      	strb	r2, [r3, #0]
		ms       = numArgs & ST_CMD_DELAY;   // If hibit set, delay follows args
 800055a:	19bb      	adds	r3, r7, r6
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	b29a      	uxth	r2, r3
 8000560:	210c      	movs	r1, #12
 8000562:	187b      	adds	r3, r7, r1
 8000564:	2180      	movs	r1, #128	; 0x80
 8000566:	400a      	ands	r2, r1
 8000568:	801a      	strh	r2, [r3, #0]
		numArgs &= ~ST_CMD_DELAY;            // Mask out delay bit
 800056a:	19bb      	adds	r3, r7, r6
 800056c:	19ba      	adds	r2, r7, r6
 800056e:	7812      	ldrb	r2, [r2, #0]
 8000570:	217f      	movs	r1, #127	; 0x7f
 8000572:	400a      	ands	r2, r1
 8000574:	701a      	strb	r2, [r3, #0]
		sendCommand(cmd, &args[index], numArgs, hspi);
 8000576:	0005      	movs	r5, r0
 8000578:	183b      	adds	r3, r7, r0
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	18d1      	adds	r1, r2, r3
 8000580:	19bb      	adds	r3, r7, r6
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	b29a      	uxth	r2, r3
 8000586:	683c      	ldr	r4, [r7, #0]
 8000588:	230a      	movs	r3, #10
 800058a:	18fb      	adds	r3, r7, r3
 800058c:	7818      	ldrb	r0, [r3, #0]
 800058e:	0023      	movs	r3, r4
 8000590:	f7ff ff68 	bl	8000464 <sendCommand>
		index += numArgs;
 8000594:	0028      	movs	r0, r5
 8000596:	183b      	adds	r3, r7, r0
 8000598:	1839      	adds	r1, r7, r0
 800059a:	19ba      	adds	r2, r7, r6
 800059c:	7809      	ldrb	r1, [r1, #0]
 800059e:	7812      	ldrb	r2, [r2, #0]
 80005a0:	188a      	adds	r2, r1, r2
 80005a2:	701a      	strb	r2, [r3, #0]

		if(ms) {
 80005a4:	210c      	movs	r1, #12
 80005a6:	187b      	adds	r3, r7, r1
 80005a8:	881b      	ldrh	r3, [r3, #0]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d01b      	beq.n	80005e6 <displayInit+0xee>
			ms = args[index++]; // Read post-command delay time (ms)
 80005ae:	220b      	movs	r2, #11
 80005b0:	18bb      	adds	r3, r7, r2
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	18ba      	adds	r2, r7, r2
 80005b6:	1c59      	adds	r1, r3, #1
 80005b8:	7011      	strb	r1, [r2, #0]
 80005ba:	001a      	movs	r2, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	189b      	adds	r3, r3, r2
 80005c0:	781a      	ldrb	r2, [r3, #0]
 80005c2:	210c      	movs	r1, #12
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	801a      	strh	r2, [r3, #0]
			if(ms == 255) ms = 500;     // If 255, delay for 500 ms
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	881b      	ldrh	r3, [r3, #0]
 80005cc:	2bff      	cmp	r3, #255	; 0xff
 80005ce:	d104      	bne.n	80005da <displayInit+0xe2>
 80005d0:	230c      	movs	r3, #12
 80005d2:	18fb      	adds	r3, r7, r3
 80005d4:	22fa      	movs	r2, #250	; 0xfa
 80005d6:	0052      	lsls	r2, r2, #1
 80005d8:	801a      	strh	r2, [r3, #0]
			HAL_Delay(ms);
 80005da:	230c      	movs	r3, #12
 80005dc:	18fb      	adds	r3, r7, r3
 80005de:	881b      	ldrh	r3, [r3, #0]
 80005e0:	0018      	movs	r0, r3
 80005e2:	f002 fe91 	bl	8003308 <HAL_Delay>
	while(numCommands--) {                 // For each command...
 80005e6:	220f      	movs	r2, #15
 80005e8:	18bb      	adds	r3, r7, r2
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	18ba      	adds	r2, r7, r2
 80005ee:	1e59      	subs	r1, r3, #1
 80005f0:	7011      	strb	r1, [r2, #0]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d198      	bne.n	8000528 <displayInit+0x30>
		}
	}

	// note: this line may be doing more work than I think
	// (hard to read in datasheet)
	data = 0xC0;
 80005f6:	2108      	movs	r1, #8
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	22c0      	movs	r2, #192	; 0xc0
 80005fc:	701a      	strb	r2, [r3, #0]
	sendCommand(ST77XX_MADCTL, &data, 1, hspi);
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	1879      	adds	r1, r7, r1
 8000602:	2201      	movs	r2, #1
 8000604:	2036      	movs	r0, #54	; 0x36
 8000606:	f7ff ff2d 	bl	8000464 <sendCommand>
}
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	46bd      	mov	sp, r7
 800060e:	b005      	add	sp, #20
 8000610:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000614 <TFT_startup>:

void TFT_startup(SPI_HandleTypeDef *hspi) {
 8000614:	b590      	push	{r4, r7, lr}
 8000616:	b0a3      	sub	sp, #140	; 0x8c
 8000618:	af02      	add	r7, sp, #8
 800061a:	6078      	str	r0, [r7, #4]
	// startup sequence: rcmd1->rcmd2red->rcmd3
	uint8_t initCommands[] = {
 800061c:	240c      	movs	r4, #12
 800061e:	193a      	adds	r2, r7, r4
 8000620:	4b14      	ldr	r3, [pc, #80]	; (8000674 <TFT_startup+0x60>)
 8000622:	0010      	movs	r0, r2
 8000624:	0019      	movs	r1, r3
 8000626:	2371      	movs	r3, #113	; 0x71
 8000628:	001a      	movs	r2, r3
 800062a:	f006 fe1f 	bl	800726c <memcpy>
			10,                           //     10 ms delay
		ST77XX_DISPON,    ST_CMD_DELAY, //  4: Main screen turn on, no args w/delay
			100	                        //     100 ms delay
	};

	displayInit(initCommands, hspi);
 800062e:	687a      	ldr	r2, [r7, #4]
 8000630:	193b      	adds	r3, r7, r4
 8000632:	0011      	movs	r1, r2
 8000634:	0018      	movs	r0, r3
 8000636:	f7ff ff5f 	bl	80004f8 <displayInit>
	setAddrWindow(0, 0, WIDTH, HEIGHT, hspi);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	23a0      	movs	r3, #160	; 0xa0
 8000640:	2280      	movs	r2, #128	; 0x80
 8000642:	2100      	movs	r1, #0
 8000644:	2000      	movs	r0, #0
 8000646:	f000 f821 	bl	800068c <setAddrWindow>

	// set the global variables
	cursorX = 0;
 800064a:	4b0b      	ldr	r3, [pc, #44]	; (8000678 <TFT_startup+0x64>)
 800064c:	2200      	movs	r2, #0
 800064e:	701a      	strb	r2, [r3, #0]
	cursorY = 0;
 8000650:	4b0a      	ldr	r3, [pc, #40]	; (800067c <TFT_startup+0x68>)
 8000652:	2200      	movs	r2, #0
 8000654:	701a      	strb	r2, [r3, #0]
	textSize = 1;
 8000656:	4b0a      	ldr	r3, [pc, #40]	; (8000680 <TFT_startup+0x6c>)
 8000658:	2201      	movs	r2, #1
 800065a:	701a      	strb	r2, [r3, #0]
	textColor = ST77XX_BLACK;
 800065c:	4b09      	ldr	r3, [pc, #36]	; (8000684 <TFT_startup+0x70>)
 800065e:	2200      	movs	r2, #0
 8000660:	801a      	strh	r2, [r3, #0]
	bg = ST77XX_WHITE;
 8000662:	4b09      	ldr	r3, [pc, #36]	; (8000688 <TFT_startup+0x74>)
 8000664:	2201      	movs	r2, #1
 8000666:	4252      	negs	r2, r2
 8000668:	801a      	strh	r2, [r3, #0]
}
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	46bd      	mov	sp, r7
 800066e:	b021      	add	sp, #132	; 0x84
 8000670:	bd90      	pop	{r4, r7, pc}
 8000672:	46c0      	nop			; (mov r8, r8)
 8000674:	08007aa4 	.word	0x08007aa4
 8000678:	200000d8 	.word	0x200000d8
 800067c:	200000d9 	.word	0x200000d9
 8000680:	200000da 	.word	0x200000da
 8000684:	200000dc 	.word	0x200000dc
 8000688:	20000124 	.word	0x20000124

0800068c <setAddrWindow>:

// draw something: set addr window -> write to ram memory
// sets specific area on display to write pixels to
// x and y for upper left corner, w for width, h for height
void setAddrWindow(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SPI_HandleTypeDef *hspi) {
 800068c:	b5b0      	push	{r4, r5, r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	0005      	movs	r5, r0
 8000694:	000c      	movs	r4, r1
 8000696:	0010      	movs	r0, r2
 8000698:	0019      	movs	r1, r3
 800069a:	1dbb      	adds	r3, r7, #6
 800069c:	1c2a      	adds	r2, r5, #0
 800069e:	801a      	strh	r2, [r3, #0]
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	1c22      	adds	r2, r4, #0
 80006a4:	801a      	strh	r2, [r3, #0]
 80006a6:	1cbb      	adds	r3, r7, #2
 80006a8:	1c02      	adds	r2, r0, #0
 80006aa:	801a      	strh	r2, [r3, #0]
 80006ac:	003b      	movs	r3, r7
 80006ae:	1c0a      	adds	r2, r1, #0
 80006b0:	801a      	strh	r2, [r3, #0]
	// not really needed for our display
	x += _xstart;
 80006b2:	1dbb      	adds	r3, r7, #6
 80006b4:	1dba      	adds	r2, r7, #6
 80006b6:	8812      	ldrh	r2, [r2, #0]
 80006b8:	801a      	strh	r2, [r3, #0]
	y += _ystart;
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	1d3a      	adds	r2, r7, #4
 80006be:	8812      	ldrh	r2, [r2, #0]
 80006c0:	801a      	strh	r2, [r3, #0]

	uint8_t temp[4];
	temp[0] = (x & (0xFF00)) >> 8;
 80006c2:	1dbb      	adds	r3, r7, #6
 80006c4:	881b      	ldrh	r3, [r3, #0]
 80006c6:	0a1b      	lsrs	r3, r3, #8
 80006c8:	b29b      	uxth	r3, r3
 80006ca:	b2da      	uxtb	r2, r3
 80006cc:	210c      	movs	r1, #12
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	701a      	strb	r2, [r3, #0]
	temp[1] = x & (0xFF);
 80006d2:	1dbb      	adds	r3, r7, #6
 80006d4:	881b      	ldrh	r3, [r3, #0]
 80006d6:	b2da      	uxtb	r2, r3
 80006d8:	187b      	adds	r3, r7, r1
 80006da:	705a      	strb	r2, [r3, #1]
	temp[2] = ((x+w-1) & (0xFF00)) >> 8;
 80006dc:	1dbb      	adds	r3, r7, #6
 80006de:	881a      	ldrh	r2, [r3, #0]
 80006e0:	1cbb      	adds	r3, r7, #2
 80006e2:	881b      	ldrh	r3, [r3, #0]
 80006e4:	18d3      	adds	r3, r2, r3
 80006e6:	3b01      	subs	r3, #1
 80006e8:	121b      	asrs	r3, r3, #8
 80006ea:	b2da      	uxtb	r2, r3
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	709a      	strb	r2, [r3, #2]
	temp[3] = (x+w-1) & (0xFF);
 80006f0:	1dbb      	adds	r3, r7, #6
 80006f2:	881b      	ldrh	r3, [r3, #0]
 80006f4:	b2da      	uxtb	r2, r3
 80006f6:	1cbb      	adds	r3, r7, #2
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	b2db      	uxtb	r3, r3
 80006fc:	18d3      	adds	r3, r2, r3
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	3b01      	subs	r3, #1
 8000702:	b2da      	uxtb	r2, r3
 8000704:	187b      	adds	r3, r7, r1
 8000706:	70da      	strb	r2, [r3, #3]
	sendCommand(ST77XX_CASET, temp, 4, hspi);
 8000708:	6a3b      	ldr	r3, [r7, #32]
 800070a:	000c      	movs	r4, r1
 800070c:	1879      	adds	r1, r7, r1
 800070e:	2204      	movs	r2, #4
 8000710:	202a      	movs	r0, #42	; 0x2a
 8000712:	f7ff fea7 	bl	8000464 <sendCommand>

	temp[0] = (y & (0xFF00)) >> 8;
 8000716:	1d3b      	adds	r3, r7, #4
 8000718:	881b      	ldrh	r3, [r3, #0]
 800071a:	0a1b      	lsrs	r3, r3, #8
 800071c:	b29b      	uxth	r3, r3
 800071e:	b2da      	uxtb	r2, r3
 8000720:	0021      	movs	r1, r4
 8000722:	187b      	adds	r3, r7, r1
 8000724:	701a      	strb	r2, [r3, #0]
	temp[1] = y & (0xFF);
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	881b      	ldrh	r3, [r3, #0]
 800072a:	b2da      	uxtb	r2, r3
 800072c:	187b      	adds	r3, r7, r1
 800072e:	705a      	strb	r2, [r3, #1]
	temp[2] = ((y+h-1) & (0xFF00)) >> 8;
 8000730:	1d3b      	adds	r3, r7, #4
 8000732:	881a      	ldrh	r2, [r3, #0]
 8000734:	003b      	movs	r3, r7
 8000736:	881b      	ldrh	r3, [r3, #0]
 8000738:	18d3      	adds	r3, r2, r3
 800073a:	3b01      	subs	r3, #1
 800073c:	121b      	asrs	r3, r3, #8
 800073e:	b2da      	uxtb	r2, r3
 8000740:	187b      	adds	r3, r7, r1
 8000742:	709a      	strb	r2, [r3, #2]
	temp[3] = (y+h-1) & (0x00FF);
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	881b      	ldrh	r3, [r3, #0]
 8000748:	b2da      	uxtb	r2, r3
 800074a:	003b      	movs	r3, r7
 800074c:	881b      	ldrh	r3, [r3, #0]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	18d3      	adds	r3, r2, r3
 8000752:	b2db      	uxtb	r3, r3
 8000754:	3b01      	subs	r3, #1
 8000756:	b2da      	uxtb	r2, r3
 8000758:	187b      	adds	r3, r7, r1
 800075a:	70da      	strb	r2, [r3, #3]
	sendCommand(ST77XX_RASET, temp, 4, hspi);
 800075c:	6a3b      	ldr	r3, [r7, #32]
 800075e:	1879      	adds	r1, r7, r1
 8000760:	2204      	movs	r2, #4
 8000762:	202b      	movs	r0, #43	; 0x2b
 8000764:	f7ff fe7e 	bl	8000464 <sendCommand>
}
 8000768:	46c0      	nop			; (mov r8, r8)
 800076a:	46bd      	mov	sp, r7
 800076c:	b004      	add	sp, #16
 800076e:	bdb0      	pop	{r4, r5, r7, pc}

08000770 <colorFixer>:
// 8-bit spi bus wants msb first; in array, lowest index is sent first
// because L4 is little-endian
//   for 16-bit value, it sends lower byte before upper byte
//   resulting in device thinking lower byte is upper byte
// this switches byte order around
uint16_t colorFixer(uint16_t color) {
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	0002      	movs	r2, r0
 8000778:	1dbb      	adds	r3, r7, #6
 800077a:	801a      	strh	r2, [r3, #0]
	uint8_t a = color & 0xFF;
 800077c:	210f      	movs	r1, #15
 800077e:	187b      	adds	r3, r7, r1
 8000780:	1dba      	adds	r2, r7, #6
 8000782:	8812      	ldrh	r2, [r2, #0]
 8000784:	701a      	strb	r2, [r3, #0]
	uint8_t b = (color & 0xFF00) >> 8;
 8000786:	1dbb      	adds	r3, r7, #6
 8000788:	881b      	ldrh	r3, [r3, #0]
 800078a:	0a1b      	lsrs	r3, r3, #8
 800078c:	b29a      	uxth	r2, r3
 800078e:	200e      	movs	r0, #14
 8000790:	183b      	adds	r3, r7, r0
 8000792:	701a      	strb	r2, [r3, #0]
	uint16_t ret = (a << 8) | b;
 8000794:	187b      	adds	r3, r7, r1
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	021b      	lsls	r3, r3, #8
 800079a:	b21a      	sxth	r2, r3
 800079c:	183b      	adds	r3, r7, r0
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	b21b      	sxth	r3, r3
 80007a2:	4313      	orrs	r3, r2
 80007a4:	b21a      	sxth	r2, r3
 80007a6:	210c      	movs	r1, #12
 80007a8:	187b      	adds	r3, r7, r1
 80007aa:	801a      	strh	r2, [r3, #0]

	return ret;
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	881b      	ldrh	r3, [r3, #0]
}
 80007b0:	0018      	movs	r0, r3
 80007b2:	46bd      	mov	sp, r7
 80007b4:	b004      	add	sp, #16
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <drawBuffer>:
	}

	sendCommand(ST77XX_RAMWR, colors, size*2, hspi);
}

void drawBuffer(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint8_t *buffer, uint16_t bufferSize, SPI_HandleTypeDef *hspi) {
 80007b8:	b5b0      	push	{r4, r5, r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af02      	add	r7, sp, #8
 80007be:	0005      	movs	r5, r0
 80007c0:	000c      	movs	r4, r1
 80007c2:	0010      	movs	r0, r2
 80007c4:	0019      	movs	r1, r3
 80007c6:	1dfb      	adds	r3, r7, #7
 80007c8:	1c2a      	adds	r2, r5, #0
 80007ca:	701a      	strb	r2, [r3, #0]
 80007cc:	1dbb      	adds	r3, r7, #6
 80007ce:	1c22      	adds	r2, r4, #0
 80007d0:	701a      	strb	r2, [r3, #0]
 80007d2:	1d7b      	adds	r3, r7, #5
 80007d4:	1c02      	adds	r2, r0, #0
 80007d6:	701a      	strb	r2, [r3, #0]
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	1c0a      	adds	r2, r1, #0
 80007dc:	701a      	strb	r2, [r3, #0]
	// just dont call this with out-of-range vals pls.
	if (x+w > WIDTH || y+h > HEIGHT) return;
 80007de:	1dfb      	adds	r3, r7, #7
 80007e0:	781a      	ldrb	r2, [r3, #0]
 80007e2:	1d7b      	adds	r3, r7, #5
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	18d3      	adds	r3, r2, r3
 80007e8:	2b80      	cmp	r3, #128	; 0x80
 80007ea:	dc29      	bgt.n	8000840 <drawBuffer+0x88>
 80007ec:	1dbb      	adds	r3, r7, #6
 80007ee:	781a      	ldrb	r2, [r3, #0]
 80007f0:	1d3b      	adds	r3, r7, #4
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	18d3      	adds	r3, r2, r3
 80007f6:	2ba0      	cmp	r3, #160	; 0xa0
 80007f8:	dc22      	bgt.n	8000840 <drawBuffer+0x88>

	// also don't call this with buffer size too big bc there's not enough ram for all pixels of display
	if (bufferSize > 10240) return;
 80007fa:	231c      	movs	r3, #28
 80007fc:	18fb      	adds	r3, r7, r3
 80007fe:	881a      	ldrh	r2, [r3, #0]
 8000800:	23a0      	movs	r3, #160	; 0xa0
 8000802:	019b      	lsls	r3, r3, #6
 8000804:	429a      	cmp	r2, r3
 8000806:	d81d      	bhi.n	8000844 <drawBuffer+0x8c>

	setAddrWindow(x, y, w, h, hspi);
 8000808:	1dfb      	adds	r3, r7, #7
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	b298      	uxth	r0, r3
 800080e:	1dbb      	adds	r3, r7, #6
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	b299      	uxth	r1, r3
 8000814:	1d7b      	adds	r3, r7, #5
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	b29a      	uxth	r2, r3
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	b29c      	uxth	r4, r3
 8000820:	6a3b      	ldr	r3, [r7, #32]
 8000822:	9300      	str	r3, [sp, #0]
 8000824:	0023      	movs	r3, r4
 8000826:	f7ff ff31 	bl	800068c <setAddrWindow>
	sendCommand(ST77XX_RAMWR, buffer, bufferSize*2, hspi);
 800082a:	231c      	movs	r3, #28
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	881b      	ldrh	r3, [r3, #0]
 8000830:	18db      	adds	r3, r3, r3
 8000832:	b29a      	uxth	r2, r3
 8000834:	6a3b      	ldr	r3, [r7, #32]
 8000836:	69b9      	ldr	r1, [r7, #24]
 8000838:	202c      	movs	r0, #44	; 0x2c
 800083a:	f7ff fe13 	bl	8000464 <sendCommand>
 800083e:	e002      	b.n	8000846 <drawBuffer+0x8e>
	if (x+w > WIDTH || y+h > HEIGHT) return;
 8000840:	46c0      	nop			; (mov r8, r8)
 8000842:	e000      	b.n	8000846 <drawBuffer+0x8e>
	if (bufferSize > 10240) return;
 8000844:	46c0      	nop			; (mov r8, r8)
}
 8000846:	46bd      	mov	sp, r7
 8000848:	b002      	add	sp, #8
 800084a:	bdb0      	pop	{r4, r5, r7, pc}

0800084c <fillScreen>:

//void fillScreen(uint16_t color, SPI_HandleTypeDef *hspi) {
//	fillRect(0, 0, WIDTH, HEIGHT, color, hspi);
//}

void fillScreen(uint16_t color, SPI_HandleTypeDef *hspi) {
 800084c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800084e:	b091      	sub	sp, #68	; 0x44
 8000850:	af04      	add	r7, sp, #16
 8000852:	61b9      	str	r1, [r7, #24]
 8000854:	221e      	movs	r2, #30
 8000856:	18ba      	adds	r2, r7, r2
 8000858:	1c01      	adds	r1, r0, #0
 800085a:	8011      	strh	r1, [r2, #0]
 800085c:	466a      	mov	r2, sp
 800085e:	607a      	str	r2, [r7, #4]
	uint16_t bufferSize = WIDTH*HEIGHT/4;
 8000860:	2012      	movs	r0, #18
 8000862:	2218      	movs	r2, #24
 8000864:	18b9      	adds	r1, r7, r2
 8000866:	180a      	adds	r2, r1, r0
 8000868:	21a0      	movs	r1, #160	; 0xa0
 800086a:	0149      	lsls	r1, r1, #5
 800086c:	8011      	strh	r1, [r2, #0]
	uint16_t buffer[bufferSize];
 800086e:	2218      	movs	r2, #24
 8000870:	18ba      	adds	r2, r7, r2
 8000872:	1812      	adds	r2, r2, r0
 8000874:	8812      	ldrh	r2, [r2, #0]
 8000876:	0011      	movs	r1, r2
 8000878:	3901      	subs	r1, #1
 800087a:	6279      	str	r1, [r7, #36]	; 0x24
 800087c:	613a      	str	r2, [r7, #16]
 800087e:	2100      	movs	r1, #0
 8000880:	6179      	str	r1, [r7, #20]
 8000882:	6939      	ldr	r1, [r7, #16]
 8000884:	0f09      	lsrs	r1, r1, #28
 8000886:	6978      	ldr	r0, [r7, #20]
 8000888:	0106      	lsls	r6, r0, #4
 800088a:	430e      	orrs	r6, r1
 800088c:	6939      	ldr	r1, [r7, #16]
 800088e:	010d      	lsls	r5, r1, #4
 8000890:	60ba      	str	r2, [r7, #8]
 8000892:	2100      	movs	r1, #0
 8000894:	60f9      	str	r1, [r7, #12]
 8000896:	68bd      	ldr	r5, [r7, #8]
 8000898:	68fe      	ldr	r6, [r7, #12]
 800089a:	0029      	movs	r1, r5
 800089c:	0f09      	lsrs	r1, r1, #28
 800089e:	0030      	movs	r0, r6
 80008a0:	0104      	lsls	r4, r0, #4
 80008a2:	430c      	orrs	r4, r1
 80008a4:	0029      	movs	r1, r5
 80008a6:	010b      	lsls	r3, r1, #4
 80008a8:	0013      	movs	r3, r2
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	3301      	adds	r3, #1
 80008ae:	3307      	adds	r3, #7
 80008b0:	08db      	lsrs	r3, r3, #3
 80008b2:	00db      	lsls	r3, r3, #3
 80008b4:	466a      	mov	r2, sp
 80008b6:	1ad3      	subs	r3, r2, r3
 80008b8:	469d      	mov	sp, r3
 80008ba:	ab04      	add	r3, sp, #16
 80008bc:	3301      	adds	r3, #1
 80008be:	085b      	lsrs	r3, r3, #1
 80008c0:	005b      	lsls	r3, r3, #1
 80008c2:	623b      	str	r3, [r7, #32]
	int i;
	for (i = 0; i < bufferSize; i++) {
 80008c4:	2300      	movs	r3, #0
 80008c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80008c8:	e00e      	b.n	80008e8 <fillScreen+0x9c>
		buffer[i] = colorFixer(color);
 80008ca:	231e      	movs	r3, #30
 80008cc:	18fb      	adds	r3, r7, r3
 80008ce:	881b      	ldrh	r3, [r3, #0]
 80008d0:	0018      	movs	r0, r3
 80008d2:	f7ff ff4d 	bl	8000770 <colorFixer>
 80008d6:	0003      	movs	r3, r0
 80008d8:	0019      	movs	r1, r3
 80008da:	6a3b      	ldr	r3, [r7, #32]
 80008dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80008de:	0052      	lsls	r2, r2, #1
 80008e0:	52d1      	strh	r1, [r2, r3]
	for (i = 0; i < bufferSize; i++) {
 80008e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008e4:	3301      	adds	r3, #1
 80008e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80008e8:	2312      	movs	r3, #18
 80008ea:	2218      	movs	r2, #24
 80008ec:	4694      	mov	ip, r2
 80008ee:	44bc      	add	ip, r7
 80008f0:	4463      	add	r3, ip
 80008f2:	881b      	ldrh	r3, [r3, #0]
 80008f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80008f6:	429a      	cmp	r2, r3
 80008f8:	dbe7      	blt.n	80008ca <fillScreen+0x7e>
	}

	for (i = 0; i < 4; i++) {
 80008fa:	2300      	movs	r3, #0
 80008fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80008fe:	e017      	b.n	8000930 <fillScreen+0xe4>
		drawBuffer(0, HEIGHT/4*i, WIDTH, HEIGHT/4, buffer, bufferSize, hspi);
 8000900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000902:	b2db      	uxtb	r3, r3
 8000904:	2228      	movs	r2, #40	; 0x28
 8000906:	4353      	muls	r3, r2
 8000908:	b2d9      	uxtb	r1, r3
 800090a:	6a3b      	ldr	r3, [r7, #32]
 800090c:	69ba      	ldr	r2, [r7, #24]
 800090e:	9202      	str	r2, [sp, #8]
 8000910:	2212      	movs	r2, #18
 8000912:	2018      	movs	r0, #24
 8000914:	4684      	mov	ip, r0
 8000916:	44bc      	add	ip, r7
 8000918:	4462      	add	r2, ip
 800091a:	8812      	ldrh	r2, [r2, #0]
 800091c:	9201      	str	r2, [sp, #4]
 800091e:	9300      	str	r3, [sp, #0]
 8000920:	2328      	movs	r3, #40	; 0x28
 8000922:	2280      	movs	r2, #128	; 0x80
 8000924:	2000      	movs	r0, #0
 8000926:	f7ff ff47 	bl	80007b8 <drawBuffer>
	for (i = 0; i < 4; i++) {
 800092a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800092c:	3301      	adds	r3, #1
 800092e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000932:	2b03      	cmp	r3, #3
 8000934:	dde4      	ble.n	8000900 <fillScreen+0xb4>
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	469d      	mov	sp, r3
//		HAL_Delay(1000);
	}
}
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	46bd      	mov	sp, r7
 800093e:	b00d      	add	sp, #52	; 0x34
 8000940:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000944 <drawChar>:
//		if (textSize == 1) drawVLine(cursorX+5, cursorY, 8, bg, hspi);
//		else fillRect(cursorX+5*textSize, cursorY, textSize, 8*textSize, bg, hspi);
//	}
//}

void drawChar(uint8_t ch, SPI_HandleTypeDef *hspi) {
 8000944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000946:	b095      	sub	sp, #84	; 0x54
 8000948:	af04      	add	r7, sp, #16
 800094a:	61b9      	str	r1, [r7, #24]
 800094c:	221f      	movs	r2, #31
 800094e:	18ba      	adds	r2, r7, r2
 8000950:	1c01      	adds	r1, r0, #0
 8000952:	7011      	strb	r1, [r2, #0]
 8000954:	466a      	mov	r2, sp
 8000956:	607a      	str	r2, [r7, #4]
	uint16_t bufferSize = 6*8*textSize*textSize;
 8000958:	4abf      	ldr	r2, [pc, #764]	; (8000c58 <drawChar+0x314>)
 800095a:	7812      	ldrb	r2, [r2, #0]
 800095c:	b292      	uxth	r2, r2
 800095e:	49be      	ldr	r1, [pc, #760]	; (8000c58 <drawChar+0x314>)
 8000960:	7809      	ldrb	r1, [r1, #0]
 8000962:	b289      	uxth	r1, r1
 8000964:	434a      	muls	r2, r1
 8000966:	b291      	uxth	r1, r2
 8000968:	221a      	movs	r2, #26
 800096a:	2018      	movs	r0, #24
 800096c:	4684      	mov	ip, r0
 800096e:	44bc      	add	ip, r7
 8000970:	4462      	add	r2, ip
 8000972:	2030      	movs	r0, #48	; 0x30
 8000974:	4341      	muls	r1, r0
 8000976:	8011      	strh	r1, [r2, #0]
	uint16_t buffer[bufferSize];
 8000978:	221a      	movs	r2, #26
 800097a:	2118      	movs	r1, #24
 800097c:	468c      	mov	ip, r1
 800097e:	44bc      	add	ip, r7
 8000980:	4462      	add	r2, ip
 8000982:	8812      	ldrh	r2, [r2, #0]
 8000984:	0011      	movs	r1, r2
 8000986:	3901      	subs	r1, #1
 8000988:	62f9      	str	r1, [r7, #44]	; 0x2c
 800098a:	613a      	str	r2, [r7, #16]
 800098c:	2100      	movs	r1, #0
 800098e:	6179      	str	r1, [r7, #20]
 8000990:	6939      	ldr	r1, [r7, #16]
 8000992:	0f09      	lsrs	r1, r1, #28
 8000994:	6978      	ldr	r0, [r7, #20]
 8000996:	0106      	lsls	r6, r0, #4
 8000998:	430e      	orrs	r6, r1
 800099a:	6939      	ldr	r1, [r7, #16]
 800099c:	010d      	lsls	r5, r1, #4
 800099e:	60ba      	str	r2, [r7, #8]
 80009a0:	2100      	movs	r1, #0
 80009a2:	60f9      	str	r1, [r7, #12]
 80009a4:	68bd      	ldr	r5, [r7, #8]
 80009a6:	68fe      	ldr	r6, [r7, #12]
 80009a8:	0029      	movs	r1, r5
 80009aa:	0f09      	lsrs	r1, r1, #28
 80009ac:	0030      	movs	r0, r6
 80009ae:	0104      	lsls	r4, r0, #4
 80009b0:	430c      	orrs	r4, r1
 80009b2:	0029      	movs	r1, r5
 80009b4:	010b      	lsls	r3, r1, #4
 80009b6:	0013      	movs	r3, r2
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	3301      	adds	r3, #1
 80009bc:	3307      	adds	r3, #7
 80009be:	08db      	lsrs	r3, r3, #3
 80009c0:	00db      	lsls	r3, r3, #3
 80009c2:	466a      	mov	r2, sp
 80009c4:	1ad3      	subs	r3, r2, r3
 80009c6:	469d      	mov	sp, r3
 80009c8:	ab04      	add	r3, sp, #16
 80009ca:	3301      	adds	r3, #1
 80009cc:	085b      	lsrs	r3, r3, #1
 80009ce:	005b      	lsls	r3, r3, #1
 80009d0:	62bb      	str	r3, [r7, #40]	; 0x28
	int16_t rowOffset, address;

	for (int8_t i=0; i<5; i++ ) { // Char bitmap = 5 columns
 80009d2:	2325      	movs	r3, #37	; 0x25
 80009d4:	2218      	movs	r2, #24
 80009d6:	4694      	mov	ip, r2
 80009d8:	44bc      	add	ip, r7
 80009da:	4463      	add	r3, ip
 80009dc:	2200      	movs	r2, #0
 80009de:	701a      	strb	r2, [r3, #0]
 80009e0:	e1f7      	b.n	8000dd2 <drawChar+0x48e>
		uint8_t line = font[ch*5+i];
 80009e2:	231f      	movs	r3, #31
 80009e4:	18fb      	adds	r3, r7, r3
 80009e6:	781a      	ldrb	r2, [r3, #0]
 80009e8:	0013      	movs	r3, r2
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	189a      	adds	r2, r3, r2
 80009ee:	2325      	movs	r3, #37	; 0x25
 80009f0:	2118      	movs	r1, #24
 80009f2:	468c      	mov	ip, r1
 80009f4:	44bc      	add	ip, r7
 80009f6:	4463      	add	r3, ip
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	b25b      	sxtb	r3, r3
 80009fc:	18d2      	adds	r2, r2, r3
 80009fe:	2324      	movs	r3, #36	; 0x24
 8000a00:	2118      	movs	r1, #24
 8000a02:	468c      	mov	ip, r1
 8000a04:	44bc      	add	ip, r7
 8000a06:	4463      	add	r3, ip
 8000a08:	4994      	ldr	r1, [pc, #592]	; (8000c5c <drawChar+0x318>)
 8000a0a:	5c8a      	ldrb	r2, [r1, r2]
 8000a0c:	701a      	strb	r2, [r3, #0]
		for (int8_t j=0; j<8; j++, line >>= 1) {
 8000a0e:	2323      	movs	r3, #35	; 0x23
 8000a10:	2218      	movs	r2, #24
 8000a12:	4694      	mov	ip, r2
 8000a14:	44bc      	add	ip, r7
 8000a16:	4463      	add	r3, ip
 8000a18:	2200      	movs	r2, #0
 8000a1a:	701a      	strb	r2, [r3, #0]
 8000a1c:	e1c3      	b.n	8000da6 <drawChar+0x462>
			if (line & 1) {
 8000a1e:	2324      	movs	r3, #36	; 0x24
 8000a20:	2218      	movs	r2, #24
 8000a22:	4694      	mov	ip, r2
 8000a24:	44bc      	add	ip, r7
 8000a26:	4463      	add	r3, ip
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	d100      	bne.n	8000a32 <drawChar+0xee>
 8000a30:	e0c8      	b.n	8000bc4 <drawChar+0x280>
				if (textSize == 1) {
 8000a32:	4b89      	ldr	r3, [pc, #548]	; (8000c58 <drawChar+0x314>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d11c      	bne.n	8000a74 <drawChar+0x130>
					buffer[i+j*6] = colorFixer(textColor);
 8000a3a:	4b89      	ldr	r3, [pc, #548]	; (8000c60 <drawChar+0x31c>)
 8000a3c:	8818      	ldrh	r0, [r3, #0]
 8000a3e:	2325      	movs	r3, #37	; 0x25
 8000a40:	2218      	movs	r2, #24
 8000a42:	4694      	mov	ip, r2
 8000a44:	44bc      	add	ip, r7
 8000a46:	4463      	add	r3, ip
 8000a48:	2100      	movs	r1, #0
 8000a4a:	5659      	ldrsb	r1, [r3, r1]
 8000a4c:	2323      	movs	r3, #35	; 0x23
 8000a4e:	2218      	movs	r2, #24
 8000a50:	4694      	mov	ip, r2
 8000a52:	44bc      	add	ip, r7
 8000a54:	4463      	add	r3, ip
 8000a56:	2200      	movs	r2, #0
 8000a58:	569a      	ldrsb	r2, [r3, r2]
 8000a5a:	0013      	movs	r3, r2
 8000a5c:	005b      	lsls	r3, r3, #1
 8000a5e:	189b      	adds	r3, r3, r2
 8000a60:	005b      	lsls	r3, r3, #1
 8000a62:	18cc      	adds	r4, r1, r3
 8000a64:	f7ff fe84 	bl	8000770 <colorFixer>
 8000a68:	0003      	movs	r3, r0
 8000a6a:	0019      	movs	r1, r3
 8000a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a6e:	0062      	lsls	r2, r4, #1
 8000a70:	52d1      	strh	r1, [r2, r3]
 8000a72:	e182      	b.n	8000d7a <drawChar+0x436>
				}
				else {
					for (int8_t k = 0; k < textSize; k++) {
 8000a74:	2322      	movs	r3, #34	; 0x22
 8000a76:	2218      	movs	r2, #24
 8000a78:	4694      	mov	ip, r2
 8000a7a:	44bc      	add	ip, r7
 8000a7c:	4463      	add	r3, ip
 8000a7e:	2200      	movs	r2, #0
 8000a80:	701a      	strb	r2, [r3, #0]
 8000a82:	e092      	b.n	8000baa <drawChar+0x266>
						rowOffset = textSize*6;
 8000a84:	4b74      	ldr	r3, [pc, #464]	; (8000c58 <drawChar+0x314>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	b29b      	uxth	r3, r3
 8000a8a:	1c1a      	adds	r2, r3, #0
 8000a8c:	1c13      	adds	r3, r2, #0
 8000a8e:	18db      	adds	r3, r3, r3
 8000a90:	189b      	adds	r3, r3, r2
 8000a92:	18db      	adds	r3, r3, r3
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	2326      	movs	r3, #38	; 0x26
 8000a98:	2118      	movs	r1, #24
 8000a9a:	468c      	mov	ip, r1
 8000a9c:	44bc      	add	ip, r7
 8000a9e:	4463      	add	r3, ip
 8000aa0:	801a      	strh	r2, [r3, #0]
						for (int8_t l = 0; l < textSize; l++) {
 8000aa2:	2321      	movs	r3, #33	; 0x21
 8000aa4:	2218      	movs	r2, #24
 8000aa6:	4694      	mov	ip, r2
 8000aa8:	44bc      	add	ip, r7
 8000aaa:	4463      	add	r3, ip
 8000aac:	2200      	movs	r2, #0
 8000aae:	701a      	strb	r2, [r3, #0]
 8000ab0:	e064      	b.n	8000b7c <drawChar+0x238>
							address = (textSize*textSize*j*6)+(i*textSize);
 8000ab2:	4b69      	ldr	r3, [pc, #420]	; (8000c58 <drawChar+0x314>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	b29b      	uxth	r3, r3
 8000ab8:	4a67      	ldr	r2, [pc, #412]	; (8000c58 <drawChar+0x314>)
 8000aba:	7812      	ldrb	r2, [r2, #0]
 8000abc:	b292      	uxth	r2, r2
 8000abe:	4353      	muls	r3, r2
 8000ac0:	b29b      	uxth	r3, r3
 8000ac2:	2223      	movs	r2, #35	; 0x23
 8000ac4:	2118      	movs	r1, #24
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	44bc      	add	ip, r7
 8000aca:	4462      	add	r2, ip
 8000acc:	7812      	ldrb	r2, [r2, #0]
 8000ace:	b252      	sxtb	r2, r2
 8000ad0:	b292      	uxth	r2, r2
 8000ad2:	4353      	muls	r3, r2
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	1c1a      	adds	r2, r3, #0
 8000ad8:	1c13      	adds	r3, r2, #0
 8000ada:	18db      	adds	r3, r3, r3
 8000adc:	189b      	adds	r3, r3, r2
 8000ade:	18db      	adds	r3, r3, r3
 8000ae0:	b29a      	uxth	r2, r3
 8000ae2:	2325      	movs	r3, #37	; 0x25
 8000ae4:	2118      	movs	r1, #24
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	44bc      	add	ip, r7
 8000aea:	4463      	add	r3, ip
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	b25b      	sxtb	r3, r3
 8000af0:	b29b      	uxth	r3, r3
 8000af2:	4959      	ldr	r1, [pc, #356]	; (8000c58 <drawChar+0x314>)
 8000af4:	7809      	ldrb	r1, [r1, #0]
 8000af6:	b289      	uxth	r1, r1
 8000af8:	434b      	muls	r3, r1
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	18d3      	adds	r3, r2, r3
 8000afe:	b29a      	uxth	r2, r3
 8000b00:	210e      	movs	r1, #14
 8000b02:	2018      	movs	r0, #24
 8000b04:	183b      	adds	r3, r7, r0
 8000b06:	185b      	adds	r3, r3, r1
 8000b08:	801a      	strh	r2, [r3, #0]
							address += rowOffset*k+l;
 8000b0a:	2322      	movs	r3, #34	; 0x22
 8000b0c:	2218      	movs	r2, #24
 8000b0e:	4694      	mov	ip, r2
 8000b10:	44bc      	add	ip, r7
 8000b12:	4463      	add	r3, ip
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	b25b      	sxtb	r3, r3
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	2226      	movs	r2, #38	; 0x26
 8000b1c:	2418      	movs	r4, #24
 8000b1e:	46a4      	mov	ip, r4
 8000b20:	44bc      	add	ip, r7
 8000b22:	4462      	add	r2, ip
 8000b24:	8812      	ldrh	r2, [r2, #0]
 8000b26:	4353      	muls	r3, r2
 8000b28:	b29a      	uxth	r2, r3
 8000b2a:	2521      	movs	r5, #33	; 0x21
 8000b2c:	183b      	adds	r3, r7, r0
 8000b2e:	195b      	adds	r3, r3, r5
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	b25b      	sxtb	r3, r3
 8000b34:	b29b      	uxth	r3, r3
 8000b36:	18d3      	adds	r3, r2, r3
 8000b38:	b29a      	uxth	r2, r3
 8000b3a:	183b      	adds	r3, r7, r0
 8000b3c:	185b      	adds	r3, r3, r1
 8000b3e:	881b      	ldrh	r3, [r3, #0]
 8000b40:	18d3      	adds	r3, r2, r3
 8000b42:	b29a      	uxth	r2, r3
 8000b44:	183b      	adds	r3, r7, r0
 8000b46:	185b      	adds	r3, r3, r1
 8000b48:	801a      	strh	r2, [r3, #0]
							buffer[address] = colorFixer(textColor);
 8000b4a:	4b45      	ldr	r3, [pc, #276]	; (8000c60 <drawChar+0x31c>)
 8000b4c:	881a      	ldrh	r2, [r3, #0]
 8000b4e:	0006      	movs	r6, r0
 8000b50:	183b      	adds	r3, r7, r0
 8000b52:	185b      	adds	r3, r3, r1
 8000b54:	2400      	movs	r4, #0
 8000b56:	5f1c      	ldrsh	r4, [r3, r4]
 8000b58:	0010      	movs	r0, r2
 8000b5a:	f7ff fe09 	bl	8000770 <colorFixer>
 8000b5e:	0003      	movs	r3, r0
 8000b60:	0019      	movs	r1, r3
 8000b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b64:	0062      	lsls	r2, r4, #1
 8000b66:	52d1      	strh	r1, [r2, r3]
						for (int8_t l = 0; l < textSize; l++) {
 8000b68:	19bb      	adds	r3, r7, r6
 8000b6a:	195b      	adds	r3, r3, r5
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	b25b      	sxtb	r3, r3
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	3301      	adds	r3, #1
 8000b74:	b2da      	uxtb	r2, r3
 8000b76:	19bb      	adds	r3, r7, r6
 8000b78:	195b      	adds	r3, r3, r5
 8000b7a:	701a      	strb	r2, [r3, #0]
 8000b7c:	2321      	movs	r3, #33	; 0x21
 8000b7e:	2218      	movs	r2, #24
 8000b80:	4694      	mov	ip, r2
 8000b82:	44bc      	add	ip, r7
 8000b84:	4463      	add	r3, ip
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	b25b      	sxtb	r3, r3
 8000b8a:	4a33      	ldr	r2, [pc, #204]	; (8000c58 <drawChar+0x314>)
 8000b8c:	7812      	ldrb	r2, [r2, #0]
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	db8f      	blt.n	8000ab2 <drawChar+0x16e>
					for (int8_t k = 0; k < textSize; k++) {
 8000b92:	2122      	movs	r1, #34	; 0x22
 8000b94:	2018      	movs	r0, #24
 8000b96:	183b      	adds	r3, r7, r0
 8000b98:	185b      	adds	r3, r3, r1
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	b25b      	sxtb	r3, r3
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	b2da      	uxtb	r2, r3
 8000ba4:	183b      	adds	r3, r7, r0
 8000ba6:	185b      	adds	r3, r3, r1
 8000ba8:	701a      	strb	r2, [r3, #0]
 8000baa:	2322      	movs	r3, #34	; 0x22
 8000bac:	2218      	movs	r2, #24
 8000bae:	4694      	mov	ip, r2
 8000bb0:	44bc      	add	ip, r7
 8000bb2:	4463      	add	r3, ip
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	b25b      	sxtb	r3, r3
 8000bb8:	4a27      	ldr	r2, [pc, #156]	; (8000c58 <drawChar+0x314>)
 8000bba:	7812      	ldrb	r2, [r2, #0]
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	da00      	bge.n	8000bc2 <drawChar+0x27e>
 8000bc0:	e760      	b.n	8000a84 <drawChar+0x140>
 8000bc2:	e0da      	b.n	8000d7a <drawChar+0x436>
						}
					}
//					fillRect(cursorX+i*textSize, cursorY+j*textSize, textSize, textSize, textColor, hspi);
				}
			} else if (bg != textColor) {
 8000bc4:	4b27      	ldr	r3, [pc, #156]	; (8000c64 <drawChar+0x320>)
 8000bc6:	881b      	ldrh	r3, [r3, #0]
 8000bc8:	b29a      	uxth	r2, r3
 8000bca:	4b25      	ldr	r3, [pc, #148]	; (8000c60 <drawChar+0x31c>)
 8000bcc:	881b      	ldrh	r3, [r3, #0]
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d100      	bne.n	8000bd4 <drawChar+0x290>
 8000bd2:	e0d2      	b.n	8000d7a <drawChar+0x436>
				if (textSize == 1) {
 8000bd4:	4b20      	ldr	r3, [pc, #128]	; (8000c58 <drawChar+0x314>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d11d      	bne.n	8000c18 <drawChar+0x2d4>
					buffer[i+j*6] = colorFixer(bg);
 8000bdc:	4b21      	ldr	r3, [pc, #132]	; (8000c64 <drawChar+0x320>)
 8000bde:	881b      	ldrh	r3, [r3, #0]
 8000be0:	b298      	uxth	r0, r3
 8000be2:	2325      	movs	r3, #37	; 0x25
 8000be4:	2218      	movs	r2, #24
 8000be6:	4694      	mov	ip, r2
 8000be8:	44bc      	add	ip, r7
 8000bea:	4463      	add	r3, ip
 8000bec:	2100      	movs	r1, #0
 8000bee:	5659      	ldrsb	r1, [r3, r1]
 8000bf0:	2323      	movs	r3, #35	; 0x23
 8000bf2:	2218      	movs	r2, #24
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	44bc      	add	ip, r7
 8000bf8:	4463      	add	r3, ip
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	569a      	ldrsb	r2, [r3, r2]
 8000bfe:	0013      	movs	r3, r2
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	189b      	adds	r3, r3, r2
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	18cc      	adds	r4, r1, r3
 8000c08:	f7ff fdb2 	bl	8000770 <colorFixer>
 8000c0c:	0003      	movs	r3, r0
 8000c0e:	0019      	movs	r1, r3
 8000c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c12:	0062      	lsls	r2, r4, #1
 8000c14:	52d1      	strh	r1, [r2, r3]
 8000c16:	e0b0      	b.n	8000d7a <drawChar+0x436>
				}
				else {
					for (int8_t k = 0; k < textSize; k++) {
 8000c18:	2320      	movs	r3, #32
 8000c1a:	2218      	movs	r2, #24
 8000c1c:	4694      	mov	ip, r2
 8000c1e:	44bc      	add	ip, r7
 8000c20:	4463      	add	r3, ip
 8000c22:	2200      	movs	r2, #0
 8000c24:	701a      	strb	r2, [r3, #0]
 8000c26:	e09c      	b.n	8000d62 <drawChar+0x41e>
						rowOffset = textSize*6;
 8000c28:	4b0b      	ldr	r3, [pc, #44]	; (8000c58 <drawChar+0x314>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	b29b      	uxth	r3, r3
 8000c2e:	1c1a      	adds	r2, r3, #0
 8000c30:	1c13      	adds	r3, r2, #0
 8000c32:	18db      	adds	r3, r3, r3
 8000c34:	189b      	adds	r3, r3, r2
 8000c36:	18db      	adds	r3, r3, r3
 8000c38:	b29a      	uxth	r2, r3
 8000c3a:	2326      	movs	r3, #38	; 0x26
 8000c3c:	2118      	movs	r1, #24
 8000c3e:	468c      	mov	ip, r1
 8000c40:	44bc      	add	ip, r7
 8000c42:	4463      	add	r3, ip
 8000c44:	801a      	strh	r2, [r3, #0]
						for (int8_t l = 0; l < textSize; l++) {
 8000c46:	231f      	movs	r3, #31
 8000c48:	2218      	movs	r2, #24
 8000c4a:	4694      	mov	ip, r2
 8000c4c:	44bc      	add	ip, r7
 8000c4e:	4463      	add	r3, ip
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]
 8000c54:	e06e      	b.n	8000d34 <drawChar+0x3f0>
 8000c56:	46c0      	nop			; (mov r8, r8)
 8000c58:	200000da 	.word	0x200000da
 8000c5c:	08007d58 	.word	0x08007d58
 8000c60:	200000dc 	.word	0x200000dc
 8000c64:	20000124 	.word	0x20000124
							address = (textSize*textSize*j*6)+(i*textSize);
 8000c68:	4bdc      	ldr	r3, [pc, #880]	; (8000fdc <drawChar+0x698>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	b29b      	uxth	r3, r3
 8000c6e:	4adb      	ldr	r2, [pc, #876]	; (8000fdc <drawChar+0x698>)
 8000c70:	7812      	ldrb	r2, [r2, #0]
 8000c72:	b292      	uxth	r2, r2
 8000c74:	4353      	muls	r3, r2
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	2223      	movs	r2, #35	; 0x23
 8000c7a:	2118      	movs	r1, #24
 8000c7c:	468c      	mov	ip, r1
 8000c7e:	44bc      	add	ip, r7
 8000c80:	4462      	add	r2, ip
 8000c82:	7812      	ldrb	r2, [r2, #0]
 8000c84:	b252      	sxtb	r2, r2
 8000c86:	b292      	uxth	r2, r2
 8000c88:	4353      	muls	r3, r2
 8000c8a:	b29b      	uxth	r3, r3
 8000c8c:	1c1a      	adds	r2, r3, #0
 8000c8e:	1c13      	adds	r3, r2, #0
 8000c90:	18db      	adds	r3, r3, r3
 8000c92:	189b      	adds	r3, r3, r2
 8000c94:	18db      	adds	r3, r3, r3
 8000c96:	b29a      	uxth	r2, r3
 8000c98:	2325      	movs	r3, #37	; 0x25
 8000c9a:	2118      	movs	r1, #24
 8000c9c:	468c      	mov	ip, r1
 8000c9e:	44bc      	add	ip, r7
 8000ca0:	4463      	add	r3, ip
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	b25b      	sxtb	r3, r3
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	49cc      	ldr	r1, [pc, #816]	; (8000fdc <drawChar+0x698>)
 8000caa:	7809      	ldrb	r1, [r1, #0]
 8000cac:	b289      	uxth	r1, r1
 8000cae:	434b      	muls	r3, r1
 8000cb0:	b29b      	uxth	r3, r3
 8000cb2:	18d3      	adds	r3, r2, r3
 8000cb4:	b29a      	uxth	r2, r3
 8000cb6:	210e      	movs	r1, #14
 8000cb8:	2018      	movs	r0, #24
 8000cba:	183b      	adds	r3, r7, r0
 8000cbc:	185b      	adds	r3, r3, r1
 8000cbe:	801a      	strh	r2, [r3, #0]
							address += rowOffset*k+l;
 8000cc0:	2320      	movs	r3, #32
 8000cc2:	2218      	movs	r2, #24
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	44bc      	add	ip, r7
 8000cc8:	4463      	add	r3, ip
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	b25b      	sxtb	r3, r3
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	2226      	movs	r2, #38	; 0x26
 8000cd2:	2418      	movs	r4, #24
 8000cd4:	46a4      	mov	ip, r4
 8000cd6:	44bc      	add	ip, r7
 8000cd8:	4462      	add	r2, ip
 8000cda:	8812      	ldrh	r2, [r2, #0]
 8000cdc:	4353      	muls	r3, r2
 8000cde:	b29a      	uxth	r2, r3
 8000ce0:	251f      	movs	r5, #31
 8000ce2:	183b      	adds	r3, r7, r0
 8000ce4:	195b      	adds	r3, r3, r5
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	b25b      	sxtb	r3, r3
 8000cea:	b29b      	uxth	r3, r3
 8000cec:	18d3      	adds	r3, r2, r3
 8000cee:	b29a      	uxth	r2, r3
 8000cf0:	183b      	adds	r3, r7, r0
 8000cf2:	185b      	adds	r3, r3, r1
 8000cf4:	881b      	ldrh	r3, [r3, #0]
 8000cf6:	18d3      	adds	r3, r2, r3
 8000cf8:	b29a      	uxth	r2, r3
 8000cfa:	183b      	adds	r3, r7, r0
 8000cfc:	185b      	adds	r3, r3, r1
 8000cfe:	801a      	strh	r2, [r3, #0]
							buffer[address] = colorFixer(bg);
 8000d00:	4bb7      	ldr	r3, [pc, #732]	; (8000fe0 <drawChar+0x69c>)
 8000d02:	881b      	ldrh	r3, [r3, #0]
 8000d04:	b29a      	uxth	r2, r3
 8000d06:	0006      	movs	r6, r0
 8000d08:	183b      	adds	r3, r7, r0
 8000d0a:	185b      	adds	r3, r3, r1
 8000d0c:	2400      	movs	r4, #0
 8000d0e:	5f1c      	ldrsh	r4, [r3, r4]
 8000d10:	0010      	movs	r0, r2
 8000d12:	f7ff fd2d 	bl	8000770 <colorFixer>
 8000d16:	0003      	movs	r3, r0
 8000d18:	0019      	movs	r1, r3
 8000d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d1c:	0062      	lsls	r2, r4, #1
 8000d1e:	52d1      	strh	r1, [r2, r3]
						for (int8_t l = 0; l < textSize; l++) {
 8000d20:	19bb      	adds	r3, r7, r6
 8000d22:	195b      	adds	r3, r3, r5
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	b25b      	sxtb	r3, r3
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	19bb      	adds	r3, r7, r6
 8000d30:	195b      	adds	r3, r3, r5
 8000d32:	701a      	strb	r2, [r3, #0]
 8000d34:	231f      	movs	r3, #31
 8000d36:	2218      	movs	r2, #24
 8000d38:	4694      	mov	ip, r2
 8000d3a:	44bc      	add	ip, r7
 8000d3c:	4463      	add	r3, ip
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	b25b      	sxtb	r3, r3
 8000d42:	4aa6      	ldr	r2, [pc, #664]	; (8000fdc <drawChar+0x698>)
 8000d44:	7812      	ldrb	r2, [r2, #0]
 8000d46:	4293      	cmp	r3, r2
 8000d48:	db8e      	blt.n	8000c68 <drawChar+0x324>
					for (int8_t k = 0; k < textSize; k++) {
 8000d4a:	2120      	movs	r1, #32
 8000d4c:	2018      	movs	r0, #24
 8000d4e:	183b      	adds	r3, r7, r0
 8000d50:	185b      	adds	r3, r3, r1
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	b25b      	sxtb	r3, r3
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	3301      	adds	r3, #1
 8000d5a:	b2da      	uxtb	r2, r3
 8000d5c:	183b      	adds	r3, r7, r0
 8000d5e:	185b      	adds	r3, r3, r1
 8000d60:	701a      	strb	r2, [r3, #0]
 8000d62:	2320      	movs	r3, #32
 8000d64:	2218      	movs	r2, #24
 8000d66:	4694      	mov	ip, r2
 8000d68:	44bc      	add	ip, r7
 8000d6a:	4463      	add	r3, ip
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	b25b      	sxtb	r3, r3
 8000d70:	4a9a      	ldr	r2, [pc, #616]	; (8000fdc <drawChar+0x698>)
 8000d72:	7812      	ldrb	r2, [r2, #0]
 8000d74:	4293      	cmp	r3, r2
 8000d76:	da00      	bge.n	8000d7a <drawChar+0x436>
 8000d78:	e756      	b.n	8000c28 <drawChar+0x2e4>
		for (int8_t j=0; j<8; j++, line >>= 1) {
 8000d7a:	2123      	movs	r1, #35	; 0x23
 8000d7c:	2018      	movs	r0, #24
 8000d7e:	183b      	adds	r3, r7, r0
 8000d80:	185b      	adds	r3, r3, r1
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	b25b      	sxtb	r3, r3
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	3301      	adds	r3, #1
 8000d8a:	b2da      	uxtb	r2, r3
 8000d8c:	183b      	adds	r3, r7, r0
 8000d8e:	185b      	adds	r3, r3, r1
 8000d90:	701a      	strb	r2, [r3, #0]
 8000d92:	2224      	movs	r2, #36	; 0x24
 8000d94:	183b      	adds	r3, r7, r0
 8000d96:	189b      	adds	r3, r3, r2
 8000d98:	2118      	movs	r1, #24
 8000d9a:	468c      	mov	ip, r1
 8000d9c:	44bc      	add	ip, r7
 8000d9e:	4462      	add	r2, ip
 8000da0:	7812      	ldrb	r2, [r2, #0]
 8000da2:	0852      	lsrs	r2, r2, #1
 8000da4:	701a      	strb	r2, [r3, #0]
 8000da6:	2323      	movs	r3, #35	; 0x23
 8000da8:	2218      	movs	r2, #24
 8000daa:	4694      	mov	ip, r2
 8000dac:	44bc      	add	ip, r7
 8000dae:	4463      	add	r3, ip
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	b25b      	sxtb	r3, r3
 8000db4:	2b07      	cmp	r3, #7
 8000db6:	dc00      	bgt.n	8000dba <drawChar+0x476>
 8000db8:	e631      	b.n	8000a1e <drawChar+0xda>
	for (int8_t i=0; i<5; i++ ) { // Char bitmap = 5 columns
 8000dba:	2125      	movs	r1, #37	; 0x25
 8000dbc:	2018      	movs	r0, #24
 8000dbe:	183b      	adds	r3, r7, r0
 8000dc0:	185b      	adds	r3, r3, r1
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	b25b      	sxtb	r3, r3
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	3301      	adds	r3, #1
 8000dca:	b2da      	uxtb	r2, r3
 8000dcc:	183b      	adds	r3, r7, r0
 8000dce:	185b      	adds	r3, r3, r1
 8000dd0:	701a      	strb	r2, [r3, #0]
 8000dd2:	2325      	movs	r3, #37	; 0x25
 8000dd4:	2218      	movs	r2, #24
 8000dd6:	4694      	mov	ip, r2
 8000dd8:	44bc      	add	ip, r7
 8000dda:	4463      	add	r3, ip
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	b25b      	sxtb	r3, r3
 8000de0:	2b04      	cmp	r3, #4
 8000de2:	dc00      	bgt.n	8000de6 <drawChar+0x4a2>
 8000de4:	e5fd      	b.n	80009e2 <drawChar+0x9e>
				}
			}
		}
	}

	if (bg != textColor) { // If opaque, draw vertical line for last column
 8000de6:	4b7e      	ldr	r3, [pc, #504]	; (8000fe0 <drawChar+0x69c>)
 8000de8:	881b      	ldrh	r3, [r3, #0]
 8000dea:	b29a      	uxth	r2, r3
 8000dec:	4b7d      	ldr	r3, [pc, #500]	; (8000fe4 <drawChar+0x6a0>)
 8000dee:	881b      	ldrh	r3, [r3, #0]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d100      	bne.n	8000df6 <drawChar+0x4b2>
 8000df4:	e0cc      	b.n	8000f90 <drawChar+0x64c>
		for (int8_t j = 0; j < 8; j++) {
 8000df6:	231e      	movs	r3, #30
 8000df8:	2218      	movs	r2, #24
 8000dfa:	4694      	mov	ip, r2
 8000dfc:	44bc      	add	ip, r7
 8000dfe:	4463      	add	r3, ip
 8000e00:	2200      	movs	r2, #0
 8000e02:	701a      	strb	r2, [r3, #0]
 8000e04:	e0ba      	b.n	8000f7c <drawChar+0x638>
			if (textSize == 1) {
 8000e06:	4b75      	ldr	r3, [pc, #468]	; (8000fdc <drawChar+0x698>)
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d117      	bne.n	8000e3e <drawChar+0x4fa>
				buffer[5+j*6] = colorFixer(bg);
 8000e0e:	4b74      	ldr	r3, [pc, #464]	; (8000fe0 <drawChar+0x69c>)
 8000e10:	881b      	ldrh	r3, [r3, #0]
 8000e12:	b299      	uxth	r1, r3
 8000e14:	231e      	movs	r3, #30
 8000e16:	2218      	movs	r2, #24
 8000e18:	4694      	mov	ip, r2
 8000e1a:	44bc      	add	ip, r7
 8000e1c:	4463      	add	r3, ip
 8000e1e:	2200      	movs	r2, #0
 8000e20:	569a      	ldrsb	r2, [r3, r2]
 8000e22:	0013      	movs	r3, r2
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	189b      	adds	r3, r3, r2
 8000e28:	005b      	lsls	r3, r3, #1
 8000e2a:	1d5c      	adds	r4, r3, #5
 8000e2c:	0008      	movs	r0, r1
 8000e2e:	f7ff fc9f 	bl	8000770 <colorFixer>
 8000e32:	0003      	movs	r3, r0
 8000e34:	0019      	movs	r1, r3
 8000e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e38:	0062      	lsls	r2, r4, #1
 8000e3a:	52d1      	strh	r1, [r2, r3]
 8000e3c:	e092      	b.n	8000f64 <drawChar+0x620>
			}
			else {
				for (int8_t k = 0; k < textSize; k++) {
 8000e3e:	231d      	movs	r3, #29
 8000e40:	2218      	movs	r2, #24
 8000e42:	4694      	mov	ip, r2
 8000e44:	44bc      	add	ip, r7
 8000e46:	4463      	add	r3, ip
 8000e48:	2200      	movs	r2, #0
 8000e4a:	701a      	strb	r2, [r3, #0]
 8000e4c:	e07e      	b.n	8000f4c <drawChar+0x608>
					for (int8_t l = 0; l < textSize; l++) {
 8000e4e:	231c      	movs	r3, #28
 8000e50:	2218      	movs	r2, #24
 8000e52:	4694      	mov	ip, r2
 8000e54:	44bc      	add	ip, r7
 8000e56:	4463      	add	r3, ip
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]
 8000e5c:	e05f      	b.n	8000f1e <drawChar+0x5da>
						address = (textSize*textSize*j*6)+(5*textSize);
 8000e5e:	4b5f      	ldr	r3, [pc, #380]	; (8000fdc <drawChar+0x698>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	4a5d      	ldr	r2, [pc, #372]	; (8000fdc <drawChar+0x698>)
 8000e66:	7812      	ldrb	r2, [r2, #0]
 8000e68:	b292      	uxth	r2, r2
 8000e6a:	4353      	muls	r3, r2
 8000e6c:	b29b      	uxth	r3, r3
 8000e6e:	221e      	movs	r2, #30
 8000e70:	2118      	movs	r1, #24
 8000e72:	468c      	mov	ip, r1
 8000e74:	44bc      	add	ip, r7
 8000e76:	4462      	add	r2, ip
 8000e78:	7812      	ldrb	r2, [r2, #0]
 8000e7a:	b252      	sxtb	r2, r2
 8000e7c:	b292      	uxth	r2, r2
 8000e7e:	4353      	muls	r3, r2
 8000e80:	b29b      	uxth	r3, r3
 8000e82:	1c1a      	adds	r2, r3, #0
 8000e84:	1c13      	adds	r3, r2, #0
 8000e86:	18db      	adds	r3, r3, r3
 8000e88:	189b      	adds	r3, r3, r2
 8000e8a:	18db      	adds	r3, r3, r3
 8000e8c:	b29a      	uxth	r2, r3
 8000e8e:	4b53      	ldr	r3, [pc, #332]	; (8000fdc <drawChar+0x698>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	1c19      	adds	r1, r3, #0
 8000e96:	0089      	lsls	r1, r1, #2
 8000e98:	18cb      	adds	r3, r1, r3
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	18d3      	adds	r3, r2, r3
 8000e9e:	b29a      	uxth	r2, r3
 8000ea0:	210e      	movs	r1, #14
 8000ea2:	2018      	movs	r0, #24
 8000ea4:	183b      	adds	r3, r7, r0
 8000ea6:	185b      	adds	r3, r3, r1
 8000ea8:	801a      	strh	r2, [r3, #0]
						address += rowOffset*k+l;
 8000eaa:	231d      	movs	r3, #29
 8000eac:	2218      	movs	r2, #24
 8000eae:	4694      	mov	ip, r2
 8000eb0:	44bc      	add	ip, r7
 8000eb2:	4463      	add	r3, ip
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	b25b      	sxtb	r3, r3
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	2226      	movs	r2, #38	; 0x26
 8000ebc:	2418      	movs	r4, #24
 8000ebe:	46a4      	mov	ip, r4
 8000ec0:	44bc      	add	ip, r7
 8000ec2:	4462      	add	r2, ip
 8000ec4:	8812      	ldrh	r2, [r2, #0]
 8000ec6:	4353      	muls	r3, r2
 8000ec8:	b29a      	uxth	r2, r3
 8000eca:	251c      	movs	r5, #28
 8000ecc:	183b      	adds	r3, r7, r0
 8000ece:	195b      	adds	r3, r3, r5
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	b25b      	sxtb	r3, r3
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	18d3      	adds	r3, r2, r3
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	183b      	adds	r3, r7, r0
 8000edc:	185b      	adds	r3, r3, r1
 8000ede:	881b      	ldrh	r3, [r3, #0]
 8000ee0:	18d3      	adds	r3, r2, r3
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	183b      	adds	r3, r7, r0
 8000ee6:	185b      	adds	r3, r3, r1
 8000ee8:	801a      	strh	r2, [r3, #0]
						buffer[address] = colorFixer(bg);
 8000eea:	4b3d      	ldr	r3, [pc, #244]	; (8000fe0 <drawChar+0x69c>)
 8000eec:	881b      	ldrh	r3, [r3, #0]
 8000eee:	b29a      	uxth	r2, r3
 8000ef0:	0006      	movs	r6, r0
 8000ef2:	183b      	adds	r3, r7, r0
 8000ef4:	185b      	adds	r3, r3, r1
 8000ef6:	2400      	movs	r4, #0
 8000ef8:	5f1c      	ldrsh	r4, [r3, r4]
 8000efa:	0010      	movs	r0, r2
 8000efc:	f7ff fc38 	bl	8000770 <colorFixer>
 8000f00:	0003      	movs	r3, r0
 8000f02:	0019      	movs	r1, r3
 8000f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f06:	0062      	lsls	r2, r4, #1
 8000f08:	52d1      	strh	r1, [r2, r3]
					for (int8_t l = 0; l < textSize; l++) {
 8000f0a:	19bb      	adds	r3, r7, r6
 8000f0c:	195b      	adds	r3, r3, r5
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	b25b      	sxtb	r3, r3
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	3301      	adds	r3, #1
 8000f16:	b2da      	uxtb	r2, r3
 8000f18:	19bb      	adds	r3, r7, r6
 8000f1a:	195b      	adds	r3, r3, r5
 8000f1c:	701a      	strb	r2, [r3, #0]
 8000f1e:	231c      	movs	r3, #28
 8000f20:	2218      	movs	r2, #24
 8000f22:	4694      	mov	ip, r2
 8000f24:	44bc      	add	ip, r7
 8000f26:	4463      	add	r3, ip
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	b25b      	sxtb	r3, r3
 8000f2c:	4a2b      	ldr	r2, [pc, #172]	; (8000fdc <drawChar+0x698>)
 8000f2e:	7812      	ldrb	r2, [r2, #0]
 8000f30:	4293      	cmp	r3, r2
 8000f32:	db94      	blt.n	8000e5e <drawChar+0x51a>
				for (int8_t k = 0; k < textSize; k++) {
 8000f34:	211d      	movs	r1, #29
 8000f36:	2018      	movs	r0, #24
 8000f38:	183b      	adds	r3, r7, r0
 8000f3a:	185b      	adds	r3, r3, r1
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	b25b      	sxtb	r3, r3
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	3301      	adds	r3, #1
 8000f44:	b2da      	uxtb	r2, r3
 8000f46:	183b      	adds	r3, r7, r0
 8000f48:	185b      	adds	r3, r3, r1
 8000f4a:	701a      	strb	r2, [r3, #0]
 8000f4c:	231d      	movs	r3, #29
 8000f4e:	2218      	movs	r2, #24
 8000f50:	4694      	mov	ip, r2
 8000f52:	44bc      	add	ip, r7
 8000f54:	4463      	add	r3, ip
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	b25b      	sxtb	r3, r3
 8000f5a:	4a20      	ldr	r2, [pc, #128]	; (8000fdc <drawChar+0x698>)
 8000f5c:	7812      	ldrb	r2, [r2, #0]
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	da00      	bge.n	8000f64 <drawChar+0x620>
 8000f62:	e774      	b.n	8000e4e <drawChar+0x50a>
		for (int8_t j = 0; j < 8; j++) {
 8000f64:	211e      	movs	r1, #30
 8000f66:	2018      	movs	r0, #24
 8000f68:	183b      	adds	r3, r7, r0
 8000f6a:	185b      	adds	r3, r3, r1
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	b25b      	sxtb	r3, r3
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	3301      	adds	r3, #1
 8000f74:	b2da      	uxtb	r2, r3
 8000f76:	183b      	adds	r3, r7, r0
 8000f78:	185b      	adds	r3, r3, r1
 8000f7a:	701a      	strb	r2, [r3, #0]
 8000f7c:	231e      	movs	r3, #30
 8000f7e:	2218      	movs	r2, #24
 8000f80:	4694      	mov	ip, r2
 8000f82:	44bc      	add	ip, r7
 8000f84:	4463      	add	r3, ip
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	b25b      	sxtb	r3, r3
 8000f8a:	2b07      	cmp	r3, #7
 8000f8c:	dc00      	bgt.n	8000f90 <drawChar+0x64c>
 8000f8e:	e73a      	b.n	8000e06 <drawChar+0x4c2>
			}
		}
//		else fillRect(cursorX+5*textSize, cursorY, textSize, 8*textSize, bg, hspi);
	}

	drawBuffer(cursorX, cursorY, 6*textSize, 8*textSize, buffer, bufferSize, hspi);
 8000f90:	4b15      	ldr	r3, [pc, #84]	; (8000fe8 <drawChar+0x6a4>)
 8000f92:	7818      	ldrb	r0, [r3, #0]
 8000f94:	4b15      	ldr	r3, [pc, #84]	; (8000fec <drawChar+0x6a8>)
 8000f96:	7819      	ldrb	r1, [r3, #0]
 8000f98:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <drawChar+0x698>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	1c1a      	adds	r2, r3, #0
 8000f9e:	1c13      	adds	r3, r2, #0
 8000fa0:	18db      	adds	r3, r3, r3
 8000fa2:	189b      	adds	r3, r3, r2
 8000fa4:	18db      	adds	r3, r3, r3
 8000fa6:	b2dc      	uxtb	r4, r3
 8000fa8:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <drawChar+0x698>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	00db      	lsls	r3, r3, #3
 8000fae:	b2dd      	uxtb	r5, r3
 8000fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	9202      	str	r2, [sp, #8]
 8000fb6:	221a      	movs	r2, #26
 8000fb8:	2618      	movs	r6, #24
 8000fba:	46b4      	mov	ip, r6
 8000fbc:	44bc      	add	ip, r7
 8000fbe:	4462      	add	r2, ip
 8000fc0:	8812      	ldrh	r2, [r2, #0]
 8000fc2:	9201      	str	r2, [sp, #4]
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	002b      	movs	r3, r5
 8000fc8:	0022      	movs	r2, r4
 8000fca:	f7ff fbf5 	bl	80007b8 <drawBuffer>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	469d      	mov	sp, r3
//	setCursor(cursorX+6, cursorY);
}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	b011      	add	sp, #68	; 0x44
 8000fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fda:	46c0      	nop			; (mov r8, r8)
 8000fdc:	200000da 	.word	0x200000da
 8000fe0:	20000124 	.word	0x20000124
 8000fe4:	200000dc 	.word	0x200000dc
 8000fe8:	200000d8 	.word	0x200000d8
 8000fec:	200000d9 	.word	0x200000d9

08000ff0 <drawTextAt>:
	for (int i = 0; str[i] != '\0'; i++) {
		drawChar(str[i], hspi);
	}
}

void drawTextAt(uint8_t x, uint8_t y, char *str, SPI_HandleTypeDef *hspi) {
 8000ff0:	b590      	push	{r4, r7, lr}
 8000ff2:	b087      	sub	sp, #28
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60ba      	str	r2, [r7, #8]
 8000ff8:	607b      	str	r3, [r7, #4]
 8000ffa:	240f      	movs	r4, #15
 8000ffc:	193b      	adds	r3, r7, r4
 8000ffe:	1c02      	adds	r2, r0, #0
 8001000:	701a      	strb	r2, [r3, #0]
 8001002:	200e      	movs	r0, #14
 8001004:	183b      	adds	r3, r7, r0
 8001006:	1c0a      	adds	r2, r1, #0
 8001008:	701a      	strb	r2, [r3, #0]
	// add text wrap
	int i = 0;
 800100a:	2300      	movs	r3, #0
 800100c:	617b      	str	r3, [r7, #20]
	setCursor(x,y);
 800100e:	183b      	adds	r3, r7, r0
 8001010:	781a      	ldrb	r2, [r3, #0]
 8001012:	193b      	adds	r3, r7, r4
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	0011      	movs	r1, r2
 8001018:	0018      	movs	r0, r3
 800101a:	f000 f831 	bl	8001080 <setCursor>
	for (i = 0; str[i] != '\0'; i++) {
 800101e:	2300      	movs	r3, #0
 8001020:	617b      	str	r3, [r7, #20]
 8001022:	e01d      	b.n	8001060 <drawTextAt+0x70>
		drawChar(str[i], hspi);
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	68ba      	ldr	r2, [r7, #8]
 8001028:	18d3      	adds	r3, r2, r3
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	687a      	ldr	r2, [r7, #4]
 800102e:	0011      	movs	r1, r2
 8001030:	0018      	movs	r0, r3
 8001032:	f7ff fc87 	bl	8000944 <drawChar>
		setCursor(cursorX+textSize*6, cursorY);
 8001036:	4b0f      	ldr	r3, [pc, #60]	; (8001074 <drawTextAt+0x84>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	1c1a      	adds	r2, r3, #0
 800103c:	1c13      	adds	r3, r2, #0
 800103e:	18db      	adds	r3, r3, r3
 8001040:	189b      	adds	r3, r3, r2
 8001042:	18db      	adds	r3, r3, r3
 8001044:	b2da      	uxtb	r2, r3
 8001046:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <drawTextAt+0x88>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	18d3      	adds	r3, r2, r3
 800104c:	b2da      	uxtb	r2, r3
 800104e:	4b0b      	ldr	r3, [pc, #44]	; (800107c <drawTextAt+0x8c>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	0019      	movs	r1, r3
 8001054:	0010      	movs	r0, r2
 8001056:	f000 f813 	bl	8001080 <setCursor>
	for (i = 0; str[i] != '\0'; i++) {
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	3301      	adds	r3, #1
 800105e:	617b      	str	r3, [r7, #20]
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	68ba      	ldr	r2, [r7, #8]
 8001064:	18d3      	adds	r3, r2, r3
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1db      	bne.n	8001024 <drawTextAt+0x34>
	}
//	setCursor(x+i*textSize*6, y);
}
 800106c:	46c0      	nop			; (mov r8, r8)
 800106e:	46bd      	mov	sp, r7
 8001070:	b007      	add	sp, #28
 8001072:	bd90      	pop	{r4, r7, pc}
 8001074:	200000da 	.word	0x200000da
 8001078:	200000d8 	.word	0x200000d8
 800107c:	200000d9 	.word	0x200000d9

08001080 <setCursor>:

void setBackgroundColor(uint16_t color) {bg = color;}

void setCursor(uint8_t x, uint8_t y) {
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	0002      	movs	r2, r0
 8001088:	1dfb      	adds	r3, r7, #7
 800108a:	701a      	strb	r2, [r3, #0]
 800108c:	1dbb      	adds	r3, r7, #6
 800108e:	1c0a      	adds	r2, r1, #0
 8001090:	701a      	strb	r2, [r3, #0]
	cursorX = x;
 8001092:	4b06      	ldr	r3, [pc, #24]	; (80010ac <setCursor+0x2c>)
 8001094:	1dfa      	adds	r2, r7, #7
 8001096:	7812      	ldrb	r2, [r2, #0]
 8001098:	701a      	strb	r2, [r3, #0]
	cursorY = y;
 800109a:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <setCursor+0x30>)
 800109c:	1dba      	adds	r2, r7, #6
 800109e:	7812      	ldrb	r2, [r2, #0]
 80010a0:	701a      	strb	r2, [r3, #0]
}
 80010a2:	46c0      	nop			; (mov r8, r8)
 80010a4:	46bd      	mov	sp, r7
 80010a6:	b002      	add	sp, #8
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	200000d8 	.word	0x200000d8
 80010b0:	200000d9 	.word	0x200000d9

080010b4 <clearScreen>:

void setTextSize(uint8_t size) {textSize = size;}

void setTextColor(uint16_t color) {textColor = color;}

void clearScreen(uint16_t backgroundColor, SPI_HandleTypeDef *hspi) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	0002      	movs	r2, r0
 80010bc:	6039      	str	r1, [r7, #0]
 80010be:	1dbb      	adds	r3, r7, #6
 80010c0:	801a      	strh	r2, [r3, #0]
	bg = backgroundColor;
 80010c2:	4b07      	ldr	r3, [pc, #28]	; (80010e0 <clearScreen+0x2c>)
 80010c4:	1dba      	adds	r2, r7, #6
 80010c6:	8812      	ldrh	r2, [r2, #0]
 80010c8:	801a      	strh	r2, [r3, #0]
	fillScreen(backgroundColor, hspi);
 80010ca:	683a      	ldr	r2, [r7, #0]
 80010cc:	1dbb      	adds	r3, r7, #6
 80010ce:	881b      	ldrh	r3, [r3, #0]
 80010d0:	0011      	movs	r1, r2
 80010d2:	0018      	movs	r0, r3
 80010d4:	f7ff fbba 	bl	800084c <fillScreen>
}
 80010d8:	46c0      	nop			; (mov r8, r8)
 80010da:	46bd      	mov	sp, r7
 80010dc:	b002      	add	sp, #8
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000124 	.word	0x20000124

080010e4 <setTime>:


#include "clocks.h"

// set rtc time. uses perosnal struct as arg
void setTime(struct times *t) {
 80010e4:	b590      	push	{r4, r7, lr}
 80010e6:	b089      	sub	sp, #36	; 0x24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef stime = {0};	// change to malloc call? does that work in embedded?
 80010ec:	210c      	movs	r1, #12
 80010ee:	000c      	movs	r4, r1
 80010f0:	187b      	adds	r3, r7, r1
 80010f2:	0018      	movs	r0, r3
 80010f4:	2314      	movs	r3, #20
 80010f6:	001a      	movs	r2, r3
 80010f8:	2100      	movs	r1, #0
 80010fa:	f006 f8c0 	bl	800727e <memset>

	// set using args later
	stime.Hours = t->hr;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	781a      	ldrb	r2, [r3, #0]
 8001102:	0021      	movs	r1, r4
 8001104:	187b      	adds	r3, r7, r1
 8001106:	701a      	strb	r2, [r3, #0]
	stime.Minutes = t->min;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	785a      	ldrb	r2, [r3, #1]
 800110c:	187b      	adds	r3, r7, r1
 800110e:	705a      	strb	r2, [r3, #1]
	stime.Seconds = t->sec;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	789a      	ldrb	r2, [r3, #2]
 8001114:	187b      	adds	r3, r7, r1
 8001116:	709a      	strb	r2, [r3, #2]

	stime.TimeFormat = RTC_HOURFORMAT_24;
 8001118:	187b      	adds	r3, r7, r1
 800111a:	2200      	movs	r2, #0
 800111c:	70da      	strb	r2, [r3, #3]

	// not sure what these do, but probably fine if set to 0 or ignored
	stime.SubSeconds = 0;
 800111e:	187b      	adds	r3, r7, r1
 8001120:	2200      	movs	r2, #0
 8001122:	605a      	str	r2, [r3, #4]
	stime.SecondFraction = 0;
 8001124:	187b      	adds	r3, r7, r1
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]

	stime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;		// add daylight savings later?
 800112a:	187b      	adds	r3, r7, r1
 800112c:	2200      	movs	r2, #0
 800112e:	60da      	str	r2, [r3, #12]
	stime.StoreOperation = RTC_STOREOPERATION_SET;		// not sure what this does
 8001130:	187b      	adds	r3, r7, r1
 8001132:	2280      	movs	r2, #128	; 0x80
 8001134:	02d2      	lsls	r2, r2, #11
 8001136:	611a      	str	r2, [r3, #16]

	// do nothing until done
	// not following BCD format (4-bit digit 1, 4-bit digit 2)
	// while makes program hang? ignore instead?
//	while (HAL_RTC_SetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK);
	HAL_RTC_SetTime(&hrtc, &stime, RTC_FORMAT_BIN);
 8001138:	1879      	adds	r1, r7, r1
 800113a:	4b06      	ldr	r3, [pc, #24]	; (8001154 <setTime+0x70>)
 800113c:	2200      	movs	r2, #0
 800113e:	0018      	movs	r0, r3
 8001140:	f004 f9a2 	bl	8005488 <HAL_RTC_SetTime>

	runClockDisplay(&htim22);
 8001144:	4b04      	ldr	r3, [pc, #16]	; (8001158 <setTime+0x74>)
 8001146:	0018      	movs	r0, r3
 8001148:	f002 f814 	bl	8003174 <runClockDisplay>
}
 800114c:	46c0      	nop			; (mov r8, r8)
 800114e:	46bd      	mov	sp, r7
 8001150:	b009      	add	sp, #36	; 0x24
 8001152:	bd90      	pop	{r4, r7, pc}
 8001154:	200001cc 	.word	0x200001cc
 8001158:	2000015c 	.word	0x2000015c

0800115c <setDate>:

// set rtc date. uses personal struct
void setDate(struct dates *d) {
 800115c:	b590      	push	{r4, r7, lr}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	// ---- date ----
	RTC_DateTypeDef sdate = {0};
 8001164:	240c      	movs	r4, #12
 8001166:	193b      	adds	r3, r7, r4
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]

	sdate.Month = d->month;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	789a      	ldrb	r2, [r3, #2]
 8001170:	193b      	adds	r3, r7, r4
 8001172:	705a      	strb	r2, [r3, #1]
	sdate.Date = d->date;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	78da      	ldrb	r2, [r3, #3]
 8001178:	193b      	adds	r3, r7, r4
 800117a:	709a      	strb	r2, [r3, #2]
	sdate.WeekDay = d->weekday;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	791a      	ldrb	r2, [r3, #4]
 8001180:	193b      	adds	r3, r7, r4
 8001182:	701a      	strb	r2, [r3, #0]
	sdate.Year = d->yr % 100; 		// set only between 0-99. part of the library (!?)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	881b      	ldrh	r3, [r3, #0]
 8001188:	2164      	movs	r1, #100	; 0x64
 800118a:	0018      	movs	r0, r3
 800118c:	f7ff f842 	bl	8000214 <__aeabi_uidivmod>
 8001190:	000b      	movs	r3, r1
 8001192:	b29b      	uxth	r3, r3
 8001194:	b2da      	uxtb	r2, r3
 8001196:	193b      	adds	r3, r7, r4
 8001198:	70da      	strb	r2, [r3, #3]

	HAL_RTC_SetDate(&hrtc, &sdate, RTC_FORMAT_BIN);
 800119a:	1939      	adds	r1, r7, r4
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <setDate+0x5c>)
 800119e:	2200      	movs	r2, #0
 80011a0:	0018      	movs	r0, r3
 80011a2:	f004 fa91 	bl	80056c8 <HAL_RTC_SetDate>

	runClockDisplay(&htim22);
 80011a6:	4b05      	ldr	r3, [pc, #20]	; (80011bc <setDate+0x60>)
 80011a8:	0018      	movs	r0, r3
 80011aa:	f001 ffe3 	bl	8003174 <runClockDisplay>
}
 80011ae:	46c0      	nop			; (mov r8, r8)
 80011b0:	46bd      	mov	sp, r7
 80011b2:	b005      	add	sp, #20
 80011b4:	bd90      	pop	{r4, r7, pc}
 80011b6:	46c0      	nop			; (mov r8, r8)
 80011b8:	200001cc 	.word	0x200001cc
 80011bc:	2000015c 	.word	0x2000015c

080011c0 <setDateTime>:

void setDateTime(struct dates *d, struct times *t) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
	setDate(d);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	0018      	movs	r0, r3
 80011ce:	f7ff ffc5 	bl	800115c <setDate>
	setTime(t);
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	0018      	movs	r0, r3
 80011d6:	f7ff ff85 	bl	80010e4 <setTime>
}
 80011da:	46c0      	nop			; (mov r8, r8)
 80011dc:	46bd      	mov	sp, r7
 80011de:	b002      	add	sp, #8
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <setAlarm>:

// for time of day+week
void setAlarm(struct alarmTimes *a) {
 80011e4:	b5b0      	push	{r4, r5, r7, lr}
 80011e6:	b092      	sub	sp, #72	; 0x48
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
	RTC_AlarmTypeDef salarm = {0};
 80011ec:	2520      	movs	r5, #32
 80011ee:	197b      	adds	r3, r7, r5
 80011f0:	0018      	movs	r0, r3
 80011f2:	2328      	movs	r3, #40	; 0x28
 80011f4:	001a      	movs	r2, r3
 80011f6:	2100      	movs	r1, #0
 80011f8:	f006 f841 	bl	800727e <memset>
	RTC_TimeTypeDef salarmtime = {0};
 80011fc:	240c      	movs	r4, #12
 80011fe:	193b      	adds	r3, r7, r4
 8001200:	0018      	movs	r0, r3
 8001202:	2314      	movs	r3, #20
 8001204:	001a      	movs	r2, r3
 8001206:	2100      	movs	r1, #0
 8001208:	f006 f839 	bl	800727e <memset>

	watchAlarm = *a;	// this is probably fine (value at a is defined already)
 800120c:	4a23      	ldr	r2, [pc, #140]	; (800129c <setAlarm+0xb8>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	0010      	movs	r0, r2
 8001212:	0019      	movs	r1, r3
 8001214:	2304      	movs	r3, #4
 8001216:	001a      	movs	r2, r3
 8001218:	f006 f828 	bl	800726c <memcpy>

	// change to set with args
	salarmtime.Hours = a->hr;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	781a      	ldrb	r2, [r3, #0]
 8001220:	193b      	adds	r3, r7, r4
 8001222:	701a      	strb	r2, [r3, #0]
	salarmtime.Minutes = a->min;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	785a      	ldrb	r2, [r3, #1]
 8001228:	193b      	adds	r3, r7, r4
 800122a:	705a      	strb	r2, [r3, #1]
	salarmtime.Seconds = a->sec;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	789a      	ldrb	r2, [r3, #2]
 8001230:	193b      	adds	r3, r7, r4
 8001232:	709a      	strb	r2, [r3, #2]
	salarmtime.TimeFormat = RTC_HOURFORMAT_24;
 8001234:	193b      	adds	r3, r7, r4
 8001236:	2200      	movs	r2, #0
 8001238:	70da      	strb	r2, [r3, #3]
	salarmtime.SubSeconds = 0;
 800123a:	0021      	movs	r1, r4
 800123c:	187b      	adds	r3, r7, r1
 800123e:	2200      	movs	r2, #0
 8001240:	605a      	str	r2, [r3, #4]
	salarmtime.SecondFraction = 0;
 8001242:	187b      	adds	r3, r7, r1
 8001244:	2200      	movs	r2, #0
 8001246:	609a      	str	r2, [r3, #8]
	salarmtime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001248:	187b      	adds	r3, r7, r1
 800124a:	2200      	movs	r2, #0
 800124c:	60da      	str	r2, [r3, #12]
	salarmtime.StoreOperation = RTC_STOREOPERATION_RESET;
 800124e:	187b      	adds	r3, r7, r1
 8001250:	2200      	movs	r2, #0
 8001252:	611a      	str	r2, [r3, #16]

	salarm.AlarmTime = salarmtime;
 8001254:	197b      	adds	r3, r7, r5
 8001256:	187a      	adds	r2, r7, r1
 8001258:	ca13      	ldmia	r2!, {r0, r1, r4}
 800125a:	c313      	stmia	r3!, {r0, r1, r4}
 800125c:	ca03      	ldmia	r2!, {r0, r1}
 800125e:	c303      	stmia	r3!, {r0, r1}
//	salarm.AlarmMask = RTC_ALARMMASK_ALL;
	salarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001260:	197b      	adds	r3, r7, r5
 8001262:	2200      	movs	r2, #0
 8001264:	615a      	str	r2, [r3, #20]
	salarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001266:	197b      	adds	r3, r7, r5
 8001268:	2200      	movs	r2, #0
 800126a:	619a      	str	r2, [r3, #24]
	salarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 800126c:	197b      	adds	r3, r7, r5
 800126e:	2280      	movs	r2, #128	; 0x80
 8001270:	05d2      	lsls	r2, r2, #23
 8001272:	61da      	str	r2, [r3, #28]
	salarm.AlarmDateWeekDay = a->weekday;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	78d9      	ldrb	r1, [r3, #3]
 8001278:	197b      	adds	r3, r7, r5
 800127a:	2220      	movs	r2, #32
 800127c:	5499      	strb	r1, [r3, r2]
	salarm.Alarm = RTC_ALARM_A;			// change if using different alarm
 800127e:	197b      	adds	r3, r7, r5
 8001280:	2280      	movs	r2, #128	; 0x80
 8001282:	0052      	lsls	r2, r2, #1
 8001284:	625a      	str	r2, [r3, #36]	; 0x24

	// do nothing until done
	HAL_RTC_SetAlarm_IT(&hrtc, &salarm, RTC_FORMAT_BIN);
 8001286:	1979      	adds	r1, r7, r5
 8001288:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <setAlarm+0xbc>)
 800128a:	2200      	movs	r2, #0
 800128c:	0018      	movs	r0, r3
 800128e:	f004 fb17 	bl	80058c0 <HAL_RTC_SetAlarm_IT>
}
 8001292:	46c0      	nop			; (mov r8, r8)
 8001294:	46bd      	mov	sp, r7
 8001296:	b012      	add	sp, #72	; 0x48
 8001298:	bdb0      	pop	{r4, r5, r7, pc}
 800129a:	46c0      	nop			; (mov r8, r8)
 800129c:	2000014c 	.word	0x2000014c
 80012a0:	200001cc 	.word	0x200001cc

080012a4 <setTimer>:

// set alarm for timer function of watch project
// using RTC alarm hardware
void setTimer(struct times *t_in) {
 80012a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a6:	b097      	sub	sp, #92	; 0x5c
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
	RTC_AlarmTypeDef salarm = {0};
 80012ac:	2330      	movs	r3, #48	; 0x30
 80012ae:	18fb      	adds	r3, r7, r3
 80012b0:	0018      	movs	r0, r3
 80012b2:	2328      	movs	r3, #40	; 0x28
 80012b4:	001a      	movs	r2, r3
 80012b6:	2100      	movs	r1, #0
 80012b8:	f005 ffe1 	bl	800727e <memset>
	RTC_TimeTypeDef salarmtime = {0};
 80012bc:	231c      	movs	r3, #28
 80012be:	18fb      	adds	r3, r7, r3
 80012c0:	0018      	movs	r0, r3
 80012c2:	2314      	movs	r3, #20
 80012c4:	001a      	movs	r2, r3
 80012c6:	2100      	movs	r1, #0
 80012c8:	f005 ffd9 	bl	800727e <memset>

	// set global variables to hold value being set
	watchTimer = *t_in;
 80012cc:	4a66      	ldr	r2, [pc, #408]	; (8001468 <setTimer+0x1c4>)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	0010      	movs	r0, r2
 80012d2:	0019      	movs	r1, r3
 80012d4:	2303      	movs	r3, #3
 80012d6:	001a      	movs	r2, r3
 80012d8:	f005 ffc8 	bl	800726c <memcpy>
	watchTimerSeconds = t_in->sec + t_in->min*60 + t_in->hr*3600;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	789b      	ldrb	r3, [r3, #2]
 80012e0:	0019      	movs	r1, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	785b      	ldrb	r3, [r3, #1]
 80012e6:	001a      	movs	r2, r3
 80012e8:	0013      	movs	r3, r2
 80012ea:	011b      	lsls	r3, r3, #4
 80012ec:	1a9b      	subs	r3, r3, r2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	18c9      	adds	r1, r1, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	001a      	movs	r2, r3
 80012f8:	0013      	movs	r3, r2
 80012fa:	011b      	lsls	r3, r3, #4
 80012fc:	1a9b      	subs	r3, r3, r2
 80012fe:	011a      	lsls	r2, r3, #4
 8001300:	1ad2      	subs	r2, r2, r3
 8001302:	0113      	lsls	r3, r2, #4
 8001304:	001a      	movs	r2, r3
 8001306:	0013      	movs	r3, r2
 8001308:	18cb      	adds	r3, r1, r3
 800130a:	001a      	movs	r2, r3
 800130c:	4b57      	ldr	r3, [pc, #348]	; (800146c <setTimer+0x1c8>)
 800130e:	601a      	str	r2, [r3, #0]

	// pull current RTC time
	struct dates d;
	struct times t;
	getDateTime(&d, &t);
 8001310:	2410      	movs	r4, #16
 8001312:	193a      	adds	r2, r7, r4
 8001314:	2314      	movs	r3, #20
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	0011      	movs	r1, r2
 800131a:	0018      	movs	r0, r3
 800131c:	f000 f8ea 	bl	80014f4 <getDateTime>

	struct alarmTimes a;

	// adding timer value to current time so we can set an alarm time
	if (t.sec + t_in->sec > 60) {		// adding seconds
 8001320:	193b      	adds	r3, r7, r4
 8001322:	789b      	ldrb	r3, [r3, #2]
 8001324:	001a      	movs	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	789b      	ldrb	r3, [r3, #2]
 800132a:	18d3      	adds	r3, r2, r3
 800132c:	2b3c      	cmp	r3, #60	; 0x3c
 800132e:	dd49      	ble.n	80013c4 <setTimer+0x120>
		if (t.min + t_in->min > 60) {		// adding minutes
 8001330:	2310      	movs	r3, #16
 8001332:	18fb      	adds	r3, r7, r3
 8001334:	785b      	ldrb	r3, [r3, #1]
 8001336:	001a      	movs	r2, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	785b      	ldrb	r3, [r3, #1]
 800133c:	18d3      	adds	r3, r2, r3
 800133e:	2b3c      	cmp	r3, #60	; 0x3c
 8001340:	dd30      	ble.n	80013a4 <setTimer+0x100>
			if (t.hr + t_in->hr > 24) {			// adding hours
 8001342:	2310      	movs	r3, #16
 8001344:	18fb      	adds	r3, r7, r3
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	001a      	movs	r2, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	18d3      	adds	r3, r2, r3
 8001350:	2b18      	cmp	r3, #24
 8001352:	dd17      	ble.n	8001384 <setTimer+0xe0>
				a.weekday = ((d.weekday + t_in->hr/24) % 7) + 1;		// bc weekday count starts from 1
 8001354:	2314      	movs	r3, #20
 8001356:	18fb      	adds	r3, r7, r3
 8001358:	791b      	ldrb	r3, [r3, #4]
 800135a:	001c      	movs	r4, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2118      	movs	r1, #24
 8001362:	0018      	movs	r0, r3
 8001364:	f7fe fed0 	bl	8000108 <__udivsi3>
 8001368:	0003      	movs	r3, r0
 800136a:	b2db      	uxtb	r3, r3
 800136c:	18e3      	adds	r3, r4, r3
 800136e:	2107      	movs	r1, #7
 8001370:	0018      	movs	r0, r3
 8001372:	f7ff f839 	bl	80003e8 <__aeabi_idivmod>
 8001376:	000b      	movs	r3, r1
 8001378:	b2db      	uxtb	r3, r3
 800137a:	3301      	adds	r3, #1
 800137c:	b2da      	uxtb	r2, r3
 800137e:	230c      	movs	r3, #12
 8001380:	18fb      	adds	r3, r7, r3
 8001382:	70da      	strb	r2, [r3, #3]
			}
			a.hr = (t.hr + t_in->hr) % 24;
 8001384:	2310      	movs	r3, #16
 8001386:	18fb      	adds	r3, r7, r3
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	001a      	movs	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	18d3      	adds	r3, r2, r3
 8001392:	2118      	movs	r1, #24
 8001394:	0018      	movs	r0, r3
 8001396:	f7ff f827 	bl	80003e8 <__aeabi_idivmod>
 800139a:	000b      	movs	r3, r1
 800139c:	b2da      	uxtb	r2, r3
 800139e:	230c      	movs	r3, #12
 80013a0:	18fb      	adds	r3, r7, r3
 80013a2:	701a      	strb	r2, [r3, #0]
		}
		a.min = (t.min + t_in->min) % 60;
 80013a4:	2310      	movs	r3, #16
 80013a6:	18fb      	adds	r3, r7, r3
 80013a8:	785b      	ldrb	r3, [r3, #1]
 80013aa:	001a      	movs	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	785b      	ldrb	r3, [r3, #1]
 80013b0:	18d3      	adds	r3, r2, r3
 80013b2:	213c      	movs	r1, #60	; 0x3c
 80013b4:	0018      	movs	r0, r3
 80013b6:	f7ff f817 	bl	80003e8 <__aeabi_idivmod>
 80013ba:	000b      	movs	r3, r1
 80013bc:	b2da      	uxtb	r2, r3
 80013be:	230c      	movs	r3, #12
 80013c0:	18fb      	adds	r3, r7, r3
 80013c2:	705a      	strb	r2, [r3, #1]
	}
	a.sec = (t.sec + t_in->sec) % 60;
 80013c4:	2310      	movs	r3, #16
 80013c6:	18fb      	adds	r3, r7, r3
 80013c8:	789b      	ldrb	r3, [r3, #2]
 80013ca:	001a      	movs	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	789b      	ldrb	r3, [r3, #2]
 80013d0:	18d3      	adds	r3, r2, r3
 80013d2:	213c      	movs	r1, #60	; 0x3c
 80013d4:	0018      	movs	r0, r3
 80013d6:	f7ff f807 	bl	80003e8 <__aeabi_idivmod>
 80013da:	000b      	movs	r3, r1
 80013dc:	b2da      	uxtb	r2, r3
 80013de:	240c      	movs	r4, #12
 80013e0:	193b      	adds	r3, r7, r4
 80013e2:	709a      	strb	r2, [r3, #2]

	// setting RTC parameters
	salarmtime.Hours = a.hr;
 80013e4:	193b      	adds	r3, r7, r4
 80013e6:	781a      	ldrb	r2, [r3, #0]
 80013e8:	211c      	movs	r1, #28
 80013ea:	187b      	adds	r3, r7, r1
 80013ec:	701a      	strb	r2, [r3, #0]
	salarmtime.Minutes = a.min;
 80013ee:	193b      	adds	r3, r7, r4
 80013f0:	785a      	ldrb	r2, [r3, #1]
 80013f2:	187b      	adds	r3, r7, r1
 80013f4:	705a      	strb	r2, [r3, #1]
	salarmtime.Seconds = a.sec;
 80013f6:	193b      	adds	r3, r7, r4
 80013f8:	789a      	ldrb	r2, [r3, #2]
 80013fa:	187b      	adds	r3, r7, r1
 80013fc:	709a      	strb	r2, [r3, #2]
	salarmtime.TimeFormat = RTC_HOURFORMAT_24;
 80013fe:	187b      	adds	r3, r7, r1
 8001400:	2200      	movs	r2, #0
 8001402:	70da      	strb	r2, [r3, #3]
	salarmtime.SubSeconds = 0;
 8001404:	187b      	adds	r3, r7, r1
 8001406:	2200      	movs	r2, #0
 8001408:	605a      	str	r2, [r3, #4]
	salarmtime.SecondFraction = 0;
 800140a:	187b      	adds	r3, r7, r1
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
	salarmtime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001410:	187b      	adds	r3, r7, r1
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
	salarmtime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001416:	187b      	adds	r3, r7, r1
 8001418:	2200      	movs	r2, #0
 800141a:	611a      	str	r2, [r3, #16]

	salarm.AlarmTime = salarmtime;
 800141c:	2030      	movs	r0, #48	; 0x30
 800141e:	183b      	adds	r3, r7, r0
 8001420:	187a      	adds	r2, r7, r1
 8001422:	ca62      	ldmia	r2!, {r1, r5, r6}
 8001424:	c362      	stmia	r3!, {r1, r5, r6}
 8001426:	ca22      	ldmia	r2!, {r1, r5}
 8001428:	c322      	stmia	r3!, {r1, r5}
	salarm.AlarmMask = RTC_ALARMMASK_NONE;
 800142a:	183b      	adds	r3, r7, r0
 800142c:	2200      	movs	r2, #0
 800142e:	615a      	str	r2, [r3, #20]
	salarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001430:	183b      	adds	r3, r7, r0
 8001432:	2200      	movs	r2, #0
 8001434:	619a      	str	r2, [r3, #24]
	salarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 8001436:	183b      	adds	r3, r7, r0
 8001438:	2280      	movs	r2, #128	; 0x80
 800143a:	05d2      	lsls	r2, r2, #23
 800143c:	61da      	str	r2, [r3, #28]
	salarm.AlarmDateWeekDay = a.weekday;
 800143e:	193b      	adds	r3, r7, r4
 8001440:	78d9      	ldrb	r1, [r3, #3]
 8001442:	183b      	adds	r3, r7, r0
 8001444:	2220      	movs	r2, #32
 8001446:	5499      	strb	r1, [r3, r2]
	salarm.Alarm = RTC_ALARM_B;			// change if using different alarm
 8001448:	183b      	adds	r3, r7, r0
 800144a:	2280      	movs	r2, #128	; 0x80
 800144c:	0092      	lsls	r2, r2, #2
 800144e:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_RTC_SetAlarm_IT(&hrtc, &salarm, RTC_FORMAT_BIN);
 8001450:	1839      	adds	r1, r7, r0
 8001452:	4b07      	ldr	r3, [pc, #28]	; (8001470 <setTimer+0x1cc>)
 8001454:	2200      	movs	r2, #0
 8001456:	0018      	movs	r0, r3
 8001458:	f004 fa32 	bl	80058c0 <HAL_RTC_SetAlarm_IT>

	runTimerDisplay();
 800145c:	f001 fe72 	bl	8003144 <runTimerDisplay>
}
 8001460:	46c0      	nop			; (mov r8, r8)
 8001462:	46bd      	mov	sp, r7
 8001464:	b017      	add	sp, #92	; 0x5c
 8001466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001468:	20000158 	.word	0x20000158
 800146c:	20000250 	.word	0x20000250
 8001470:	200001cc 	.word	0x200001cc

08001474 <HAL_RTC_AlarmAEventCallback>:

// ---- callbacks for interrupts ----
// used for alarm function in project
// meant to send signal to use motor
// change to use hw timer so signal is temporary
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
	// change pin to whatever's accessible
	// using PC0
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 800147c:	4b0a      	ldr	r3, [pc, #40]	; (80014a8 <HAL_RTC_AlarmAEventCallback+0x34>)
 800147e:	2101      	movs	r1, #1
 8001480:	0018      	movs	r0, r3
 8001482:	f002 fd91 	bl	8003fa8 <HAL_GPIO_TogglePin>
	HAL_RTC_DeactivateAlarm(hrtc, RTC_ALARM_A);
 8001486:	2380      	movs	r3, #128	; 0x80
 8001488:	005a      	lsls	r2, r3, #1
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	0011      	movs	r1, r2
 800148e:	0018      	movs	r0, r3
 8001490:	f004 fb62 	bl	8005b58 <HAL_RTC_DeactivateAlarm>
	alarmRunning = 0;
 8001494:	4b05      	ldr	r3, [pc, #20]	; (80014ac <HAL_RTC_AlarmAEventCallback+0x38>)
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
	updateAlarm = 1;
 800149a:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <HAL_RTC_AlarmAEventCallback+0x3c>)
 800149c:	2201      	movs	r2, #1
 800149e:	701a      	strb	r2, [r3, #0]
//	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
//	HAL_Delay(500);			// does this work in interrupt/callback? might not
//	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
}
 80014a0:	46c0      	nop			; (mov r8, r8)
 80014a2:	46bd      	mov	sp, r7
 80014a4:	b002      	add	sp, #8
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	50000800 	.word	0x50000800
 80014ac:	200000e4 	.word	0x200000e4
 80014b0:	20000130 	.word	0x20000130

080014b4 <HAL_RTCEx_AlarmBEventCallback>:

void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc) {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
	// toggles pin on end of timer. clears alarm
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 80014bc:	4b0a      	ldr	r3, [pc, #40]	; (80014e8 <HAL_RTCEx_AlarmBEventCallback+0x34>)
 80014be:	2102      	movs	r1, #2
 80014c0:	0018      	movs	r0, r3
 80014c2:	f002 fd71 	bl	8003fa8 <HAL_GPIO_TogglePin>
	HAL_RTC_DeactivateAlarm(hrtc, RTC_ALARM_B);
 80014c6:	2380      	movs	r3, #128	; 0x80
 80014c8:	009a      	lsls	r2, r3, #2
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	0011      	movs	r1, r2
 80014ce:	0018      	movs	r0, r3
 80014d0:	f004 fb42 	bl	8005b58 <HAL_RTC_DeactivateAlarm>
	timerRunning = 0;
 80014d4:	4b05      	ldr	r3, [pc, #20]	; (80014ec <HAL_RTCEx_AlarmBEventCallback+0x38>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
	updateTimer = 1;
 80014da:	4b05      	ldr	r3, [pc, #20]	; (80014f0 <HAL_RTCEx_AlarmBEventCallback+0x3c>)
 80014dc:	2201      	movs	r2, #1
 80014de:	701a      	strb	r2, [r3, #0]
	/*
	 * should run motor thing and update display to signal user
	 * also clear alarm
	 */
}
 80014e0:	46c0      	nop			; (mov r8, r8)
 80014e2:	46bd      	mov	sp, r7
 80014e4:	b002      	add	sp, #8
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	50000800 	.word	0x50000800
 80014ec:	200000e0 	.word	0x200000e0
 80014f0:	200001f4 	.word	0x200001f4

080014f4 <getDateTime>:
	d->date = sdate.Date;
	d->weekday = sdate.WeekDay;
}

// not using getDate and getTime for efficiency (?)
void getDateTime(struct dates *d, struct times *t) {
 80014f4:	b590      	push	{r4, r7, lr}
 80014f6:	b089      	sub	sp, #36	; 0x24
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
	RTC_DateTypeDef sdate;
	RTC_TimeTypeDef stime;

	// programming manual says to read time after date. something shadow registers.
	// not done automatically in HAL
	HAL_RTC_GetTime(&hrtc, &stime, RTC_FORMAT_BIN);
 80014fe:	2308      	movs	r3, #8
 8001500:	18f9      	adds	r1, r7, r3
 8001502:	4b21      	ldr	r3, [pc, #132]	; (8001588 <getDateTime+0x94>)
 8001504:	2200      	movs	r2, #0
 8001506:	0018      	movs	r0, r3
 8001508:	f004 f882 	bl	8005610 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sdate, RTC_FORMAT_BIN);
 800150c:	241c      	movs	r4, #28
 800150e:	1939      	adds	r1, r7, r4
 8001510:	4b1d      	ldr	r3, [pc, #116]	; (8001588 <getDateTime+0x94>)
 8001512:	2200      	movs	r2, #0
 8001514:	0018      	movs	r0, r3
 8001516:	f004 f985 	bl	8005824 <HAL_RTC_GetDate>

	d->yr = sdate.Year > 50 ? sdate.Year+1900 : sdate.Year+2000;		// make assumptions on whether it's 19xx or 20xx
 800151a:	193b      	adds	r3, r7, r4
 800151c:	78db      	ldrb	r3, [r3, #3]
 800151e:	2b32      	cmp	r3, #50	; 0x32
 8001520:	d908      	bls.n	8001534 <getDateTime+0x40>
 8001522:	231c      	movs	r3, #28
 8001524:	18fb      	adds	r3, r7, r3
 8001526:	78db      	ldrb	r3, [r3, #3]
 8001528:	b29b      	uxth	r3, r3
 800152a:	4a18      	ldr	r2, [pc, #96]	; (800158c <getDateTime+0x98>)
 800152c:	4694      	mov	ip, r2
 800152e:	4463      	add	r3, ip
 8001530:	b29b      	uxth	r3, r3
 8001532:	e008      	b.n	8001546 <getDateTime+0x52>
 8001534:	231c      	movs	r3, #28
 8001536:	18fb      	adds	r3, r7, r3
 8001538:	78db      	ldrb	r3, [r3, #3]
 800153a:	b29b      	uxth	r3, r3
 800153c:	22fa      	movs	r2, #250	; 0xfa
 800153e:	00d2      	lsls	r2, r2, #3
 8001540:	4694      	mov	ip, r2
 8001542:	4463      	add	r3, ip
 8001544:	b29b      	uxth	r3, r3
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	8013      	strh	r3, [r2, #0]
	d->month = sdate.Month;
 800154a:	211c      	movs	r1, #28
 800154c:	187b      	adds	r3, r7, r1
 800154e:	785a      	ldrb	r2, [r3, #1]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	709a      	strb	r2, [r3, #2]
	d->date = sdate.Date;
 8001554:	187b      	adds	r3, r7, r1
 8001556:	789a      	ldrb	r2, [r3, #2]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	70da      	strb	r2, [r3, #3]
	d->weekday = sdate.WeekDay;
 800155c:	187b      	adds	r3, r7, r1
 800155e:	781a      	ldrb	r2, [r3, #0]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	711a      	strb	r2, [r3, #4]

	t->hr = stime.Hours;
 8001564:	2108      	movs	r1, #8
 8001566:	187b      	adds	r3, r7, r1
 8001568:	781a      	ldrb	r2, [r3, #0]
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	701a      	strb	r2, [r3, #0]
	t->min = stime.Minutes;
 800156e:	187b      	adds	r3, r7, r1
 8001570:	785a      	ldrb	r2, [r3, #1]
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	705a      	strb	r2, [r3, #1]
	t->sec = stime.Seconds;
 8001576:	187b      	adds	r3, r7, r1
 8001578:	789a      	ldrb	r2, [r3, #2]
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	709a      	strb	r2, [r3, #2]
}
 800157e:	46c0      	nop			; (mov r8, r8)
 8001580:	46bd      	mov	sp, r7
 8001582:	b009      	add	sp, #36	; 0x24
 8001584:	bd90      	pop	{r4, r7, pc}
 8001586:	46c0      	nop			; (mov r8, r8)
 8001588:	200001cc 	.word	0x200001cc
 800158c:	0000076c 	.word	0x0000076c

08001590 <timerTest>:
	sprintf(str, "%2u:%2u:%2u %2u", t.hr, t.min, t.sec, d.weekday);
	drawTextAt(0, 0, str, &hspi1);
}

// set a timer for a short time (10s) and watch it go
void timerTest() {
 8001590:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001592:	b091      	sub	sp, #68	; 0x44
 8001594:	af02      	add	r7, sp, #8
	struct times timerTime = {0, 0, 20};
 8001596:	2134      	movs	r1, #52	; 0x34
 8001598:	187b      	adds	r3, r7, r1
 800159a:	2200      	movs	r2, #0
 800159c:	701a      	strb	r2, [r3, #0]
 800159e:	187b      	adds	r3, r7, r1
 80015a0:	2200      	movs	r2, #0
 80015a2:	705a      	strb	r2, [r3, #1]
 80015a4:	187b      	adds	r3, r7, r1
 80015a6:	2214      	movs	r2, #20
 80015a8:	709a      	strb	r2, [r3, #2]

	setTimer(&timerTime);
 80015aa:	187b      	adds	r3, r7, r1
 80015ac:	0018      	movs	r0, r3
 80015ae:	f7ff fe79 	bl	80012a4 <setTimer>

	// print current time and timer value set
	struct dates currentDate;
	struct times currentTime;
	getDateTime(&currentDate, &currentTime);
 80015b2:	2528      	movs	r5, #40	; 0x28
 80015b4:	197a      	adds	r2, r7, r5
 80015b6:	262c      	movs	r6, #44	; 0x2c
 80015b8:	19bb      	adds	r3, r7, r6
 80015ba:	0011      	movs	r1, r2
 80015bc:	0018      	movs	r0, r3
 80015be:	f7ff ff99 	bl	80014f4 <getDateTime>

	char str[40];
	sprintf(str, "current: %2u:%2u:%2u", currentTime.hr, currentTime.min, currentTime.sec);
 80015c2:	197b      	adds	r3, r7, r5
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	001a      	movs	r2, r3
 80015c8:	197b      	adds	r3, r7, r5
 80015ca:	785b      	ldrb	r3, [r3, #1]
 80015cc:	001c      	movs	r4, r3
 80015ce:	197b      	adds	r3, r7, r5
 80015d0:	789b      	ldrb	r3, [r3, #2]
 80015d2:	4935      	ldr	r1, [pc, #212]	; (80016a8 <timerTest+0x118>)
 80015d4:	0038      	movs	r0, r7
 80015d6:	9300      	str	r3, [sp, #0]
 80015d8:	0023      	movs	r3, r4
 80015da:	f005 fe59 	bl	8007290 <siprintf>
	drawTextAt(0, 0, str, &hspi1);
 80015de:	4b33      	ldr	r3, [pc, #204]	; (80016ac <timerTest+0x11c>)
 80015e0:	003a      	movs	r2, r7
 80015e2:	2100      	movs	r1, #0
 80015e4:	2000      	movs	r0, #0
 80015e6:	f7ff fd03 	bl	8000ff0 <drawTextAt>
	sprintf(str, "       : %2u:%2u:%2u", currentDate.month, currentDate.date, currentDate.yr);
 80015ea:	19bb      	adds	r3, r7, r6
 80015ec:	789b      	ldrb	r3, [r3, #2]
 80015ee:	001a      	movs	r2, r3
 80015f0:	19bb      	adds	r3, r7, r6
 80015f2:	78db      	ldrb	r3, [r3, #3]
 80015f4:	001c      	movs	r4, r3
 80015f6:	19bb      	adds	r3, r7, r6
 80015f8:	881b      	ldrh	r3, [r3, #0]
 80015fa:	492d      	ldr	r1, [pc, #180]	; (80016b0 <timerTest+0x120>)
 80015fc:	0038      	movs	r0, r7
 80015fe:	9300      	str	r3, [sp, #0]
 8001600:	0023      	movs	r3, r4
 8001602:	f005 fe45 	bl	8007290 <siprintf>
	drawTextAt(0, 10, str, &hspi1);
 8001606:	4b29      	ldr	r3, [pc, #164]	; (80016ac <timerTest+0x11c>)
 8001608:	003a      	movs	r2, r7
 800160a:	210a      	movs	r1, #10
 800160c:	2000      	movs	r0, #0
 800160e:	f7ff fcef 	bl	8000ff0 <drawTextAt>
	sprintf(str, "timer: %2u:%2u:%2u", timerTime.hr, timerTime.min, timerTime.sec);
 8001612:	2134      	movs	r1, #52	; 0x34
 8001614:	187b      	adds	r3, r7, r1
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	001a      	movs	r2, r3
 800161a:	187b      	adds	r3, r7, r1
 800161c:	785b      	ldrb	r3, [r3, #1]
 800161e:	001c      	movs	r4, r3
 8001620:	187b      	adds	r3, r7, r1
 8001622:	789b      	ldrb	r3, [r3, #2]
 8001624:	4923      	ldr	r1, [pc, #140]	; (80016b4 <timerTest+0x124>)
 8001626:	0038      	movs	r0, r7
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	0023      	movs	r3, r4
 800162c:	f005 fe30 	bl	8007290 <siprintf>
	drawTextAt(0, 20, str, &hspi1);
 8001630:	4b1e      	ldr	r3, [pc, #120]	; (80016ac <timerTest+0x11c>)
 8001632:	003a      	movs	r2, r7
 8001634:	2114      	movs	r1, #20
 8001636:	2000      	movs	r0, #0
 8001638:	f7ff fcda 	bl	8000ff0 <drawTextAt>

	HAL_Delay(10000);
 800163c:	4b1e      	ldr	r3, [pc, #120]	; (80016b8 <timerTest+0x128>)
 800163e:	0018      	movs	r0, r3
 8001640:	f001 fe62 	bl	8003308 <HAL_Delay>
	getDateTime(&currentDate, &currentTime);
 8001644:	197a      	adds	r2, r7, r5
 8001646:	19bb      	adds	r3, r7, r6
 8001648:	0011      	movs	r1, r2
 800164a:	0018      	movs	r0, r3
 800164c:	f7ff ff52 	bl	80014f4 <getDateTime>
	sprintf(str, "current: %2u:%2u:%2u", currentTime.hr, currentTime.min, currentTime.sec);
 8001650:	197b      	adds	r3, r7, r5
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	001a      	movs	r2, r3
 8001656:	197b      	adds	r3, r7, r5
 8001658:	785b      	ldrb	r3, [r3, #1]
 800165a:	001c      	movs	r4, r3
 800165c:	197b      	adds	r3, r7, r5
 800165e:	789b      	ldrb	r3, [r3, #2]
 8001660:	4911      	ldr	r1, [pc, #68]	; (80016a8 <timerTest+0x118>)
 8001662:	0038      	movs	r0, r7
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	0023      	movs	r3, r4
 8001668:	f005 fe12 	bl	8007290 <siprintf>
	drawTextAt(0, 0, str, &hspi1);
 800166c:	4b0f      	ldr	r3, [pc, #60]	; (80016ac <timerTest+0x11c>)
 800166e:	003a      	movs	r2, r7
 8001670:	2100      	movs	r1, #0
 8001672:	2000      	movs	r0, #0
 8001674:	f7ff fcbc 	bl	8000ff0 <drawTextAt>
	sprintf(str, "       : %2u:%2u:%2u", currentDate.month, currentDate.date, currentDate.yr);
 8001678:	19bb      	adds	r3, r7, r6
 800167a:	789b      	ldrb	r3, [r3, #2]
 800167c:	001a      	movs	r2, r3
 800167e:	19bb      	adds	r3, r7, r6
 8001680:	78db      	ldrb	r3, [r3, #3]
 8001682:	001c      	movs	r4, r3
 8001684:	19bb      	adds	r3, r7, r6
 8001686:	881b      	ldrh	r3, [r3, #0]
 8001688:	4909      	ldr	r1, [pc, #36]	; (80016b0 <timerTest+0x120>)
 800168a:	0038      	movs	r0, r7
 800168c:	9300      	str	r3, [sp, #0]
 800168e:	0023      	movs	r3, r4
 8001690:	f005 fdfe 	bl	8007290 <siprintf>
	drawTextAt(0, 10, str, &hspi1);
 8001694:	4b05      	ldr	r3, [pc, #20]	; (80016ac <timerTest+0x11c>)
 8001696:	003a      	movs	r2, r7
 8001698:	210a      	movs	r1, #10
 800169a:	2000      	movs	r0, #0
 800169c:	f7ff fca8 	bl	8000ff0 <drawTextAt>
}
 80016a0:	46c0      	nop			; (mov r8, r8)
 80016a2:	46bd      	mov	sp, r7
 80016a4:	b00f      	add	sp, #60	; 0x3c
 80016a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016a8:	08007b74 	.word	0x08007b74
 80016ac:	200001f8 	.word	0x200001f8
 80016b0:	08007b8c 	.word	0x08007b8c
 80016b4:	08007ba4 	.word	0x08007ba4
 80016b8:	00002710 	.word	0x00002710

080016bc <peripheralClockConfig>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void peripheralClockConfig() {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08a      	sub	sp, #40	; 0x28
 80016c0:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016c2:	003b      	movs	r3, r7
 80016c4:	0018      	movs	r0, r3
 80016c6:	2328      	movs	r3, #40	; 0x28
 80016c8:	001a      	movs	r2, r3
 80016ca:	2100      	movs	r1, #0
 80016cc:	f005 fdd7 	bl	800727e <memset>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LPTIM1;
 80016d0:	003b      	movs	r3, r7
 80016d2:	22a0      	movs	r2, #160	; 0xa0
 80016d4:	601a      	str	r2, [r3, #0]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80016d6:	003b      	movs	r3, r7
 80016d8:	2280      	movs	r2, #128	; 0x80
 80016da:	0252      	lsls	r2, r2, #9
 80016dc:	605a      	str	r2, [r3, #4]
	PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 80016de:	003b      	movs	r3, r7
 80016e0:	22c0      	movs	r2, #192	; 0xc0
 80016e2:	0312      	lsls	r2, r2, #12
 80016e4:	621a      	str	r2, [r3, #32]

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016e6:	003b      	movs	r3, r7
 80016e8:	0018      	movs	r0, r3
 80016ea:	f003 fcbb 	bl	8005064 <HAL_RCCEx_PeriphCLKConfig>
 80016ee:	1e03      	subs	r3, r0, #0
 80016f0:	d001      	beq.n	80016f6 <peripheralClockConfig+0x3a>
	{
		Error_Handler();
 80016f2:	f000 fbfd 	bl	8001ef0 <Error_Handler>
	}
}
 80016f6:	46c0      	nop			; (mov r8, r8)
 80016f8:	46bd      	mov	sp, r7
 80016fa:	b00a      	add	sp, #40	; 0x28
 80016fc:	bd80      	pop	{r7, pc}
	...

08001700 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001704:	f001 fda0 	bl	8003248 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001708:	f000 f83e 	bl	8001788 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  peripheralClockConfig();
 800170c:	f7ff ffd6 	bl	80016bc <peripheralClockConfig>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001710:	f000 fb5c 	bl	8001dcc <MX_GPIO_Init>
  MX_SPI1_Init();
 8001714:	f000 f9e4 	bl	8001ae0 <MX_SPI1_Init>
  MX_ADC_Init();
 8001718:	f000 f8ba 	bl	8001890 <MX_ADC_Init>
  MX_RTC_Init();
 800171c:	f000 f944 	bl	80019a8 <MX_RTC_Init>
  MX_TIM21_Init();
 8001720:	f000 fa1a 	bl	8001b58 <MX_TIM21_Init>
  MX_LPTIM1_Init();
 8001724:	f000 f918 	bl	8001958 <MX_LPTIM1_Init>
  MX_DMA_Init();
 8001728:	f000 fb32 	bl	8001d90 <MX_DMA_Init>
  MX_TIM22_Init();
 800172c:	f000 faa2 	bl	8001c74 <MX_TIM22_Init>
  /* USER CODE BEGIN 2 */
  	/* initialization for display */
	HAL_Delay(2000);
 8001730:	23fa      	movs	r3, #250	; 0xfa
 8001732:	00db      	lsls	r3, r3, #3
 8001734:	0018      	movs	r0, r3
 8001736:	f001 fde7 	bl	8003308 <HAL_Delay>
	TFT_startup(&hspi1);
 800173a:	4b0e      	ldr	r3, [pc, #56]	; (8001774 <main+0x74>)
 800173c:	0018      	movs	r0, r3
 800173e:	f7fe ff69 	bl	8000614 <TFT_startup>
	clearScreen(ST77XX_WHITE, &hspi1);
 8001742:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <main+0x74>)
 8001744:	4a0c      	ldr	r2, [pc, #48]	; (8001778 <main+0x78>)
 8001746:	0019      	movs	r1, r3
 8001748:	0010      	movs	r0, r2
 800174a:	f7ff fcb3 	bl	80010b4 <clearScreen>

	/* start updating display for ui */
	updateFace = 1;
 800174e:	4b0b      	ldr	r3, [pc, #44]	; (800177c <main+0x7c>)
 8001750:	2201      	movs	r2, #1
 8001752:	701a      	strb	r2, [r3, #0]
	face = faceClock;
 8001754:	4b0a      	ldr	r3, [pc, #40]	; (8001780 <main+0x80>)
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
	updateClock = 1;
 800175a:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <main+0x84>)
 800175c:	2201      	movs	r2, #1
 800175e:	701a      	strb	r2, [r3, #0]
	runClockDisplay();
 8001760:	f001 fd08 	bl	8003174 <runClockDisplay>

	/* tests that are only meant to run once */
//	runStopwatch(&hlptim1);
//	runTimerDisplay();
//	alarmTest();
	timerTest();
 8001764:	f7ff ff14 	bl	8001590 <timerTest>
//	  lineTest(&hspi1);
//	  charTest(&hspi1);
//	  textTest(bg, &hspi1);

	  // ui/nav tests or full run. uncomment when ready
	  updateDisplay(&hspi1);
 8001768:	4b02      	ldr	r3, [pc, #8]	; (8001774 <main+0x74>)
 800176a:	0018      	movs	r0, r3
 800176c:	f000 fbc6 	bl	8001efc <updateDisplay>
 8001770:	e7fa      	b.n	8001768 <main+0x68>
 8001772:	46c0      	nop			; (mov r8, r8)
 8001774:	200001f8 	.word	0x200001f8
 8001778:	0000ffff 	.word	0x0000ffff
 800177c:	20000198 	.word	0x20000198
 8001780:	200000e8 	.word	0x200000e8
 8001784:	20000138 	.word	0x20000138

08001788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001788:	b590      	push	{r4, r7, lr}
 800178a:	b09f      	sub	sp, #124	; 0x7c
 800178c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800178e:	2440      	movs	r4, #64	; 0x40
 8001790:	193b      	adds	r3, r7, r4
 8001792:	0018      	movs	r0, r3
 8001794:	2338      	movs	r3, #56	; 0x38
 8001796:	001a      	movs	r2, r3
 8001798:	2100      	movs	r1, #0
 800179a:	f005 fd70 	bl	800727e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800179e:	232c      	movs	r3, #44	; 0x2c
 80017a0:	18fb      	adds	r3, r7, r3
 80017a2:	0018      	movs	r0, r3
 80017a4:	2314      	movs	r3, #20
 80017a6:	001a      	movs	r2, r3
 80017a8:	2100      	movs	r1, #0
 80017aa:	f005 fd68 	bl	800727e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	0018      	movs	r0, r3
 80017b2:	2328      	movs	r3, #40	; 0x28
 80017b4:	001a      	movs	r2, r3
 80017b6:	2100      	movs	r1, #0
 80017b8:	f005 fd61 	bl	800727e <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017bc:	4b31      	ldr	r3, [pc, #196]	; (8001884 <SystemClock_Config+0xfc>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a31      	ldr	r2, [pc, #196]	; (8001888 <SystemClock_Config+0x100>)
 80017c2:	401a      	ands	r2, r3
 80017c4:	4b2f      	ldr	r3, [pc, #188]	; (8001884 <SystemClock_Config+0xfc>)
 80017c6:	2180      	movs	r1, #128	; 0x80
 80017c8:	0109      	lsls	r1, r1, #4
 80017ca:	430a      	orrs	r2, r1
 80017cc:	601a      	str	r2, [r3, #0]
  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80017ce:	f002 febd 	bl	800454c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80017d2:	4b2e      	ldr	r3, [pc, #184]	; (800188c <SystemClock_Config+0x104>)
 80017d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017d6:	4b2d      	ldr	r3, [pc, #180]	; (800188c <SystemClock_Config+0x104>)
 80017d8:	492b      	ldr	r1, [pc, #172]	; (8001888 <SystemClock_Config+0x100>)
 80017da:	400a      	ands	r2, r1
 80017dc:	651a      	str	r2, [r3, #80]	; 0x50
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80017de:	193b      	adds	r3, r7, r4
 80017e0:	223c      	movs	r2, #60	; 0x3c
 80017e2:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80017e4:	193b      	adds	r3, r7, r4
 80017e6:	2280      	movs	r2, #128	; 0x80
 80017e8:	0052      	lsls	r2, r2, #1
 80017ea:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80017ec:	0021      	movs	r1, r4
 80017ee:	187b      	adds	r3, r7, r1
 80017f0:	2201      	movs	r2, #1
 80017f2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80017f4:	187b      	adds	r3, r7, r1
 80017f6:	2201      	movs	r2, #1
 80017f8:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80017fa:	187b      	adds	r3, r7, r1
 80017fc:	2201      	movs	r2, #1
 80017fe:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001800:	187b      	adds	r3, r7, r1
 8001802:	2200      	movs	r2, #0
 8001804:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8001806:	187b      	adds	r3, r7, r1
 8001808:	22a0      	movs	r2, #160	; 0xa0
 800180a:	0212      	lsls	r2, r2, #8
 800180c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800180e:	187b      	adds	r3, r7, r1
 8001810:	2200      	movs	r2, #0
 8001812:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001814:	187b      	adds	r3, r7, r1
 8001816:	0018      	movs	r0, r3
 8001818:	f002 fea6 	bl	8004568 <HAL_RCC_OscConfig>
 800181c:	1e03      	subs	r3, r0, #0
 800181e:	d001      	beq.n	8001824 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001820:	f000 fb66 	bl	8001ef0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001824:	212c      	movs	r1, #44	; 0x2c
 8001826:	187b      	adds	r3, r7, r1
 8001828:	220f      	movs	r2, #15
 800182a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800182c:	187b      	adds	r3, r7, r1
 800182e:	2200      	movs	r2, #0
 8001830:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001832:	187b      	adds	r3, r7, r1
 8001834:	2200      	movs	r2, #0
 8001836:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001838:	187b      	adds	r3, r7, r1
 800183a:	2200      	movs	r2, #0
 800183c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800183e:	187b      	adds	r3, r7, r1
 8001840:	2200      	movs	r2, #0
 8001842:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001844:	187b      	adds	r3, r7, r1
 8001846:	2100      	movs	r1, #0
 8001848:	0018      	movs	r0, r3
 800184a:	f003 fa5d 	bl	8004d08 <HAL_RCC_ClockConfig>
 800184e:	1e03      	subs	r3, r0, #0
 8001850:	d001      	beq.n	8001856 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8001852:	f000 fb4d 	bl	8001ef0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LPTIM1;
 8001856:	1d3b      	adds	r3, r7, #4
 8001858:	22a0      	movs	r2, #160	; 0xa0
 800185a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800185c:	1d3b      	adds	r3, r7, #4
 800185e:	2280      	movs	r2, #128	; 0x80
 8001860:	0292      	lsls	r2, r2, #10
 8001862:	605a      	str	r2, [r3, #4]
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 8001864:	1d3b      	adds	r3, r7, #4
 8001866:	2200      	movs	r2, #0
 8001868:	621a      	str	r2, [r3, #32]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800186a:	1d3b      	adds	r3, r7, #4
 800186c:	0018      	movs	r0, r3
 800186e:	f003 fbf9 	bl	8005064 <HAL_RCCEx_PeriphCLKConfig>
 8001872:	1e03      	subs	r3, r0, #0
 8001874:	d001      	beq.n	800187a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001876:	f000 fb3b 	bl	8001ef0 <Error_Handler>
  }
}
 800187a:	46c0      	nop			; (mov r8, r8)
 800187c:	46bd      	mov	sp, r7
 800187e:	b01f      	add	sp, #124	; 0x7c
 8001880:	bd90      	pop	{r4, r7, pc}
 8001882:	46c0      	nop			; (mov r8, r8)
 8001884:	40007000 	.word	0x40007000
 8001888:	ffffe7ff 	.word	0xffffe7ff
 800188c:	40021000 	.word	0x40021000

08001890 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001896:	003b      	movs	r3, r7
 8001898:	0018      	movs	r0, r3
 800189a:	2308      	movs	r3, #8
 800189c:	001a      	movs	r2, r3
 800189e:	2100      	movs	r1, #0
 80018a0:	f005 fced 	bl	800727e <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 80018a4:	4b2a      	ldr	r3, [pc, #168]	; (8001950 <MX_ADC_Init+0xc0>)
 80018a6:	4a2b      	ldr	r2, [pc, #172]	; (8001954 <MX_ADC_Init+0xc4>)
 80018a8:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80018aa:	4b29      	ldr	r3, [pc, #164]	; (8001950 <MX_ADC_Init+0xc0>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80018b0:	4b27      	ldr	r3, [pc, #156]	; (8001950 <MX_ADC_Init+0xc0>)
 80018b2:	22c0      	movs	r2, #192	; 0xc0
 80018b4:	0612      	lsls	r2, r2, #24
 80018b6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80018b8:	4b25      	ldr	r3, [pc, #148]	; (8001950 <MX_ADC_Init+0xc0>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80018be:	4b24      	ldr	r3, [pc, #144]	; (8001950 <MX_ADC_Init+0xc0>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80018c4:	4b22      	ldr	r3, [pc, #136]	; (8001950 <MX_ADC_Init+0xc0>)
 80018c6:	2201      	movs	r2, #1
 80018c8:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018ca:	4b21      	ldr	r3, [pc, #132]	; (8001950 <MX_ADC_Init+0xc0>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80018d0:	4b1f      	ldr	r3, [pc, #124]	; (8001950 <MX_ADC_Init+0xc0>)
 80018d2:	2220      	movs	r2, #32
 80018d4:	2100      	movs	r1, #0
 80018d6:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80018d8:	4b1d      	ldr	r3, [pc, #116]	; (8001950 <MX_ADC_Init+0xc0>)
 80018da:	2221      	movs	r2, #33	; 0x21
 80018dc:	2100      	movs	r1, #0
 80018de:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018e0:	4b1b      	ldr	r3, [pc, #108]	; (8001950 <MX_ADC_Init+0xc0>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018e6:	4b1a      	ldr	r3, [pc, #104]	; (8001950 <MX_ADC_Init+0xc0>)
 80018e8:	22c2      	movs	r2, #194	; 0xc2
 80018ea:	32ff      	adds	r2, #255	; 0xff
 80018ec:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80018ee:	4b18      	ldr	r3, [pc, #96]	; (8001950 <MX_ADC_Init+0xc0>)
 80018f0:	222c      	movs	r2, #44	; 0x2c
 80018f2:	2100      	movs	r1, #0
 80018f4:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018f6:	4b16      	ldr	r3, [pc, #88]	; (8001950 <MX_ADC_Init+0xc0>)
 80018f8:	2204      	movs	r2, #4
 80018fa:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80018fc:	4b14      	ldr	r3, [pc, #80]	; (8001950 <MX_ADC_Init+0xc0>)
 80018fe:	2200      	movs	r2, #0
 8001900:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001902:	4b13      	ldr	r3, [pc, #76]	; (8001950 <MX_ADC_Init+0xc0>)
 8001904:	2200      	movs	r2, #0
 8001906:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8001908:	4b11      	ldr	r3, [pc, #68]	; (8001950 <MX_ADC_Init+0xc0>)
 800190a:	2200      	movs	r2, #0
 800190c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800190e:	4b10      	ldr	r3, [pc, #64]	; (8001950 <MX_ADC_Init+0xc0>)
 8001910:	2200      	movs	r2, #0
 8001912:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001914:	4b0e      	ldr	r3, [pc, #56]	; (8001950 <MX_ADC_Init+0xc0>)
 8001916:	0018      	movs	r0, r3
 8001918:	f001 fd14 	bl	8003344 <HAL_ADC_Init>
 800191c:	1e03      	subs	r3, r0, #0
 800191e:	d001      	beq.n	8001924 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8001920:	f000 fae6 	bl	8001ef0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001924:	003b      	movs	r3, r7
 8001926:	2201      	movs	r2, #1
 8001928:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800192a:	003b      	movs	r3, r7
 800192c:	2280      	movs	r2, #128	; 0x80
 800192e:	0152      	lsls	r2, r2, #5
 8001930:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001932:	003a      	movs	r2, r7
 8001934:	4b06      	ldr	r3, [pc, #24]	; (8001950 <MX_ADC_Init+0xc0>)
 8001936:	0011      	movs	r1, r2
 8001938:	0018      	movs	r0, r3
 800193a:	f001 fe77 	bl	800362c <HAL_ADC_ConfigChannel>
 800193e:	1e03      	subs	r3, r0, #0
 8001940:	d001      	beq.n	8001946 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8001942:	f000 fad5 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001946:	46c0      	nop			; (mov r8, r8)
 8001948:	46bd      	mov	sp, r7
 800194a:	b002      	add	sp, #8
 800194c:	bd80      	pop	{r7, pc}
 800194e:	46c0      	nop			; (mov r8, r8)
 8001950:	20000298 	.word	0x20000298
 8001954:	40012400 	.word	0x40012400

08001958 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 800195c:	4b0f      	ldr	r3, [pc, #60]	; (800199c <MX_LPTIM1_Init+0x44>)
 800195e:	4a10      	ldr	r2, [pc, #64]	; (80019a0 <MX_LPTIM1_Init+0x48>)
 8001960:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8001962:	4b0e      	ldr	r3, [pc, #56]	; (800199c <MX_LPTIM1_Init+0x44>)
 8001964:	2200      	movs	r2, #0
 8001966:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <MX_LPTIM1_Init+0x44>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800196e:	4b0b      	ldr	r3, [pc, #44]	; (800199c <MX_LPTIM1_Init+0x44>)
 8001970:	4a0c      	ldr	r2, [pc, #48]	; (80019a4 <MX_LPTIM1_Init+0x4c>)
 8001972:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8001974:	4b09      	ldr	r3, [pc, #36]	; (800199c <MX_LPTIM1_Init+0x44>)
 8001976:	2200      	movs	r2, #0
 8001978:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800197a:	4b08      	ldr	r3, [pc, #32]	; (800199c <MX_LPTIM1_Init+0x44>)
 800197c:	2200      	movs	r2, #0
 800197e:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <MX_LPTIM1_Init+0x44>)
 8001982:	2200      	movs	r2, #0
 8001984:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8001986:	4b05      	ldr	r3, [pc, #20]	; (800199c <MX_LPTIM1_Init+0x44>)
 8001988:	0018      	movs	r0, r3
 800198a:	f002 fb3b 	bl	8004004 <HAL_LPTIM_Init>
 800198e:	1e03      	subs	r3, r0, #0
 8001990:	d001      	beq.n	8001996 <MX_LPTIM1_Init+0x3e>
  {
    Error_Handler();
 8001992:	f000 faad 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8001996:	46c0      	nop			; (mov r8, r8)
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	2000019c 	.word	0x2000019c
 80019a0:	40007c00 	.word	0x40007c00
 80019a4:	0000ffff 	.word	0x0000ffff

080019a8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b090      	sub	sp, #64	; 0x40
 80019ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80019ae:	232c      	movs	r3, #44	; 0x2c
 80019b0:	18fb      	adds	r3, r7, r3
 80019b2:	0018      	movs	r0, r3
 80019b4:	2314      	movs	r3, #20
 80019b6:	001a      	movs	r2, r3
 80019b8:	2100      	movs	r1, #0
 80019ba:	f005 fc60 	bl	800727e <memset>
  RTC_DateTypeDef sDate = {0};
 80019be:	2328      	movs	r3, #40	; 0x28
 80019c0:	18fb      	adds	r3, r7, r3
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80019c6:	003b      	movs	r3, r7
 80019c8:	0018      	movs	r0, r3
 80019ca:	2328      	movs	r3, #40	; 0x28
 80019cc:	001a      	movs	r2, r3
 80019ce:	2100      	movs	r1, #0
 80019d0:	f005 fc55 	bl	800727e <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80019d4:	4b40      	ldr	r3, [pc, #256]	; (8001ad8 <MX_RTC_Init+0x130>)
 80019d6:	4a41      	ldr	r2, [pc, #260]	; (8001adc <MX_RTC_Init+0x134>)
 80019d8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80019da:	4b3f      	ldr	r3, [pc, #252]	; (8001ad8 <MX_RTC_Init+0x130>)
 80019dc:	2200      	movs	r2, #0
 80019de:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80019e0:	4b3d      	ldr	r3, [pc, #244]	; (8001ad8 <MX_RTC_Init+0x130>)
 80019e2:	227f      	movs	r2, #127	; 0x7f
 80019e4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80019e6:	4b3c      	ldr	r3, [pc, #240]	; (8001ad8 <MX_RTC_Init+0x130>)
 80019e8:	22ff      	movs	r2, #255	; 0xff
 80019ea:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80019ec:	4b3a      	ldr	r3, [pc, #232]	; (8001ad8 <MX_RTC_Init+0x130>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80019f2:	4b39      	ldr	r3, [pc, #228]	; (8001ad8 <MX_RTC_Init+0x130>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80019f8:	4b37      	ldr	r3, [pc, #220]	; (8001ad8 <MX_RTC_Init+0x130>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80019fe:	4b36      	ldr	r3, [pc, #216]	; (8001ad8 <MX_RTC_Init+0x130>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001a04:	4b34      	ldr	r3, [pc, #208]	; (8001ad8 <MX_RTC_Init+0x130>)
 8001a06:	0018      	movs	r0, r3
 8001a08:	f003 fca0 	bl	800534c <HAL_RTC_Init>
 8001a0c:	1e03      	subs	r3, r0, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8001a10:	f000 fa6e 	bl	8001ef0 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 8001a14:	212c      	movs	r1, #44	; 0x2c
 8001a16:	187b      	adds	r3, r7, r1
 8001a18:	2200      	movs	r2, #0
 8001a1a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8001a1c:	187b      	adds	r3, r7, r1
 8001a1e:	2200      	movs	r2, #0
 8001a20:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8001a22:	187b      	adds	r3, r7, r1
 8001a24:	2200      	movs	r2, #0
 8001a26:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001a28:	187b      	adds	r3, r7, r1
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001a2e:	187b      	adds	r3, r7, r1
 8001a30:	2200      	movs	r2, #0
 8001a32:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001a34:	1879      	adds	r1, r7, r1
 8001a36:	4b28      	ldr	r3, [pc, #160]	; (8001ad8 <MX_RTC_Init+0x130>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	f003 fd24 	bl	8005488 <HAL_RTC_SetTime>
 8001a40:	1e03      	subs	r3, r0, #0
 8001a42:	d001      	beq.n	8001a48 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8001a44:	f000 fa54 	bl	8001ef0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001a48:	2128      	movs	r1, #40	; 0x28
 8001a4a:	187b      	adds	r3, r7, r1
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001a50:	187b      	adds	r3, r7, r1
 8001a52:	2201      	movs	r2, #1
 8001a54:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8001a56:	187b      	adds	r3, r7, r1
 8001a58:	2201      	movs	r2, #1
 8001a5a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8001a5c:	187b      	adds	r3, r7, r1
 8001a5e:	2200      	movs	r2, #0
 8001a60:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001a62:	1879      	adds	r1, r7, r1
 8001a64:	4b1c      	ldr	r3, [pc, #112]	; (8001ad8 <MX_RTC_Init+0x130>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	0018      	movs	r0, r3
 8001a6a:	f003 fe2d 	bl	80056c8 <HAL_RTC_SetDate>
 8001a6e:	1e03      	subs	r3, r0, #0
 8001a70:	d001      	beq.n	8001a76 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8001a72:	f000 fa3d 	bl	8001ef0 <Error_Handler>
  }
  /** Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0;
 8001a76:	003b      	movs	r3, r7
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8001a7c:	003b      	movs	r3, r7
 8001a7e:	2200      	movs	r2, #0
 8001a80:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8001a82:	003b      	movs	r3, r7
 8001a84:	2200      	movs	r2, #0
 8001a86:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8001a88:	003b      	movs	r3, r7
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001a8e:	003b      	movs	r3, r7
 8001a90:	2200      	movs	r2, #0
 8001a92:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001a94:	003b      	movs	r3, r7
 8001a96:	2200      	movs	r2, #0
 8001a98:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001a9a:	003b      	movs	r3, r7
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001aa0:	003b      	movs	r3, r7
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001aa6:	003b      	movs	r3, r7
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8001aac:	003b      	movs	r3, r7
 8001aae:	2220      	movs	r2, #32
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8001ab4:	003b      	movs	r3, r7
 8001ab6:	2280      	movs	r2, #128	; 0x80
 8001ab8:	0052      	lsls	r2, r2, #1
 8001aba:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8001abc:	0039      	movs	r1, r7
 8001abe:	4b06      	ldr	r3, [pc, #24]	; (8001ad8 <MX_RTC_Init+0x130>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	0018      	movs	r0, r3
 8001ac4:	f003 fefc 	bl	80058c0 <HAL_RTC_SetAlarm_IT>
 8001ac8:	1e03      	subs	r3, r0, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_RTC_Init+0x128>
  {
    Error_Handler();
 8001acc:	f000 fa10 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001ad0:	46c0      	nop			; (mov r8, r8)
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	b010      	add	sp, #64	; 0x40
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	200001cc 	.word	0x200001cc
 8001adc:	40002800 	.word	0x40002800

08001ae0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ae4:	4b19      	ldr	r3, [pc, #100]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001ae6:	4a1a      	ldr	r2, [pc, #104]	; (8001b50 <MX_SPI1_Init+0x70>)
 8001ae8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001aea:	4b18      	ldr	r3, [pc, #96]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001aec:	2282      	movs	r2, #130	; 0x82
 8001aee:	0052      	lsls	r2, r2, #1
 8001af0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001af2:	4b16      	ldr	r3, [pc, #88]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001af8:	4b14      	ldr	r3, [pc, #80]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001afe:	4b13      	ldr	r3, [pc, #76]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b04:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b0a:	4b10      	ldr	r3, [pc, #64]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001b0c:	2280      	movs	r2, #128	; 0x80
 8001b0e:	0092      	lsls	r2, r2, #2
 8001b10:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b12:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b18:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b1e:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b24:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001b2a:	4b08      	ldr	r3, [pc, #32]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001b2c:	2207      	movs	r2, #7
 8001b2e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b30:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001b32:	0018      	movs	r0, r3
 8001b34:	f004 f996 	bl	8005e64 <HAL_SPI_Init>
 8001b38:	1e03      	subs	r3, r0, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b3c:	f000 f9d8 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  hspi1.hdmatx = &hdma_spi1_tx;
 8001b40:	4b02      	ldr	r3, [pc, #8]	; (8001b4c <MX_SPI1_Init+0x6c>)
 8001b42:	4a04      	ldr	r2, [pc, #16]	; (8001b54 <MX_SPI1_Init+0x74>)
 8001b44:	649a      	str	r2, [r3, #72]	; 0x48
  /* USER CODE END SPI1_Init 2 */

}
 8001b46:	46c0      	nop			; (mov r8, r8)
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	200001f8 	.word	0x200001f8
 8001b50:	40013000 	.word	0x40013000
 8001b54:	200002f4 	.word	0x200002f4

08001b58 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08a      	sub	sp, #40	; 0x28
 8001b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b5e:	2318      	movs	r3, #24
 8001b60:	18fb      	adds	r3, r7, r3
 8001b62:	0018      	movs	r0, r3
 8001b64:	2310      	movs	r3, #16
 8001b66:	001a      	movs	r2, r3
 8001b68:	2100      	movs	r1, #0
 8001b6a:	f005 fb88 	bl	800727e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b6e:	2310      	movs	r3, #16
 8001b70:	18fb      	adds	r3, r7, r3
 8001b72:	0018      	movs	r0, r3
 8001b74:	2308      	movs	r3, #8
 8001b76:	001a      	movs	r2, r3
 8001b78:	2100      	movs	r1, #0
 8001b7a:	f005 fb80 	bl	800727e <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b7e:	003b      	movs	r3, r7
 8001b80:	0018      	movs	r0, r3
 8001b82:	2310      	movs	r3, #16
 8001b84:	001a      	movs	r2, r3
 8001b86:	2100      	movs	r1, #0
 8001b88:	f005 fb79 	bl	800727e <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 8001b8c:	4b37      	ldr	r3, [pc, #220]	; (8001c6c <MX_TIM21_Init+0x114>)
 8001b8e:	4a38      	ldr	r2, [pc, #224]	; (8001c70 <MX_TIM21_Init+0x118>)
 8001b90:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 0;
 8001b92:	4b36      	ldr	r3, [pc, #216]	; (8001c6c <MX_TIM21_Init+0x114>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001b98:	4b34      	ldr	r3, [pc, #208]	; (8001c6c <MX_TIM21_Init+0x114>)
 8001b9a:	2210      	movs	r2, #16
 8001b9c:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 0x8000;
 8001b9e:	4b33      	ldr	r3, [pc, #204]	; (8001c6c <MX_TIM21_Init+0x114>)
 8001ba0:	2280      	movs	r2, #128	; 0x80
 8001ba2:	0212      	lsls	r2, r2, #8
 8001ba4:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ba6:	4b31      	ldr	r3, [pc, #196]	; (8001c6c <MX_TIM21_Init+0x114>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bac:	4b2f      	ldr	r3, [pc, #188]	; (8001c6c <MX_TIM21_Init+0x114>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8001bb2:	4b2e      	ldr	r3, [pc, #184]	; (8001c6c <MX_TIM21_Init+0x114>)
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	f004 fe1b 	bl	80067f0 <HAL_TIM_Base_Init>
 8001bba:	1e03      	subs	r3, r0, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_TIM21_Init+0x6a>
  {
    Error_Handler();
 8001bbe:	f000 f997 	bl	8001ef0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8001bc2:	2118      	movs	r1, #24
 8001bc4:	187b      	adds	r3, r7, r1
 8001bc6:	2280      	movs	r2, #128	; 0x80
 8001bc8:	0192      	lsls	r2, r2, #6
 8001bca:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8001bcc:	187b      	adds	r3, r7, r1
 8001bce:	2200      	movs	r2, #0
 8001bd0:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8001bd2:	187b      	adds	r3, r7, r1
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 8001bd8:	187b      	adds	r3, r7, r1
 8001bda:	2200      	movs	r2, #0
 8001bdc:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8001bde:	187a      	adds	r2, r7, r1
 8001be0:	4b22      	ldr	r3, [pc, #136]	; (8001c6c <MX_TIM21_Init+0x114>)
 8001be2:	0011      	movs	r1, r2
 8001be4:	0018      	movs	r0, r3
 8001be6:	f004 ffdd 	bl	8006ba4 <HAL_TIM_ConfigClockSource>
 8001bea:	1e03      	subs	r3, r0, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_TIM21_Init+0x9a>
  {
    Error_Handler();
 8001bee:	f000 f97f 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim21) != HAL_OK)
 8001bf2:	4b1e      	ldr	r3, [pc, #120]	; (8001c6c <MX_TIM21_Init+0x114>)
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	f004 fe6b 	bl	80068d0 <HAL_TIM_OC_Init>
 8001bfa:	1e03      	subs	r3, r0, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_TIM21_Init+0xaa>
  {
    Error_Handler();
 8001bfe:	f000 f977 	bl	8001ef0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c02:	2110      	movs	r1, #16
 8001c04:	187b      	adds	r3, r7, r1
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c0a:	187b      	adds	r3, r7, r1
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8001c10:	187a      	adds	r2, r7, r1
 8001c12:	4b16      	ldr	r3, [pc, #88]	; (8001c6c <MX_TIM21_Init+0x114>)
 8001c14:	0011      	movs	r1, r2
 8001c16:	0018      	movs	r0, r3
 8001c18:	f005 fa9e 	bl	8007158 <HAL_TIMEx_MasterConfigSynchronization>
 8001c1c:	1e03      	subs	r3, r0, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM21_Init+0xcc>
  {
    Error_Handler();
 8001c20:	f000 f966 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim21, TIM21_ETR_LSE) != HAL_OK)
 8001c24:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <MX_TIM21_Init+0x114>)
 8001c26:	2103      	movs	r1, #3
 8001c28:	0018      	movs	r0, r3
 8001c2a:	f005 fad8 	bl	80071de <HAL_TIMEx_RemapConfig>
 8001c2e:	1e03      	subs	r3, r0, #0
 8001c30:	d001      	beq.n	8001c36 <MX_TIM21_Init+0xde>
  {
    Error_Handler();
 8001c32:	f000 f95d 	bl	8001ef0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001c36:	003b      	movs	r3, r7
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001c3c:	003b      	movs	r3, r7
 8001c3e:	2200      	movs	r2, #0
 8001c40:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c42:	003b      	movs	r3, r7
 8001c44:	2200      	movs	r2, #0
 8001c46:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c48:	003b      	movs	r3, r7
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c4e:	0039      	movs	r1, r7
 8001c50:	4b06      	ldr	r3, [pc, #24]	; (8001c6c <MX_TIM21_Init+0x114>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	0018      	movs	r0, r3
 8001c56:	f004 ff57 	bl	8006b08 <HAL_TIM_OC_ConfigChannel>
 8001c5a:	1e03      	subs	r3, r0, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_TIM21_Init+0x10a>
  {
    Error_Handler();
 8001c5e:	f000 f947 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 8001c62:	46c0      	nop			; (mov r8, r8)
 8001c64:	46bd      	mov	sp, r7
 8001c66:	b00a      	add	sp, #40	; 0x28
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	46c0      	nop			; (mov r8, r8)
 8001c6c:	2000025c 	.word	0x2000025c
 8001c70:	40010800 	.word	0x40010800

08001c74 <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08a      	sub	sp, #40	; 0x28
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c7a:	2318      	movs	r3, #24
 8001c7c:	18fb      	adds	r3, r7, r3
 8001c7e:	0018      	movs	r0, r3
 8001c80:	2310      	movs	r3, #16
 8001c82:	001a      	movs	r2, r3
 8001c84:	2100      	movs	r1, #0
 8001c86:	f005 fafa 	bl	800727e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c8a:	2310      	movs	r3, #16
 8001c8c:	18fb      	adds	r3, r7, r3
 8001c8e:	0018      	movs	r0, r3
 8001c90:	2308      	movs	r3, #8
 8001c92:	001a      	movs	r2, r3
 8001c94:	2100      	movs	r1, #0
 8001c96:	f005 faf2 	bl	800727e <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c9a:	003b      	movs	r3, r7
 8001c9c:	0018      	movs	r0, r3
 8001c9e:	2310      	movs	r3, #16
 8001ca0:	001a      	movs	r2, r3
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	f005 faeb 	bl	800727e <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8001ca8:	4b37      	ldr	r3, [pc, #220]	; (8001d88 <MX_TIM22_Init+0x114>)
 8001caa:	4a38      	ldr	r2, [pc, #224]	; (8001d8c <MX_TIM22_Init+0x118>)
 8001cac:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 0;
 8001cae:	4b36      	ldr	r3, [pc, #216]	; (8001d88 <MX_TIM22_Init+0x114>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001cb4:	4b34      	ldr	r3, [pc, #208]	; (8001d88 <MX_TIM22_Init+0x114>)
 8001cb6:	2210      	movs	r2, #16
 8001cb8:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 0x8000;
 8001cba:	4b33      	ldr	r3, [pc, #204]	; (8001d88 <MX_TIM22_Init+0x114>)
 8001cbc:	2280      	movs	r2, #128	; 0x80
 8001cbe:	0212      	lsls	r2, r2, #8
 8001cc0:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc2:	4b31      	ldr	r3, [pc, #196]	; (8001d88 <MX_TIM22_Init+0x114>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc8:	4b2f      	ldr	r3, [pc, #188]	; (8001d88 <MX_TIM22_Init+0x114>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8001cce:	4b2e      	ldr	r3, [pc, #184]	; (8001d88 <MX_TIM22_Init+0x114>)
 8001cd0:	0018      	movs	r0, r3
 8001cd2:	f004 fd8d 	bl	80067f0 <HAL_TIM_Base_Init>
 8001cd6:	1e03      	subs	r3, r0, #0
 8001cd8:	d001      	beq.n	8001cde <MX_TIM22_Init+0x6a>
  {
    Error_Handler();
 8001cda:	f000 f909 	bl	8001ef0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8001cde:	2118      	movs	r1, #24
 8001ce0:	187b      	adds	r3, r7, r1
 8001ce2:	2280      	movs	r2, #128	; 0x80
 8001ce4:	0192      	lsls	r2, r2, #6
 8001ce6:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8001ce8:	187b      	adds	r3, r7, r1
 8001cea:	2200      	movs	r2, #0
 8001cec:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8001cee:	187b      	adds	r3, r7, r1
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 8001cf4:	187b      	adds	r3, r7, r1
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8001cfa:	187a      	adds	r2, r7, r1
 8001cfc:	4b22      	ldr	r3, [pc, #136]	; (8001d88 <MX_TIM22_Init+0x114>)
 8001cfe:	0011      	movs	r1, r2
 8001d00:	0018      	movs	r0, r3
 8001d02:	f004 ff4f 	bl	8006ba4 <HAL_TIM_ConfigClockSource>
 8001d06:	1e03      	subs	r3, r0, #0
 8001d08:	d001      	beq.n	8001d0e <MX_TIM22_Init+0x9a>
  {
    Error_Handler();
 8001d0a:	f000 f8f1 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim22) != HAL_OK)
 8001d0e:	4b1e      	ldr	r3, [pc, #120]	; (8001d88 <MX_TIM22_Init+0x114>)
 8001d10:	0018      	movs	r0, r3
 8001d12:	f004 fddd 	bl	80068d0 <HAL_TIM_OC_Init>
 8001d16:	1e03      	subs	r3, r0, #0
 8001d18:	d001      	beq.n	8001d1e <MX_TIM22_Init+0xaa>
  {
    Error_Handler();
 8001d1a:	f000 f8e9 	bl	8001ef0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d1e:	2110      	movs	r1, #16
 8001d20:	187b      	adds	r3, r7, r1
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d26:	187b      	adds	r3, r7, r1
 8001d28:	2200      	movs	r2, #0
 8001d2a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8001d2c:	187a      	adds	r2, r7, r1
 8001d2e:	4b16      	ldr	r3, [pc, #88]	; (8001d88 <MX_TIM22_Init+0x114>)
 8001d30:	0011      	movs	r1, r2
 8001d32:	0018      	movs	r0, r3
 8001d34:	f005 fa10 	bl	8007158 <HAL_TIMEx_MasterConfigSynchronization>
 8001d38:	1e03      	subs	r3, r0, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_TIM22_Init+0xcc>
  {
    Error_Handler();
 8001d3c:	f000 f8d8 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim22, TIM22_ETR_LSE) != HAL_OK)
 8001d40:	4b11      	ldr	r3, [pc, #68]	; (8001d88 <MX_TIM22_Init+0x114>)
 8001d42:	2103      	movs	r1, #3
 8001d44:	0018      	movs	r0, r3
 8001d46:	f005 fa4a 	bl	80071de <HAL_TIMEx_RemapConfig>
 8001d4a:	1e03      	subs	r3, r0, #0
 8001d4c:	d001      	beq.n	8001d52 <MX_TIM22_Init+0xde>
  {
    Error_Handler();
 8001d4e:	f000 f8cf 	bl	8001ef0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001d52:	003b      	movs	r3, r7
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001d58:	003b      	movs	r3, r7
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d5e:	003b      	movs	r3, r7
 8001d60:	2200      	movs	r2, #0
 8001d62:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d64:	003b      	movs	r3, r7
 8001d66:	2200      	movs	r2, #0
 8001d68:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d6a:	0039      	movs	r1, r7
 8001d6c:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <MX_TIM22_Init+0x114>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	0018      	movs	r0, r3
 8001d72:	f004 fec9 	bl	8006b08 <HAL_TIM_OC_ConfigChannel>
 8001d76:	1e03      	subs	r3, r0, #0
 8001d78:	d001      	beq.n	8001d7e <MX_TIM22_Init+0x10a>
  {
    Error_Handler();
 8001d7a:	f000 f8b9 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */

}
 8001d7e:	46c0      	nop			; (mov r8, r8)
 8001d80:	46bd      	mov	sp, r7
 8001d82:	b00a      	add	sp, #40	; 0x28
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	46c0      	nop			; (mov r8, r8)
 8001d88:	2000015c 	.word	0x2000015c
 8001d8c:	40011400 	.word	0x40011400

08001d90 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d96:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <MX_DMA_Init+0x38>)
 8001d98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d9a:	4b0b      	ldr	r3, [pc, #44]	; (8001dc8 <MX_DMA_Init+0x38>)
 8001d9c:	2101      	movs	r1, #1
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	631a      	str	r2, [r3, #48]	; 0x30
 8001da2:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <MX_DMA_Init+0x38>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	2201      	movs	r2, #1
 8001da8:	4013      	ands	r3, r2
 8001daa:	607b      	str	r3, [r7, #4]
 8001dac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001dae:	2200      	movs	r2, #0
 8001db0:	2100      	movs	r1, #0
 8001db2:	200a      	movs	r0, #10
 8001db4:	f001 fda0 	bl	80038f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001db8:	200a      	movs	r0, #10
 8001dba:	f001 fdb2 	bl	8003922 <HAL_NVIC_EnableIRQ>

}
 8001dbe:	46c0      	nop			; (mov r8, r8)
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	b002      	add	sp, #8
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	46c0      	nop			; (mov r8, r8)
 8001dc8:	40021000 	.word	0x40021000

08001dcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001dcc:	b590      	push	{r4, r7, lr}
 8001dce:	b089      	sub	sp, #36	; 0x24
 8001dd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd2:	240c      	movs	r4, #12
 8001dd4:	193b      	adds	r3, r7, r4
 8001dd6:	0018      	movs	r0, r3
 8001dd8:	2314      	movs	r3, #20
 8001dda:	001a      	movs	r2, r3
 8001ddc:	2100      	movs	r1, #0
 8001dde:	f005 fa4e 	bl	800727e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001de2:	4b3e      	ldr	r3, [pc, #248]	; (8001edc <MX_GPIO_Init+0x110>)
 8001de4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de6:	4b3d      	ldr	r3, [pc, #244]	; (8001edc <MX_GPIO_Init+0x110>)
 8001de8:	2104      	movs	r1, #4
 8001dea:	430a      	orrs	r2, r1
 8001dec:	62da      	str	r2, [r3, #44]	; 0x2c
 8001dee:	4b3b      	ldr	r3, [pc, #236]	; (8001edc <MX_GPIO_Init+0x110>)
 8001df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df2:	2204      	movs	r2, #4
 8001df4:	4013      	ands	r3, r2
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfa:	4b38      	ldr	r3, [pc, #224]	; (8001edc <MX_GPIO_Init+0x110>)
 8001dfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dfe:	4b37      	ldr	r3, [pc, #220]	; (8001edc <MX_GPIO_Init+0x110>)
 8001e00:	2101      	movs	r1, #1
 8001e02:	430a      	orrs	r2, r1
 8001e04:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e06:	4b35      	ldr	r3, [pc, #212]	; (8001edc <MX_GPIO_Init+0x110>)
 8001e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	607b      	str	r3, [r7, #4]
 8001e10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e12:	4b32      	ldr	r3, [pc, #200]	; (8001edc <MX_GPIO_Init+0x110>)
 8001e14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e16:	4b31      	ldr	r3, [pc, #196]	; (8001edc <MX_GPIO_Init+0x110>)
 8001e18:	2102      	movs	r1, #2
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e1e:	4b2f      	ldr	r3, [pc, #188]	; (8001edc <MX_GPIO_Init+0x110>)
 8001e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e22:	2202      	movs	r2, #2
 8001e24:	4013      	ands	r3, r2
 8001e26:	603b      	str	r3, [r7, #0]
 8001e28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_7, GPIO_PIN_RESET);
 8001e2a:	4b2d      	ldr	r3, [pc, #180]	; (8001ee0 <MX_GPIO_Init+0x114>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	218b      	movs	r1, #139	; 0x8b
 8001e30:	0018      	movs	r0, r3
 8001e32:	f002 f89c 	bl	8003f6e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_6, GPIO_PIN_RESET);
 8001e36:	4b2b      	ldr	r3, [pc, #172]	; (8001ee4 <MX_GPIO_Init+0x118>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	2142      	movs	r1, #66	; 0x42
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	f002 f896 	bl	8003f6e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC3 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_7;
 8001e42:	0021      	movs	r1, r4
 8001e44:	187b      	adds	r3, r7, r1
 8001e46:	228b      	movs	r2, #139	; 0x8b
 8001e48:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4a:	187b      	adds	r3, r7, r1
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	187b      	adds	r3, r7, r1
 8001e52:	2200      	movs	r2, #0
 8001e54:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e56:	187b      	adds	r3, r7, r1
 8001e58:	2200      	movs	r2, #0
 8001e5a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e5c:	000c      	movs	r4, r1
 8001e5e:	187b      	adds	r3, r7, r1
 8001e60:	4a1f      	ldr	r2, [pc, #124]	; (8001ee0 <MX_GPIO_Init+0x114>)
 8001e62:	0019      	movs	r1, r3
 8001e64:	0010      	movs	r0, r2
 8001e66:	f001 fee7 	bl	8003c38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6;
 8001e6a:	0021      	movs	r1, r4
 8001e6c:	187b      	adds	r3, r7, r1
 8001e6e:	2242      	movs	r2, #66	; 0x42
 8001e70:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e72:	187b      	adds	r3, r7, r1
 8001e74:	2201      	movs	r2, #1
 8001e76:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e78:	187b      	adds	r3, r7, r1
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7e:	187b      	adds	r3, r7, r1
 8001e80:	2200      	movs	r2, #0
 8001e82:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e84:	000c      	movs	r4, r1
 8001e86:	187b      	adds	r3, r7, r1
 8001e88:	4a16      	ldr	r2, [pc, #88]	; (8001ee4 <MX_GPIO_Init+0x118>)
 8001e8a:	0019      	movs	r1, r3
 8001e8c:	0010      	movs	r0, r2
 8001e8e:	f001 fed3 	bl	8003c38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001e92:	0021      	movs	r1, r4
 8001e94:	187b      	adds	r3, r7, r1
 8001e96:	4a14      	ldr	r2, [pc, #80]	; (8001ee8 <MX_GPIO_Init+0x11c>)
 8001e98:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e9a:	187b      	adds	r3, r7, r1
 8001e9c:	4a13      	ldr	r2, [pc, #76]	; (8001eec <MX_GPIO_Init+0x120>)
 8001e9e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ea0:	187b      	adds	r3, r7, r1
 8001ea2:	2202      	movs	r2, #2
 8001ea4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea6:	187b      	adds	r3, r7, r1
 8001ea8:	4a0e      	ldr	r2, [pc, #56]	; (8001ee4 <MX_GPIO_Init+0x118>)
 8001eaa:	0019      	movs	r1, r3
 8001eac:	0010      	movs	r0, r2
 8001eae:	f001 fec3 	bl	8003c38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	2006      	movs	r0, #6
 8001eb8:	f001 fd1e 	bl	80038f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8001ebc:	2006      	movs	r0, #6
 8001ebe:	f001 fd30 	bl	8003922 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	2007      	movs	r0, #7
 8001ec8:	f001 fd16 	bl	80038f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001ecc:	2007      	movs	r0, #7
 8001ece:	f001 fd28 	bl	8003922 <HAL_NVIC_EnableIRQ>

}
 8001ed2:	46c0      	nop			; (mov r8, r8)
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	b009      	add	sp, #36	; 0x24
 8001ed8:	bd90      	pop	{r4, r7, pc}
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	40021000 	.word	0x40021000
 8001ee0:	50000800 	.word	0x50000800
 8001ee4:	50000400 	.word	0x50000400
 8001ee8:	0000e004 	.word	0x0000e004
 8001eec:	10110000 	.word	0x10110000

08001ef0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001ef4:	46c0      	nop			; (mov r8, r8)
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
	...

08001efc <updateDisplay>:
};

// update screen based on global variables
// going in main, so it's executing in a while loop
//   software interrupt on flag so that this doesn't run all the time?
void updateDisplay(SPI_HandleTypeDef *hspi) {
 8001efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001efe:	b095      	sub	sp, #84	; 0x54
 8001f00:	af02      	add	r7, sp, #8
 8001f02:	6078      	str	r0, [r7, #4]
	uint8_t hr, min, sec;
	struct dates currentDate;
	struct times currentTime;
	// update main clock face
	// missing space for current time
	if (updateFace == 1) {
 8001f04:	4bdc      	ldr	r3, [pc, #880]	; (8002278 <updateDisplay+0x37c>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d143      	bne.n	8001f96 <updateDisplay+0x9a>
		updateFace = 0;
 8001f0e:	4bda      	ldr	r3, [pc, #872]	; (8002278 <updateDisplay+0x37c>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	701a      	strb	r2, [r3, #0]
		if (face == faceClock) {
 8001f14:	4bd9      	ldr	r3, [pc, #868]	; (800227c <updateDisplay+0x380>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d10b      	bne.n	8001f34 <updateDisplay+0x38>
			clearScreen(ST77XX_CYAN, hspi);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4ad8      	ldr	r2, [pc, #864]	; (8002280 <updateDisplay+0x384>)
 8001f20:	0019      	movs	r1, r3
 8001f22:	0010      	movs	r0, r2
 8001f24:	f7ff f8c6 	bl	80010b4 <clearScreen>
			drawTextAt(0, HEIGHT-10, "main     ", hspi);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4ad6      	ldr	r2, [pc, #856]	; (8002284 <updateDisplay+0x388>)
 8001f2c:	2196      	movs	r1, #150	; 0x96
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f7ff f85e 	bl	8000ff0 <drawTextAt>
		}
		if (face == faceTimer) {
 8001f34:	4bd1      	ldr	r3, [pc, #836]	; (800227c <updateDisplay+0x380>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d10c      	bne.n	8001f56 <updateDisplay+0x5a>
			clearScreen(ST77XX_GREEN, hspi);
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	23fc      	movs	r3, #252	; 0xfc
 8001f40:	00db      	lsls	r3, r3, #3
 8001f42:	0011      	movs	r1, r2
 8001f44:	0018      	movs	r0, r3
 8001f46:	f7ff f8b5 	bl	80010b4 <clearScreen>
			drawTextAt(0, HEIGHT-10, "timer    ", hspi);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4ace      	ldr	r2, [pc, #824]	; (8002288 <updateDisplay+0x38c>)
 8001f4e:	2196      	movs	r1, #150	; 0x96
 8001f50:	2000      	movs	r0, #0
 8001f52:	f7ff f84d 	bl	8000ff0 <drawTextAt>
		}
		if (face == faceAlarm) {
 8001f56:	4bc9      	ldr	r3, [pc, #804]	; (800227c <updateDisplay+0x380>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d10b      	bne.n	8001f76 <updateDisplay+0x7a>
			clearScreen(ST77XX_MAGENTA, hspi);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4aca      	ldr	r2, [pc, #808]	; (800228c <updateDisplay+0x390>)
 8001f62:	0019      	movs	r1, r3
 8001f64:	0010      	movs	r0, r2
 8001f66:	f7ff f8a5 	bl	80010b4 <clearScreen>
			drawTextAt(0, HEIGHT-10, "alarm    ", hspi);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4ac8      	ldr	r2, [pc, #800]	; (8002290 <updateDisplay+0x394>)
 8001f6e:	2196      	movs	r1, #150	; 0x96
 8001f70:	2000      	movs	r0, #0
 8001f72:	f7ff f83d 	bl	8000ff0 <drawTextAt>
		}
		if (face == faceStopwatch) {
 8001f76:	4bc1      	ldr	r3, [pc, #772]	; (800227c <updateDisplay+0x380>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2b03      	cmp	r3, #3
 8001f7c:	d10b      	bne.n	8001f96 <updateDisplay+0x9a>
			clearScreen(ST77XX_YELLOW, hspi);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4ac4      	ldr	r2, [pc, #784]	; (8002294 <updateDisplay+0x398>)
 8001f82:	0019      	movs	r1, r3
 8001f84:	0010      	movs	r0, r2
 8001f86:	f7ff f895 	bl	80010b4 <clearScreen>
			drawTextAt(0, HEIGHT-10, "stopwatch", hspi);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4ac2      	ldr	r2, [pc, #776]	; (8002298 <updateDisplay+0x39c>)
 8001f8e:	2196      	movs	r1, #150	; 0x96
 8001f90:	2000      	movs	r0, #0
 8001f92:	f7ff f82d 	bl	8000ff0 <drawTextAt>
		}
	}
	if (face == faceClock) {
 8001f96:	4bb9      	ldr	r3, [pc, #740]	; (800227c <updateDisplay+0x380>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d000      	beq.n	8001fa0 <updateDisplay+0xa4>
 8001f9e:	e0bb      	b.n	8002118 <updateDisplay+0x21c>
		if (updateClock == 1) {
 8001fa0:	4bbe      	ldr	r3, [pc, #760]	; (800229c <updateDisplay+0x3a0>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d000      	beq.n	8001fac <updateDisplay+0xb0>
 8001faa:	e2db      	b.n	8002564 <updateDisplay+0x668>
			updateClock = 0;
 8001fac:	4bbb      	ldr	r3, [pc, #748]	; (800229c <updateDisplay+0x3a0>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	701a      	strb	r2, [r3, #0]
			if (clockSet == 0) {
 8001fb2:	4bbb      	ldr	r3, [pc, #748]	; (80022a0 <updateDisplay+0x3a4>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d14e      	bne.n	8002058 <updateDisplay+0x15c>
				drawTextAt(0, 0, "not setting", hspi);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4ab9      	ldr	r2, [pc, #740]	; (80022a4 <updateDisplay+0x3a8>)
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	2000      	movs	r0, #0
 8001fc2:	f7ff f815 	bl	8000ff0 <drawTextAt>
				drawTextAt(0, 10, "     ", hspi);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4ab7      	ldr	r2, [pc, #732]	; (80022a8 <updateDisplay+0x3ac>)
 8001fca:	210a      	movs	r1, #10
 8001fcc:	2000      	movs	r0, #0
 8001fce:	f7ff f80f 	bl	8000ff0 <drawTextAt>
				getDateTime(&currentDate, &currentTime);
 8001fd2:	2108      	movs	r1, #8
 8001fd4:	000c      	movs	r4, r1
 8001fd6:	187a      	adds	r2, r7, r1
 8001fd8:	250c      	movs	r5, #12
 8001fda:	197b      	adds	r3, r7, r5
 8001fdc:	0011      	movs	r1, r2
 8001fde:	0018      	movs	r0, r3
 8001fe0:	f7ff fa88 	bl	80014f4 <getDateTime>
				sprintf(str, "%2u:%2u:%2u", currentTime.hr, currentTime.min, currentTime.sec);
 8001fe4:	0021      	movs	r1, r4
 8001fe6:	187b      	adds	r3, r7, r1
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	001a      	movs	r2, r3
 8001fec:	187b      	adds	r3, r7, r1
 8001fee:	785b      	ldrb	r3, [r3, #1]
 8001ff0:	001c      	movs	r4, r3
 8001ff2:	187b      	adds	r3, r7, r1
 8001ff4:	789b      	ldrb	r3, [r3, #2]
 8001ff6:	49ad      	ldr	r1, [pc, #692]	; (80022ac <updateDisplay+0x3b0>)
 8001ff8:	2614      	movs	r6, #20
 8001ffa:	19b8      	adds	r0, r7, r6
 8001ffc:	9300      	str	r3, [sp, #0]
 8001ffe:	0023      	movs	r3, r4
 8002000:	f005 f946 	bl	8007290 <siprintf>
				drawTextAt(0, 60, str, hspi);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	19ba      	adds	r2, r7, r6
 8002008:	213c      	movs	r1, #60	; 0x3c
 800200a:	2000      	movs	r0, #0
 800200c:	f7fe fff0 	bl	8000ff0 <drawTextAt>
				sprintf(str, "%s, %2u, %4u   %s", monthNames[currentDate.month], currentDate.date, currentDate.yr, weekdayNames[currentDate.weekday]);
 8002010:	197b      	adds	r3, r7, r5
 8002012:	789b      	ldrb	r3, [r3, #2]
 8002014:	001a      	movs	r2, r3
 8002016:	4ba6      	ldr	r3, [pc, #664]	; (80022b0 <updateDisplay+0x3b4>)
 8002018:	0092      	lsls	r2, r2, #2
 800201a:	58d4      	ldr	r4, [r2, r3]
 800201c:	197b      	adds	r3, r7, r5
 800201e:	78db      	ldrb	r3, [r3, #3]
 8002020:	001e      	movs	r6, r3
 8002022:	002a      	movs	r2, r5
 8002024:	197b      	adds	r3, r7, r5
 8002026:	881b      	ldrh	r3, [r3, #0]
 8002028:	001d      	movs	r5, r3
 800202a:	18bb      	adds	r3, r7, r2
 800202c:	791b      	ldrb	r3, [r3, #4]
 800202e:	001a      	movs	r2, r3
 8002030:	4ba0      	ldr	r3, [pc, #640]	; (80022b4 <updateDisplay+0x3b8>)
 8002032:	0092      	lsls	r2, r2, #2
 8002034:	58d3      	ldr	r3, [r2, r3]
 8002036:	49a0      	ldr	r1, [pc, #640]	; (80022b8 <updateDisplay+0x3bc>)
 8002038:	2214      	movs	r2, #20
 800203a:	18b8      	adds	r0, r7, r2
 800203c:	9301      	str	r3, [sp, #4]
 800203e:	9500      	str	r5, [sp, #0]
 8002040:	0033      	movs	r3, r6
 8002042:	0022      	movs	r2, r4
 8002044:	f005 f924 	bl	8007290 <siprintf>
				drawTextAt(0, 70, str, hspi);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2614      	movs	r6, #20
 800204c:	19ba      	adds	r2, r7, r6
 800204e:	2146      	movs	r1, #70	; 0x46
 8002050:	2000      	movs	r0, #0
 8002052:	f7fe ffcd 	bl	8000ff0 <drawTextAt>
			else if (stopwatchRunning == 1) {
				drawTextAt(0, 0, "running    ", hspi);
			}
		}
	}
}
 8002056:	e285      	b.n	8002564 <updateDisplay+0x668>
			else if (clockSet == 1) {
 8002058:	4b91      	ldr	r3, [pc, #580]	; (80022a0 <updateDisplay+0x3a4>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d000      	beq.n	8002062 <updateDisplay+0x166>
 8002060:	e280      	b.n	8002564 <updateDisplay+0x668>
				drawTextAt(0, 0, "setting... ", hspi);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a95      	ldr	r2, [pc, #596]	; (80022bc <updateDisplay+0x3c0>)
 8002066:	2100      	movs	r1, #0
 8002068:	2000      	movs	r0, #0
 800206a:	f7fe ffc1 	bl	8000ff0 <drawTextAt>
				switch (clockField) {
 800206e:	4b94      	ldr	r3, [pc, #592]	; (80022c0 <updateDisplay+0x3c4>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2b05      	cmp	r3, #5
 8002074:	d827      	bhi.n	80020c6 <updateDisplay+0x1ca>
 8002076:	009a      	lsls	r2, r3, #2
 8002078:	4b92      	ldr	r3, [pc, #584]	; (80022c4 <updateDisplay+0x3c8>)
 800207a:	18d3      	adds	r3, r2, r3
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	469f      	mov	pc, r3
					case 1: drawTextAt(0, 10, "min  ", hspi); break;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4a91      	ldr	r2, [pc, #580]	; (80022c8 <updateDisplay+0x3cc>)
 8002084:	210a      	movs	r1, #10
 8002086:	2000      	movs	r0, #0
 8002088:	f7fe ffb2 	bl	8000ff0 <drawTextAt>
 800208c:	e01c      	b.n	80020c8 <updateDisplay+0x1cc>
					case 2: drawTextAt(0, 10, "hr   ", hspi); break;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a8e      	ldr	r2, [pc, #568]	; (80022cc <updateDisplay+0x3d0>)
 8002092:	210a      	movs	r1, #10
 8002094:	2000      	movs	r0, #0
 8002096:	f7fe ffab 	bl	8000ff0 <drawTextAt>
 800209a:	e015      	b.n	80020c8 <updateDisplay+0x1cc>
					case 3: drawTextAt(0, 10, "year ", hspi); break;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a8c      	ldr	r2, [pc, #560]	; (80022d0 <updateDisplay+0x3d4>)
 80020a0:	210a      	movs	r1, #10
 80020a2:	2000      	movs	r0, #0
 80020a4:	f7fe ffa4 	bl	8000ff0 <drawTextAt>
 80020a8:	e00e      	b.n	80020c8 <updateDisplay+0x1cc>
					case 4: drawTextAt(0, 10, "month", hspi); break;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a89      	ldr	r2, [pc, #548]	; (80022d4 <updateDisplay+0x3d8>)
 80020ae:	210a      	movs	r1, #10
 80020b0:	2000      	movs	r0, #0
 80020b2:	f7fe ff9d 	bl	8000ff0 <drawTextAt>
 80020b6:	e007      	b.n	80020c8 <updateDisplay+0x1cc>
					case 5: drawTextAt(0, 10, "day  ", hspi); break;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a87      	ldr	r2, [pc, #540]	; (80022d8 <updateDisplay+0x3dc>)
 80020bc:	210a      	movs	r1, #10
 80020be:	2000      	movs	r0, #0
 80020c0:	f7fe ff96 	bl	8000ff0 <drawTextAt>
 80020c4:	e000      	b.n	80020c8 <updateDisplay+0x1cc>
					default: break;
 80020c6:	46c0      	nop			; (mov r8, r8)
				sprintf(str, "%2u:%2u   ", tempClockTimes.hr, tempClockTimes.min);
 80020c8:	4b84      	ldr	r3, [pc, #528]	; (80022dc <updateDisplay+0x3e0>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	001a      	movs	r2, r3
 80020ce:	4b83      	ldr	r3, [pc, #524]	; (80022dc <updateDisplay+0x3e0>)
 80020d0:	785b      	ldrb	r3, [r3, #1]
 80020d2:	4983      	ldr	r1, [pc, #524]	; (80022e0 <updateDisplay+0x3e4>)
 80020d4:	2514      	movs	r5, #20
 80020d6:	1978      	adds	r0, r7, r5
 80020d8:	f005 f8da 	bl	8007290 <siprintf>
				drawTextAt(0, 60, str, hspi);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	197a      	adds	r2, r7, r5
 80020e0:	213c      	movs	r1, #60	; 0x3c
 80020e2:	2000      	movs	r0, #0
 80020e4:	f7fe ff84 	bl	8000ff0 <drawTextAt>
				sprintf(str, "%s, %2u, %4u      ", monthNames[tempClockDate.month], tempClockDate.date, tempClockDate.yr);
 80020e8:	4b7e      	ldr	r3, [pc, #504]	; (80022e4 <updateDisplay+0x3e8>)
 80020ea:	789b      	ldrb	r3, [r3, #2]
 80020ec:	001a      	movs	r2, r3
 80020ee:	4b70      	ldr	r3, [pc, #448]	; (80022b0 <updateDisplay+0x3b4>)
 80020f0:	0092      	lsls	r2, r2, #2
 80020f2:	58d2      	ldr	r2, [r2, r3]
 80020f4:	4b7b      	ldr	r3, [pc, #492]	; (80022e4 <updateDisplay+0x3e8>)
 80020f6:	78db      	ldrb	r3, [r3, #3]
 80020f8:	001c      	movs	r4, r3
 80020fa:	4b7a      	ldr	r3, [pc, #488]	; (80022e4 <updateDisplay+0x3e8>)
 80020fc:	881b      	ldrh	r3, [r3, #0]
 80020fe:	497a      	ldr	r1, [pc, #488]	; (80022e8 <updateDisplay+0x3ec>)
 8002100:	1978      	adds	r0, r7, r5
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	0023      	movs	r3, r4
 8002106:	f005 f8c3 	bl	8007290 <siprintf>
				drawTextAt(0, 70, str, hspi);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	197a      	adds	r2, r7, r5
 800210e:	2146      	movs	r1, #70	; 0x46
 8002110:	2000      	movs	r0, #0
 8002112:	f7fe ff6d 	bl	8000ff0 <drawTextAt>
}
 8002116:	e225      	b.n	8002564 <updateDisplay+0x668>
	else if (face == faceTimer) {
 8002118:	4b58      	ldr	r3, [pc, #352]	; (800227c <updateDisplay+0x380>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d000      	beq.n	8002122 <updateDisplay+0x226>
 8002120:	e115      	b.n	800234e <updateDisplay+0x452>
		if (updateTimer == 1) {
 8002122:	4b72      	ldr	r3, [pc, #456]	; (80022ec <updateDisplay+0x3f0>)
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	b2db      	uxtb	r3, r3
 8002128:	2b01      	cmp	r3, #1
 800212a:	d000      	beq.n	800212e <updateDisplay+0x232>
 800212c:	e21a      	b.n	8002564 <updateDisplay+0x668>
			updateTimer = 0;
 800212e:	4b6f      	ldr	r3, [pc, #444]	; (80022ec <updateDisplay+0x3f0>)
 8002130:	2200      	movs	r2, #0
 8002132:	701a      	strb	r2, [r3, #0]
			if (timerSet == 0) {
 8002134:	4b6e      	ldr	r3, [pc, #440]	; (80022f0 <updateDisplay+0x3f4>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d000      	beq.n	800213e <updateDisplay+0x242>
 800213c:	e079      	b.n	8002232 <updateDisplay+0x336>
				timerVal = watchTimerSeconds;
 800213e:	4b6d      	ldr	r3, [pc, #436]	; (80022f4 <updateDisplay+0x3f8>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	63fb      	str	r3, [r7, #60]	; 0x3c
				if (timerVal != 0) {
 8002144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002146:	2b00      	cmp	r3, #0
 8002148:	d03b      	beq.n	80021c2 <updateDisplay+0x2c6>
					hr = timerVal / 3600;
 800214a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800214c:	23e1      	movs	r3, #225	; 0xe1
 800214e:	0119      	lsls	r1, r3, #4
 8002150:	0010      	movs	r0, r2
 8002152:	f7fd ffd9 	bl	8000108 <__udivsi3>
 8002156:	0003      	movs	r3, r0
 8002158:	001a      	movs	r2, r3
 800215a:	2443      	movs	r4, #67	; 0x43
 800215c:	193b      	adds	r3, r7, r4
 800215e:	701a      	strb	r2, [r3, #0]
					timerVal %= 3600;
 8002160:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002162:	23e1      	movs	r3, #225	; 0xe1
 8002164:	0119      	lsls	r1, r3, #4
 8002166:	0010      	movs	r0, r2
 8002168:	f7fe f854 	bl	8000214 <__aeabi_uidivmod>
 800216c:	000b      	movs	r3, r1
 800216e:	63fb      	str	r3, [r7, #60]	; 0x3c
					min = timerVal / 60;
 8002170:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002172:	213c      	movs	r1, #60	; 0x3c
 8002174:	0018      	movs	r0, r3
 8002176:	f7fd ffc7 	bl	8000108 <__udivsi3>
 800217a:	0003      	movs	r3, r0
 800217c:	001a      	movs	r2, r3
 800217e:	2542      	movs	r5, #66	; 0x42
 8002180:	197b      	adds	r3, r7, r5
 8002182:	701a      	strb	r2, [r3, #0]
					timerVal %= 60;
 8002184:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002186:	213c      	movs	r1, #60	; 0x3c
 8002188:	0018      	movs	r0, r3
 800218a:	f7fe f843 	bl	8000214 <__aeabi_uidivmod>
 800218e:	000b      	movs	r3, r1
 8002190:	63fb      	str	r3, [r7, #60]	; 0x3c
					sec = timerVal;
 8002192:	2141      	movs	r1, #65	; 0x41
 8002194:	187b      	adds	r3, r7, r1
 8002196:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002198:	701a      	strb	r2, [r3, #0]
					sprintf(str, "%2u:%2u:%2u", hr, min, sec);
 800219a:	193b      	adds	r3, r7, r4
 800219c:	781a      	ldrb	r2, [r3, #0]
 800219e:	197b      	adds	r3, r7, r5
 80021a0:	781c      	ldrb	r4, [r3, #0]
 80021a2:	187b      	adds	r3, r7, r1
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	4941      	ldr	r1, [pc, #260]	; (80022ac <updateDisplay+0x3b0>)
 80021a8:	2514      	movs	r5, #20
 80021aa:	1978      	adds	r0, r7, r5
 80021ac:	9300      	str	r3, [sp, #0]
 80021ae:	0023      	movs	r3, r4
 80021b0:	f005 f86e 	bl	8007290 <siprintf>
					drawTextAt(0, 60, str, hspi);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	197a      	adds	r2, r7, r5
 80021b8:	213c      	movs	r1, #60	; 0x3c
 80021ba:	2000      	movs	r0, #0
 80021bc:	f7fe ff18 	bl	8000ff0 <drawTextAt>
 80021c0:	e005      	b.n	80021ce <updateDisplay+0x2d2>
					drawTextAt(0, 60, "        ", hspi);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a4c      	ldr	r2, [pc, #304]	; (80022f8 <updateDisplay+0x3fc>)
 80021c6:	213c      	movs	r1, #60	; 0x3c
 80021c8:	2000      	movs	r0, #0
 80021ca:	f7fe ff11 	bl	8000ff0 <drawTextAt>
				drawTextAt(0, 10, "     ", hspi);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a35      	ldr	r2, [pc, #212]	; (80022a8 <updateDisplay+0x3ac>)
 80021d2:	210a      	movs	r1, #10
 80021d4:	2000      	movs	r0, #0
 80021d6:	f7fe ff0b 	bl	8000ff0 <drawTextAt>
				if (timerRunning == 0) {
 80021da:	4b48      	ldr	r3, [pc, #288]	; (80022fc <updateDisplay+0x400>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d106      	bne.n	80021f0 <updateDisplay+0x2f4>
					drawTextAt(0, 0, "not running", hspi);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a46      	ldr	r2, [pc, #280]	; (8002300 <updateDisplay+0x404>)
 80021e6:	2100      	movs	r1, #0
 80021e8:	2000      	movs	r0, #0
 80021ea:	f7fe ff01 	bl	8000ff0 <drawTextAt>
}
 80021ee:	e1b9      	b.n	8002564 <updateDisplay+0x668>
				else if (timerRunning == 1) {
 80021f0:	4b42      	ldr	r3, [pc, #264]	; (80022fc <updateDisplay+0x400>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d000      	beq.n	80021fa <updateDisplay+0x2fe>
 80021f8:	e1b4      	b.n	8002564 <updateDisplay+0x668>
					drawTextAt(0, 0, "running    ", hspi);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a41      	ldr	r2, [pc, #260]	; (8002304 <updateDisplay+0x408>)
 80021fe:	2100      	movs	r1, #0
 8002200:	2000      	movs	r0, #0
 8002202:	f7fe fef5 	bl	8000ff0 <drawTextAt>
					sprintf(str, "%2u:%2u:%2u", tempTimer.hr, tempTimer.min, tempTimer.sec);
 8002206:	4b40      	ldr	r3, [pc, #256]	; (8002308 <updateDisplay+0x40c>)
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	001a      	movs	r2, r3
 800220c:	4b3e      	ldr	r3, [pc, #248]	; (8002308 <updateDisplay+0x40c>)
 800220e:	785b      	ldrb	r3, [r3, #1]
 8002210:	001c      	movs	r4, r3
 8002212:	4b3d      	ldr	r3, [pc, #244]	; (8002308 <updateDisplay+0x40c>)
 8002214:	789b      	ldrb	r3, [r3, #2]
 8002216:	4925      	ldr	r1, [pc, #148]	; (80022ac <updateDisplay+0x3b0>)
 8002218:	2514      	movs	r5, #20
 800221a:	1978      	adds	r0, r7, r5
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	0023      	movs	r3, r4
 8002220:	f005 f836 	bl	8007290 <siprintf>
					drawTextAt(0, 50, str, hspi);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	197a      	adds	r2, r7, r5
 8002228:	2132      	movs	r1, #50	; 0x32
 800222a:	2000      	movs	r0, #0
 800222c:	f7fe fee0 	bl	8000ff0 <drawTextAt>
}
 8002230:	e198      	b.n	8002564 <updateDisplay+0x668>
			else if (timerSet == 1) {
 8002232:	4b2f      	ldr	r3, [pc, #188]	; (80022f0 <updateDisplay+0x3f4>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d000      	beq.n	800223c <updateDisplay+0x340>
 800223a:	e193      	b.n	8002564 <updateDisplay+0x668>
				drawTextAt(0, 0, "setting... ", hspi);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a1f      	ldr	r2, [pc, #124]	; (80022bc <updateDisplay+0x3c0>)
 8002240:	2100      	movs	r1, #0
 8002242:	2000      	movs	r0, #0
 8002244:	f7fe fed4 	bl	8000ff0 <drawTextAt>
				switch (timerField) {
 8002248:	4b30      	ldr	r3, [pc, #192]	; (800230c <updateDisplay+0x410>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2b02      	cmp	r3, #2
 800224e:	d00b      	beq.n	8002268 <updateDisplay+0x36c>
 8002250:	2b03      	cmp	r3, #3
 8002252:	d05f      	beq.n	8002314 <updateDisplay+0x418>
 8002254:	2b01      	cmp	r3, #1
 8002256:	d000      	beq.n	800225a <updateDisplay+0x35e>
					default: break;
 8002258:	e063      	b.n	8002322 <updateDisplay+0x426>
					case 1: drawTextAt(0, 10, "sec  ", hspi); break;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a2c      	ldr	r2, [pc, #176]	; (8002310 <updateDisplay+0x414>)
 800225e:	210a      	movs	r1, #10
 8002260:	2000      	movs	r0, #0
 8002262:	f7fe fec5 	bl	8000ff0 <drawTextAt>
 8002266:	e05c      	b.n	8002322 <updateDisplay+0x426>
					case 2: drawTextAt(0, 10, "min  ", hspi); break;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4a17      	ldr	r2, [pc, #92]	; (80022c8 <updateDisplay+0x3cc>)
 800226c:	210a      	movs	r1, #10
 800226e:	2000      	movs	r0, #0
 8002270:	f7fe febe 	bl	8000ff0 <drawTextAt>
 8002274:	e055      	b.n	8002322 <updateDisplay+0x426>
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	20000198 	.word	0x20000198
 800227c:	200000ec 	.word	0x200000ec
 8002280:	000007ff 	.word	0x000007ff
 8002284:	08007c54 	.word	0x08007c54
 8002288:	08007c60 	.word	0x08007c60
 800228c:	0000f81f 	.word	0x0000f81f
 8002290:	08007c6c 	.word	0x08007c6c
 8002294:	0000ffe0 	.word	0x0000ffe0
 8002298:	08007c78 	.word	0x08007c78
 800229c:	20000138 	.word	0x20000138
 80022a0:	200000f0 	.word	0x200000f0
 80022a4:	08007c84 	.word	0x08007c84
 80022a8:	08007c90 	.word	0x08007c90
 80022ac:	08007c98 	.word	0x08007c98
 80022b0:	20000020 	.word	0x20000020
 80022b4:	20000000 	.word	0x20000000
 80022b8:	08007ca4 	.word	0x08007ca4
 80022bc:	08007cb8 	.word	0x08007cb8
 80022c0:	200000f4 	.word	0x200000f4
 80022c4:	08008258 	.word	0x08008258
 80022c8:	08007cc4 	.word	0x08007cc4
 80022cc:	08007ccc 	.word	0x08007ccc
 80022d0:	08007cd4 	.word	0x08007cd4
 80022d4:	08007cdc 	.word	0x08007cdc
 80022d8:	08007ce4 	.word	0x08007ce4
 80022dc:	20000134 	.word	0x20000134
 80022e0:	08007cec 	.word	0x08007cec
 80022e4:	20000254 	.word	0x20000254
 80022e8:	08007cf8 	.word	0x08007cf8
 80022ec:	200001f4 	.word	0x200001f4
 80022f0:	200000f8 	.word	0x200000f8
 80022f4:	20000250 	.word	0x20000250
 80022f8:	08007d0c 	.word	0x08007d0c
 80022fc:	20000100 	.word	0x20000100
 8002300:	08007d18 	.word	0x08007d18
 8002304:	08007d24 	.word	0x08007d24
 8002308:	20000128 	.word	0x20000128
 800230c:	200000fc 	.word	0x200000fc
 8002310:	08007d30 	.word	0x08007d30
					case 3: drawTextAt(0, 10, "hr   ", hspi); break;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a95      	ldr	r2, [pc, #596]	; (800256c <updateDisplay+0x670>)
 8002318:	210a      	movs	r1, #10
 800231a:	2000      	movs	r0, #0
 800231c:	f7fe fe68 	bl	8000ff0 <drawTextAt>
 8002320:	46c0      	nop			; (mov r8, r8)
				sprintf(str, "%2u:%2u:%2u", tempTimer.hr, tempTimer.min, tempTimer.sec);
 8002322:	4b93      	ldr	r3, [pc, #588]	; (8002570 <updateDisplay+0x674>)
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	001a      	movs	r2, r3
 8002328:	4b91      	ldr	r3, [pc, #580]	; (8002570 <updateDisplay+0x674>)
 800232a:	785b      	ldrb	r3, [r3, #1]
 800232c:	001c      	movs	r4, r3
 800232e:	4b90      	ldr	r3, [pc, #576]	; (8002570 <updateDisplay+0x674>)
 8002330:	789b      	ldrb	r3, [r3, #2]
 8002332:	4990      	ldr	r1, [pc, #576]	; (8002574 <updateDisplay+0x678>)
 8002334:	2514      	movs	r5, #20
 8002336:	1978      	adds	r0, r7, r5
 8002338:	9300      	str	r3, [sp, #0]
 800233a:	0023      	movs	r3, r4
 800233c:	f004 ffa8 	bl	8007290 <siprintf>
				drawTextAt(0, 60, str, hspi);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	197a      	adds	r2, r7, r5
 8002344:	213c      	movs	r1, #60	; 0x3c
 8002346:	2000      	movs	r0, #0
 8002348:	f7fe fe52 	bl	8000ff0 <drawTextAt>
}
 800234c:	e10a      	b.n	8002564 <updateDisplay+0x668>
	else if (face == faceAlarm) {
 800234e:	4b8a      	ldr	r3, [pc, #552]	; (8002578 <updateDisplay+0x67c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2b02      	cmp	r3, #2
 8002354:	d000      	beq.n	8002358 <updateDisplay+0x45c>
 8002356:	e0a6      	b.n	80024a6 <updateDisplay+0x5aa>
		if (updateAlarm == 1) {
 8002358:	4b88      	ldr	r3, [pc, #544]	; (800257c <updateDisplay+0x680>)
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b01      	cmp	r3, #1
 8002360:	d000      	beq.n	8002364 <updateDisplay+0x468>
 8002362:	e0ff      	b.n	8002564 <updateDisplay+0x668>
			updateAlarm = 0;
 8002364:	4b85      	ldr	r3, [pc, #532]	; (800257c <updateDisplay+0x680>)
 8002366:	2200      	movs	r2, #0
 8002368:	701a      	strb	r2, [r3, #0]
			if (alarmSet == 0) {
 800236a:	4b85      	ldr	r3, [pc, #532]	; (8002580 <updateDisplay+0x684>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d141      	bne.n	80023f6 <updateDisplay+0x4fa>
				drawTextAt(0, 10, "     ", hspi);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a83      	ldr	r2, [pc, #524]	; (8002584 <updateDisplay+0x688>)
 8002376:	210a      	movs	r1, #10
 8002378:	2000      	movs	r0, #0
 800237a:	f7fe fe39 	bl	8000ff0 <drawTextAt>
				if (alarmRunning == 0) {
 800237e:	4b82      	ldr	r3, [pc, #520]	; (8002588 <updateDisplay+0x68c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d10c      	bne.n	80023a0 <updateDisplay+0x4a4>
					drawTextAt(0, 0, "not running", hspi);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a80      	ldr	r2, [pc, #512]	; (800258c <updateDisplay+0x690>)
 800238a:	2100      	movs	r1, #0
 800238c:	2000      	movs	r0, #0
 800238e:	f7fe fe2f 	bl	8000ff0 <drawTextAt>
					drawTextAt(0, 60, "              ", hspi);		// clears line used in other cases. probably should wrap in graphics function
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a7e      	ldr	r2, [pc, #504]	; (8002590 <updateDisplay+0x694>)
 8002396:	213c      	movs	r1, #60	; 0x3c
 8002398:	2000      	movs	r0, #0
 800239a:	f7fe fe29 	bl	8000ff0 <drawTextAt>
}
 800239e:	e0e1      	b.n	8002564 <updateDisplay+0x668>
				else if (alarmRunning == 1) {
 80023a0:	4b79      	ldr	r3, [pc, #484]	; (8002588 <updateDisplay+0x68c>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d000      	beq.n	80023aa <updateDisplay+0x4ae>
 80023a8:	e0dc      	b.n	8002564 <updateDisplay+0x668>
					drawTextAt(0, 0, "running    ", hspi);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a79      	ldr	r2, [pc, #484]	; (8002594 <updateDisplay+0x698>)
 80023ae:	2100      	movs	r1, #0
 80023b0:	2000      	movs	r0, #0
 80023b2:	f7fe fe1d 	bl	8000ff0 <drawTextAt>
					sprintf(str, "%2u:%2u:%2u %s", watchAlarm.hr, watchAlarm.min, watchAlarm.sec, weekdayNames[watchAlarm.weekday]);
 80023b6:	4b78      	ldr	r3, [pc, #480]	; (8002598 <updateDisplay+0x69c>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	001d      	movs	r5, r3
 80023bc:	4b76      	ldr	r3, [pc, #472]	; (8002598 <updateDisplay+0x69c>)
 80023be:	785b      	ldrb	r3, [r3, #1]
 80023c0:	001e      	movs	r6, r3
 80023c2:	4b75      	ldr	r3, [pc, #468]	; (8002598 <updateDisplay+0x69c>)
 80023c4:	789b      	ldrb	r3, [r3, #2]
 80023c6:	001c      	movs	r4, r3
 80023c8:	4b73      	ldr	r3, [pc, #460]	; (8002598 <updateDisplay+0x69c>)
 80023ca:	78db      	ldrb	r3, [r3, #3]
 80023cc:	001a      	movs	r2, r3
 80023ce:	4b73      	ldr	r3, [pc, #460]	; (800259c <updateDisplay+0x6a0>)
 80023d0:	0092      	lsls	r2, r2, #2
 80023d2:	58d3      	ldr	r3, [r2, r3]
 80023d4:	4972      	ldr	r1, [pc, #456]	; (80025a0 <updateDisplay+0x6a4>)
 80023d6:	2214      	movs	r2, #20
 80023d8:	18b8      	adds	r0, r7, r2
 80023da:	9301      	str	r3, [sp, #4]
 80023dc:	9400      	str	r4, [sp, #0]
 80023de:	0033      	movs	r3, r6
 80023e0:	002a      	movs	r2, r5
 80023e2:	f004 ff55 	bl	8007290 <siprintf>
					drawTextAt(0, 60, str, hspi);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2214      	movs	r2, #20
 80023ea:	18ba      	adds	r2, r7, r2
 80023ec:	213c      	movs	r1, #60	; 0x3c
 80023ee:	2000      	movs	r0, #0
 80023f0:	f7fe fdfe 	bl	8000ff0 <drawTextAt>
}
 80023f4:	e0b6      	b.n	8002564 <updateDisplay+0x668>
			else if (alarmSet == 1) {
 80023f6:	4b62      	ldr	r3, [pc, #392]	; (8002580 <updateDisplay+0x684>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d000      	beq.n	8002400 <updateDisplay+0x504>
 80023fe:	e0b1      	b.n	8002564 <updateDisplay+0x668>
				drawTextAt(0, 0, "setting... ", hspi);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4a68      	ldr	r2, [pc, #416]	; (80025a4 <updateDisplay+0x6a8>)
 8002404:	2100      	movs	r1, #0
 8002406:	2000      	movs	r0, #0
 8002408:	f7fe fdf2 	bl	8000ff0 <drawTextAt>
				switch (alarmField) {
 800240c:	4b66      	ldr	r3, [pc, #408]	; (80025a8 <updateDisplay+0x6ac>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b02      	cmp	r3, #2
 8002412:	d00f      	beq.n	8002434 <updateDisplay+0x538>
 8002414:	dc02      	bgt.n	800241c <updateDisplay+0x520>
 8002416:	2b01      	cmp	r3, #1
 8002418:	d005      	beq.n	8002426 <updateDisplay+0x52a>
					default: break;
 800241a:	e020      	b.n	800245e <updateDisplay+0x562>
				switch (alarmField) {
 800241c:	2b03      	cmp	r3, #3
 800241e:	d010      	beq.n	8002442 <updateDisplay+0x546>
 8002420:	2b04      	cmp	r3, #4
 8002422:	d015      	beq.n	8002450 <updateDisplay+0x554>
					default: break;
 8002424:	e01b      	b.n	800245e <updateDisplay+0x562>
					case 1: drawTextAt(0, 10, "sec  ", hspi); break;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a60      	ldr	r2, [pc, #384]	; (80025ac <updateDisplay+0x6b0>)
 800242a:	210a      	movs	r1, #10
 800242c:	2000      	movs	r0, #0
 800242e:	f7fe fddf 	bl	8000ff0 <drawTextAt>
 8002432:	e014      	b.n	800245e <updateDisplay+0x562>
					case 2: drawTextAt(0, 10, "min  ", hspi); break;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a5e      	ldr	r2, [pc, #376]	; (80025b0 <updateDisplay+0x6b4>)
 8002438:	210a      	movs	r1, #10
 800243a:	2000      	movs	r0, #0
 800243c:	f7fe fdd8 	bl	8000ff0 <drawTextAt>
 8002440:	e00d      	b.n	800245e <updateDisplay+0x562>
					case 3: drawTextAt(0, 10, "hr   ", hspi); break;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a49      	ldr	r2, [pc, #292]	; (800256c <updateDisplay+0x670>)
 8002446:	210a      	movs	r1, #10
 8002448:	2000      	movs	r0, #0
 800244a:	f7fe fdd1 	bl	8000ff0 <drawTextAt>
 800244e:	e006      	b.n	800245e <updateDisplay+0x562>
					case 4: drawTextAt(0, 10, "day  ", hspi); break;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a58      	ldr	r2, [pc, #352]	; (80025b4 <updateDisplay+0x6b8>)
 8002454:	210a      	movs	r1, #10
 8002456:	2000      	movs	r0, #0
 8002458:	f7fe fdca 	bl	8000ff0 <drawTextAt>
 800245c:	46c0      	nop			; (mov r8, r8)
				sprintf(str, "%2u:%2u:%2u %s", tempAlarm.hr, tempAlarm.min, tempAlarm.sec, weekdayNames[tempAlarm.weekday]);
 800245e:	4b56      	ldr	r3, [pc, #344]	; (80025b8 <updateDisplay+0x6bc>)
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	b2db      	uxtb	r3, r3
 8002464:	001d      	movs	r5, r3
 8002466:	4b54      	ldr	r3, [pc, #336]	; (80025b8 <updateDisplay+0x6bc>)
 8002468:	785b      	ldrb	r3, [r3, #1]
 800246a:	b2db      	uxtb	r3, r3
 800246c:	001e      	movs	r6, r3
 800246e:	4b52      	ldr	r3, [pc, #328]	; (80025b8 <updateDisplay+0x6bc>)
 8002470:	789b      	ldrb	r3, [r3, #2]
 8002472:	b2db      	uxtb	r3, r3
 8002474:	001c      	movs	r4, r3
 8002476:	4b50      	ldr	r3, [pc, #320]	; (80025b8 <updateDisplay+0x6bc>)
 8002478:	78db      	ldrb	r3, [r3, #3]
 800247a:	b2db      	uxtb	r3, r3
 800247c:	001a      	movs	r2, r3
 800247e:	4b47      	ldr	r3, [pc, #284]	; (800259c <updateDisplay+0x6a0>)
 8002480:	0092      	lsls	r2, r2, #2
 8002482:	58d3      	ldr	r3, [r2, r3]
 8002484:	4946      	ldr	r1, [pc, #280]	; (80025a0 <updateDisplay+0x6a4>)
 8002486:	2214      	movs	r2, #20
 8002488:	18b8      	adds	r0, r7, r2
 800248a:	9301      	str	r3, [sp, #4]
 800248c:	9400      	str	r4, [sp, #0]
 800248e:	0033      	movs	r3, r6
 8002490:	002a      	movs	r2, r5
 8002492:	f004 fefd 	bl	8007290 <siprintf>
				drawTextAt(0, 60, str, hspi);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2214      	movs	r2, #20
 800249a:	18ba      	adds	r2, r7, r2
 800249c:	213c      	movs	r1, #60	; 0x3c
 800249e:	2000      	movs	r0, #0
 80024a0:	f7fe fda6 	bl	8000ff0 <drawTextAt>
}
 80024a4:	e05e      	b.n	8002564 <updateDisplay+0x668>
	else if (face == faceStopwatch) {
 80024a6:	4b34      	ldr	r3, [pc, #208]	; (8002578 <updateDisplay+0x67c>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2b03      	cmp	r3, #3
 80024ac:	d15a      	bne.n	8002564 <updateDisplay+0x668>
		if (updateStopwatch == 1) {
 80024ae:	4b43      	ldr	r3, [pc, #268]	; (80025bc <updateDisplay+0x6c0>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d155      	bne.n	8002564 <updateDisplay+0x668>
			updateStopwatch = 0;
 80024b8:	4b40      	ldr	r3, [pc, #256]	; (80025bc <updateDisplay+0x6c0>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	701a      	strb	r2, [r3, #0]
			stopwatchVal = stopwatchCNT;
 80024be:	4b40      	ldr	r3, [pc, #256]	; (80025c0 <updateDisplay+0x6c4>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	647b      	str	r3, [r7, #68]	; 0x44
			hr = stopwatchVal / 3600;
 80024c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80024c6:	23e1      	movs	r3, #225	; 0xe1
 80024c8:	0119      	lsls	r1, r3, #4
 80024ca:	0010      	movs	r0, r2
 80024cc:	f7fd fe1c 	bl	8000108 <__udivsi3>
 80024d0:	0003      	movs	r3, r0
 80024d2:	001a      	movs	r2, r3
 80024d4:	2443      	movs	r4, #67	; 0x43
 80024d6:	193b      	adds	r3, r7, r4
 80024d8:	701a      	strb	r2, [r3, #0]
			stopwatchVal %= 3600;
 80024da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80024dc:	23e1      	movs	r3, #225	; 0xe1
 80024de:	0119      	lsls	r1, r3, #4
 80024e0:	0010      	movs	r0, r2
 80024e2:	f7fd fe97 	bl	8000214 <__aeabi_uidivmod>
 80024e6:	000b      	movs	r3, r1
 80024e8:	647b      	str	r3, [r7, #68]	; 0x44
			min = stopwatchVal / 60;
 80024ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024ec:	213c      	movs	r1, #60	; 0x3c
 80024ee:	0018      	movs	r0, r3
 80024f0:	f7fd fe0a 	bl	8000108 <__udivsi3>
 80024f4:	0003      	movs	r3, r0
 80024f6:	001a      	movs	r2, r3
 80024f8:	2542      	movs	r5, #66	; 0x42
 80024fa:	197b      	adds	r3, r7, r5
 80024fc:	701a      	strb	r2, [r3, #0]
			stopwatchVal %= 60;
 80024fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002500:	213c      	movs	r1, #60	; 0x3c
 8002502:	0018      	movs	r0, r3
 8002504:	f7fd fe86 	bl	8000214 <__aeabi_uidivmod>
 8002508:	000b      	movs	r3, r1
 800250a:	647b      	str	r3, [r7, #68]	; 0x44
			sec = stopwatchVal;
 800250c:	2141      	movs	r1, #65	; 0x41
 800250e:	187b      	adds	r3, r7, r1
 8002510:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002512:	701a      	strb	r2, [r3, #0]
			sprintf(str, "%2u:%2u:%2u", hr, min, sec);
 8002514:	193b      	adds	r3, r7, r4
 8002516:	781a      	ldrb	r2, [r3, #0]
 8002518:	197b      	adds	r3, r7, r5
 800251a:	781c      	ldrb	r4, [r3, #0]
 800251c:	187b      	adds	r3, r7, r1
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	4914      	ldr	r1, [pc, #80]	; (8002574 <updateDisplay+0x678>)
 8002522:	2514      	movs	r5, #20
 8002524:	1978      	adds	r0, r7, r5
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	0023      	movs	r3, r4
 800252a:	f004 feb1 	bl	8007290 <siprintf>
			drawTextAt(0, 60, str, hspi);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	197a      	adds	r2, r7, r5
 8002532:	213c      	movs	r1, #60	; 0x3c
 8002534:	2000      	movs	r0, #0
 8002536:	f7fe fd5b 	bl	8000ff0 <drawTextAt>
			if (stopwatchRunning == 0) {
 800253a:	4b22      	ldr	r3, [pc, #136]	; (80025c4 <updateDisplay+0x6c8>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d106      	bne.n	8002550 <updateDisplay+0x654>
				drawTextAt(0, 0, "not running", hspi);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a11      	ldr	r2, [pc, #68]	; (800258c <updateDisplay+0x690>)
 8002546:	2100      	movs	r1, #0
 8002548:	2000      	movs	r0, #0
 800254a:	f7fe fd51 	bl	8000ff0 <drawTextAt>
}
 800254e:	e009      	b.n	8002564 <updateDisplay+0x668>
			else if (stopwatchRunning == 1) {
 8002550:	4b1c      	ldr	r3, [pc, #112]	; (80025c4 <updateDisplay+0x6c8>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b01      	cmp	r3, #1
 8002556:	d105      	bne.n	8002564 <updateDisplay+0x668>
				drawTextAt(0, 0, "running    ", hspi);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	4a0e      	ldr	r2, [pc, #56]	; (8002594 <updateDisplay+0x698>)
 800255c:	2100      	movs	r1, #0
 800255e:	2000      	movs	r0, #0
 8002560:	f7fe fd46 	bl	8000ff0 <drawTextAt>
}
 8002564:	46c0      	nop			; (mov r8, r8)
 8002566:	46bd      	mov	sp, r7
 8002568:	b013      	add	sp, #76	; 0x4c
 800256a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800256c:	08007ccc 	.word	0x08007ccc
 8002570:	20000128 	.word	0x20000128
 8002574:	08007c98 	.word	0x08007c98
 8002578:	200000ec 	.word	0x200000ec
 800257c:	20000130 	.word	0x20000130
 8002580:	20000104 	.word	0x20000104
 8002584:	08007c90 	.word	0x08007c90
 8002588:	2000010c 	.word	0x2000010c
 800258c:	08007d18 	.word	0x08007d18
 8002590:	08007d38 	.word	0x08007d38
 8002594:	08007d24 	.word	0x08007d24
 8002598:	2000014c 	.word	0x2000014c
 800259c:	20000000 	.word	0x20000000
 80025a0:	08007d48 	.word	0x08007d48
 80025a4:	08007cb8 	.word	0x08007cb8
 80025a8:	20000108 	.word	0x20000108
 80025ac:	08007d30 	.word	0x08007d30
 80025b0:	08007cc4 	.word	0x08007cc4
 80025b4:	08007ce4 	.word	0x08007ce4
 80025b8:	20000154 	.word	0x20000154
 80025bc:	20000137 	.word	0x20000137
 80025c0:	2000012c 	.word	0x2000012c
 80025c4:	20000110 	.word	0x20000110

080025c8 <HAL_GPIO_EXTI_Callback>:

// this sure is a big callback
// need to complete
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80025c8:	b5b0      	push	{r4, r5, r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	0002      	movs	r2, r0
 80025d0:	1dbb      	adds	r3, r7, #6
 80025d2:	801a      	strh	r2, [r3, #0]
	/* program flow:
	 *   check current face used
	 *   check current variables and check button pressed
	 */
//	HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);	// should run for any button
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_3);
 80025d4:	4bb9      	ldr	r3, [pc, #740]	; (80028bc <HAL_GPIO_EXTI_Callback+0x2f4>)
 80025d6:	2108      	movs	r1, #8
 80025d8:	0018      	movs	r0, r3
 80025da:	f001 fce5 	bl	8003fa8 <HAL_GPIO_TogglePin>
	if (GPIO_Pin == BUTTON0) {
 80025de:	1dbb      	adds	r3, r7, #6
 80025e0:	881b      	ldrh	r3, [r3, #0]
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	d110      	bne.n	8002608 <HAL_GPIO_EXTI_Callback+0x40>
		face = (face + 1) % NUM_FACES;
 80025e6:	4bb6      	ldr	r3, [pc, #728]	; (80028c0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	3301      	adds	r3, #1
 80025ec:	4ab5      	ldr	r2, [pc, #724]	; (80028c4 <HAL_GPIO_EXTI_Callback+0x2fc>)
 80025ee:	4013      	ands	r3, r2
 80025f0:	d504      	bpl.n	80025fc <HAL_GPIO_EXTI_Callback+0x34>
 80025f2:	3b01      	subs	r3, #1
 80025f4:	2204      	movs	r2, #4
 80025f6:	4252      	negs	r2, r2
 80025f8:	4313      	orrs	r3, r2
 80025fa:	3301      	adds	r3, #1
 80025fc:	001a      	movs	r2, r3
 80025fe:	4bb0      	ldr	r3, [pc, #704]	; (80028c0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 8002600:	601a      	str	r2, [r3, #0]
		updateFace = 1;
 8002602:	4bb1      	ldr	r3, [pc, #708]	; (80028c8 <HAL_GPIO_EXTI_Callback+0x300>)
 8002604:	2201      	movs	r2, #1
 8002606:	701a      	strb	r2, [r3, #0]
	}
	// use RTC
	if (face == faceClock) {
 8002608:	4bad      	ldr	r3, [pc, #692]	; (80028c0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d000      	beq.n	8002612 <HAL_GPIO_EXTI_Callback+0x4a>
 8002610:	e0d1      	b.n	80027b6 <HAL_GPIO_EXTI_Callback+0x1ee>
		updateClock = 1;
 8002612:	4bae      	ldr	r3, [pc, #696]	; (80028cc <HAL_GPIO_EXTI_Callback+0x304>)
 8002614:	2201      	movs	r2, #1
 8002616:	701a      	strb	r2, [r3, #0]
		if (GPIO_Pin == BUTTON1 && clockSet) {
 8002618:	1dbb      	adds	r3, r7, #6
 800261a:	881a      	ldrh	r2, [r3, #0]
 800261c:	2380      	movs	r3, #128	; 0x80
 800261e:	019b      	lsls	r3, r3, #6
 8002620:	429a      	cmp	r2, r3
 8002622:	d145      	bne.n	80026b0 <HAL_GPIO_EXTI_Callback+0xe8>
 8002624:	4baa      	ldr	r3, [pc, #680]	; (80028d0 <HAL_GPIO_EXTI_Callback+0x308>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d041      	beq.n	80026b0 <HAL_GPIO_EXTI_Callback+0xe8>
			// change fields up, do nothing if not setting clock
			switch (clockField) {
 800262c:	4ba9      	ldr	r3, [pc, #676]	; (80028d4 <HAL_GPIO_EXTI_Callback+0x30c>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2b05      	cmp	r3, #5
 8002632:	d83f      	bhi.n	80026b4 <HAL_GPIO_EXTI_Callback+0xec>
 8002634:	009a      	lsls	r2, r3, #2
 8002636:	4ba8      	ldr	r3, [pc, #672]	; (80028d8 <HAL_GPIO_EXTI_Callback+0x310>)
 8002638:	18d3      	adds	r3, r2, r3
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	469f      	mov	pc, r3
				case 1: tempClockTimes.min = (tempClockTimes.min+1) % 60; break;
 800263e:	4ba7      	ldr	r3, [pc, #668]	; (80028dc <HAL_GPIO_EXTI_Callback+0x314>)
 8002640:	785b      	ldrb	r3, [r3, #1]
 8002642:	3301      	adds	r3, #1
 8002644:	213c      	movs	r1, #60	; 0x3c
 8002646:	0018      	movs	r0, r3
 8002648:	f7fd fece 	bl	80003e8 <__aeabi_idivmod>
 800264c:	000b      	movs	r3, r1
 800264e:	b2da      	uxtb	r2, r3
 8002650:	4ba2      	ldr	r3, [pc, #648]	; (80028dc <HAL_GPIO_EXTI_Callback+0x314>)
 8002652:	705a      	strb	r2, [r3, #1]
 8002654:	e02f      	b.n	80026b6 <HAL_GPIO_EXTI_Callback+0xee>
				case 2: tempClockTimes.hr = (tempClockTimes.hr+1) % 24; break;
 8002656:	4ba1      	ldr	r3, [pc, #644]	; (80028dc <HAL_GPIO_EXTI_Callback+0x314>)
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	3301      	adds	r3, #1
 800265c:	2118      	movs	r1, #24
 800265e:	0018      	movs	r0, r3
 8002660:	f7fd fec2 	bl	80003e8 <__aeabi_idivmod>
 8002664:	000b      	movs	r3, r1
 8002666:	b2da      	uxtb	r2, r3
 8002668:	4b9c      	ldr	r3, [pc, #624]	; (80028dc <HAL_GPIO_EXTI_Callback+0x314>)
 800266a:	701a      	strb	r2, [r3, #0]
 800266c:	e023      	b.n	80026b6 <HAL_GPIO_EXTI_Callback+0xee>
				case 3: tempClockDate.yr++; break;		// supposed to be between large numbers. no need for bounds checking
 800266e:	4b9c      	ldr	r3, [pc, #624]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002670:	881b      	ldrh	r3, [r3, #0]
 8002672:	3301      	adds	r3, #1
 8002674:	b29a      	uxth	r2, r3
 8002676:	4b9a      	ldr	r3, [pc, #616]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002678:	801a      	strh	r2, [r3, #0]
 800267a:	e01c      	b.n	80026b6 <HAL_GPIO_EXTI_Callback+0xee>
				case 4: tempClockDate.month = (tempClockDate.month+1) % 12 + 1; break;
 800267c:	4b98      	ldr	r3, [pc, #608]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 800267e:	789b      	ldrb	r3, [r3, #2]
 8002680:	3301      	adds	r3, #1
 8002682:	210c      	movs	r1, #12
 8002684:	0018      	movs	r0, r3
 8002686:	f7fd feaf 	bl	80003e8 <__aeabi_idivmod>
 800268a:	000b      	movs	r3, r1
 800268c:	b2db      	uxtb	r3, r3
 800268e:	3301      	adds	r3, #1
 8002690:	b2da      	uxtb	r2, r3
 8002692:	4b93      	ldr	r3, [pc, #588]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002694:	709a      	strb	r2, [r3, #2]
 8002696:	e00e      	b.n	80026b6 <HAL_GPIO_EXTI_Callback+0xee>
				case 5: tempClockDate.date = (tempClockDate.date+1) % 31; break;		// make more robust?
 8002698:	4b91      	ldr	r3, [pc, #580]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 800269a:	78db      	ldrb	r3, [r3, #3]
 800269c:	3301      	adds	r3, #1
 800269e:	211f      	movs	r1, #31
 80026a0:	0018      	movs	r0, r3
 80026a2:	f7fd fea1 	bl	80003e8 <__aeabi_idivmod>
 80026a6:	000b      	movs	r3, r1
 80026a8:	b2da      	uxtb	r2, r3
 80026aa:	4b8d      	ldr	r3, [pc, #564]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 80026ac:	70da      	strb	r2, [r3, #3]
 80026ae:	e002      	b.n	80026b6 <HAL_GPIO_EXTI_Callback+0xee>
				default: break;
			}
		}
 80026b0:	46c0      	nop			; (mov r8, r8)
 80026b2:	e000      	b.n	80026b6 <HAL_GPIO_EXTI_Callback+0xee>
				default: break;
 80026b4:	46c0      	nop			; (mov r8, r8)
		if (GPIO_Pin == BUTTON2 && clockSet) {
 80026b6:	1dbb      	adds	r3, r7, #6
 80026b8:	881a      	ldrh	r2, [r3, #0]
 80026ba:	2380      	movs	r3, #128	; 0x80
 80026bc:	01db      	lsls	r3, r3, #7
 80026be:	429a      	cmp	r2, r3
 80026c0:	d147      	bne.n	8002752 <HAL_GPIO_EXTI_Callback+0x18a>
 80026c2:	4b83      	ldr	r3, [pc, #524]	; (80028d0 <HAL_GPIO_EXTI_Callback+0x308>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d043      	beq.n	8002752 <HAL_GPIO_EXTI_Callback+0x18a>
			// change fields down, do nothing if not setting clock
			switch (clockField) {
 80026ca:	4b82      	ldr	r3, [pc, #520]	; (80028d4 <HAL_GPIO_EXTI_Callback+0x30c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2b05      	cmp	r3, #5
 80026d0:	d841      	bhi.n	8002756 <HAL_GPIO_EXTI_Callback+0x18e>
 80026d2:	009a      	lsls	r2, r3, #2
 80026d4:	4b83      	ldr	r3, [pc, #524]	; (80028e4 <HAL_GPIO_EXTI_Callback+0x31c>)
 80026d6:	18d3      	adds	r3, r2, r3
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	469f      	mov	pc, r3
				case 1: tempClockTimes.min = tempClockTimes.min == 0 ? 59 : tempClockTimes.min-1; break;
 80026dc:	4b7f      	ldr	r3, [pc, #508]	; (80028dc <HAL_GPIO_EXTI_Callback+0x314>)
 80026de:	785b      	ldrb	r3, [r3, #1]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d004      	beq.n	80026ee <HAL_GPIO_EXTI_Callback+0x126>
 80026e4:	4b7d      	ldr	r3, [pc, #500]	; (80028dc <HAL_GPIO_EXTI_Callback+0x314>)
 80026e6:	785b      	ldrb	r3, [r3, #1]
 80026e8:	3b01      	subs	r3, #1
 80026ea:	b2da      	uxtb	r2, r3
 80026ec:	e000      	b.n	80026f0 <HAL_GPIO_EXTI_Callback+0x128>
 80026ee:	223b      	movs	r2, #59	; 0x3b
 80026f0:	4b7a      	ldr	r3, [pc, #488]	; (80028dc <HAL_GPIO_EXTI_Callback+0x314>)
 80026f2:	705a      	strb	r2, [r3, #1]
 80026f4:	e030      	b.n	8002758 <HAL_GPIO_EXTI_Callback+0x190>
				case 2: tempClockTimes.hr = tempClockTimes.hr == 0 ? 24 : tempClockTimes.hr-1; break;
 80026f6:	4b79      	ldr	r3, [pc, #484]	; (80028dc <HAL_GPIO_EXTI_Callback+0x314>)
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d004      	beq.n	8002708 <HAL_GPIO_EXTI_Callback+0x140>
 80026fe:	4b77      	ldr	r3, [pc, #476]	; (80028dc <HAL_GPIO_EXTI_Callback+0x314>)
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	3b01      	subs	r3, #1
 8002704:	b2da      	uxtb	r2, r3
 8002706:	e000      	b.n	800270a <HAL_GPIO_EXTI_Callback+0x142>
 8002708:	2218      	movs	r2, #24
 800270a:	4b74      	ldr	r3, [pc, #464]	; (80028dc <HAL_GPIO_EXTI_Callback+0x314>)
 800270c:	701a      	strb	r2, [r3, #0]
 800270e:	e023      	b.n	8002758 <HAL_GPIO_EXTI_Callback+0x190>
				case 3: tempClockDate.yr--; break;		// supposed to be from 1950-2050. no need to do bounds checking
 8002710:	4b73      	ldr	r3, [pc, #460]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002712:	881b      	ldrh	r3, [r3, #0]
 8002714:	3b01      	subs	r3, #1
 8002716:	b29a      	uxth	r2, r3
 8002718:	4b71      	ldr	r3, [pc, #452]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 800271a:	801a      	strh	r2, [r3, #0]
 800271c:	e01c      	b.n	8002758 <HAL_GPIO_EXTI_Callback+0x190>
				case 4: tempClockDate.month = tempClockDate.month == 1 ? 12 : tempClockDate.month-1; break;
 800271e:	4b70      	ldr	r3, [pc, #448]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002720:	789b      	ldrb	r3, [r3, #2]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d004      	beq.n	8002730 <HAL_GPIO_EXTI_Callback+0x168>
 8002726:	4b6e      	ldr	r3, [pc, #440]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002728:	789b      	ldrb	r3, [r3, #2]
 800272a:	3b01      	subs	r3, #1
 800272c:	b2da      	uxtb	r2, r3
 800272e:	e000      	b.n	8002732 <HAL_GPIO_EXTI_Callback+0x16a>
 8002730:	220c      	movs	r2, #12
 8002732:	4b6b      	ldr	r3, [pc, #428]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002734:	709a      	strb	r2, [r3, #2]
 8002736:	e00f      	b.n	8002758 <HAL_GPIO_EXTI_Callback+0x190>
				case 5: tempClockDate.date = tempClockDate.date == 0 ? 31 : tempClockDate.date-1; break;
 8002738:	4b69      	ldr	r3, [pc, #420]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 800273a:	78db      	ldrb	r3, [r3, #3]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d004      	beq.n	800274a <HAL_GPIO_EXTI_Callback+0x182>
 8002740:	4b67      	ldr	r3, [pc, #412]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002742:	78db      	ldrb	r3, [r3, #3]
 8002744:	3b01      	subs	r3, #1
 8002746:	b2da      	uxtb	r2, r3
 8002748:	e000      	b.n	800274c <HAL_GPIO_EXTI_Callback+0x184>
 800274a:	221f      	movs	r2, #31
 800274c:	4b64      	ldr	r3, [pc, #400]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 800274e:	70da      	strb	r2, [r3, #3]
 8002750:	e002      	b.n	8002758 <HAL_GPIO_EXTI_Callback+0x190>
				default: break;
			}
		}
 8002752:	46c0      	nop			; (mov r8, r8)
 8002754:	e000      	b.n	8002758 <HAL_GPIO_EXTI_Callback+0x190>
				default: break;
 8002756:	46c0      	nop			; (mov r8, r8)
		if (GPIO_Pin == BUTTON3) {
 8002758:	1dbb      	adds	r3, r7, #6
 800275a:	881a      	ldrh	r2, [r3, #0]
 800275c:	2380      	movs	r3, #128	; 0x80
 800275e:	021b      	lsls	r3, r3, #8
 8002760:	429a      	cmp	r2, r3
 8002762:	d000      	beq.n	8002766 <HAL_GPIO_EXTI_Callback+0x19e>
 8002764:	e278      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
			clockField = (clockField + 1) % (NUM_CLOCKFIELDS + 1);
 8002766:	4b5b      	ldr	r3, [pc, #364]	; (80028d4 <HAL_GPIO_EXTI_Callback+0x30c>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	3301      	adds	r3, #1
 800276c:	2106      	movs	r1, #6
 800276e:	0018      	movs	r0, r3
 8002770:	f7fd fe3a 	bl	80003e8 <__aeabi_idivmod>
 8002774:	000b      	movs	r3, r1
 8002776:	001a      	movs	r2, r3
 8002778:	4b56      	ldr	r3, [pc, #344]	; (80028d4 <HAL_GPIO_EXTI_Callback+0x30c>)
 800277a:	601a      	str	r2, [r3, #0]
			if (clockField != 0) {
 800277c:	4b55      	ldr	r3, [pc, #340]	; (80028d4 <HAL_GPIO_EXTI_Callback+0x30c>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00e      	beq.n	80027a2 <HAL_GPIO_EXTI_Callback+0x1da>
				clockSet = 1;
 8002784:	4b52      	ldr	r3, [pc, #328]	; (80028d0 <HAL_GPIO_EXTI_Callback+0x308>)
 8002786:	2201      	movs	r2, #1
 8002788:	601a      	str	r2, [r3, #0]
				if (clockField == 1) getDateTime(&tempClockDate, &tempClockTimes);	// should pull current time on setting 1st field
 800278a:	4b52      	ldr	r3, [pc, #328]	; (80028d4 <HAL_GPIO_EXTI_Callback+0x30c>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2b01      	cmp	r3, #1
 8002790:	d000      	beq.n	8002794 <HAL_GPIO_EXTI_Callback+0x1cc>
 8002792:	e261      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
 8002794:	4a51      	ldr	r2, [pc, #324]	; (80028dc <HAL_GPIO_EXTI_Callback+0x314>)
 8002796:	4b52      	ldr	r3, [pc, #328]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002798:	0011      	movs	r1, r2
 800279a:	0018      	movs	r0, r3
 800279c:	f7fe feaa 	bl	80014f4 <getDateTime>
			// clear stopwatch hw
			stopwatchRunning = 0;
			clearStopwatch();
		}
	}
}
 80027a0:	e25a      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
				clockSet = 0;
 80027a2:	4b4b      	ldr	r3, [pc, #300]	; (80028d0 <HAL_GPIO_EXTI_Callback+0x308>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	601a      	str	r2, [r3, #0]
				setDateTime(&tempClockDate, &tempClockTimes);
 80027a8:	4a4c      	ldr	r2, [pc, #304]	; (80028dc <HAL_GPIO_EXTI_Callback+0x314>)
 80027aa:	4b4d      	ldr	r3, [pc, #308]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x318>)
 80027ac:	0011      	movs	r1, r2
 80027ae:	0018      	movs	r0, r3
 80027b0:	f7fe fd06 	bl	80011c0 <setDateTime>
}
 80027b4:	e250      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
	else if (face == faceTimer) {
 80027b6:	4b42      	ldr	r3, [pc, #264]	; (80028c0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d000      	beq.n	80027c0 <HAL_GPIO_EXTI_Callback+0x1f8>
 80027be:	e0f6      	b.n	80029ae <HAL_GPIO_EXTI_Callback+0x3e6>
		updateTimer = 1;
 80027c0:	4b49      	ldr	r3, [pc, #292]	; (80028e8 <HAL_GPIO_EXTI_Callback+0x320>)
 80027c2:	2201      	movs	r2, #1
 80027c4:	701a      	strb	r2, [r3, #0]
		if (timerRunning == 0) {
 80027c6:	4b49      	ldr	r3, [pc, #292]	; (80028ec <HAL_GPIO_EXTI_Callback+0x324>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d000      	beq.n	80027d0 <HAL_GPIO_EXTI_Callback+0x208>
 80027ce:	e0cc      	b.n	800296a <HAL_GPIO_EXTI_Callback+0x3a2>
			if (GPIO_Pin == BUTTON1) {
 80027d0:	1dbb      	adds	r3, r7, #6
 80027d2:	881a      	ldrh	r2, [r3, #0]
 80027d4:	2380      	movs	r3, #128	; 0x80
 80027d6:	019b      	lsls	r3, r3, #6
 80027d8:	429a      	cmp	r2, r3
 80027da:	d134      	bne.n	8002846 <HAL_GPIO_EXTI_Callback+0x27e>
				if (timerSet == 0) timerRunning = 1;
 80027dc:	4b44      	ldr	r3, [pc, #272]	; (80028f0 <HAL_GPIO_EXTI_Callback+0x328>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d103      	bne.n	80027ec <HAL_GPIO_EXTI_Callback+0x224>
 80027e4:	4b41      	ldr	r3, [pc, #260]	; (80028ec <HAL_GPIO_EXTI_Callback+0x324>)
 80027e6:	2201      	movs	r2, #1
 80027e8:	601a      	str	r2, [r3, #0]
 80027ea:	e02d      	b.n	8002848 <HAL_GPIO_EXTI_Callback+0x280>
					switch (timerField) {
 80027ec:	4b41      	ldr	r3, [pc, #260]	; (80028f4 <HAL_GPIO_EXTI_Callback+0x32c>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d010      	beq.n	8002816 <HAL_GPIO_EXTI_Callback+0x24e>
 80027f4:	2b03      	cmp	r3, #3
 80027f6:	d01a      	beq.n	800282e <HAL_GPIO_EXTI_Callback+0x266>
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d000      	beq.n	80027fe <HAL_GPIO_EXTI_Callback+0x236>
						default: break;
 80027fc:	e024      	b.n	8002848 <HAL_GPIO_EXTI_Callback+0x280>
						case 1: tempTimer.sec = (tempTimer.sec+1) % 60; break;
 80027fe:	4b3e      	ldr	r3, [pc, #248]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002800:	789b      	ldrb	r3, [r3, #2]
 8002802:	3301      	adds	r3, #1
 8002804:	213c      	movs	r1, #60	; 0x3c
 8002806:	0018      	movs	r0, r3
 8002808:	f7fd fdee 	bl	80003e8 <__aeabi_idivmod>
 800280c:	000b      	movs	r3, r1
 800280e:	b2da      	uxtb	r2, r3
 8002810:	4b39      	ldr	r3, [pc, #228]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002812:	709a      	strb	r2, [r3, #2]
 8002814:	e018      	b.n	8002848 <HAL_GPIO_EXTI_Callback+0x280>
						case 2: tempTimer.min = (tempTimer.min+1) % 60; break;
 8002816:	4b38      	ldr	r3, [pc, #224]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002818:	785b      	ldrb	r3, [r3, #1]
 800281a:	3301      	adds	r3, #1
 800281c:	213c      	movs	r1, #60	; 0x3c
 800281e:	0018      	movs	r0, r3
 8002820:	f7fd fde2 	bl	80003e8 <__aeabi_idivmod>
 8002824:	000b      	movs	r3, r1
 8002826:	b2da      	uxtb	r2, r3
 8002828:	4b33      	ldr	r3, [pc, #204]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 800282a:	705a      	strb	r2, [r3, #1]
 800282c:	e00c      	b.n	8002848 <HAL_GPIO_EXTI_Callback+0x280>
						case 3: tempTimer.hr = (tempTimer.hr+1) % 24; break;
 800282e:	4b32      	ldr	r3, [pc, #200]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	3301      	adds	r3, #1
 8002834:	2118      	movs	r1, #24
 8002836:	0018      	movs	r0, r3
 8002838:	f7fd fdd6 	bl	80003e8 <__aeabi_idivmod>
 800283c:	000b      	movs	r3, r1
 800283e:	b2da      	uxtb	r2, r3
 8002840:	4b2d      	ldr	r3, [pc, #180]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002842:	701a      	strb	r2, [r3, #0]
 8002844:	e000      	b.n	8002848 <HAL_GPIO_EXTI_Callback+0x280>
				}
 8002846:	46c0      	nop			; (mov r8, r8)
			if (GPIO_Pin == BUTTON2) {
 8002848:	1dbb      	adds	r3, r7, #6
 800284a:	881a      	ldrh	r2, [r3, #0]
 800284c:	2380      	movs	r3, #128	; 0x80
 800284e:	01db      	lsls	r3, r3, #7
 8002850:	429a      	cmp	r2, r3
 8002852:	d153      	bne.n	80028fc <HAL_GPIO_EXTI_Callback+0x334>
				if (timerSet == 1) {
 8002854:	4b26      	ldr	r3, [pc, #152]	; (80028f0 <HAL_GPIO_EXTI_Callback+0x328>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d14f      	bne.n	80028fc <HAL_GPIO_EXTI_Callback+0x334>
					switch (timerField) {
 800285c:	4b25      	ldr	r3, [pc, #148]	; (80028f4 <HAL_GPIO_EXTI_Callback+0x32c>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b02      	cmp	r3, #2
 8002862:	d011      	beq.n	8002888 <HAL_GPIO_EXTI_Callback+0x2c0>
 8002864:	2b03      	cmp	r3, #3
 8002866:	d01c      	beq.n	80028a2 <HAL_GPIO_EXTI_Callback+0x2da>
 8002868:	2b01      	cmp	r3, #1
 800286a:	d000      	beq.n	800286e <HAL_GPIO_EXTI_Callback+0x2a6>
						default: break;
 800286c:	e047      	b.n	80028fe <HAL_GPIO_EXTI_Callback+0x336>
						case 1: tempTimer.sec = tempTimer.sec == 0 ? 59 : tempTimer.sec-1; break;
 800286e:	4b22      	ldr	r3, [pc, #136]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002870:	789b      	ldrb	r3, [r3, #2]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d004      	beq.n	8002880 <HAL_GPIO_EXTI_Callback+0x2b8>
 8002876:	4b20      	ldr	r3, [pc, #128]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002878:	789b      	ldrb	r3, [r3, #2]
 800287a:	3b01      	subs	r3, #1
 800287c:	b2da      	uxtb	r2, r3
 800287e:	e000      	b.n	8002882 <HAL_GPIO_EXTI_Callback+0x2ba>
 8002880:	223b      	movs	r2, #59	; 0x3b
 8002882:	4b1d      	ldr	r3, [pc, #116]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002884:	709a      	strb	r2, [r3, #2]
 8002886:	e03a      	b.n	80028fe <HAL_GPIO_EXTI_Callback+0x336>
						case 2: tempTimer.min = tempTimer.min == 0 ? 59 : tempTimer.min-1; break;
 8002888:	4b1b      	ldr	r3, [pc, #108]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 800288a:	785b      	ldrb	r3, [r3, #1]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d004      	beq.n	800289a <HAL_GPIO_EXTI_Callback+0x2d2>
 8002890:	4b19      	ldr	r3, [pc, #100]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002892:	785b      	ldrb	r3, [r3, #1]
 8002894:	3b01      	subs	r3, #1
 8002896:	b2da      	uxtb	r2, r3
 8002898:	e000      	b.n	800289c <HAL_GPIO_EXTI_Callback+0x2d4>
 800289a:	223b      	movs	r2, #59	; 0x3b
 800289c:	4b16      	ldr	r3, [pc, #88]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 800289e:	705a      	strb	r2, [r3, #1]
 80028a0:	e02d      	b.n	80028fe <HAL_GPIO_EXTI_Callback+0x336>
						case 3: tempTimer.hr = tempTimer.hr == 0 ? 23 : tempTimer.hr-1; break;
 80028a2:	4b15      	ldr	r3, [pc, #84]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d004      	beq.n	80028b4 <HAL_GPIO_EXTI_Callback+0x2ec>
 80028aa:	4b13      	ldr	r3, [pc, #76]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	3b01      	subs	r3, #1
 80028b0:	b2da      	uxtb	r2, r3
 80028b2:	e000      	b.n	80028b6 <HAL_GPIO_EXTI_Callback+0x2ee>
 80028b4:	2217      	movs	r2, #23
 80028b6:	4b10      	ldr	r3, [pc, #64]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x330>)
 80028b8:	701a      	strb	r2, [r3, #0]
 80028ba:	e020      	b.n	80028fe <HAL_GPIO_EXTI_Callback+0x336>
 80028bc:	50000800 	.word	0x50000800
 80028c0:	200000ec 	.word	0x200000ec
 80028c4:	80000003 	.word	0x80000003
 80028c8:	20000198 	.word	0x20000198
 80028cc:	20000138 	.word	0x20000138
 80028d0:	200000f0 	.word	0x200000f0
 80028d4:	200000f4 	.word	0x200000f4
 80028d8:	08008270 	.word	0x08008270
 80028dc:	20000134 	.word	0x20000134
 80028e0:	20000254 	.word	0x20000254
 80028e4:	08008288 	.word	0x08008288
 80028e8:	200001f4 	.word	0x200001f4
 80028ec:	20000100 	.word	0x20000100
 80028f0:	200000f8 	.word	0x200000f8
 80028f4:	200000fc 	.word	0x200000fc
 80028f8:	20000128 	.word	0x20000128
				}
 80028fc:	46c0      	nop			; (mov r8, r8)
			if (GPIO_Pin == BUTTON3) {
 80028fe:	1dbb      	adds	r3, r7, #6
 8002900:	881a      	ldrh	r2, [r3, #0]
 8002902:	2380      	movs	r3, #128	; 0x80
 8002904:	021b      	lsls	r3, r3, #8
 8002906:	429a      	cmp	r2, r3
 8002908:	d000      	beq.n	800290c <HAL_GPIO_EXTI_Callback+0x344>
 800290a:	e1a5      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
				timerField = (timerField + 1) % (NUM_TIMERFIELDS + 1);
 800290c:	4bb5      	ldr	r3, [pc, #724]	; (8002be4 <HAL_GPIO_EXTI_Callback+0x61c>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	3301      	adds	r3, #1
 8002912:	4ab5      	ldr	r2, [pc, #724]	; (8002be8 <HAL_GPIO_EXTI_Callback+0x620>)
 8002914:	4013      	ands	r3, r2
 8002916:	d504      	bpl.n	8002922 <HAL_GPIO_EXTI_Callback+0x35a>
 8002918:	3b01      	subs	r3, #1
 800291a:	2204      	movs	r2, #4
 800291c:	4252      	negs	r2, r2
 800291e:	4313      	orrs	r3, r2
 8002920:	3301      	adds	r3, #1
 8002922:	001a      	movs	r2, r3
 8002924:	4baf      	ldr	r3, [pc, #700]	; (8002be4 <HAL_GPIO_EXTI_Callback+0x61c>)
 8002926:	601a      	str	r2, [r3, #0]
				if (timerField != 0) {
 8002928:	4bae      	ldr	r3, [pc, #696]	; (8002be4 <HAL_GPIO_EXTI_Callback+0x61c>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d011      	beq.n	8002954 <HAL_GPIO_EXTI_Callback+0x38c>
					timerSet = 1;
 8002930:	4bae      	ldr	r3, [pc, #696]	; (8002bec <HAL_GPIO_EXTI_Callback+0x624>)
 8002932:	2201      	movs	r2, #1
 8002934:	601a      	str	r2, [r3, #0]
					if (timerField == 1) {
 8002936:	4bab      	ldr	r3, [pc, #684]	; (8002be4 <HAL_GPIO_EXTI_Callback+0x61c>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d000      	beq.n	8002940 <HAL_GPIO_EXTI_Callback+0x378>
 800293e:	e18b      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
						tempTimer.sec = 0;
 8002940:	4bab      	ldr	r3, [pc, #684]	; (8002bf0 <HAL_GPIO_EXTI_Callback+0x628>)
 8002942:	2200      	movs	r2, #0
 8002944:	709a      	strb	r2, [r3, #2]
						tempTimer.min = 0;
 8002946:	4baa      	ldr	r3, [pc, #680]	; (8002bf0 <HAL_GPIO_EXTI_Callback+0x628>)
 8002948:	2200      	movs	r2, #0
 800294a:	705a      	strb	r2, [r3, #1]
						tempTimer.hr = 0;
 800294c:	4ba8      	ldr	r3, [pc, #672]	; (8002bf0 <HAL_GPIO_EXTI_Callback+0x628>)
 800294e:	2200      	movs	r2, #0
 8002950:	701a      	strb	r2, [r3, #0]
}
 8002952:	e181      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
					timerSet = 0;
 8002954:	4ba5      	ldr	r3, [pc, #660]	; (8002bec <HAL_GPIO_EXTI_Callback+0x624>)
 8002956:	2200      	movs	r2, #0
 8002958:	601a      	str	r2, [r3, #0]
					timerRunning = 1;	// careful where this gets set/unset
 800295a:	4ba6      	ldr	r3, [pc, #664]	; (8002bf4 <HAL_GPIO_EXTI_Callback+0x62c>)
 800295c:	2201      	movs	r2, #1
 800295e:	601a      	str	r2, [r3, #0]
					setTimer(&tempTimer);
 8002960:	4ba3      	ldr	r3, [pc, #652]	; (8002bf0 <HAL_GPIO_EXTI_Callback+0x628>)
 8002962:	0018      	movs	r0, r3
 8002964:	f7fe fc9e 	bl	80012a4 <setTimer>
}
 8002968:	e176      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
		else if (timerRunning == 1) {
 800296a:	4ba2      	ldr	r3, [pc, #648]	; (8002bf4 <HAL_GPIO_EXTI_Callback+0x62c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d000      	beq.n	8002974 <HAL_GPIO_EXTI_Callback+0x3ac>
 8002972:	e171      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
			if (GPIO_Pin == BUTTON1) {
 8002974:	1dbb      	adds	r3, r7, #6
 8002976:	881a      	ldrh	r2, [r3, #0]
 8002978:	2380      	movs	r3, #128	; 0x80
 800297a:	019b      	lsls	r3, r3, #6
 800297c:	429a      	cmp	r2, r3
 800297e:	d102      	bne.n	8002986 <HAL_GPIO_EXTI_Callback+0x3be>
				timerRunning = 1;
 8002980:	4b9c      	ldr	r3, [pc, #624]	; (8002bf4 <HAL_GPIO_EXTI_Callback+0x62c>)
 8002982:	2201      	movs	r2, #1
 8002984:	601a      	str	r2, [r3, #0]
			if (GPIO_Pin == BUTTON2) {
 8002986:	1dbb      	adds	r3, r7, #6
 8002988:	881a      	ldrh	r2, [r3, #0]
 800298a:	2380      	movs	r3, #128	; 0x80
 800298c:	01db      	lsls	r3, r3, #7
 800298e:	429a      	cmp	r2, r3
 8002990:	d102      	bne.n	8002998 <HAL_GPIO_EXTI_Callback+0x3d0>
				timerRunning = 0;
 8002992:	4b98      	ldr	r3, [pc, #608]	; (8002bf4 <HAL_GPIO_EXTI_Callback+0x62c>)
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]
			if (GPIO_Pin == BUTTON3) {
 8002998:	1dbb      	adds	r3, r7, #6
 800299a:	881a      	ldrh	r2, [r3, #0]
 800299c:	2380      	movs	r3, #128	; 0x80
 800299e:	021b      	lsls	r3, r3, #8
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d000      	beq.n	80029a6 <HAL_GPIO_EXTI_Callback+0x3de>
 80029a4:	e158      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
				timerRunning = 0;
 80029a6:	4b93      	ldr	r3, [pc, #588]	; (8002bf4 <HAL_GPIO_EXTI_Callback+0x62c>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]
}
 80029ac:	e154      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
	else if (face == faceAlarm) {
 80029ae:	4b92      	ldr	r3, [pc, #584]	; (8002bf8 <HAL_GPIO_EXTI_Callback+0x630>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d000      	beq.n	80029b8 <HAL_GPIO_EXTI_Callback+0x3f0>
 80029b6:	e0fd      	b.n	8002bb4 <HAL_GPIO_EXTI_Callback+0x5ec>
		updateAlarm = 1;
 80029b8:	4b90      	ldr	r3, [pc, #576]	; (8002bfc <HAL_GPIO_EXTI_Callback+0x634>)
 80029ba:	2201      	movs	r2, #1
 80029bc:	701a      	strb	r2, [r3, #0]
		if (alarmRunning == 0) {
 80029be:	4b90      	ldr	r3, [pc, #576]	; (8002c00 <HAL_GPIO_EXTI_Callback+0x638>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d000      	beq.n	80029c8 <HAL_GPIO_EXTI_Callback+0x400>
 80029c6:	e0e0      	b.n	8002b8a <HAL_GPIO_EXTI_Callback+0x5c2>
			if (GPIO_Pin == BUTTON1 && alarmSet) {
 80029c8:	1dbb      	adds	r3, r7, #6
 80029ca:	881a      	ldrh	r2, [r3, #0]
 80029cc:	2380      	movs	r3, #128	; 0x80
 80029ce:	019b      	lsls	r3, r3, #6
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d146      	bne.n	8002a62 <HAL_GPIO_EXTI_Callback+0x49a>
 80029d4:	4b8b      	ldr	r3, [pc, #556]	; (8002c04 <HAL_GPIO_EXTI_Callback+0x63c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d042      	beq.n	8002a62 <HAL_GPIO_EXTI_Callback+0x49a>
				switch (alarmField) {
 80029dc:	4b8a      	ldr	r3, [pc, #552]	; (8002c08 <HAL_GPIO_EXTI_Callback+0x640>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d015      	beq.n	8002a10 <HAL_GPIO_EXTI_Callback+0x448>
 80029e4:	dc02      	bgt.n	80029ec <HAL_GPIO_EXTI_Callback+0x424>
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d005      	beq.n	80029f6 <HAL_GPIO_EXTI_Callback+0x42e>
					default: break;
 80029ea:	e03b      	b.n	8002a64 <HAL_GPIO_EXTI_Callback+0x49c>
				switch (alarmField) {
 80029ec:	2b03      	cmp	r3, #3
 80029ee:	d01c      	beq.n	8002a2a <HAL_GPIO_EXTI_Callback+0x462>
 80029f0:	2b04      	cmp	r3, #4
 80029f2:	d027      	beq.n	8002a44 <HAL_GPIO_EXTI_Callback+0x47c>
					default: break;
 80029f4:	e036      	b.n	8002a64 <HAL_GPIO_EXTI_Callback+0x49c>
					case 1: tempAlarm.sec = (tempAlarm.sec + 1) % 60; break;
 80029f6:	4b85      	ldr	r3, [pc, #532]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 80029f8:	789b      	ldrb	r3, [r3, #2]
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	3301      	adds	r3, #1
 80029fe:	213c      	movs	r1, #60	; 0x3c
 8002a00:	0018      	movs	r0, r3
 8002a02:	f7fd fcf1 	bl	80003e8 <__aeabi_idivmod>
 8002a06:	000b      	movs	r3, r1
 8002a08:	b2da      	uxtb	r2, r3
 8002a0a:	4b80      	ldr	r3, [pc, #512]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002a0c:	709a      	strb	r2, [r3, #2]
 8002a0e:	e029      	b.n	8002a64 <HAL_GPIO_EXTI_Callback+0x49c>
					case 2: tempAlarm.min = (tempAlarm.min + 1) % 60; break;
 8002a10:	4b7e      	ldr	r3, [pc, #504]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002a12:	785b      	ldrb	r3, [r3, #1]
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	3301      	adds	r3, #1
 8002a18:	213c      	movs	r1, #60	; 0x3c
 8002a1a:	0018      	movs	r0, r3
 8002a1c:	f7fd fce4 	bl	80003e8 <__aeabi_idivmod>
 8002a20:	000b      	movs	r3, r1
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	4b79      	ldr	r3, [pc, #484]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002a26:	705a      	strb	r2, [r3, #1]
 8002a28:	e01c      	b.n	8002a64 <HAL_GPIO_EXTI_Callback+0x49c>
					case 3: tempAlarm.hr = (tempAlarm.hr + 1) % 24; break;
 8002a2a:	4b78      	ldr	r3, [pc, #480]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	3301      	adds	r3, #1
 8002a32:	2118      	movs	r1, #24
 8002a34:	0018      	movs	r0, r3
 8002a36:	f7fd fcd7 	bl	80003e8 <__aeabi_idivmod>
 8002a3a:	000b      	movs	r3, r1
 8002a3c:	b2da      	uxtb	r2, r3
 8002a3e:	4b73      	ldr	r3, [pc, #460]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002a40:	701a      	strb	r2, [r3, #0]
 8002a42:	e00f      	b.n	8002a64 <HAL_GPIO_EXTI_Callback+0x49c>
					case 4: tempAlarm.weekday = (tempAlarm.weekday + 1) % 7 + 1; break;
 8002a44:	4b71      	ldr	r3, [pc, #452]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002a46:	78db      	ldrb	r3, [r3, #3]
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	2107      	movs	r1, #7
 8002a4e:	0018      	movs	r0, r3
 8002a50:	f7fd fcca 	bl	80003e8 <__aeabi_idivmod>
 8002a54:	000b      	movs	r3, r1
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	3301      	adds	r3, #1
 8002a5a:	b2da      	uxtb	r2, r3
 8002a5c:	4b6b      	ldr	r3, [pc, #428]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002a5e:	70da      	strb	r2, [r3, #3]
 8002a60:	e000      	b.n	8002a64 <HAL_GPIO_EXTI_Callback+0x49c>
			}
 8002a62:	46c0      	nop			; (mov r8, r8)
			if (GPIO_Pin == BUTTON2 && alarmSet) {
 8002a64:	1dbb      	adds	r3, r7, #6
 8002a66:	881a      	ldrh	r2, [r3, #0]
 8002a68:	2380      	movs	r3, #128	; 0x80
 8002a6a:	01db      	lsls	r3, r3, #7
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d148      	bne.n	8002b02 <HAL_GPIO_EXTI_Callback+0x53a>
 8002a70:	4b64      	ldr	r3, [pc, #400]	; (8002c04 <HAL_GPIO_EXTI_Callback+0x63c>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d044      	beq.n	8002b02 <HAL_GPIO_EXTI_Callback+0x53a>
				switch (alarmField) {
 8002a78:	4b63      	ldr	r3, [pc, #396]	; (8002c08 <HAL_GPIO_EXTI_Callback+0x640>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d016      	beq.n	8002aae <HAL_GPIO_EXTI_Callback+0x4e6>
 8002a80:	dc02      	bgt.n	8002a88 <HAL_GPIO_EXTI_Callback+0x4c0>
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d005      	beq.n	8002a92 <HAL_GPIO_EXTI_Callback+0x4ca>
 8002a86:	e03c      	b.n	8002b02 <HAL_GPIO_EXTI_Callback+0x53a>
 8002a88:	2b03      	cmp	r3, #3
 8002a8a:	d01e      	beq.n	8002aca <HAL_GPIO_EXTI_Callback+0x502>
 8002a8c:	2b04      	cmp	r3, #4
 8002a8e:	d02a      	beq.n	8002ae6 <HAL_GPIO_EXTI_Callback+0x51e>
 8002a90:	e037      	b.n	8002b02 <HAL_GPIO_EXTI_Callback+0x53a>
					case 1: tempAlarm.sec = tempAlarm.sec == 0 ? 59 : tempAlarm.sec-1;
 8002a92:	4b5e      	ldr	r3, [pc, #376]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002a94:	789b      	ldrb	r3, [r3, #2]
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d005      	beq.n	8002aa8 <HAL_GPIO_EXTI_Callback+0x4e0>
 8002a9c:	4b5b      	ldr	r3, [pc, #364]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002a9e:	789b      	ldrb	r3, [r3, #2]
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	e000      	b.n	8002aaa <HAL_GPIO_EXTI_Callback+0x4e2>
 8002aa8:	223b      	movs	r2, #59	; 0x3b
 8002aaa:	4b58      	ldr	r3, [pc, #352]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002aac:	709a      	strb	r2, [r3, #2]
					case 2: tempAlarm.min = tempAlarm.min == 0 ? 59 : tempAlarm.min-1;
 8002aae:	4b57      	ldr	r3, [pc, #348]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002ab0:	785b      	ldrb	r3, [r3, #1]
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d005      	beq.n	8002ac4 <HAL_GPIO_EXTI_Callback+0x4fc>
 8002ab8:	4b54      	ldr	r3, [pc, #336]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002aba:	785b      	ldrb	r3, [r3, #1]
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	e000      	b.n	8002ac6 <HAL_GPIO_EXTI_Callback+0x4fe>
 8002ac4:	223b      	movs	r2, #59	; 0x3b
 8002ac6:	4b51      	ldr	r3, [pc, #324]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002ac8:	705a      	strb	r2, [r3, #1]
					case 3: tempAlarm.hr = tempAlarm.hr == 0 ? 23 : tempAlarm.hr-1;
 8002aca:	4b50      	ldr	r3, [pc, #320]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d005      	beq.n	8002ae0 <HAL_GPIO_EXTI_Callback+0x518>
 8002ad4:	4b4d      	ldr	r3, [pc, #308]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	3b01      	subs	r3, #1
 8002adc:	b2da      	uxtb	r2, r3
 8002ade:	e000      	b.n	8002ae2 <HAL_GPIO_EXTI_Callback+0x51a>
 8002ae0:	2217      	movs	r2, #23
 8002ae2:	4b4a      	ldr	r3, [pc, #296]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002ae4:	701a      	strb	r2, [r3, #0]
					case 4: tempAlarm.weekday = tempAlarm.weekday == 1 ? 7 : tempAlarm.weekday-1;
 8002ae6:	4b49      	ldr	r3, [pc, #292]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002ae8:	78db      	ldrb	r3, [r3, #3]
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d005      	beq.n	8002afc <HAL_GPIO_EXTI_Callback+0x534>
 8002af0:	4b46      	ldr	r3, [pc, #280]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002af2:	78db      	ldrb	r3, [r3, #3]
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	3b01      	subs	r3, #1
 8002af8:	b2da      	uxtb	r2, r3
 8002afa:	e000      	b.n	8002afe <HAL_GPIO_EXTI_Callback+0x536>
 8002afc:	2207      	movs	r2, #7
 8002afe:	4b43      	ldr	r3, [pc, #268]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002b00:	70da      	strb	r2, [r3, #3]
			if (GPIO_Pin == BUTTON3) {
 8002b02:	1dbb      	adds	r3, r7, #6
 8002b04:	881a      	ldrh	r2, [r3, #0]
 8002b06:	2380      	movs	r3, #128	; 0x80
 8002b08:	021b      	lsls	r3, r3, #8
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d000      	beq.n	8002b10 <HAL_GPIO_EXTI_Callback+0x548>
 8002b0e:	e0a3      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
				alarmField = (alarmField + 1) % (NUM_ALARMFIELDS + 1);
 8002b10:	4b3d      	ldr	r3, [pc, #244]	; (8002c08 <HAL_GPIO_EXTI_Callback+0x640>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	3301      	adds	r3, #1
 8002b16:	2105      	movs	r1, #5
 8002b18:	0018      	movs	r0, r3
 8002b1a:	f7fd fc65 	bl	80003e8 <__aeabi_idivmod>
 8002b1e:	000b      	movs	r3, r1
 8002b20:	001a      	movs	r2, r3
 8002b22:	4b39      	ldr	r3, [pc, #228]	; (8002c08 <HAL_GPIO_EXTI_Callback+0x640>)
 8002b24:	601a      	str	r2, [r3, #0]
				if (alarmField != 0) {
 8002b26:	4b38      	ldr	r3, [pc, #224]	; (8002c08 <HAL_GPIO_EXTI_Callback+0x640>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d022      	beq.n	8002b74 <HAL_GPIO_EXTI_Callback+0x5ac>
					alarmSet = 1;
 8002b2e:	4b35      	ldr	r3, [pc, #212]	; (8002c04 <HAL_GPIO_EXTI_Callback+0x63c>)
 8002b30:	2201      	movs	r2, #1
 8002b32:	601a      	str	r2, [r3, #0]
					if (alarmField == 1) {
 8002b34:	4b34      	ldr	r3, [pc, #208]	; (8002c08 <HAL_GPIO_EXTI_Callback+0x640>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d000      	beq.n	8002b3e <HAL_GPIO_EXTI_Callback+0x576>
 8002b3c:	e08c      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
						getDateTime(&d, &t);
 8002b3e:	210c      	movs	r1, #12
 8002b40:	000c      	movs	r4, r1
 8002b42:	187a      	adds	r2, r7, r1
 8002b44:	2510      	movs	r5, #16
 8002b46:	197b      	adds	r3, r7, r5
 8002b48:	0011      	movs	r1, r2
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	f7fe fcd2 	bl	80014f4 <getDateTime>
						tempAlarm.sec = t.sec;
 8002b50:	0021      	movs	r1, r4
 8002b52:	187b      	adds	r3, r7, r1
 8002b54:	789a      	ldrb	r2, [r3, #2]
 8002b56:	4b2d      	ldr	r3, [pc, #180]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002b58:	709a      	strb	r2, [r3, #2]
						tempAlarm.min = t.min;
 8002b5a:	187b      	adds	r3, r7, r1
 8002b5c:	785a      	ldrb	r2, [r3, #1]
 8002b5e:	4b2b      	ldr	r3, [pc, #172]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002b60:	705a      	strb	r2, [r3, #1]
						tempAlarm.hr = t.hr;
 8002b62:	187b      	adds	r3, r7, r1
 8002b64:	781a      	ldrb	r2, [r3, #0]
 8002b66:	4b29      	ldr	r3, [pc, #164]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002b68:	701a      	strb	r2, [r3, #0]
						tempAlarm.weekday = d.weekday;
 8002b6a:	197b      	adds	r3, r7, r5
 8002b6c:	791a      	ldrb	r2, [r3, #4]
 8002b6e:	4b27      	ldr	r3, [pc, #156]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002b70:	70da      	strb	r2, [r3, #3]
}
 8002b72:	e071      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
					alarmSet = 0;
 8002b74:	4b23      	ldr	r3, [pc, #140]	; (8002c04 <HAL_GPIO_EXTI_Callback+0x63c>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	601a      	str	r2, [r3, #0]
					alarmRunning = 1;
 8002b7a:	4b21      	ldr	r3, [pc, #132]	; (8002c00 <HAL_GPIO_EXTI_Callback+0x638>)
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]
					setAlarm(&tempAlarm);
 8002b80:	4b22      	ldr	r3, [pc, #136]	; (8002c0c <HAL_GPIO_EXTI_Callback+0x644>)
 8002b82:	0018      	movs	r0, r3
 8002b84:	f7fe fb2e 	bl	80011e4 <setAlarm>
}
 8002b88:	e066      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
		else if (alarmRunning == 1) {
 8002b8a:	4b1d      	ldr	r3, [pc, #116]	; (8002c00 <HAL_GPIO_EXTI_Callback+0x638>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d162      	bne.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
			if (GPIO_Pin == BUTTON3) {
 8002b92:	1dbb      	adds	r3, r7, #6
 8002b94:	881a      	ldrh	r2, [r3, #0]
 8002b96:	2380      	movs	r3, #128	; 0x80
 8002b98:	021b      	lsls	r3, r3, #8
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d15c      	bne.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
				alarmRunning = 0;
 8002b9e:	4b18      	ldr	r3, [pc, #96]	; (8002c00 <HAL_GPIO_EXTI_Callback+0x638>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
				HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002ba4:	2380      	movs	r3, #128	; 0x80
 8002ba6:	005a      	lsls	r2, r3, #1
 8002ba8:	4b19      	ldr	r3, [pc, #100]	; (8002c10 <HAL_GPIO_EXTI_Callback+0x648>)
 8002baa:	0011      	movs	r1, r2
 8002bac:	0018      	movs	r0, r3
 8002bae:	f002 ffd3 	bl	8005b58 <HAL_RTC_DeactivateAlarm>
}
 8002bb2:	e051      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
	else if (face == faceStopwatch) {
 8002bb4:	4b10      	ldr	r3, [pc, #64]	; (8002bf8 <HAL_GPIO_EXTI_Callback+0x630>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b03      	cmp	r3, #3
 8002bba:	d14d      	bne.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
		updateStopwatch = 1;
 8002bbc:	4b15      	ldr	r3, [pc, #84]	; (8002c14 <HAL_GPIO_EXTI_Callback+0x64c>)
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	701a      	strb	r2, [r3, #0]
		if (GPIO_Pin == BUTTON1) {	// start/stop
 8002bc2:	1dbb      	adds	r3, r7, #6
 8002bc4:	881a      	ldrh	r2, [r3, #0]
 8002bc6:	2380      	movs	r3, #128	; 0x80
 8002bc8:	019b      	lsls	r3, r3, #6
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d12b      	bne.n	8002c26 <HAL_GPIO_EXTI_Callback+0x65e>
			if (stopwatchRunning == 0) {
 8002bce:	4b12      	ldr	r3, [pc, #72]	; (8002c18 <HAL_GPIO_EXTI_Callback+0x650>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d122      	bne.n	8002c1c <HAL_GPIO_EXTI_Callback+0x654>
				stopwatchRunning = 1;
 8002bd6:	4b10      	ldr	r3, [pc, #64]	; (8002c18 <HAL_GPIO_EXTI_Callback+0x650>)
 8002bd8:	2201      	movs	r2, #1
 8002bda:	601a      	str	r2, [r3, #0]
				runStopwatch();
 8002bdc:	f000 fa70 	bl	80030c0 <runStopwatch>
 8002be0:	e021      	b.n	8002c26 <HAL_GPIO_EXTI_Callback+0x65e>
 8002be2:	46c0      	nop			; (mov r8, r8)
 8002be4:	200000fc 	.word	0x200000fc
 8002be8:	80000003 	.word	0x80000003
 8002bec:	200000f8 	.word	0x200000f8
 8002bf0:	20000128 	.word	0x20000128
 8002bf4:	20000100 	.word	0x20000100
 8002bf8:	200000ec 	.word	0x200000ec
 8002bfc:	20000130 	.word	0x20000130
 8002c00:	2000010c 	.word	0x2000010c
 8002c04:	20000104 	.word	0x20000104
 8002c08:	20000108 	.word	0x20000108
 8002c0c:	20000154 	.word	0x20000154
 8002c10:	200001cc 	.word	0x200001cc
 8002c14:	20000137 	.word	0x20000137
 8002c18:	20000110 	.word	0x20000110
				stopwatchRunning = 0;
 8002c1c:	4b10      	ldr	r3, [pc, #64]	; (8002c60 <HAL_GPIO_EXTI_Callback+0x698>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	601a      	str	r2, [r3, #0]
				pauseStopwatch();
 8002c22:	f000 fa5b 	bl	80030dc <pauseStopwatch>
		if (GPIO_Pin == BUTTON2) {
 8002c26:	1dbb      	adds	r3, r7, #6
 8002c28:	881a      	ldrh	r2, [r3, #0]
 8002c2a:	2380      	movs	r3, #128	; 0x80
 8002c2c:	01db      	lsls	r3, r3, #7
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d107      	bne.n	8002c42 <HAL_GPIO_EXTI_Callback+0x67a>
			lapPrev = lapCurrent;
 8002c32:	4b0c      	ldr	r3, [pc, #48]	; (8002c64 <HAL_GPIO_EXTI_Callback+0x69c>)
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	4b0c      	ldr	r3, [pc, #48]	; (8002c68 <HAL_GPIO_EXTI_Callback+0x6a0>)
 8002c38:	601a      	str	r2, [r3, #0]
			lapCurrent = stopwatchCNT;
 8002c3a:	4b0c      	ldr	r3, [pc, #48]	; (8002c6c <HAL_GPIO_EXTI_Callback+0x6a4>)
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	4b09      	ldr	r3, [pc, #36]	; (8002c64 <HAL_GPIO_EXTI_Callback+0x69c>)
 8002c40:	601a      	str	r2, [r3, #0]
		if (GPIO_Pin == BUTTON3) {
 8002c42:	1dbb      	adds	r3, r7, #6
 8002c44:	881a      	ldrh	r2, [r3, #0]
 8002c46:	2380      	movs	r3, #128	; 0x80
 8002c48:	021b      	lsls	r3, r3, #8
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d104      	bne.n	8002c58 <HAL_GPIO_EXTI_Callback+0x690>
			stopwatchRunning = 0;
 8002c4e:	4b04      	ldr	r3, [pc, #16]	; (8002c60 <HAL_GPIO_EXTI_Callback+0x698>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	601a      	str	r2, [r3, #0]
			clearStopwatch();
 8002c54:	f000 fa4e 	bl	80030f4 <clearStopwatch>
}
 8002c58:	46c0      	nop			; (mov r8, r8)
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	b006      	add	sp, #24
 8002c5e:	bdb0      	pop	{r4, r5, r7, pc}
 8002c60:	20000110 	.word	0x20000110
 8002c64:	20000150 	.word	0x20000150
 8002c68:	200001f0 	.word	0x200001f0
 8002c6c:	2000012c 	.word	0x2000012c

08002c70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c74:	4b07      	ldr	r3, [pc, #28]	; (8002c94 <HAL_MspInit+0x24>)
 8002c76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c78:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <HAL_MspInit+0x24>)
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c80:	4b04      	ldr	r3, [pc, #16]	; (8002c94 <HAL_MspInit+0x24>)
 8002c82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c84:	4b03      	ldr	r3, [pc, #12]	; (8002c94 <HAL_MspInit+0x24>)
 8002c86:	2180      	movs	r1, #128	; 0x80
 8002c88:	0549      	lsls	r1, r1, #21
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c8e:	46c0      	nop			; (mov r8, r8)
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	40021000 	.word	0x40021000

08002c98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b088      	sub	sp, #32
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca0:	230c      	movs	r3, #12
 8002ca2:	18fb      	adds	r3, r7, r3
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	2314      	movs	r3, #20
 8002ca8:	001a      	movs	r2, r3
 8002caa:	2100      	movs	r1, #0
 8002cac:	f004 fae7 	bl	800727e <memset>
  if(hadc->Instance==ADC1)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a15      	ldr	r2, [pc, #84]	; (8002d0c <HAL_ADC_MspInit+0x74>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d123      	bne.n	8002d02 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002cba:	4b15      	ldr	r3, [pc, #84]	; (8002d10 <HAL_ADC_MspInit+0x78>)
 8002cbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cbe:	4b14      	ldr	r3, [pc, #80]	; (8002d10 <HAL_ADC_MspInit+0x78>)
 8002cc0:	2180      	movs	r1, #128	; 0x80
 8002cc2:	0089      	lsls	r1, r1, #2
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cc8:	4b11      	ldr	r3, [pc, #68]	; (8002d10 <HAL_ADC_MspInit+0x78>)
 8002cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ccc:	4b10      	ldr	r3, [pc, #64]	; (8002d10 <HAL_ADC_MspInit+0x78>)
 8002cce:	2101      	movs	r1, #1
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	62da      	str	r2, [r3, #44]	; 0x2c
 8002cd4:	4b0e      	ldr	r3, [pc, #56]	; (8002d10 <HAL_ADC_MspInit+0x78>)
 8002cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd8:	2201      	movs	r2, #1
 8002cda:	4013      	ands	r3, r2
 8002cdc:	60bb      	str	r3, [r7, #8]
 8002cde:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration    
    PA0     ------> ADC_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002ce0:	210c      	movs	r1, #12
 8002ce2:	187b      	adds	r3, r7, r1
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ce8:	187b      	adds	r3, r7, r1
 8002cea:	2203      	movs	r2, #3
 8002cec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cee:	187b      	adds	r3, r7, r1
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cf4:	187a      	adds	r2, r7, r1
 8002cf6:	23a0      	movs	r3, #160	; 0xa0
 8002cf8:	05db      	lsls	r3, r3, #23
 8002cfa:	0011      	movs	r1, r2
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	f000 ff9b 	bl	8003c38 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002d02:	46c0      	nop			; (mov r8, r8)
 8002d04:	46bd      	mov	sp, r7
 8002d06:	b008      	add	sp, #32
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	46c0      	nop			; (mov r8, r8)
 8002d0c:	40012400 	.word	0x40012400
 8002d10:	40021000 	.word	0x40021000

08002d14 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  if(hlptim->Instance==LPTIM1)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a0a      	ldr	r2, [pc, #40]	; (8002d4c <HAL_LPTIM_MspInit+0x38>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d10e      	bne.n	8002d44 <HAL_LPTIM_MspInit+0x30>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8002d26:	4b0a      	ldr	r3, [pc, #40]	; (8002d50 <HAL_LPTIM_MspInit+0x3c>)
 8002d28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d2a:	4b09      	ldr	r3, [pc, #36]	; (8002d50 <HAL_LPTIM_MspInit+0x3c>)
 8002d2c:	2180      	movs	r1, #128	; 0x80
 8002d2e:	0609      	lsls	r1, r1, #24
 8002d30:	430a      	orrs	r2, r1
 8002d32:	639a      	str	r2, [r3, #56]	; 0x38
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8002d34:	2200      	movs	r2, #0
 8002d36:	2100      	movs	r1, #0
 8002d38:	200d      	movs	r0, #13
 8002d3a:	f000 fddd 	bl	80038f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8002d3e:	200d      	movs	r0, #13
 8002d40:	f000 fdef 	bl	8003922 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 8002d44:	46c0      	nop			; (mov r8, r8)
 8002d46:	46bd      	mov	sp, r7
 8002d48:	b002      	add	sp, #8
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	40007c00 	.word	0x40007c00
 8002d50:	40021000 	.word	0x40021000

08002d54 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a0a      	ldr	r2, [pc, #40]	; (8002d8c <HAL_RTC_MspInit+0x38>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d10e      	bne.n	8002d84 <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002d66:	4b0a      	ldr	r3, [pc, #40]	; (8002d90 <HAL_RTC_MspInit+0x3c>)
 8002d68:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d6a:	4b09      	ldr	r3, [pc, #36]	; (8002d90 <HAL_RTC_MspInit+0x3c>)
 8002d6c:	2180      	movs	r1, #128	; 0x80
 8002d6e:	02c9      	lsls	r1, r1, #11
 8002d70:	430a      	orrs	r2, r1
 8002d72:	651a      	str	r2, [r3, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8002d74:	2200      	movs	r2, #0
 8002d76:	2100      	movs	r1, #0
 8002d78:	2002      	movs	r0, #2
 8002d7a:	f000 fdbd 	bl	80038f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8002d7e:	2002      	movs	r0, #2
 8002d80:	f000 fdcf 	bl	8003922 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002d84:	46c0      	nop			; (mov r8, r8)
 8002d86:	46bd      	mov	sp, r7
 8002d88:	b002      	add	sp, #8
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40002800 	.word	0x40002800
 8002d90:	40021000 	.word	0x40021000

08002d94 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b088      	sub	sp, #32
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d9c:	230c      	movs	r3, #12
 8002d9e:	18fb      	adds	r3, r7, r3
 8002da0:	0018      	movs	r0, r3
 8002da2:	2314      	movs	r3, #20
 8002da4:	001a      	movs	r2, r3
 8002da6:	2100      	movs	r1, #0
 8002da8:	f004 fa69 	bl	800727e <memset>
  if(hspi->Instance==SPI1)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a30      	ldr	r2, [pc, #192]	; (8002e74 <HAL_SPI_MspInit+0xe0>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d15a      	bne.n	8002e6c <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002db6:	4b30      	ldr	r3, [pc, #192]	; (8002e78 <HAL_SPI_MspInit+0xe4>)
 8002db8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dba:	4b2f      	ldr	r3, [pc, #188]	; (8002e78 <HAL_SPI_MspInit+0xe4>)
 8002dbc:	2180      	movs	r1, #128	; 0x80
 8002dbe:	0149      	lsls	r1, r1, #5
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dc4:	4b2c      	ldr	r3, [pc, #176]	; (8002e78 <HAL_SPI_MspInit+0xe4>)
 8002dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dc8:	4b2b      	ldr	r3, [pc, #172]	; (8002e78 <HAL_SPI_MspInit+0xe4>)
 8002dca:	2101      	movs	r1, #1
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	62da      	str	r2, [r3, #44]	; 0x2c
 8002dd0:	4b29      	ldr	r3, [pc, #164]	; (8002e78 <HAL_SPI_MspInit+0xe4>)
 8002dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	60bb      	str	r3, [r7, #8]
 8002dda:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002ddc:	210c      	movs	r1, #12
 8002dde:	187b      	adds	r3, r7, r1
 8002de0:	22a0      	movs	r2, #160	; 0xa0
 8002de2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002de4:	187b      	adds	r3, r7, r1
 8002de6:	2202      	movs	r2, #2
 8002de8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dea:	187b      	adds	r3, r7, r1
 8002dec:	2200      	movs	r2, #0
 8002dee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002df0:	187b      	adds	r3, r7, r1
 8002df2:	2203      	movs	r2, #3
 8002df4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002df6:	187b      	adds	r3, r7, r1
 8002df8:	2200      	movs	r2, #0
 8002dfa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dfc:	187a      	adds	r2, r7, r1
 8002dfe:	23a0      	movs	r3, #160	; 0xa0
 8002e00:	05db      	lsls	r3, r3, #23
 8002e02:	0011      	movs	r1, r2
 8002e04:	0018      	movs	r0, r3
 8002e06:	f000 ff17 	bl	8003c38 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002e0a:	4b1c      	ldr	r3, [pc, #112]	; (8002e7c <HAL_SPI_MspInit+0xe8>)
 8002e0c:	4a1c      	ldr	r2, [pc, #112]	; (8002e80 <HAL_SPI_MspInit+0xec>)
 8002e0e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8002e10:	4b1a      	ldr	r3, [pc, #104]	; (8002e7c <HAL_SPI_MspInit+0xe8>)
 8002e12:	2201      	movs	r2, #1
 8002e14:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e16:	4b19      	ldr	r3, [pc, #100]	; (8002e7c <HAL_SPI_MspInit+0xe8>)
 8002e18:	2210      	movs	r2, #16
 8002e1a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e1c:	4b17      	ldr	r3, [pc, #92]	; (8002e7c <HAL_SPI_MspInit+0xe8>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e22:	4b16      	ldr	r3, [pc, #88]	; (8002e7c <HAL_SPI_MspInit+0xe8>)
 8002e24:	2280      	movs	r2, #128	; 0x80
 8002e26:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e28:	4b14      	ldr	r3, [pc, #80]	; (8002e7c <HAL_SPI_MspInit+0xe8>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e2e:	4b13      	ldr	r3, [pc, #76]	; (8002e7c <HAL_SPI_MspInit+0xe8>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002e34:	4b11      	ldr	r3, [pc, #68]	; (8002e7c <HAL_SPI_MspInit+0xe8>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e3a:	4b10      	ldr	r3, [pc, #64]	; (8002e7c <HAL_SPI_MspInit+0xe8>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002e40:	4b0e      	ldr	r3, [pc, #56]	; (8002e7c <HAL_SPI_MspInit+0xe8>)
 8002e42:	0018      	movs	r0, r3
 8002e44:	f000 fd8a 	bl	800395c <HAL_DMA_Init>
 8002e48:	1e03      	subs	r3, r0, #0
 8002e4a:	d001      	beq.n	8002e50 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8002e4c:	f7ff f850 	bl	8001ef0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4a0a      	ldr	r2, [pc, #40]	; (8002e7c <HAL_SPI_MspInit+0xe8>)
 8002e54:	649a      	str	r2, [r3, #72]	; 0x48
 8002e56:	4b09      	ldr	r3, [pc, #36]	; (8002e7c <HAL_SPI_MspInit+0xe8>)
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	2100      	movs	r1, #0
 8002e60:	2019      	movs	r0, #25
 8002e62:	f000 fd49 	bl	80038f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002e66:	2019      	movs	r0, #25
 8002e68:	f000 fd5b 	bl	8003922 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002e6c:	46c0      	nop			; (mov r8, r8)
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b008      	add	sp, #32
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	40013000 	.word	0x40013000
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	200002f4 	.word	0x200002f4
 8002e80:	40020030 	.word	0x40020030

08002e84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM21)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a14      	ldr	r2, [pc, #80]	; (8002ee4 <HAL_TIM_Base_MspInit+0x60>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d10e      	bne.n	8002eb4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM21_MspInit 0 */

  /* USER CODE END TIM21_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM21_CLK_ENABLE();
 8002e96:	4b14      	ldr	r3, [pc, #80]	; (8002ee8 <HAL_TIM_Base_MspInit+0x64>)
 8002e98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e9a:	4b13      	ldr	r3, [pc, #76]	; (8002ee8 <HAL_TIM_Base_MspInit+0x64>)
 8002e9c:	2104      	movs	r1, #4
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	635a      	str	r2, [r3, #52]	; 0x34
    /* TIM21 interrupt Init */
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	2014      	movs	r0, #20
 8002ea8:	f000 fd26 	bl	80038f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8002eac:	2014      	movs	r0, #20
 8002eae:	f000 fd38 	bl	8003922 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 8002eb2:	e012      	b.n	8002eda <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM22)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a0c      	ldr	r2, [pc, #48]	; (8002eec <HAL_TIM_Base_MspInit+0x68>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d10d      	bne.n	8002eda <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8002ebe:	4b0a      	ldr	r3, [pc, #40]	; (8002ee8 <HAL_TIM_Base_MspInit+0x64>)
 8002ec0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ec2:	4b09      	ldr	r3, [pc, #36]	; (8002ee8 <HAL_TIM_Base_MspInit+0x64>)
 8002ec4:	2120      	movs	r1, #32
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM22_IRQn, 0, 0);
 8002eca:	2200      	movs	r2, #0
 8002ecc:	2100      	movs	r1, #0
 8002ece:	2016      	movs	r0, #22
 8002ed0:	f000 fd12 	bl	80038f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM22_IRQn);
 8002ed4:	2016      	movs	r0, #22
 8002ed6:	f000 fd24 	bl	8003922 <HAL_NVIC_EnableIRQ>
}
 8002eda:	46c0      	nop			; (mov r8, r8)
 8002edc:	46bd      	mov	sp, r7
 8002ede:	b002      	add	sp, #8
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	46c0      	nop			; (mov r8, r8)
 8002ee4:	40010800 	.word	0x40010800
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	40011400 	.word	0x40011400

08002ef0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002ef4:	46c0      	nop			; (mov r8, r8)
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}

08002efa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002efa:	b580      	push	{r7, lr}
 8002efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002efe:	e7fe      	b.n	8002efe <HardFault_Handler+0x4>

08002f00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002f04:	46c0      	nop			; (mov r8, r8)
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f0e:	46c0      	nop			; (mov r8, r8)
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f18:	f000 f9e0 	bl	80032dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f1c:	46c0      	nop			; (mov r8, r8)
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
	...

08002f24 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002f28:	4b03      	ldr	r3, [pc, #12]	; (8002f38 <RTC_IRQHandler+0x14>)
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f002 feb4 	bl	8005c98 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8002f30:	46c0      	nop			; (mov r8, r8)
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	200001cc 	.word	0x200001cc

08002f3c <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002f40:	2004      	movs	r0, #4
 8002f42:	f001 f843 	bl	8003fcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002f46:	46c0      	nop			; (mov r8, r8)
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002f50:	2380      	movs	r3, #128	; 0x80
 8002f52:	019b      	lsls	r3, r3, #6
 8002f54:	0018      	movs	r0, r3
 8002f56:	f001 f839 	bl	8003fcc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002f5a:	2380      	movs	r3, #128	; 0x80
 8002f5c:	01db      	lsls	r3, r3, #7
 8002f5e:	0018      	movs	r0, r3
 8002f60:	f001 f834 	bl	8003fcc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002f64:	2380      	movs	r3, #128	; 0x80
 8002f66:	021b      	lsls	r3, r3, #8
 8002f68:	0018      	movs	r0, r3
 8002f6a:	f001 f82f 	bl	8003fcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002f6e:	46c0      	nop			; (mov r8, r8)
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002f78:	4b03      	ldr	r3, [pc, #12]	; (8002f88 <DMA1_Channel2_3_IRQHandler+0x14>)
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	f000 fdae 	bl	8003adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002f80:	46c0      	nop			; (mov r8, r8)
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	46c0      	nop			; (mov r8, r8)
 8002f88:	200002f4 	.word	0x200002f4

08002f8c <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt / LPTIM1 wake-up interrupt through EXTI line 29.
  */
void LPTIM1_IRQHandler(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8002f90:	4b03      	ldr	r3, [pc, #12]	; (8002fa0 <LPTIM1_IRQHandler+0x14>)
 8002f92:	0018      	movs	r0, r3
 8002f94:	f001 f93a 	bl	800420c <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8002f98:	46c0      	nop			; (mov r8, r8)
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	46c0      	nop			; (mov r8, r8)
 8002fa0:	2000019c 	.word	0x2000019c

08002fa4 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8002fa8:	4b03      	ldr	r3, [pc, #12]	; (8002fb8 <TIM21_IRQHandler+0x14>)
 8002faa:	0018      	movs	r0, r3
 8002fac:	f003 fcc4 	bl	8006938 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8002fb0:	46c0      	nop			; (mov r8, r8)
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	46c0      	nop			; (mov r8, r8)
 8002fb8:	2000025c 	.word	0x2000025c

08002fbc <TIM22_IRQHandler>:

/**
  * @brief This function handles TIM22 global interrupt.
  */
void TIM22_IRQHandler(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM22_IRQn 0 */

  /* USER CODE END TIM22_IRQn 0 */
  HAL_TIM_IRQHandler(&htim22);
 8002fc0:	4b03      	ldr	r3, [pc, #12]	; (8002fd0 <TIM22_IRQHandler+0x14>)
 8002fc2:	0018      	movs	r0, r3
 8002fc4:	f003 fcb8 	bl	8006938 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM22_IRQn 1 */

  /* USER CODE END TIM22_IRQn 1 */
}
 8002fc8:	46c0      	nop			; (mov r8, r8)
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	46c0      	nop			; (mov r8, r8)
 8002fd0:	2000015c 	.word	0x2000015c

08002fd4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002fd8:	4b03      	ldr	r3, [pc, #12]	; (8002fe8 <SPI1_IRQHandler+0x14>)
 8002fda:	0018      	movs	r0, r3
 8002fdc:	f003 f988 	bl	80062f0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002fe0:	46c0      	nop			; (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	46c0      	nop			; (mov r8, r8)
 8002fe8:	200001f8 	.word	0x200001f8

08002fec <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002ff4:	4b11      	ldr	r3, [pc, #68]	; (800303c <_sbrk+0x50>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d102      	bne.n	8003002 <_sbrk+0x16>
		heap_end = &end;
 8002ffc:	4b0f      	ldr	r3, [pc, #60]	; (800303c <_sbrk+0x50>)
 8002ffe:	4a10      	ldr	r2, [pc, #64]	; (8003040 <_sbrk+0x54>)
 8003000:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003002:	4b0e      	ldr	r3, [pc, #56]	; (800303c <_sbrk+0x50>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003008:	4b0c      	ldr	r3, [pc, #48]	; (800303c <_sbrk+0x50>)
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	18d3      	adds	r3, r2, r3
 8003010:	466a      	mov	r2, sp
 8003012:	4293      	cmp	r3, r2
 8003014:	d907      	bls.n	8003026 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003016:	f004 f8ff 	bl	8007218 <__errno>
 800301a:	0003      	movs	r3, r0
 800301c:	220c      	movs	r2, #12
 800301e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8003020:	2301      	movs	r3, #1
 8003022:	425b      	negs	r3, r3
 8003024:	e006      	b.n	8003034 <_sbrk+0x48>
	}

	heap_end += incr;
 8003026:	4b05      	ldr	r3, [pc, #20]	; (800303c <_sbrk+0x50>)
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	18d2      	adds	r2, r2, r3
 800302e:	4b03      	ldr	r3, [pc, #12]	; (800303c <_sbrk+0x50>)
 8003030:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8003032:	68fb      	ldr	r3, [r7, #12]
}
 8003034:	0018      	movs	r0, r3
 8003036:	46bd      	mov	sp, r7
 8003038:	b004      	add	sp, #16
 800303a:	bd80      	pop	{r7, pc}
 800303c:	20000114 	.word	0x20000114
 8003040:	20000348 	.word	0x20000348

08003044 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8003048:	4b17      	ldr	r3, [pc, #92]	; (80030a8 <SystemInit+0x64>)
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	4b16      	ldr	r3, [pc, #88]	; (80030a8 <SystemInit+0x64>)
 800304e:	2180      	movs	r1, #128	; 0x80
 8003050:	0049      	lsls	r1, r1, #1
 8003052:	430a      	orrs	r2, r1
 8003054:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8003056:	4b14      	ldr	r3, [pc, #80]	; (80030a8 <SystemInit+0x64>)
 8003058:	68da      	ldr	r2, [r3, #12]
 800305a:	4b13      	ldr	r3, [pc, #76]	; (80030a8 <SystemInit+0x64>)
 800305c:	4913      	ldr	r1, [pc, #76]	; (80030ac <SystemInit+0x68>)
 800305e:	400a      	ands	r2, r1
 8003060:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003062:	4b11      	ldr	r3, [pc, #68]	; (80030a8 <SystemInit+0x64>)
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	4b10      	ldr	r3, [pc, #64]	; (80030a8 <SystemInit+0x64>)
 8003068:	4911      	ldr	r1, [pc, #68]	; (80030b0 <SystemInit+0x6c>)
 800306a:	400a      	ands	r2, r1
 800306c:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800306e:	4b0e      	ldr	r3, [pc, #56]	; (80030a8 <SystemInit+0x64>)
 8003070:	689a      	ldr	r2, [r3, #8]
 8003072:	4b0d      	ldr	r3, [pc, #52]	; (80030a8 <SystemInit+0x64>)
 8003074:	2101      	movs	r1, #1
 8003076:	438a      	bics	r2, r1
 8003078:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800307a:	4b0b      	ldr	r3, [pc, #44]	; (80030a8 <SystemInit+0x64>)
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	4b0a      	ldr	r3, [pc, #40]	; (80030a8 <SystemInit+0x64>)
 8003080:	490c      	ldr	r1, [pc, #48]	; (80030b4 <SystemInit+0x70>)
 8003082:	400a      	ands	r2, r1
 8003084:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8003086:	4b08      	ldr	r3, [pc, #32]	; (80030a8 <SystemInit+0x64>)
 8003088:	68da      	ldr	r2, [r3, #12]
 800308a:	4b07      	ldr	r3, [pc, #28]	; (80030a8 <SystemInit+0x64>)
 800308c:	490a      	ldr	r1, [pc, #40]	; (80030b8 <SystemInit+0x74>)
 800308e:	400a      	ands	r2, r1
 8003090:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003092:	4b05      	ldr	r3, [pc, #20]	; (80030a8 <SystemInit+0x64>)
 8003094:	2200      	movs	r2, #0
 8003096:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003098:	4b08      	ldr	r3, [pc, #32]	; (80030bc <SystemInit+0x78>)
 800309a:	2280      	movs	r2, #128	; 0x80
 800309c:	0512      	lsls	r2, r2, #20
 800309e:	609a      	str	r2, [r3, #8]
#endif
}
 80030a0:	46c0      	nop			; (mov r8, r8)
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	46c0      	nop			; (mov r8, r8)
 80030a8:	40021000 	.word	0x40021000
 80030ac:	88ff400c 	.word	0x88ff400c
 80030b0:	fef6fff6 	.word	0xfef6fff6
 80030b4:	fffbffff 	.word	0xfffbffff
 80030b8:	ff02ffff 	.word	0xff02ffff
 80030bc:	e000ed00 	.word	0xe000ed00

080030c0 <runStopwatch>:

// ---- Stopwatch functions ----
// set stopwatch. using lptimer. maybe better with regular timer?
// can operate in stop mode if using lptimer
// modify to update screen/set flags when necessary
void runStopwatch() {
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
	HAL_LPTIM_Counter_Start_IT(&hlptim1, 0x8000);
 80030c4:	2380      	movs	r3, #128	; 0x80
 80030c6:	021a      	lsls	r2, r3, #8
 80030c8:	4b03      	ldr	r3, [pc, #12]	; (80030d8 <runStopwatch+0x18>)
 80030ca:	0011      	movs	r1, r2
 80030cc:	0018      	movs	r0, r3
 80030ce:	f001 f819 	bl	8004104 <HAL_LPTIM_Counter_Start_IT>
}
 80030d2:	46c0      	nop			; (mov r8, r8)
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	2000019c 	.word	0x2000019c

080030dc <pauseStopwatch>:

// stop the timer or pause it or whatever.
// counter value might reset and screw up timekeeping? should save?
void pauseStopwatch() {
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
	HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 80030e0:	4b03      	ldr	r3, [pc, #12]	; (80030f0 <pauseStopwatch+0x14>)
 80030e2:	0018      	movs	r0, r3
 80030e4:	f001 f862 	bl	80041ac <HAL_LPTIM_Counter_Stop_IT>
//	temp = hlptim->Instance->CNT;
}
 80030e8:	46c0      	nop			; (mov r8, r8)
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	46c0      	nop			; (mov r8, r8)
 80030f0:	2000019c 	.word	0x2000019c

080030f4 <clearStopwatch>:

void clearStopwatch() {
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
	pauseStopwatch();
 80030f8:	f7ff fff0 	bl	80030dc <pauseStopwatch>
	stopwatchCNT = 0;
 80030fc:	4b02      	ldr	r3, [pc, #8]	; (8003108 <clearStopwatch+0x14>)
 80030fe:	2200      	movs	r2, #0
 8003100:	601a      	str	r2, [r3, #0]
}
 8003102:	46c0      	nop			; (mov r8, r8)
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	2000012c 	.word	0x2000012c

0800310c <HAL_LPTIM_AutoReloadMatchCallback>:
// increment variable for stopwatch counting.
// update screen if on
// how to set lptim internal clock to LSE???
//   I FOUND IT: RCC->CCIPR LPTIMSEL (2-bits, 11=LSE clock for LPTIM)
//   now...does hal do this automatically?
void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim) {
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
	// toggle pin, should toggle every 1s. change this pin
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8003114:	4b08      	ldr	r3, [pc, #32]	; (8003138 <HAL_LPTIM_AutoReloadMatchCallback+0x2c>)
 8003116:	2102      	movs	r1, #2
 8003118:	0018      	movs	r0, r3
 800311a:	f000 ff45 	bl	8003fa8 <HAL_GPIO_TogglePin>
	stopwatchCNT++;
 800311e:	4b07      	ldr	r3, [pc, #28]	; (800313c <HAL_LPTIM_AutoReloadMatchCallback+0x30>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	1c5a      	adds	r2, r3, #1
 8003124:	4b05      	ldr	r3, [pc, #20]	; (800313c <HAL_LPTIM_AutoReloadMatchCallback+0x30>)
 8003126:	601a      	str	r2, [r3, #0]
	updateStopwatch = 1;
 8003128:	4b05      	ldr	r3, [pc, #20]	; (8003140 <HAL_LPTIM_AutoReloadMatchCallback+0x34>)
 800312a:	2201      	movs	r2, #1
 800312c:	701a      	strb	r2, [r3, #0]
}
 800312e:	46c0      	nop			; (mov r8, r8)
 8003130:	46bd      	mov	sp, r7
 8003132:	b002      	add	sp, #8
 8003134:	bd80      	pop	{r7, pc}
 8003136:	46c0      	nop			; (mov r8, r8)
 8003138:	50000400 	.word	0x50000400
 800313c:	2000012c 	.word	0x2000012c
 8003140:	20000137 	.word	0x20000137

08003144 <runTimerDisplay>:
// ---- also including clock functions that use the timer ----
// should this be changed to not have any args (for convenience)
// used for screen updates.
// else, we're setting rtc alarm
// uses TIM21 with LSE (external timer w/ remap and done already by ST).
void runTimerDisplay() {
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim21);
 8003148:	4b03      	ldr	r3, [pc, #12]	; (8003158 <runTimerDisplay+0x14>)
 800314a:	0018      	movs	r0, r3
 800314c:	f003 fb7c 	bl	8006848 <HAL_TIM_Base_Start_IT>
}
 8003150:	46c0      	nop			; (mov r8, r8)
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	46c0      	nop			; (mov r8, r8)
 8003158:	2000025c 	.word	0x2000025c

0800315c <stopTimerDisplay>:

void stopTimerDisplay() {
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim21);
 8003160:	4b03      	ldr	r3, [pc, #12]	; (8003170 <stopTimerDisplay+0x14>)
 8003162:	0018      	movs	r0, r3
 8003164:	f003 fb92 	bl	800688c <HAL_TIM_Base_Stop_IT>
}
 8003168:	46c0      	nop			; (mov r8, r8)
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	46c0      	nop			; (mov r8, r8)
 8003170:	2000025c 	.word	0x2000025c

08003174 <runClockDisplay>:

void runClockDisplay() {
 8003174:	b580      	push	{r7, lr}
 8003176:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim22);
 8003178:	4b03      	ldr	r3, [pc, #12]	; (8003188 <runClockDisplay+0x14>)
 800317a:	0018      	movs	r0, r3
 800317c:	f003 fb64 	bl	8006848 <HAL_TIM_Base_Start_IT>
}
 8003180:	46c0      	nop			; (mov r8, r8)
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	46c0      	nop			; (mov r8, r8)
 8003188:	2000015c 	.word	0x2000015c

0800318c <HAL_TIM_PeriodElapsedCallback>:

void stopClockDisplay() {
	HAL_TIM_Base_Stop_IT(&htim22);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM21) {
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a10      	ldr	r2, [pc, #64]	; (80031dc <HAL_TIM_PeriodElapsedCallback+0x50>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d112      	bne.n	80031c4 <HAL_TIM_PeriodElapsedCallback+0x38>
		updateTimer = 1;
 800319e:	4b10      	ldr	r3, [pc, #64]	; (80031e0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80031a0:	2201      	movs	r2, #1
 80031a2:	701a      	strb	r2, [r3, #0]
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
		// should toggle pin every 1s. change pin
		if (watchTimerSeconds != 0) {
 80031a4:	4b0f      	ldr	r3, [pc, #60]	; (80031e4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d005      	beq.n	80031b8 <HAL_TIM_PeriodElapsedCallback+0x2c>
//			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
			watchTimerSeconds--;
 80031ac:	4b0d      	ldr	r3, [pc, #52]	; (80031e4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	1e5a      	subs	r2, r3, #1
 80031b2:	4b0c      	ldr	r3, [pc, #48]	; (80031e4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80031b4:	601a      	str	r2, [r3, #0]
		}
	}
	else if (htim->Instance == TIM22) {
		updateClock = 1;
	}
}
 80031b6:	e00d      	b.n	80031d4 <HAL_TIM_PeriodElapsedCallback+0x48>
			stopTimerDisplay();
 80031b8:	f7ff ffd0 	bl	800315c <stopTimerDisplay>
			timerRunning = 0;
 80031bc:	4b0a      	ldr	r3, [pc, #40]	; (80031e8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80031be:	2200      	movs	r2, #0
 80031c0:	601a      	str	r2, [r3, #0]
}
 80031c2:	e007      	b.n	80031d4 <HAL_TIM_PeriodElapsedCallback+0x48>
	else if (htim->Instance == TIM22) {
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a08      	ldr	r2, [pc, #32]	; (80031ec <HAL_TIM_PeriodElapsedCallback+0x60>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d102      	bne.n	80031d4 <HAL_TIM_PeriodElapsedCallback+0x48>
		updateClock = 1;
 80031ce:	4b08      	ldr	r3, [pc, #32]	; (80031f0 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80031d0:	2201      	movs	r2, #1
 80031d2:	701a      	strb	r2, [r3, #0]
}
 80031d4:	46c0      	nop			; (mov r8, r8)
 80031d6:	46bd      	mov	sp, r7
 80031d8:	b002      	add	sp, #8
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	40010800 	.word	0x40010800
 80031e0:	200001f4 	.word	0x200001f4
 80031e4:	20000250 	.word	0x20000250
 80031e8:	20000118 	.word	0x20000118
 80031ec:	40011400 	.word	0x40011400
 80031f0:	20000138 	.word	0x20000138

080031f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80031f4:	480d      	ldr	r0, [pc, #52]	; (800322c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80031f6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80031f8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80031fa:	e003      	b.n	8003204 <LoopCopyDataInit>

080031fc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80031fc:	4b0c      	ldr	r3, [pc, #48]	; (8003230 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 80031fe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003200:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003202:	3104      	adds	r1, #4

08003204 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8003204:	480b      	ldr	r0, [pc, #44]	; (8003234 <LoopForever+0xa>)
  ldr  r3, =_edata
 8003206:	4b0c      	ldr	r3, [pc, #48]	; (8003238 <LoopForever+0xe>)
  adds  r2, r0, r1
 8003208:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800320a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800320c:	d3f6      	bcc.n	80031fc <CopyDataInit>
  ldr  r2, =_sbss
 800320e:	4a0b      	ldr	r2, [pc, #44]	; (800323c <LoopForever+0x12>)
  b  LoopFillZerobss
 8003210:	e002      	b.n	8003218 <LoopFillZerobss>

08003212 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8003212:	2300      	movs	r3, #0
  str  r3, [r2]
 8003214:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003216:	3204      	adds	r2, #4

08003218 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8003218:	4b09      	ldr	r3, [pc, #36]	; (8003240 <LoopForever+0x16>)
  cmp  r2, r3
 800321a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800321c:	d3f9      	bcc.n	8003212 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800321e:	f7ff ff11 	bl	8003044 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003222:	f003 ffff 	bl	8007224 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003226:	f7fe fa6b 	bl	8001700 <main>

0800322a <LoopForever>:

LoopForever:
    b LoopForever
 800322a:	e7fe      	b.n	800322a <LoopForever>
   ldr   r0, =_estack
 800322c:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8003230:	080082f4 	.word	0x080082f4
  ldr  r0, =_sdata
 8003234:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003238:	200000bc 	.word	0x200000bc
  ldr  r2, =_sbss
 800323c:	200000bc 	.word	0x200000bc
  ldr  r3, = _ebss
 8003240:	20000344 	.word	0x20000344

08003244 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003244:	e7fe      	b.n	8003244 <ADC1_COMP_IRQHandler>
	...

08003248 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800324e:	1dfb      	adds	r3, r7, #7
 8003250:	2200      	movs	r2, #0
 8003252:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003254:	4b0b      	ldr	r3, [pc, #44]	; (8003284 <HAL_Init+0x3c>)
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	4b0a      	ldr	r3, [pc, #40]	; (8003284 <HAL_Init+0x3c>)
 800325a:	2140      	movs	r1, #64	; 0x40
 800325c:	430a      	orrs	r2, r1
 800325e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003260:	2000      	movs	r0, #0
 8003262:	f000 f811 	bl	8003288 <HAL_InitTick>
 8003266:	1e03      	subs	r3, r0, #0
 8003268:	d003      	beq.n	8003272 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800326a:	1dfb      	adds	r3, r7, #7
 800326c:	2201      	movs	r2, #1
 800326e:	701a      	strb	r2, [r3, #0]
 8003270:	e001      	b.n	8003276 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003272:	f7ff fcfd 	bl	8002c70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003276:	1dfb      	adds	r3, r7, #7
 8003278:	781b      	ldrb	r3, [r3, #0]
}
 800327a:	0018      	movs	r0, r3
 800327c:	46bd      	mov	sp, r7
 800327e:	b002      	add	sp, #8
 8003280:	bd80      	pop	{r7, pc}
 8003282:	46c0      	nop			; (mov r8, r8)
 8003284:	40022000 	.word	0x40022000

08003288 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003290:	230f      	movs	r3, #15
 8003292:	18fb      	adds	r3, r7, r3
 8003294:	2200      	movs	r2, #0
 8003296:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8003298:	4b0f      	ldr	r3, [pc, #60]	; (80032d8 <HAL_InitTick+0x50>)
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	23fa      	movs	r3, #250	; 0xfa
 800329e:	0099      	lsls	r1, r3, #2
 80032a0:	0010      	movs	r0, r2
 80032a2:	f7fc ff31 	bl	8000108 <__udivsi3>
 80032a6:	0003      	movs	r3, r0
 80032a8:	0018      	movs	r0, r3
 80032aa:	f000 fb4a 	bl	8003942 <HAL_SYSTICK_Config>
 80032ae:	1e03      	subs	r3, r0, #0
 80032b0:	d004      	beq.n	80032bc <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 80032b2:	230f      	movs	r3, #15
 80032b4:	18fb      	adds	r3, r7, r3
 80032b6:	2201      	movs	r2, #1
 80032b8:	701a      	strb	r2, [r3, #0]
 80032ba:	e006      	b.n	80032ca <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80032bc:	6879      	ldr	r1, [r7, #4]
 80032be:	2301      	movs	r3, #1
 80032c0:	425b      	negs	r3, r3
 80032c2:	2200      	movs	r2, #0
 80032c4:	0018      	movs	r0, r3
 80032c6:	f000 fb17 	bl	80038f8 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 80032ca:	230f      	movs	r3, #15
 80032cc:	18fb      	adds	r3, r7, r3
 80032ce:	781b      	ldrb	r3, [r3, #0]
}
 80032d0:	0018      	movs	r0, r3
 80032d2:	46bd      	mov	sp, r7
 80032d4:	b004      	add	sp, #16
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	20000054 	.word	0x20000054

080032dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
  uwTick++;
 80032e0:	4b03      	ldr	r3, [pc, #12]	; (80032f0 <HAL_IncTick+0x14>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	1c5a      	adds	r2, r3, #1
 80032e6:	4b02      	ldr	r3, [pc, #8]	; (80032f0 <HAL_IncTick+0x14>)
 80032e8:	601a      	str	r2, [r3, #0]
}
 80032ea:	46c0      	nop			; (mov r8, r8)
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	2000033c 	.word	0x2000033c

080032f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
  return uwTick;
 80032f8:	4b02      	ldr	r3, [pc, #8]	; (8003304 <HAL_GetTick+0x10>)
 80032fa:	681b      	ldr	r3, [r3, #0]
}
 80032fc:	0018      	movs	r0, r3
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	46c0      	nop			; (mov r8, r8)
 8003304:	2000033c 	.word	0x2000033c

08003308 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003310:	f7ff fff0 	bl	80032f4 <HAL_GetTick>
 8003314:	0003      	movs	r3, r0
 8003316:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	3301      	adds	r3, #1
 8003320:	d002      	beq.n	8003328 <HAL_Delay+0x20>
  {
    wait++;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	3301      	adds	r3, #1
 8003326:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003328:	46c0      	nop			; (mov r8, r8)
 800332a:	f7ff ffe3 	bl	80032f4 <HAL_GetTick>
 800332e:	0002      	movs	r2, r0
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	68fa      	ldr	r2, [r7, #12]
 8003336:	429a      	cmp	r2, r3
 8003338:	d8f7      	bhi.n	800332a <HAL_Delay+0x22>
  {
  }
}
 800333a:	46c0      	nop			; (mov r8, r8)
 800333c:	46bd      	mov	sp, r7
 800333e:	b004      	add	sp, #16
 8003340:	bd80      	pop	{r7, pc}
	...

08003344 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e159      	b.n	800360a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800335a:	2b00      	cmp	r3, #0
 800335c:	d10a      	bne.n	8003374 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2250      	movs	r2, #80	; 0x50
 8003368:	2100      	movs	r1, #0
 800336a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	0018      	movs	r0, r3
 8003370:	f7ff fc92 	bl	8002c98 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003378:	2210      	movs	r2, #16
 800337a:	4013      	ands	r3, r2
 800337c:	2b10      	cmp	r3, #16
 800337e:	d005      	beq.n	800338c <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	2204      	movs	r2, #4
 8003388:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800338a:	d00b      	beq.n	80033a4 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003390:	2210      	movs	r2, #16
 8003392:	431a      	orrs	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2250      	movs	r2, #80	; 0x50
 800339c:	2100      	movs	r1, #0
 800339e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e132      	b.n	800360a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033a8:	4a9a      	ldr	r2, [pc, #616]	; (8003614 <HAL_ADC_Init+0x2d0>)
 80033aa:	4013      	ands	r3, r2
 80033ac:	2202      	movs	r2, #2
 80033ae:	431a      	orrs	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	2203      	movs	r2, #3
 80033bc:	4013      	ands	r3, r2
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d108      	bne.n	80033d4 <HAL_ADC_Init+0x90>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2201      	movs	r2, #1
 80033ca:	4013      	ands	r3, r2
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d101      	bne.n	80033d4 <HAL_ADC_Init+0x90>
 80033d0:	2301      	movs	r3, #1
 80033d2:	e000      	b.n	80033d6 <HAL_ADC_Init+0x92>
 80033d4:	2300      	movs	r3, #0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d149      	bne.n	800346e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685a      	ldr	r2, [r3, #4]
 80033de:	23c0      	movs	r3, #192	; 0xc0
 80033e0:	061b      	lsls	r3, r3, #24
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d00b      	beq.n	80033fe <HAL_ADC_Init+0xba>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685a      	ldr	r2, [r3, #4]
 80033ea:	2380      	movs	r3, #128	; 0x80
 80033ec:	05db      	lsls	r3, r3, #23
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d005      	beq.n	80033fe <HAL_ADC_Init+0xba>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	2380      	movs	r3, #128	; 0x80
 80033f8:	061b      	lsls	r3, r3, #24
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d111      	bne.n	8003422 <HAL_ADC_Init+0xde>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	691a      	ldr	r2, [r3, #16]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	0092      	lsls	r2, r2, #2
 800340a:	0892      	lsrs	r2, r2, #2
 800340c:	611a      	str	r2, [r3, #16]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6919      	ldr	r1, [r3, #16]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685a      	ldr	r2, [r3, #4]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	611a      	str	r2, [r3, #16]
 8003420:	e014      	b.n	800344c <HAL_ADC_Init+0x108>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	691a      	ldr	r2, [r3, #16]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	0092      	lsls	r2, r2, #2
 800342e:	0892      	lsrs	r2, r2, #2
 8003430:	611a      	str	r2, [r3, #16]
 8003432:	4b79      	ldr	r3, [pc, #484]	; (8003618 <HAL_ADC_Init+0x2d4>)
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	4b78      	ldr	r3, [pc, #480]	; (8003618 <HAL_ADC_Init+0x2d4>)
 8003438:	4978      	ldr	r1, [pc, #480]	; (800361c <HAL_ADC_Init+0x2d8>)
 800343a:	400a      	ands	r2, r1
 800343c:	601a      	str	r2, [r3, #0]
 800343e:	4b76      	ldr	r3, [pc, #472]	; (8003618 <HAL_ADC_Init+0x2d4>)
 8003440:	6819      	ldr	r1, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	4b74      	ldr	r3, [pc, #464]	; (8003618 <HAL_ADC_Init+0x2d4>)
 8003448:	430a      	orrs	r2, r1
 800344a:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	68da      	ldr	r2, [r3, #12]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2118      	movs	r1, #24
 8003458:	438a      	bics	r2, r1
 800345a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68d9      	ldr	r1, [r3, #12]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	430a      	orrs	r2, r1
 800346c:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800346e:	4b6a      	ldr	r3, [pc, #424]	; (8003618 <HAL_ADC_Init+0x2d4>)
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	4b69      	ldr	r3, [pc, #420]	; (8003618 <HAL_ADC_Init+0x2d4>)
 8003474:	496a      	ldr	r1, [pc, #424]	; (8003620 <HAL_ADC_Init+0x2dc>)
 8003476:	400a      	ands	r2, r1
 8003478:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 800347a:	4b67      	ldr	r3, [pc, #412]	; (8003618 <HAL_ADC_Init+0x2d4>)
 800347c:	6819      	ldr	r1, [r3, #0]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003482:	065a      	lsls	r2, r3, #25
 8003484:	4b64      	ldr	r3, [pc, #400]	; (8003618 <HAL_ADC_Init+0x2d4>)
 8003486:	430a      	orrs	r2, r1
 8003488:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	689a      	ldr	r2, [r3, #8]
 8003490:	2380      	movs	r3, #128	; 0x80
 8003492:	055b      	lsls	r3, r3, #21
 8003494:	4013      	ands	r3, r2
 8003496:	d108      	bne.n	80034aa <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689a      	ldr	r2, [r3, #8]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2180      	movs	r1, #128	; 0x80
 80034a4:	0549      	lsls	r1, r1, #21
 80034a6:	430a      	orrs	r2, r1
 80034a8:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68da      	ldr	r2, [r3, #12]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	495b      	ldr	r1, [pc, #364]	; (8003624 <HAL_ADC_Init+0x2e0>)
 80034b6:	400a      	ands	r2, r1
 80034b8:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68d9      	ldr	r1, [r3, #12]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d101      	bne.n	80034d0 <HAL_ADC_Init+0x18c>
 80034cc:	2304      	movs	r3, #4
 80034ce:	e000      	b.n	80034d2 <HAL_ADC_Init+0x18e>
 80034d0:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80034d2:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2020      	movs	r0, #32
 80034d8:	5c1b      	ldrb	r3, [r3, r0]
 80034da:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80034dc:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	202c      	movs	r0, #44	; 0x2c
 80034e2:	5c1b      	ldrb	r3, [r3, r0]
 80034e4:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80034e6:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80034ec:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 80034f4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	69db      	ldr	r3, [r3, #28]
 80034fa:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80034fc:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800350a:	23c2      	movs	r3, #194	; 0xc2
 800350c:	33ff      	adds	r3, #255	; 0xff
 800350e:	429a      	cmp	r2, r3
 8003510:	d00b      	beq.n	800352a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68d9      	ldr	r1, [r3, #12]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8003520:	431a      	orrs	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	430a      	orrs	r2, r1
 8003528:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2221      	movs	r2, #33	; 0x21
 800352e:	5c9b      	ldrb	r3, [r3, r2]
 8003530:	2b01      	cmp	r3, #1
 8003532:	d11a      	bne.n	800356a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2220      	movs	r2, #32
 8003538:	5c9b      	ldrb	r3, [r3, r2]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d109      	bne.n	8003552 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	68da      	ldr	r2, [r3, #12]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2180      	movs	r1, #128	; 0x80
 800354a:	0249      	lsls	r1, r1, #9
 800354c:	430a      	orrs	r2, r1
 800354e:	60da      	str	r2, [r3, #12]
 8003550:	e00b      	b.n	800356a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003556:	2220      	movs	r2, #32
 8003558:	431a      	orrs	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003562:	2201      	movs	r2, #1
 8003564:	431a      	orrs	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800356e:	2b01      	cmp	r3, #1
 8003570:	d11f      	bne.n	80035b2 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	691a      	ldr	r2, [r3, #16]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	492a      	ldr	r1, [pc, #168]	; (8003628 <HAL_ADC_Init+0x2e4>)
 800357e:	400a      	ands	r2, r1
 8003580:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	6919      	ldr	r1, [r3, #16]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003590:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8003596:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	430a      	orrs	r2, r1
 800359e:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	691a      	ldr	r2, [r3, #16]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2101      	movs	r1, #1
 80035ac:	430a      	orrs	r2, r1
 80035ae:	611a      	str	r2, [r3, #16]
 80035b0:	e00e      	b.n	80035d0 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	2201      	movs	r2, #1
 80035ba:	4013      	ands	r3, r2
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d107      	bne.n	80035d0 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	691a      	ldr	r2, [r3, #16]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2101      	movs	r1, #1
 80035cc:	438a      	bics	r2, r1
 80035ce:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	695a      	ldr	r2, [r3, #20]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2107      	movs	r1, #7
 80035dc:	438a      	bics	r2, r1
 80035de:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6959      	ldr	r1, [r3, #20]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035fc:	2203      	movs	r2, #3
 80035fe:	4393      	bics	r3, r2
 8003600:	2201      	movs	r2, #1
 8003602:	431a      	orrs	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8003608:	2300      	movs	r3, #0
}
 800360a:	0018      	movs	r0, r3
 800360c:	46bd      	mov	sp, r7
 800360e:	b002      	add	sp, #8
 8003610:	bd80      	pop	{r7, pc}
 8003612:	46c0      	nop			; (mov r8, r8)
 8003614:	fffffefd 	.word	0xfffffefd
 8003618:	40012708 	.word	0x40012708
 800361c:	ffc3ffff 	.word	0xffc3ffff
 8003620:	fdffffff 	.word	0xfdffffff
 8003624:	fffe0219 	.word	0xfffe0219
 8003628:	fffffc03 	.word	0xfffffc03

0800362c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2250      	movs	r2, #80	; 0x50
 800363a:	5c9b      	ldrb	r3, [r3, r2]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d101      	bne.n	8003644 <HAL_ADC_ConfigChannel+0x18>
 8003640:	2302      	movs	r3, #2
 8003642:	e085      	b.n	8003750 <HAL_ADC_ConfigChannel+0x124>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2250      	movs	r2, #80	; 0x50
 8003648:	2101      	movs	r1, #1
 800364a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	2204      	movs	r2, #4
 8003654:	4013      	ands	r3, r2
 8003656:	d00b      	beq.n	8003670 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800365c:	2220      	movs	r2, #32
 800365e:	431a      	orrs	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2250      	movs	r2, #80	; 0x50
 8003668:	2100      	movs	r1, #0
 800366a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e06f      	b.n	8003750 <HAL_ADC_ConfigChannel+0x124>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	4a38      	ldr	r2, [pc, #224]	; (8003758 <HAL_ADC_ConfigChannel+0x12c>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d035      	beq.n	80036e6 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	035b      	lsls	r3, r3, #13
 8003686:	0b5a      	lsrs	r2, r3, #13
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	2380      	movs	r3, #128	; 0x80
 8003696:	02db      	lsls	r3, r3, #11
 8003698:	4013      	ands	r3, r2
 800369a:	d009      	beq.n	80036b0 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 800369c:	4b2f      	ldr	r3, [pc, #188]	; (800375c <HAL_ADC_ConfigChannel+0x130>)
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	4b2e      	ldr	r3, [pc, #184]	; (800375c <HAL_ADC_ConfigChannel+0x130>)
 80036a2:	2180      	movs	r1, #128	; 0x80
 80036a4:	0409      	lsls	r1, r1, #16
 80036a6:	430a      	orrs	r2, r1
 80036a8:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80036aa:	200a      	movs	r0, #10
 80036ac:	f000 f85e 	bl	800376c <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	2380      	movs	r3, #128	; 0x80
 80036b6:	029b      	lsls	r3, r3, #10
 80036b8:	4013      	ands	r3, r2
 80036ba:	d006      	beq.n	80036ca <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 80036bc:	4b27      	ldr	r3, [pc, #156]	; (800375c <HAL_ADC_ConfigChannel+0x130>)
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	4b26      	ldr	r3, [pc, #152]	; (800375c <HAL_ADC_ConfigChannel+0x130>)
 80036c2:	2180      	movs	r1, #128	; 0x80
 80036c4:	03c9      	lsls	r1, r1, #15
 80036c6:	430a      	orrs	r2, r1
 80036c8:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	2380      	movs	r3, #128	; 0x80
 80036d0:	025b      	lsls	r3, r3, #9
 80036d2:	4013      	ands	r3, r2
 80036d4:	d037      	beq.n	8003746 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;   
 80036d6:	4b21      	ldr	r3, [pc, #132]	; (800375c <HAL_ADC_ConfigChannel+0x130>)
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	4b20      	ldr	r3, [pc, #128]	; (800375c <HAL_ADC_ConfigChannel+0x130>)
 80036dc:	2180      	movs	r1, #128	; 0x80
 80036de:	0449      	lsls	r1, r1, #17
 80036e0:	430a      	orrs	r2, r1
 80036e2:	601a      	str	r2, [r3, #0]
 80036e4:	e02f      	b.n	8003746 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	035b      	lsls	r3, r3, #13
 80036f2:	0b5b      	lsrs	r3, r3, #13
 80036f4:	43d9      	mvns	r1, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	400a      	ands	r2, r1
 80036fc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	2380      	movs	r3, #128	; 0x80
 8003704:	02db      	lsls	r3, r3, #11
 8003706:	4013      	ands	r3, r2
 8003708:	d005      	beq.n	8003716 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 800370a:	4b14      	ldr	r3, [pc, #80]	; (800375c <HAL_ADC_ConfigChannel+0x130>)
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	4b13      	ldr	r3, [pc, #76]	; (800375c <HAL_ADC_ConfigChannel+0x130>)
 8003710:	4913      	ldr	r1, [pc, #76]	; (8003760 <HAL_ADC_ConfigChannel+0x134>)
 8003712:	400a      	ands	r2, r1
 8003714:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	2380      	movs	r3, #128	; 0x80
 800371c:	029b      	lsls	r3, r3, #10
 800371e:	4013      	ands	r3, r2
 8003720:	d005      	beq.n	800372e <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8003722:	4b0e      	ldr	r3, [pc, #56]	; (800375c <HAL_ADC_ConfigChannel+0x130>)
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	4b0d      	ldr	r3, [pc, #52]	; (800375c <HAL_ADC_ConfigChannel+0x130>)
 8003728:	490e      	ldr	r1, [pc, #56]	; (8003764 <HAL_ADC_ConfigChannel+0x138>)
 800372a:	400a      	ands	r2, r1
 800372c:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	2380      	movs	r3, #128	; 0x80
 8003734:	025b      	lsls	r3, r3, #9
 8003736:	4013      	ands	r3, r2
 8003738:	d005      	beq.n	8003746 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 800373a:	4b08      	ldr	r3, [pc, #32]	; (800375c <HAL_ADC_ConfigChannel+0x130>)
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	4b07      	ldr	r3, [pc, #28]	; (800375c <HAL_ADC_ConfigChannel+0x130>)
 8003740:	4909      	ldr	r1, [pc, #36]	; (8003768 <HAL_ADC_ConfigChannel+0x13c>)
 8003742:	400a      	ands	r2, r1
 8003744:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2250      	movs	r2, #80	; 0x50
 800374a:	2100      	movs	r1, #0
 800374c:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 800374e:	2300      	movs	r3, #0
}
 8003750:	0018      	movs	r0, r3
 8003752:	46bd      	mov	sp, r7
 8003754:	b002      	add	sp, #8
 8003756:	bd80      	pop	{r7, pc}
 8003758:	00001001 	.word	0x00001001
 800375c:	40012708 	.word	0x40012708
 8003760:	ff7fffff 	.word	0xff7fffff
 8003764:	ffbfffff 	.word	0xffbfffff
 8003768:	feffffff 	.word	0xfeffffff

0800376c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8003774:	4b0a      	ldr	r3, [pc, #40]	; (80037a0 <ADC_DelayMicroSecond+0x34>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	490a      	ldr	r1, [pc, #40]	; (80037a4 <ADC_DelayMicroSecond+0x38>)
 800377a:	0018      	movs	r0, r3
 800377c:	f7fc fcc4 	bl	8000108 <__udivsi3>
 8003780:	0003      	movs	r3, r0
 8003782:	001a      	movs	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4353      	muls	r3, r2
 8003788:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 800378a:	e002      	b.n	8003792 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	3b01      	subs	r3, #1
 8003790:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d1f9      	bne.n	800378c <ADC_DelayMicroSecond+0x20>
  } 
}
 8003798:	46c0      	nop			; (mov r8, r8)
 800379a:	46bd      	mov	sp, r7
 800379c:	b004      	add	sp, #16
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	20000054 	.word	0x20000054
 80037a4:	000f4240 	.word	0x000f4240

080037a8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	0002      	movs	r2, r0
 80037b0:	1dfb      	adds	r3, r7, #7
 80037b2:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80037b4:	1dfb      	adds	r3, r7, #7
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	001a      	movs	r2, r3
 80037ba:	231f      	movs	r3, #31
 80037bc:	401a      	ands	r2, r3
 80037be:	4b04      	ldr	r3, [pc, #16]	; (80037d0 <NVIC_EnableIRQ+0x28>)
 80037c0:	2101      	movs	r1, #1
 80037c2:	4091      	lsls	r1, r2
 80037c4:	000a      	movs	r2, r1
 80037c6:	601a      	str	r2, [r3, #0]
}
 80037c8:	46c0      	nop			; (mov r8, r8)
 80037ca:	46bd      	mov	sp, r7
 80037cc:	b002      	add	sp, #8
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	e000e100 	.word	0xe000e100

080037d4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037d4:	b590      	push	{r4, r7, lr}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	0002      	movs	r2, r0
 80037dc:	6039      	str	r1, [r7, #0]
 80037de:	1dfb      	adds	r3, r7, #7
 80037e0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80037e2:	1dfb      	adds	r3, r7, #7
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	2b7f      	cmp	r3, #127	; 0x7f
 80037e8:	d932      	bls.n	8003850 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80037ea:	4a2f      	ldr	r2, [pc, #188]	; (80038a8 <NVIC_SetPriority+0xd4>)
 80037ec:	1dfb      	adds	r3, r7, #7
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	0019      	movs	r1, r3
 80037f2:	230f      	movs	r3, #15
 80037f4:	400b      	ands	r3, r1
 80037f6:	3b08      	subs	r3, #8
 80037f8:	089b      	lsrs	r3, r3, #2
 80037fa:	3306      	adds	r3, #6
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	18d3      	adds	r3, r2, r3
 8003800:	3304      	adds	r3, #4
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	1dfa      	adds	r2, r7, #7
 8003806:	7812      	ldrb	r2, [r2, #0]
 8003808:	0011      	movs	r1, r2
 800380a:	2203      	movs	r2, #3
 800380c:	400a      	ands	r2, r1
 800380e:	00d2      	lsls	r2, r2, #3
 8003810:	21ff      	movs	r1, #255	; 0xff
 8003812:	4091      	lsls	r1, r2
 8003814:	000a      	movs	r2, r1
 8003816:	43d2      	mvns	r2, r2
 8003818:	401a      	ands	r2, r3
 800381a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	019b      	lsls	r3, r3, #6
 8003820:	22ff      	movs	r2, #255	; 0xff
 8003822:	401a      	ands	r2, r3
 8003824:	1dfb      	adds	r3, r7, #7
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	0018      	movs	r0, r3
 800382a:	2303      	movs	r3, #3
 800382c:	4003      	ands	r3, r0
 800382e:	00db      	lsls	r3, r3, #3
 8003830:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003832:	481d      	ldr	r0, [pc, #116]	; (80038a8 <NVIC_SetPriority+0xd4>)
 8003834:	1dfb      	adds	r3, r7, #7
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	001c      	movs	r4, r3
 800383a:	230f      	movs	r3, #15
 800383c:	4023      	ands	r3, r4
 800383e:	3b08      	subs	r3, #8
 8003840:	089b      	lsrs	r3, r3, #2
 8003842:	430a      	orrs	r2, r1
 8003844:	3306      	adds	r3, #6
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	18c3      	adds	r3, r0, r3
 800384a:	3304      	adds	r3, #4
 800384c:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800384e:	e027      	b.n	80038a0 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003850:	4a16      	ldr	r2, [pc, #88]	; (80038ac <NVIC_SetPriority+0xd8>)
 8003852:	1dfb      	adds	r3, r7, #7
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	b25b      	sxtb	r3, r3
 8003858:	089b      	lsrs	r3, r3, #2
 800385a:	33c0      	adds	r3, #192	; 0xc0
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	589b      	ldr	r3, [r3, r2]
 8003860:	1dfa      	adds	r2, r7, #7
 8003862:	7812      	ldrb	r2, [r2, #0]
 8003864:	0011      	movs	r1, r2
 8003866:	2203      	movs	r2, #3
 8003868:	400a      	ands	r2, r1
 800386a:	00d2      	lsls	r2, r2, #3
 800386c:	21ff      	movs	r1, #255	; 0xff
 800386e:	4091      	lsls	r1, r2
 8003870:	000a      	movs	r2, r1
 8003872:	43d2      	mvns	r2, r2
 8003874:	401a      	ands	r2, r3
 8003876:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	019b      	lsls	r3, r3, #6
 800387c:	22ff      	movs	r2, #255	; 0xff
 800387e:	401a      	ands	r2, r3
 8003880:	1dfb      	adds	r3, r7, #7
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	0018      	movs	r0, r3
 8003886:	2303      	movs	r3, #3
 8003888:	4003      	ands	r3, r0
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800388e:	4807      	ldr	r0, [pc, #28]	; (80038ac <NVIC_SetPriority+0xd8>)
 8003890:	1dfb      	adds	r3, r7, #7
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	b25b      	sxtb	r3, r3
 8003896:	089b      	lsrs	r3, r3, #2
 8003898:	430a      	orrs	r2, r1
 800389a:	33c0      	adds	r3, #192	; 0xc0
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	501a      	str	r2, [r3, r0]
}
 80038a0:	46c0      	nop			; (mov r8, r8)
 80038a2:	46bd      	mov	sp, r7
 80038a4:	b003      	add	sp, #12
 80038a6:	bd90      	pop	{r4, r7, pc}
 80038a8:	e000ed00 	.word	0xe000ed00
 80038ac:	e000e100 	.word	0xe000e100

080038b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	3b01      	subs	r3, #1
 80038bc:	4a0c      	ldr	r2, [pc, #48]	; (80038f0 <SysTick_Config+0x40>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d901      	bls.n	80038c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038c2:	2301      	movs	r3, #1
 80038c4:	e010      	b.n	80038e8 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038c6:	4b0b      	ldr	r3, [pc, #44]	; (80038f4 <SysTick_Config+0x44>)
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	3a01      	subs	r2, #1
 80038cc:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038ce:	2301      	movs	r3, #1
 80038d0:	425b      	negs	r3, r3
 80038d2:	2103      	movs	r1, #3
 80038d4:	0018      	movs	r0, r3
 80038d6:	f7ff ff7d 	bl	80037d4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038da:	4b06      	ldr	r3, [pc, #24]	; (80038f4 <SysTick_Config+0x44>)
 80038dc:	2200      	movs	r2, #0
 80038de:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038e0:	4b04      	ldr	r3, [pc, #16]	; (80038f4 <SysTick_Config+0x44>)
 80038e2:	2207      	movs	r2, #7
 80038e4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	0018      	movs	r0, r3
 80038ea:	46bd      	mov	sp, r7
 80038ec:	b002      	add	sp, #8
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	00ffffff 	.word	0x00ffffff
 80038f4:	e000e010 	.word	0xe000e010

080038f8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	60b9      	str	r1, [r7, #8]
 8003900:	607a      	str	r2, [r7, #4]
 8003902:	210f      	movs	r1, #15
 8003904:	187b      	adds	r3, r7, r1
 8003906:	1c02      	adds	r2, r0, #0
 8003908:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800390a:	68ba      	ldr	r2, [r7, #8]
 800390c:	187b      	adds	r3, r7, r1
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	b25b      	sxtb	r3, r3
 8003912:	0011      	movs	r1, r2
 8003914:	0018      	movs	r0, r3
 8003916:	f7ff ff5d 	bl	80037d4 <NVIC_SetPriority>
}
 800391a:	46c0      	nop			; (mov r8, r8)
 800391c:	46bd      	mov	sp, r7
 800391e:	b004      	add	sp, #16
 8003920:	bd80      	pop	{r7, pc}

08003922 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003922:	b580      	push	{r7, lr}
 8003924:	b082      	sub	sp, #8
 8003926:	af00      	add	r7, sp, #0
 8003928:	0002      	movs	r2, r0
 800392a:	1dfb      	adds	r3, r7, #7
 800392c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800392e:	1dfb      	adds	r3, r7, #7
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	b25b      	sxtb	r3, r3
 8003934:	0018      	movs	r0, r3
 8003936:	f7ff ff37 	bl	80037a8 <NVIC_EnableIRQ>
}
 800393a:	46c0      	nop			; (mov r8, r8)
 800393c:	46bd      	mov	sp, r7
 800393e:	b002      	add	sp, #8
 8003940:	bd80      	pop	{r7, pc}

08003942 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b082      	sub	sp, #8
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	0018      	movs	r0, r3
 800394e:	f7ff ffaf 	bl	80038b0 <SysTick_Config>
 8003952:	0003      	movs	r3, r0
}
 8003954:	0018      	movs	r0, r3
 8003956:	46bd      	mov	sp, r7
 8003958:	b002      	add	sp, #8
 800395a:	bd80      	pop	{r7, pc}

0800395c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e061      	b.n	8003a32 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a32      	ldr	r2, [pc, #200]	; (8003a3c <HAL_DMA_Init+0xe0>)
 8003974:	4694      	mov	ip, r2
 8003976:	4463      	add	r3, ip
 8003978:	2114      	movs	r1, #20
 800397a:	0018      	movs	r0, r3
 800397c:	f7fc fbc4 	bl	8000108 <__udivsi3>
 8003980:	0003      	movs	r3, r0
 8003982:	009a      	lsls	r2, r3, #2
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a2d      	ldr	r2, [pc, #180]	; (8003a40 <HAL_DMA_Init+0xe4>)
 800398c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2225      	movs	r2, #37	; 0x25
 8003992:	2102      	movs	r1, #2
 8003994:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	4a28      	ldr	r2, [pc, #160]	; (8003a44 <HAL_DMA_Init+0xe8>)
 80039a2:	4013      	ands	r3, r2
 80039a4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80039ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	691b      	ldr	r3, [r3, #16]
 80039b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	689a      	ldr	r2, [r3, #8]
 80039e0:	2380      	movs	r3, #128	; 0x80
 80039e2:	01db      	lsls	r3, r3, #7
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d018      	beq.n	8003a1a <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80039e8:	4b17      	ldr	r3, [pc, #92]	; (8003a48 <HAL_DMA_Init+0xec>)
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f0:	211c      	movs	r1, #28
 80039f2:	400b      	ands	r3, r1
 80039f4:	210f      	movs	r1, #15
 80039f6:	4099      	lsls	r1, r3
 80039f8:	000b      	movs	r3, r1
 80039fa:	43d9      	mvns	r1, r3
 80039fc:	4b12      	ldr	r3, [pc, #72]	; (8003a48 <HAL_DMA_Init+0xec>)
 80039fe:	400a      	ands	r2, r1
 8003a00:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003a02:	4b11      	ldr	r3, [pc, #68]	; (8003a48 <HAL_DMA_Init+0xec>)
 8003a04:	6819      	ldr	r1, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685a      	ldr	r2, [r3, #4]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a0e:	201c      	movs	r0, #28
 8003a10:	4003      	ands	r3, r0
 8003a12:	409a      	lsls	r2, r3
 8003a14:	4b0c      	ldr	r3, [pc, #48]	; (8003a48 <HAL_DMA_Init+0xec>)
 8003a16:	430a      	orrs	r2, r1
 8003a18:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2225      	movs	r2, #37	; 0x25
 8003a24:	2101      	movs	r1, #1
 8003a26:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2224      	movs	r2, #36	; 0x24
 8003a2c:	2100      	movs	r1, #0
 8003a2e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	0018      	movs	r0, r3
 8003a34:	46bd      	mov	sp, r7
 8003a36:	b004      	add	sp, #16
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	46c0      	nop			; (mov r8, r8)
 8003a3c:	bffdfff8 	.word	0xbffdfff8
 8003a40:	40020000 	.word	0x40020000
 8003a44:	ffff800f 	.word	0xffff800f
 8003a48:	400200a8 	.word	0x400200a8

08003a4c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a54:	230f      	movs	r3, #15
 8003a56:	18fb      	adds	r3, r7, r3
 8003a58:	2200      	movs	r2, #0
 8003a5a:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2225      	movs	r2, #37	; 0x25
 8003a60:	5c9b      	ldrb	r3, [r3, r2]
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d007      	beq.n	8003a78 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2204      	movs	r2, #4
 8003a6c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003a6e:	230f      	movs	r3, #15
 8003a70:	18fb      	adds	r3, r7, r3
 8003a72:	2201      	movs	r2, #1
 8003a74:	701a      	strb	r2, [r3, #0]
 8003a76:	e02a      	b.n	8003ace <HAL_DMA_Abort_IT+0x82>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	210e      	movs	r1, #14
 8003a84:	438a      	bics	r2, r1
 8003a86:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2101      	movs	r1, #1
 8003a94:	438a      	bics	r2, r1
 8003a96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9c:	221c      	movs	r2, #28
 8003a9e:	401a      	ands	r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	4091      	lsls	r1, r2
 8003aa8:	000a      	movs	r2, r1
 8003aaa:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2225      	movs	r2, #37	; 0x25
 8003ab0:	2101      	movs	r1, #1
 8003ab2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2224      	movs	r2, #36	; 0x24
 8003ab8:	2100      	movs	r1, #0
 8003aba:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d004      	beq.n	8003ace <HAL_DMA_Abort_IT+0x82>
    {
      hdma->XferAbortCallback(hdma);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	0010      	movs	r0, r2
 8003acc:	4798      	blx	r3
    }
  }
  return status;
 8003ace:	230f      	movs	r3, #15
 8003ad0:	18fb      	adds	r3, r7, r3
 8003ad2:	781b      	ldrb	r3, [r3, #0]
}
 8003ad4:	0018      	movs	r0, r3
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	b004      	add	sp, #16
 8003ada:	bd80      	pop	{r7, pc}

08003adc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b084      	sub	sp, #16
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af8:	221c      	movs	r2, #28
 8003afa:	4013      	ands	r3, r2
 8003afc:	2204      	movs	r2, #4
 8003afe:	409a      	lsls	r2, r3
 8003b00:	0013      	movs	r3, r2
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	4013      	ands	r3, r2
 8003b06:	d026      	beq.n	8003b56 <HAL_DMA_IRQHandler+0x7a>
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2204      	movs	r2, #4
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	d022      	beq.n	8003b56 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2220      	movs	r2, #32
 8003b18:	4013      	ands	r3, r2
 8003b1a:	d107      	bne.n	8003b2c <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2104      	movs	r1, #4
 8003b28:	438a      	bics	r2, r1
 8003b2a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b30:	221c      	movs	r2, #28
 8003b32:	401a      	ands	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b38:	2104      	movs	r1, #4
 8003b3a:	4091      	lsls	r1, r2
 8003b3c:	000a      	movs	r2, r1
 8003b3e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d100      	bne.n	8003b4a <HAL_DMA_IRQHandler+0x6e>
 8003b48:	e071      	b.n	8003c2e <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	0010      	movs	r0, r2
 8003b52:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8003b54:	e06b      	b.n	8003c2e <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b5a:	221c      	movs	r2, #28
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	2202      	movs	r2, #2
 8003b60:	409a      	lsls	r2, r3
 8003b62:	0013      	movs	r3, r2
 8003b64:	68fa      	ldr	r2, [r7, #12]
 8003b66:	4013      	ands	r3, r2
 8003b68:	d02d      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0xea>
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	2202      	movs	r2, #2
 8003b6e:	4013      	ands	r3, r2
 8003b70:	d029      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2220      	movs	r2, #32
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	d10b      	bne.n	8003b96 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	210a      	movs	r1, #10
 8003b8a:	438a      	bics	r2, r1
 8003b8c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2225      	movs	r2, #37	; 0x25
 8003b92:	2101      	movs	r1, #1
 8003b94:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b9a:	221c      	movs	r2, #28
 8003b9c:	401a      	ands	r2, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba2:	2102      	movs	r1, #2
 8003ba4:	4091      	lsls	r1, r2
 8003ba6:	000a      	movs	r2, r1
 8003ba8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2224      	movs	r2, #36	; 0x24
 8003bae:	2100      	movs	r1, #0
 8003bb0:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d039      	beq.n	8003c2e <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	0010      	movs	r0, r2
 8003bc2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003bc4:	e033      	b.n	8003c2e <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bca:	221c      	movs	r2, #28
 8003bcc:	4013      	ands	r3, r2
 8003bce:	2208      	movs	r2, #8
 8003bd0:	409a      	lsls	r2, r3
 8003bd2:	0013      	movs	r3, r2
 8003bd4:	68fa      	ldr	r2, [r7, #12]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	d02a      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x154>
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	2208      	movs	r2, #8
 8003bde:	4013      	ands	r3, r2
 8003be0:	d026      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	210e      	movs	r1, #14
 8003bee:	438a      	bics	r2, r1
 8003bf0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf6:	221c      	movs	r2, #28
 8003bf8:	401a      	ands	r2, r3
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfe:	2101      	movs	r1, #1
 8003c00:	4091      	lsls	r1, r2
 8003c02:	000a      	movs	r2, r1
 8003c04:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2225      	movs	r2, #37	; 0x25
 8003c10:	2101      	movs	r1, #1
 8003c12:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2224      	movs	r2, #36	; 0x24
 8003c18:	2100      	movs	r1, #0
 8003c1a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d005      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	0010      	movs	r0, r2
 8003c2c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003c2e:	46c0      	nop			; (mov r8, r8)
 8003c30:	46c0      	nop			; (mov r8, r8)
}
 8003c32:	46bd      	mov	sp, r7
 8003c34:	b004      	add	sp, #16
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c46:	2300      	movs	r3, #0
 8003c48:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003c4e:	e155      	b.n	8003efc <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	2101      	movs	r1, #1
 8003c56:	697a      	ldr	r2, [r7, #20]
 8003c58:	4091      	lsls	r1, r2
 8003c5a:	000a      	movs	r2, r1
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d100      	bne.n	8003c68 <HAL_GPIO_Init+0x30>
 8003c66:	e146      	b.n	8003ef6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d003      	beq.n	8003c78 <HAL_GPIO_Init+0x40>
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	2b12      	cmp	r3, #18
 8003c76:	d123      	bne.n	8003cc0 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	08da      	lsrs	r2, r3, #3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	3208      	adds	r2, #8
 8003c80:	0092      	lsls	r2, r2, #2
 8003c82:	58d3      	ldr	r3, [r2, r3]
 8003c84:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	2207      	movs	r2, #7
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	220f      	movs	r2, #15
 8003c90:	409a      	lsls	r2, r3
 8003c92:	0013      	movs	r3, r2
 8003c94:	43da      	mvns	r2, r3
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	691a      	ldr	r2, [r3, #16]
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	2107      	movs	r1, #7
 8003ca4:	400b      	ands	r3, r1
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	409a      	lsls	r2, r3
 8003caa:	0013      	movs	r3, r2
 8003cac:	693a      	ldr	r2, [r7, #16]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	08da      	lsrs	r2, r3, #3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	3208      	adds	r2, #8
 8003cba:	0092      	lsls	r2, r2, #2
 8003cbc:	6939      	ldr	r1, [r7, #16]
 8003cbe:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d00b      	beq.n	8003ce0 <HAL_GPIO_Init+0xa8>
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d007      	beq.n	8003ce0 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003cd4:	2b11      	cmp	r3, #17
 8003cd6:	d003      	beq.n	8003ce0 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	2b12      	cmp	r3, #18
 8003cde:	d130      	bne.n	8003d42 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	2203      	movs	r2, #3
 8003cec:	409a      	lsls	r2, r3
 8003cee:	0013      	movs	r3, r2
 8003cf0:	43da      	mvns	r2, r3
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	68da      	ldr	r2, [r3, #12]
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	409a      	lsls	r2, r3
 8003d02:	0013      	movs	r3, r2
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	4313      	orrs	r3, r2
 8003d08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d16:	2201      	movs	r2, #1
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	409a      	lsls	r2, r3
 8003d1c:	0013      	movs	r3, r2
 8003d1e:	43da      	mvns	r2, r3
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	4013      	ands	r3, r2
 8003d24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	091b      	lsrs	r3, r3, #4
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	401a      	ands	r2, r3
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	409a      	lsls	r2, r3
 8003d34:	0013      	movs	r3, r2
 8003d36:	693a      	ldr	r2, [r7, #16]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	693a      	ldr	r2, [r7, #16]
 8003d40:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	005b      	lsls	r3, r3, #1
 8003d4c:	2203      	movs	r2, #3
 8003d4e:	409a      	lsls	r2, r3
 8003d50:	0013      	movs	r3, r2
 8003d52:	43da      	mvns	r2, r3
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	4013      	ands	r3, r2
 8003d58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	2203      	movs	r2, #3
 8003d60:	401a      	ands	r2, r3
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	005b      	lsls	r3, r3, #1
 8003d66:	409a      	lsls	r2, r3
 8003d68:	0013      	movs	r3, r2
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	693a      	ldr	r2, [r7, #16]
 8003d74:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	005b      	lsls	r3, r3, #1
 8003d80:	2203      	movs	r2, #3
 8003d82:	409a      	lsls	r2, r3
 8003d84:	0013      	movs	r3, r2
 8003d86:	43da      	mvns	r2, r3
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	409a      	lsls	r2, r3
 8003d98:	0013      	movs	r3, r2
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	693a      	ldr	r2, [r7, #16]
 8003da4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	685a      	ldr	r2, [r3, #4]
 8003daa:	2380      	movs	r3, #128	; 0x80
 8003dac:	055b      	lsls	r3, r3, #21
 8003dae:	4013      	ands	r3, r2
 8003db0:	d100      	bne.n	8003db4 <HAL_GPIO_Init+0x17c>
 8003db2:	e0a0      	b.n	8003ef6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003db4:	4b57      	ldr	r3, [pc, #348]	; (8003f14 <HAL_GPIO_Init+0x2dc>)
 8003db6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003db8:	4b56      	ldr	r3, [pc, #344]	; (8003f14 <HAL_GPIO_Init+0x2dc>)
 8003dba:	2101      	movs	r1, #1
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8003dc0:	4a55      	ldr	r2, [pc, #340]	; (8003f18 <HAL_GPIO_Init+0x2e0>)
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	089b      	lsrs	r3, r3, #2
 8003dc6:	3302      	adds	r3, #2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	589b      	ldr	r3, [r3, r2]
 8003dcc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	2203      	movs	r2, #3
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	220f      	movs	r2, #15
 8003dd8:	409a      	lsls	r2, r3
 8003dda:	0013      	movs	r3, r2
 8003ddc:	43da      	mvns	r2, r3
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	4013      	ands	r3, r2
 8003de2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	23a0      	movs	r3, #160	; 0xa0
 8003de8:	05db      	lsls	r3, r3, #23
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d01f      	beq.n	8003e2e <HAL_GPIO_Init+0x1f6>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a4a      	ldr	r2, [pc, #296]	; (8003f1c <HAL_GPIO_Init+0x2e4>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d019      	beq.n	8003e2a <HAL_GPIO_Init+0x1f2>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a49      	ldr	r2, [pc, #292]	; (8003f20 <HAL_GPIO_Init+0x2e8>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d013      	beq.n	8003e26 <HAL_GPIO_Init+0x1ee>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a48      	ldr	r2, [pc, #288]	; (8003f24 <HAL_GPIO_Init+0x2ec>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d00d      	beq.n	8003e22 <HAL_GPIO_Init+0x1ea>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a47      	ldr	r2, [pc, #284]	; (8003f28 <HAL_GPIO_Init+0x2f0>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d007      	beq.n	8003e1e <HAL_GPIO_Init+0x1e6>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a46      	ldr	r2, [pc, #280]	; (8003f2c <HAL_GPIO_Init+0x2f4>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d101      	bne.n	8003e1a <HAL_GPIO_Init+0x1e2>
 8003e16:	2305      	movs	r3, #5
 8003e18:	e00a      	b.n	8003e30 <HAL_GPIO_Init+0x1f8>
 8003e1a:	2306      	movs	r3, #6
 8003e1c:	e008      	b.n	8003e30 <HAL_GPIO_Init+0x1f8>
 8003e1e:	2304      	movs	r3, #4
 8003e20:	e006      	b.n	8003e30 <HAL_GPIO_Init+0x1f8>
 8003e22:	2303      	movs	r3, #3
 8003e24:	e004      	b.n	8003e30 <HAL_GPIO_Init+0x1f8>
 8003e26:	2302      	movs	r3, #2
 8003e28:	e002      	b.n	8003e30 <HAL_GPIO_Init+0x1f8>
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e000      	b.n	8003e30 <HAL_GPIO_Init+0x1f8>
 8003e2e:	2300      	movs	r3, #0
 8003e30:	697a      	ldr	r2, [r7, #20]
 8003e32:	2103      	movs	r1, #3
 8003e34:	400a      	ands	r2, r1
 8003e36:	0092      	lsls	r2, r2, #2
 8003e38:	4093      	lsls	r3, r2
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e40:	4935      	ldr	r1, [pc, #212]	; (8003f18 <HAL_GPIO_Init+0x2e0>)
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	089b      	lsrs	r3, r3, #2
 8003e46:	3302      	adds	r3, #2
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e4e:	4b38      	ldr	r3, [pc, #224]	; (8003f30 <HAL_GPIO_Init+0x2f8>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	43da      	mvns	r2, r3
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685a      	ldr	r2, [r3, #4]
 8003e62:	2380      	movs	r3, #128	; 0x80
 8003e64:	025b      	lsls	r3, r3, #9
 8003e66:	4013      	ands	r3, r2
 8003e68:	d003      	beq.n	8003e72 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8003e6a:	693a      	ldr	r2, [r7, #16]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003e72:	4b2f      	ldr	r3, [pc, #188]	; (8003f30 <HAL_GPIO_Init+0x2f8>)
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003e78:	4b2d      	ldr	r3, [pc, #180]	; (8003f30 <HAL_GPIO_Init+0x2f8>)
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	43da      	mvns	r2, r3
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	4013      	ands	r3, r2
 8003e86:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685a      	ldr	r2, [r3, #4]
 8003e8c:	2380      	movs	r3, #128	; 0x80
 8003e8e:	029b      	lsls	r3, r3, #10
 8003e90:	4013      	ands	r3, r2
 8003e92:	d003      	beq.n	8003e9c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003e9c:	4b24      	ldr	r3, [pc, #144]	; (8003f30 <HAL_GPIO_Init+0x2f8>)
 8003e9e:	693a      	ldr	r2, [r7, #16]
 8003ea0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ea2:	4b23      	ldr	r3, [pc, #140]	; (8003f30 <HAL_GPIO_Init+0x2f8>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	43da      	mvns	r2, r3
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	4013      	ands	r3, r2
 8003eb0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	685a      	ldr	r2, [r3, #4]
 8003eb6:	2380      	movs	r3, #128	; 0x80
 8003eb8:	035b      	lsls	r3, r3, #13
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d003      	beq.n	8003ec6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003ec6:	4b1a      	ldr	r3, [pc, #104]	; (8003f30 <HAL_GPIO_Init+0x2f8>)
 8003ec8:	693a      	ldr	r2, [r7, #16]
 8003eca:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003ecc:	4b18      	ldr	r3, [pc, #96]	; (8003f30 <HAL_GPIO_Init+0x2f8>)
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	43da      	mvns	r2, r3
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	4013      	ands	r3, r2
 8003eda:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685a      	ldr	r2, [r3, #4]
 8003ee0:	2380      	movs	r3, #128	; 0x80
 8003ee2:	039b      	lsls	r3, r3, #14
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	d003      	beq.n	8003ef0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003ee8:	693a      	ldr	r2, [r7, #16]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003ef0:	4b0f      	ldr	r3, [pc, #60]	; (8003f30 <HAL_GPIO_Init+0x2f8>)
 8003ef2:	693a      	ldr	r2, [r7, #16]
 8003ef4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	3301      	adds	r3, #1
 8003efa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	40da      	lsrs	r2, r3
 8003f04:	1e13      	subs	r3, r2, #0
 8003f06:	d000      	beq.n	8003f0a <HAL_GPIO_Init+0x2d2>
 8003f08:	e6a2      	b.n	8003c50 <HAL_GPIO_Init+0x18>
  }
}
 8003f0a:	46c0      	nop			; (mov r8, r8)
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	b006      	add	sp, #24
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	46c0      	nop			; (mov r8, r8)
 8003f14:	40021000 	.word	0x40021000
 8003f18:	40010000 	.word	0x40010000
 8003f1c:	50000400 	.word	0x50000400
 8003f20:	50000800 	.word	0x50000800
 8003f24:	50000c00 	.word	0x50000c00
 8003f28:	50001000 	.word	0x50001000
 8003f2c:	50001c00 	.word	0x50001c00
 8003f30:	40010400 	.word	0x40010400

08003f34 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	000a      	movs	r2, r1
 8003f3e:	1cbb      	adds	r3, r7, #2
 8003f40:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	1cba      	adds	r2, r7, #2
 8003f48:	8812      	ldrh	r2, [r2, #0]
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	d004      	beq.n	8003f58 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003f4e:	230f      	movs	r3, #15
 8003f50:	18fb      	adds	r3, r7, r3
 8003f52:	2201      	movs	r2, #1
 8003f54:	701a      	strb	r2, [r3, #0]
 8003f56:	e003      	b.n	8003f60 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f58:	230f      	movs	r3, #15
 8003f5a:	18fb      	adds	r3, r7, r3
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003f60:	230f      	movs	r3, #15
 8003f62:	18fb      	adds	r3, r7, r3
 8003f64:	781b      	ldrb	r3, [r3, #0]
}
 8003f66:	0018      	movs	r0, r3
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	b004      	add	sp, #16
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b082      	sub	sp, #8
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
 8003f76:	0008      	movs	r0, r1
 8003f78:	0011      	movs	r1, r2
 8003f7a:	1cbb      	adds	r3, r7, #2
 8003f7c:	1c02      	adds	r2, r0, #0
 8003f7e:	801a      	strh	r2, [r3, #0]
 8003f80:	1c7b      	adds	r3, r7, #1
 8003f82:	1c0a      	adds	r2, r1, #0
 8003f84:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8003f86:	1c7b      	adds	r3, r7, #1
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d004      	beq.n	8003f98 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f8e:	1cbb      	adds	r3, r7, #2
 8003f90:	881a      	ldrh	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003f96:	e003      	b.n	8003fa0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003f98:	1cbb      	adds	r3, r7, #2
 8003f9a:	881a      	ldrh	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003fa0:	46c0      	nop			; (mov r8, r8)
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	b002      	add	sp, #8
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b082      	sub	sp, #8
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	000a      	movs	r2, r1
 8003fb2:	1cbb      	adds	r3, r7, #2
 8003fb4:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	695a      	ldr	r2, [r3, #20]
 8003fba:	1cbb      	adds	r3, r7, #2
 8003fbc:	881b      	ldrh	r3, [r3, #0]
 8003fbe:	405a      	eors	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	615a      	str	r2, [r3, #20]
}
 8003fc4:	46c0      	nop			; (mov r8, r8)
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	b002      	add	sp, #8
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	0002      	movs	r2, r0
 8003fd4:	1dbb      	adds	r3, r7, #6
 8003fd6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8003fd8:	4b09      	ldr	r3, [pc, #36]	; (8004000 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003fda:	695b      	ldr	r3, [r3, #20]
 8003fdc:	1dba      	adds	r2, r7, #6
 8003fde:	8812      	ldrh	r2, [r2, #0]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	d008      	beq.n	8003ff6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003fe4:	4b06      	ldr	r3, [pc, #24]	; (8004000 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003fe6:	1dba      	adds	r2, r7, #6
 8003fe8:	8812      	ldrh	r2, [r2, #0]
 8003fea:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003fec:	1dbb      	adds	r3, r7, #6
 8003fee:	881b      	ldrh	r3, [r3, #0]
 8003ff0:	0018      	movs	r0, r3
 8003ff2:	f7fe fae9 	bl	80025c8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ff6:	46c0      	nop			; (mov r8, r8)
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	b002      	add	sp, #8
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	46c0      	nop			; (mov r8, r8)
 8004000:	40010400 	.word	0x40010400

08004004 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d101      	bne.n	8004016 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e06c      	b.n	80040f0 <HAL_LPTIM_Init+0xec>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	222e      	movs	r2, #46	; 0x2e
 800401a:	5c9b      	ldrb	r3, [r3, r2]
 800401c:	b2db      	uxtb	r3, r3
 800401e:	2b00      	cmp	r3, #0
 8004020:	d107      	bne.n	8004032 <HAL_LPTIM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	222d      	movs	r2, #45	; 0x2d
 8004026:	2100      	movs	r1, #0
 8004028:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	0018      	movs	r0, r3
 800402e:	f7fe fe71 	bl	8002d14 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	222e      	movs	r2, #46	; 0x2e
 8004036:	2102      	movs	r1, #2
 8004038:	5499      	strb	r1, [r3, r2]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	2b01      	cmp	r3, #1
 8004048:	d005      	beq.n	8004056 <HAL_LPTIM_Init+0x52>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800404e:	2380      	movs	r3, #128	; 0x80
 8004050:	041b      	lsls	r3, r3, #16
 8004052:	429a      	cmp	r2, r3
 8004054:	d103      	bne.n	800405e <HAL_LPTIM_Init+0x5a>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	221e      	movs	r2, #30
 800405a:	4393      	bics	r3, r2
 800405c:	60fb      	str	r3, [r7, #12]
  }
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	4a25      	ldr	r2, [pc, #148]	; (80040f8 <HAL_LPTIM_Init+0xf4>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d003      	beq.n	8004070 <HAL_LPTIM_Init+0x6c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	4a24      	ldr	r2, [pc, #144]	; (80040fc <HAL_LPTIM_Init+0xf8>)
 800406c:	4013      	ands	r3, r2
 800406e:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, CKPOL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	4a23      	ldr	r2, [pc, #140]	; (8004100 <HAL_LPTIM_Init+0xfc>)
 8004074:	4013      	ands	r3, r2
 8004076:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004080:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8004086:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 800408c:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8004092:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	4313      	orrs	r3, r2
 8004098:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d005      	beq.n	80040ae <HAL_LPTIM_Init+0xaa>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80040a6:	2380      	movs	r3, #128	; 0x80
 80040a8:	041b      	lsls	r3, r3, #16
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d107      	bne.n	80040be <HAL_LPTIM_Init+0xba>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80040b6:	4313      	orrs	r3, r2
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	60fb      	str	r3, [r7, #12]
  }

  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	4a0d      	ldr	r2, [pc, #52]	; (80040f8 <HAL_LPTIM_Init+0xf4>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d00a      	beq.n	80040de <HAL_LPTIM_Init+0xda>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80040d0:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 80040d6:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	4313      	orrs	r3, r2
 80040dc:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	222e      	movs	r2, #46	; 0x2e
 80040ea:	2101      	movs	r1, #1
 80040ec:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	0018      	movs	r0, r3
 80040f2:	46bd      	mov	sp, r7
 80040f4:	b004      	add	sp, #16
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	0000ffff 	.word	0x0000ffff
 80040fc:	ffff1f3f 	.word	0xffff1f3f
 8004100:	ff19f1f8 	.word	0xff19f1f8

08004104 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	222e      	movs	r2, #46	; 0x2e
 8004112:	2102      	movs	r1, #2
 8004114:	5499      	strb	r1, [r3, r2]

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT();
 8004116:	4b23      	ldr	r3, [pc, #140]	; (80041a4 <HAL_LPTIM_Counter_Start_IT+0xa0>)
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	4b22      	ldr	r3, [pc, #136]	; (80041a4 <HAL_LPTIM_Counter_Start_IT+0xa0>)
 800411c:	2180      	movs	r1, #128	; 0x80
 800411e:	0589      	lsls	r1, r1, #22
 8004120:	430a      	orrs	r2, r1
 8004122:	601a      	str	r2, [r3, #0]

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM) && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	2b01      	cmp	r3, #1
 800412a:	d00d      	beq.n	8004148 <HAL_LPTIM_Counter_Start_IT+0x44>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004130:	2380      	movs	r3, #128	; 0x80
 8004132:	041b      	lsls	r3, r3, #16
 8004134:	429a      	cmp	r2, r3
 8004136:	d107      	bne.n	8004148 <HAL_LPTIM_Counter_Start_IT+0x44>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	68da      	ldr	r2, [r3, #12]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4919      	ldr	r1, [pc, #100]	; (80041a8 <HAL_LPTIM_Counter_Start_IT+0xa4>)
 8004144:	400a      	ands	r2, r1
 8004146:	60da      	str	r2, [r3, #12]
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	689a      	ldr	r2, [r3, #8]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2110      	movs	r1, #16
 8004154:	430a      	orrs	r2, r1
 8004156:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	689a      	ldr	r2, [r3, #8]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2102      	movs	r1, #2
 8004164:	430a      	orrs	r2, r1
 8004166:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	691a      	ldr	r2, [r3, #16]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	2101      	movs	r1, #1
 8004174:	430a      	orrs	r2, r1
 8004176:	611a      	str	r2, [r3, #16]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	683a      	ldr	r2, [r7, #0]
 800417e:	619a      	str	r2, [r3, #24]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	691a      	ldr	r2, [r3, #16]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2104      	movs	r1, #4
 800418c:	430a      	orrs	r2, r1
 800418e:	611a      	str	r2, [r3, #16]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	222e      	movs	r2, #46	; 0x2e
 8004194:	2101      	movs	r1, #1
 8004196:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	0018      	movs	r0, r3
 800419c:	46bd      	mov	sp, r7
 800419e:	b002      	add	sp, #8
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	46c0      	nop			; (mov r8, r8)
 80041a4:	40010400 	.word	0x40010400
 80041a8:	fffff1ff 	.word	0xfffff1ff

080041ac <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	222e      	movs	r2, #46	; 0x2e
 80041b8:	2102      	movs	r1, #2
 80041ba:	5499      	strb	r1, [r3, r2]

  /* Disable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT();
 80041bc:	4b11      	ldr	r3, [pc, #68]	; (8004204 <HAL_LPTIM_Counter_Stop_IT+0x58>)
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	4b10      	ldr	r3, [pc, #64]	; (8004204 <HAL_LPTIM_Counter_Stop_IT+0x58>)
 80041c2:	4911      	ldr	r1, [pc, #68]	; (8004208 <HAL_LPTIM_Counter_Stop_IT+0x5c>)
 80041c4:	400a      	ands	r2, r1
 80041c6:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	0018      	movs	r0, r3
 80041cc:	f000 f8f0 	bl	80043b0 <LPTIM_Disable>

  /* Disable Autoreload write complete interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689a      	ldr	r2, [r3, #8]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2110      	movs	r1, #16
 80041dc:	438a      	bics	r2, r1
 80041de:	609a      	str	r2, [r3, #8]

  /* Disable Autoreload match interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	689a      	ldr	r2, [r3, #8]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2102      	movs	r1, #2
 80041ec:	438a      	bics	r2, r1
 80041ee:	609a      	str	r2, [r3, #8]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	222e      	movs	r2, #46	; 0x2e
 80041f4:	2101      	movs	r1, #1
 80041f6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80041f8:	2300      	movs	r3, #0
}
 80041fa:	0018      	movs	r0, r3
 80041fc:	46bd      	mov	sp, r7
 80041fe:	b002      	add	sp, #8
 8004200:	bd80      	pop	{r7, pc}
 8004202:	46c0      	nop			; (mov r8, r8)
 8004204:	40010400 	.word	0x40010400
 8004208:	dfffffff 	.word	0xdfffffff

0800420c <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2201      	movs	r2, #1
 800421c:	4013      	ands	r3, r2
 800421e:	2b01      	cmp	r3, #1
 8004220:	d10e      	bne.n	8004240 <HAL_LPTIM_IRQHandler+0x34>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	2201      	movs	r2, #1
 800422a:	4013      	ands	r3, r2
 800422c:	2b01      	cmp	r3, #1
 800422e:	d107      	bne.n	8004240 <HAL_LPTIM_IRQHandler+0x34>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2201      	movs	r2, #1
 8004236:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	0018      	movs	r0, r3
 800423c:	f000 f888 	bl	8004350 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2202      	movs	r2, #2
 8004248:	4013      	ands	r3, r2
 800424a:	2b02      	cmp	r3, #2
 800424c:	d10e      	bne.n	800426c <HAL_LPTIM_IRQHandler+0x60>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	2202      	movs	r2, #2
 8004256:	4013      	ands	r3, r2
 8004258:	2b02      	cmp	r3, #2
 800425a:	d107      	bne.n	800426c <HAL_LPTIM_IRQHandler+0x60>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2202      	movs	r2, #2
 8004262:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	0018      	movs	r0, r3
 8004268:	f7fe ff50 	bl	800310c <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2204      	movs	r2, #4
 8004274:	4013      	ands	r3, r2
 8004276:	2b04      	cmp	r3, #4
 8004278:	d10e      	bne.n	8004298 <HAL_LPTIM_IRQHandler+0x8c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	2204      	movs	r2, #4
 8004282:	4013      	ands	r3, r2
 8004284:	2b04      	cmp	r3, #4
 8004286:	d107      	bne.n	8004298 <HAL_LPTIM_IRQHandler+0x8c>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2204      	movs	r2, #4
 800428e:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	0018      	movs	r0, r3
 8004294:	f000 f864 	bl	8004360 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2208      	movs	r2, #8
 80042a0:	4013      	ands	r3, r2
 80042a2:	2b08      	cmp	r3, #8
 80042a4:	d10e      	bne.n	80042c4 <HAL_LPTIM_IRQHandler+0xb8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	2208      	movs	r2, #8
 80042ae:	4013      	ands	r3, r2
 80042b0:	2b08      	cmp	r3, #8
 80042b2:	d107      	bne.n	80042c4 <HAL_LPTIM_IRQHandler+0xb8>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2208      	movs	r2, #8
 80042ba:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	0018      	movs	r0, r3
 80042c0:	f000 f856 	bl	8004370 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	2210      	movs	r2, #16
 80042cc:	4013      	ands	r3, r2
 80042ce:	2b10      	cmp	r3, #16
 80042d0:	d10e      	bne.n	80042f0 <HAL_LPTIM_IRQHandler+0xe4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	2210      	movs	r2, #16
 80042da:	4013      	ands	r3, r2
 80042dc:	2b10      	cmp	r3, #16
 80042de:	d107      	bne.n	80042f0 <HAL_LPTIM_IRQHandler+0xe4>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2210      	movs	r2, #16
 80042e6:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	0018      	movs	r0, r3
 80042ec:	f000 f848 	bl	8004380 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2220      	movs	r2, #32
 80042f8:	4013      	ands	r3, r2
 80042fa:	2b20      	cmp	r3, #32
 80042fc:	d10e      	bne.n	800431c <HAL_LPTIM_IRQHandler+0x110>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	2220      	movs	r2, #32
 8004306:	4013      	ands	r3, r2
 8004308:	2b20      	cmp	r3, #32
 800430a:	d107      	bne.n	800431c <HAL_LPTIM_IRQHandler+0x110>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2220      	movs	r2, #32
 8004312:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	0018      	movs	r0, r3
 8004318:	f000 f83a 	bl	8004390 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2240      	movs	r2, #64	; 0x40
 8004324:	4013      	ands	r3, r2
 8004326:	2b40      	cmp	r3, #64	; 0x40
 8004328:	d10e      	bne.n	8004348 <HAL_LPTIM_IRQHandler+0x13c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	2240      	movs	r2, #64	; 0x40
 8004332:	4013      	ands	r3, r2
 8004334:	2b40      	cmp	r3, #64	; 0x40
 8004336:	d107      	bne.n	8004348 <HAL_LPTIM_IRQHandler+0x13c>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2240      	movs	r2, #64	; 0x40
 800433e:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	0018      	movs	r0, r3
 8004344:	f000 f82c 	bl	80043a0 <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8004348:	46c0      	nop			; (mov r8, r8)
 800434a:	46bd      	mov	sp, r7
 800434c:	b002      	add	sp, #8
 800434e:	bd80      	pop	{r7, pc}

08004350 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8004358:	46c0      	nop			; (mov r8, r8)
 800435a:	46bd      	mov	sp, r7
 800435c:	b002      	add	sp, #8
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b082      	sub	sp, #8
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8004368:	46c0      	nop			; (mov r8, r8)
 800436a:	46bd      	mov	sp, r7
 800436c:	b002      	add	sp, #8
 800436e:	bd80      	pop	{r7, pc}

08004370 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8004378:	46c0      	nop			; (mov r8, r8)
 800437a:	46bd      	mov	sp, r7
 800437c:	b002      	add	sp, #8
 800437e:	bd80      	pop	{r7, pc}

08004380 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b082      	sub	sp, #8
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8004388:	46c0      	nop			; (mov r8, r8)
 800438a:	46bd      	mov	sp, r7
 800438c:	b002      	add	sp, #8
 800438e:	bd80      	pop	{r7, pc}

08004390 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8004398:	46c0      	nop			; (mov r8, r8)
 800439a:	46bd      	mov	sp, r7
 800439c:	b002      	add	sp, #8
 800439e:	bd80      	pop	{r7, pc}

080043a0 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 80043a8:	46c0      	nop			; (mov r8, r8)
 80043aa:	46bd      	mov	sp, r7
 80043ac:	b002      	add	sp, #8
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *lptim)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b08a      	sub	sp, #40	; 0x28
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 80043b8:	2300      	movs	r3, #0
 80043ba:	627b      	str	r3, [r7, #36]	; 0x24
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80043bc:	b672      	cpsid	i

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)lptim->Instance)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	001a      	movs	r2, r3
 80043c4:	4b5e      	ldr	r3, [pc, #376]	; (8004540 <LPTIM_Disable+0x190>)
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d000      	beq.n	80043cc <LPTIM_Disable+0x1c>
     case LPTIM2_BASE:
       tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
       break;
#endif /* LPTIM2 */
     default:
       break;
 80043ca:	e006      	b.n	80043da <LPTIM_Disable+0x2a>
       tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 80043cc:	4b5d      	ldr	r3, [pc, #372]	; (8004544 <LPTIM_Disable+0x194>)
 80043ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043d0:	23c0      	movs	r3, #192	; 0xc0
 80043d2:	031b      	lsls	r3, r3, #12
 80043d4:	4013      	ands	r3, r2
 80043d6:	627b      	str	r3, [r7, #36]	; 0x24
       break;
 80043d8:	46c0      	nop			; (mov r8, r8)
  }

  /* Save LPTIM configuration registers */
  tmpIER = lptim->Instance->IER;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	623b      	str	r3, [r7, #32]
  tmpCFGR = lptim->Instance->CFGR;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	61fb      	str	r3, [r7, #28]
  tmpCMP = lptim->Instance->CMP;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	695b      	ldr	r3, [r3, #20]
 80043f0:	61bb      	str	r3, [r7, #24]
  tmpARR = lptim->Instance->ARR;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	699b      	ldr	r3, [r3, #24]
 80043f8:	617b      	str	r3, [r7, #20]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)lptim->Instance)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	001a      	movs	r2, r3
 8004400:	4b4f      	ldr	r3, [pc, #316]	; (8004540 <LPTIM_Disable+0x190>)
 8004402:	429a      	cmp	r2, r3
 8004404:	d000      	beq.n	8004408 <LPTIM_Disable+0x58>
       __HAL_RCC_LPTIM2_FORCE_RESET();
       __HAL_RCC_LPTIM2_RELEASE_RESET();
       break;
#endif /* LPTIM2 */
     default:
       break;
 8004406:	e00d      	b.n	8004424 <LPTIM_Disable+0x74>
       __HAL_RCC_LPTIM1_FORCE_RESET();
 8004408:	4b4e      	ldr	r3, [pc, #312]	; (8004544 <LPTIM_Disable+0x194>)
 800440a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800440c:	4b4d      	ldr	r3, [pc, #308]	; (8004544 <LPTIM_Disable+0x194>)
 800440e:	2180      	movs	r1, #128	; 0x80
 8004410:	0609      	lsls	r1, r1, #24
 8004412:	430a      	orrs	r2, r1
 8004414:	629a      	str	r2, [r3, #40]	; 0x28
       __HAL_RCC_LPTIM1_RELEASE_RESET();
 8004416:	4b4b      	ldr	r3, [pc, #300]	; (8004544 <LPTIM_Disable+0x194>)
 8004418:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800441a:	4b4a      	ldr	r3, [pc, #296]	; (8004544 <LPTIM_Disable+0x194>)
 800441c:	0052      	lsls	r2, r2, #1
 800441e:	0852      	lsrs	r2, r2, #1
 8004420:	629a      	str	r2, [r3, #40]	; 0x28
       break;
 8004422:	46c0      	nop			; (mov r8, r8)

  /*********** Restore LPTIM Config ***********/
  uint32_t Ref_Time;
  uint32_t Time_Elapsed;

  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d103      	bne.n	8004432 <LPTIM_Disable+0x82>
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d100      	bne.n	8004432 <LPTIM_Disable+0x82>
 8004430:	e070      	b.n	8004514 <LPTIM_Disable+0x164>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)lptim->Instance)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	001a      	movs	r2, r3
 8004438:	4b41      	ldr	r3, [pc, #260]	; (8004540 <LPTIM_Disable+0x190>)
 800443a:	429a      	cmp	r2, r3
 800443c:	d000      	beq.n	8004440 <LPTIM_Disable+0x90>
       case LPTIM2_BASE:
         __HAL_RCC_LPTIM2_CONFIG(0UL);
         break;
#endif /* LPTIM2 */
       default:
         break;
 800443e:	e006      	b.n	800444e <LPTIM_Disable+0x9e>
         __HAL_RCC_LPTIM1_CONFIG(0UL);
 8004440:	4b40      	ldr	r3, [pc, #256]	; (8004544 <LPTIM_Disable+0x194>)
 8004442:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004444:	4b3f      	ldr	r3, [pc, #252]	; (8004544 <LPTIM_Disable+0x194>)
 8004446:	4940      	ldr	r1, [pc, #256]	; (8004548 <LPTIM_Disable+0x198>)
 8004448:	400a      	ands	r2, r1
 800444a:	64da      	str	r2, [r3, #76]	; 0x4c
         break;
 800444c:	46c0      	nop			; (mov r8, r8)
    }

    if (tmpCMP != 0UL)
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d025      	beq.n	80044a0 <LPTIM_Disable+0xf0>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      lptim->Instance->CR |= LPTIM_CR_ENABLE;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	691a      	ldr	r2, [r3, #16]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2101      	movs	r1, #1
 8004460:	430a      	orrs	r2, r1
 8004462:	611a      	str	r2, [r3, #16]
      lptim->Instance->CMP = tmpCMP;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	69ba      	ldr	r2, [r7, #24]
 800446a:	615a      	str	r2, [r3, #20]
      /* Polling on CMP write ok status after above restore operation */
      Ref_Time = HAL_GetTick();
 800446c:	f7fe ff42 	bl	80032f4 <HAL_GetTick>
 8004470:	0003      	movs	r3, r0
 8004472:	613b      	str	r3, [r7, #16]
      do
      {
        Time_Elapsed = HAL_GetTick() - Ref_Time;
 8004474:	f7fe ff3e 	bl	80032f4 <HAL_GetTick>
 8004478:	0002      	movs	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	60fb      	str	r3, [r7, #12]
      } while ((!(__HAL_LPTIM_GET_FLAG(lptim, LPTIM_FLAG_CMPOK))) && (Time_Elapsed <= TIMEOUT));
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2208      	movs	r2, #8
 8004488:	4013      	ands	r3, r2
 800448a:	2b08      	cmp	r3, #8
 800448c:	d004      	beq.n	8004498 <LPTIM_Disable+0xe8>
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	23fa      	movs	r3, #250	; 0xfa
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	429a      	cmp	r2, r3
 8004496:	d9ed      	bls.n	8004474 <LPTIM_Disable+0xc4>

      __HAL_LPTIM_CLEAR_FLAG(lptim, LPTIM_FLAG_CMPOK);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2208      	movs	r2, #8
 800449e:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d025      	beq.n	80044f2 <LPTIM_Disable+0x142>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      lptim->Instance->CR |= LPTIM_CR_ENABLE;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	691a      	ldr	r2, [r3, #16]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2101      	movs	r1, #1
 80044b2:	430a      	orrs	r2, r1
 80044b4:	611a      	str	r2, [r3, #16]
      lptim->Instance->ARR = tmpARR;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	619a      	str	r2, [r3, #24]
      /* Polling on ARR write ok status after above restore operation */
      Ref_Time = HAL_GetTick();
 80044be:	f7fe ff19 	bl	80032f4 <HAL_GetTick>
 80044c2:	0003      	movs	r3, r0
 80044c4:	613b      	str	r3, [r7, #16]
      do
      {
        Time_Elapsed = HAL_GetTick() - Ref_Time;
 80044c6:	f7fe ff15 	bl	80032f4 <HAL_GetTick>
 80044ca:	0002      	movs	r2, r0
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	60fb      	str	r3, [r7, #12]
      } while ((!(__HAL_LPTIM_GET_FLAG(lptim, LPTIM_FLAG_ARROK))) && (Time_Elapsed <= TIMEOUT));
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2210      	movs	r2, #16
 80044da:	4013      	ands	r3, r2
 80044dc:	2b10      	cmp	r3, #16
 80044de:	d004      	beq.n	80044ea <LPTIM_Disable+0x13a>
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	23fa      	movs	r3, #250	; 0xfa
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d9ed      	bls.n	80044c6 <LPTIM_Disable+0x116>

      __HAL_LPTIM_CLEAR_FLAG(lptim, LPTIM_FLAG_ARROK);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2210      	movs	r2, #16
 80044f0:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)lptim->Instance)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	001a      	movs	r2, r3
 80044f8:	4b11      	ldr	r3, [pc, #68]	; (8004540 <LPTIM_Disable+0x190>)
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d000      	beq.n	8004500 <LPTIM_Disable+0x150>
       case LPTIM2_BASE:
         __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
         break;
#endif /* LPTIM2 */
       default:
         break;
 80044fe:	e00a      	b.n	8004516 <LPTIM_Disable+0x166>
         __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8004500:	4b10      	ldr	r3, [pc, #64]	; (8004544 <LPTIM_Disable+0x194>)
 8004502:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004504:	4a10      	ldr	r2, [pc, #64]	; (8004548 <LPTIM_Disable+0x198>)
 8004506:	4013      	ands	r3, r2
 8004508:	0019      	movs	r1, r3
 800450a:	4b0e      	ldr	r3, [pc, #56]	; (8004544 <LPTIM_Disable+0x194>)
 800450c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800450e:	430a      	orrs	r2, r1
 8004510:	64da      	str	r2, [r3, #76]	; 0x4c
         break;
 8004512:	e000      	b.n	8004516 <LPTIM_Disable+0x166>
    }
  }
 8004514:	46c0      	nop			; (mov r8, r8)

  /* Restore configuration registers (LPTIM should be disabled first) */
  lptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	691a      	ldr	r2, [r3, #16]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2101      	movs	r1, #1
 8004522:	438a      	bics	r2, r1
 8004524:	611a      	str	r2, [r3, #16]
  lptim->Instance->IER = tmpIER;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	6a3a      	ldr	r2, [r7, #32]
 800452c:	609a      	str	r2, [r3, #8]
  lptim->Instance->CFGR = tmpCFGR;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	69fa      	ldr	r2, [r7, #28]
 8004534:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8004536:	b662      	cpsie	i

  __enable_irq();
}
 8004538:	46c0      	nop			; (mov r8, r8)
 800453a:	46bd      	mov	sp, r7
 800453c:	b00a      	add	sp, #40	; 0x28
 800453e:	bd80      	pop	{r7, pc}
 8004540:	40007c00 	.word	0x40007c00
 8004544:	40021000 	.word	0x40021000
 8004548:	fff3ffff 	.word	0xfff3ffff

0800454c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8004550:	4b04      	ldr	r3, [pc, #16]	; (8004564 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	4b03      	ldr	r3, [pc, #12]	; (8004564 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004556:	2180      	movs	r1, #128	; 0x80
 8004558:	0049      	lsls	r1, r1, #1
 800455a:	430a      	orrs	r2, r1
 800455c:	601a      	str	r2, [r3, #0]
}
 800455e:	46c0      	nop			; (mov r8, r8)
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	40007000 	.word	0x40007000

08004568 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004568:	b5b0      	push	{r4, r5, r7, lr}
 800456a:	b08a      	sub	sp, #40	; 0x28
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d102      	bne.n	800457c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	f000 fbbc 	bl	8004cf4 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800457c:	4bc8      	ldr	r3, [pc, #800]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	220c      	movs	r2, #12
 8004582:	4013      	ands	r3, r2
 8004584:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004586:	4bc6      	ldr	r3, [pc, #792]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004588:	68da      	ldr	r2, [r3, #12]
 800458a:	2380      	movs	r3, #128	; 0x80
 800458c:	025b      	lsls	r3, r3, #9
 800458e:	4013      	ands	r3, r2
 8004590:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2201      	movs	r2, #1
 8004598:	4013      	ands	r3, r2
 800459a:	d100      	bne.n	800459e <HAL_RCC_OscConfig+0x36>
 800459c:	e07e      	b.n	800469c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	2b08      	cmp	r3, #8
 80045a2:	d007      	beq.n	80045b4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	2b0c      	cmp	r3, #12
 80045a8:	d112      	bne.n	80045d0 <HAL_RCC_OscConfig+0x68>
 80045aa:	69ba      	ldr	r2, [r7, #24]
 80045ac:	2380      	movs	r3, #128	; 0x80
 80045ae:	025b      	lsls	r3, r3, #9
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d10d      	bne.n	80045d0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045b4:	4bba      	ldr	r3, [pc, #744]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	2380      	movs	r3, #128	; 0x80
 80045ba:	029b      	lsls	r3, r3, #10
 80045bc:	4013      	ands	r3, r2
 80045be:	d100      	bne.n	80045c2 <HAL_RCC_OscConfig+0x5a>
 80045c0:	e06b      	b.n	800469a <HAL_RCC_OscConfig+0x132>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d167      	bne.n	800469a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	f000 fb92 	bl	8004cf4 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	2380      	movs	r3, #128	; 0x80
 80045d6:	025b      	lsls	r3, r3, #9
 80045d8:	429a      	cmp	r2, r3
 80045da:	d107      	bne.n	80045ec <HAL_RCC_OscConfig+0x84>
 80045dc:	4bb0      	ldr	r3, [pc, #704]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	4baf      	ldr	r3, [pc, #700]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80045e2:	2180      	movs	r1, #128	; 0x80
 80045e4:	0249      	lsls	r1, r1, #9
 80045e6:	430a      	orrs	r2, r1
 80045e8:	601a      	str	r2, [r3, #0]
 80045ea:	e027      	b.n	800463c <HAL_RCC_OscConfig+0xd4>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685a      	ldr	r2, [r3, #4]
 80045f0:	23a0      	movs	r3, #160	; 0xa0
 80045f2:	02db      	lsls	r3, r3, #11
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d10e      	bne.n	8004616 <HAL_RCC_OscConfig+0xae>
 80045f8:	4ba9      	ldr	r3, [pc, #676]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	4ba8      	ldr	r3, [pc, #672]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80045fe:	2180      	movs	r1, #128	; 0x80
 8004600:	02c9      	lsls	r1, r1, #11
 8004602:	430a      	orrs	r2, r1
 8004604:	601a      	str	r2, [r3, #0]
 8004606:	4ba6      	ldr	r3, [pc, #664]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	4ba5      	ldr	r3, [pc, #660]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 800460c:	2180      	movs	r1, #128	; 0x80
 800460e:	0249      	lsls	r1, r1, #9
 8004610:	430a      	orrs	r2, r1
 8004612:	601a      	str	r2, [r3, #0]
 8004614:	e012      	b.n	800463c <HAL_RCC_OscConfig+0xd4>
 8004616:	4ba2      	ldr	r3, [pc, #648]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	4ba1      	ldr	r3, [pc, #644]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 800461c:	49a1      	ldr	r1, [pc, #644]	; (80048a4 <HAL_RCC_OscConfig+0x33c>)
 800461e:	400a      	ands	r2, r1
 8004620:	601a      	str	r2, [r3, #0]
 8004622:	4b9f      	ldr	r3, [pc, #636]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	2380      	movs	r3, #128	; 0x80
 8004628:	025b      	lsls	r3, r3, #9
 800462a:	4013      	ands	r3, r2
 800462c:	60fb      	str	r3, [r7, #12]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	4b9b      	ldr	r3, [pc, #620]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	4b9a      	ldr	r3, [pc, #616]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004636:	499c      	ldr	r1, [pc, #624]	; (80048a8 <HAL_RCC_OscConfig+0x340>)
 8004638:	400a      	ands	r2, r1
 800463a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d015      	beq.n	8004670 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004644:	f7fe fe56 	bl	80032f4 <HAL_GetTick>
 8004648:	0003      	movs	r3, r0
 800464a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800464c:	e009      	b.n	8004662 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800464e:	f7fe fe51 	bl	80032f4 <HAL_GetTick>
 8004652:	0002      	movs	r2, r0
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	2b64      	cmp	r3, #100	; 0x64
 800465a:	d902      	bls.n	8004662 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	f000 fb49 	bl	8004cf4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004662:	4b8f      	ldr	r3, [pc, #572]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	2380      	movs	r3, #128	; 0x80
 8004668:	029b      	lsls	r3, r3, #10
 800466a:	4013      	ands	r3, r2
 800466c:	d0ef      	beq.n	800464e <HAL_RCC_OscConfig+0xe6>
 800466e:	e015      	b.n	800469c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004670:	f7fe fe40 	bl	80032f4 <HAL_GetTick>
 8004674:	0003      	movs	r3, r0
 8004676:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004678:	e008      	b.n	800468c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800467a:	f7fe fe3b 	bl	80032f4 <HAL_GetTick>
 800467e:	0002      	movs	r2, r0
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	2b64      	cmp	r3, #100	; 0x64
 8004686:	d901      	bls.n	800468c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	e333      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800468c:	4b84      	ldr	r3, [pc, #528]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	2380      	movs	r3, #128	; 0x80
 8004692:	029b      	lsls	r3, r3, #10
 8004694:	4013      	ands	r3, r2
 8004696:	d1f0      	bne.n	800467a <HAL_RCC_OscConfig+0x112>
 8004698:	e000      	b.n	800469c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800469a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2202      	movs	r2, #2
 80046a2:	4013      	ands	r3, r2
 80046a4:	d100      	bne.n	80046a8 <HAL_RCC_OscConfig+0x140>
 80046a6:	e098      	b.n	80047da <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80046ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b0:	2220      	movs	r2, #32
 80046b2:	4013      	ands	r3, r2
 80046b4:	d009      	beq.n	80046ca <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80046b6:	4b7a      	ldr	r3, [pc, #488]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	4b79      	ldr	r3, [pc, #484]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80046bc:	2120      	movs	r1, #32
 80046be:	430a      	orrs	r2, r1
 80046c0:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80046c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c4:	2220      	movs	r2, #32
 80046c6:	4393      	bics	r3, r2
 80046c8:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	2b04      	cmp	r3, #4
 80046ce:	d005      	beq.n	80046dc <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	2b0c      	cmp	r3, #12
 80046d4:	d13d      	bne.n	8004752 <HAL_RCC_OscConfig+0x1ea>
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d13a      	bne.n	8004752 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80046dc:	4b70      	ldr	r3, [pc, #448]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2204      	movs	r2, #4
 80046e2:	4013      	ands	r3, r2
 80046e4:	d004      	beq.n	80046f0 <HAL_RCC_OscConfig+0x188>
 80046e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d101      	bne.n	80046f0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e301      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046f0:	4b6b      	ldr	r3, [pc, #428]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	4a6d      	ldr	r2, [pc, #436]	; (80048ac <HAL_RCC_OscConfig+0x344>)
 80046f6:	4013      	ands	r3, r2
 80046f8:	0019      	movs	r1, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	021a      	lsls	r2, r3, #8
 8004700:	4b67      	ldr	r3, [pc, #412]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004702:	430a      	orrs	r2, r1
 8004704:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004706:	4b66      	ldr	r3, [pc, #408]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2209      	movs	r2, #9
 800470c:	4393      	bics	r3, r2
 800470e:	0019      	movs	r1, r3
 8004710:	4b63      	ldr	r3, [pc, #396]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004714:	430a      	orrs	r2, r1
 8004716:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004718:	f000 fc20 	bl	8004f5c <HAL_RCC_GetSysClockFreq>
 800471c:	0001      	movs	r1, r0
 800471e:	4b60      	ldr	r3, [pc, #384]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	091b      	lsrs	r3, r3, #4
 8004724:	220f      	movs	r2, #15
 8004726:	4013      	ands	r3, r2
 8004728:	4a61      	ldr	r2, [pc, #388]	; (80048b0 <HAL_RCC_OscConfig+0x348>)
 800472a:	5cd3      	ldrb	r3, [r2, r3]
 800472c:	000a      	movs	r2, r1
 800472e:	40da      	lsrs	r2, r3
 8004730:	4b60      	ldr	r3, [pc, #384]	; (80048b4 <HAL_RCC_OscConfig+0x34c>)
 8004732:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8004734:	2513      	movs	r5, #19
 8004736:	197c      	adds	r4, r7, r5
 8004738:	2000      	movs	r0, #0
 800473a:	f7fe fda5 	bl	8003288 <HAL_InitTick>
 800473e:	0003      	movs	r3, r0
 8004740:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004742:	197b      	adds	r3, r7, r5
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d047      	beq.n	80047da <HAL_RCC_OscConfig+0x272>
      {
        return status;
 800474a:	2313      	movs	r3, #19
 800474c:	18fb      	adds	r3, r7, r3
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	e2d0      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004754:	2b00      	cmp	r3, #0
 8004756:	d027      	beq.n	80047a8 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004758:	4b51      	ldr	r3, [pc, #324]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2209      	movs	r2, #9
 800475e:	4393      	bics	r3, r2
 8004760:	0019      	movs	r1, r3
 8004762:	4b4f      	ldr	r3, [pc, #316]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004764:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004766:	430a      	orrs	r2, r1
 8004768:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800476a:	f7fe fdc3 	bl	80032f4 <HAL_GetTick>
 800476e:	0003      	movs	r3, r0
 8004770:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004772:	e008      	b.n	8004786 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004774:	f7fe fdbe 	bl	80032f4 <HAL_GetTick>
 8004778:	0002      	movs	r2, r0
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	2b02      	cmp	r3, #2
 8004780:	d901      	bls.n	8004786 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e2b6      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004786:	4b46      	ldr	r3, [pc, #280]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2204      	movs	r2, #4
 800478c:	4013      	ands	r3, r2
 800478e:	d0f1      	beq.n	8004774 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004790:	4b43      	ldr	r3, [pc, #268]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	4a45      	ldr	r2, [pc, #276]	; (80048ac <HAL_RCC_OscConfig+0x344>)
 8004796:	4013      	ands	r3, r2
 8004798:	0019      	movs	r1, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	021a      	lsls	r2, r3, #8
 80047a0:	4b3f      	ldr	r3, [pc, #252]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80047a2:	430a      	orrs	r2, r1
 80047a4:	605a      	str	r2, [r3, #4]
 80047a6:	e018      	b.n	80047da <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047a8:	4b3d      	ldr	r3, [pc, #244]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	4b3c      	ldr	r3, [pc, #240]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80047ae:	2101      	movs	r1, #1
 80047b0:	438a      	bics	r2, r1
 80047b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b4:	f7fe fd9e 	bl	80032f4 <HAL_GetTick>
 80047b8:	0003      	movs	r3, r0
 80047ba:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80047bc:	e008      	b.n	80047d0 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047be:	f7fe fd99 	bl	80032f4 <HAL_GetTick>
 80047c2:	0002      	movs	r2, r0
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	1ad3      	subs	r3, r2, r3
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d901      	bls.n	80047d0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e291      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80047d0:	4b33      	ldr	r3, [pc, #204]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2204      	movs	r2, #4
 80047d6:	4013      	ands	r3, r2
 80047d8:	d1f1      	bne.n	80047be <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2210      	movs	r2, #16
 80047e0:	4013      	ands	r3, r2
 80047e2:	d100      	bne.n	80047e6 <HAL_RCC_OscConfig+0x27e>
 80047e4:	e09f      	b.n	8004926 <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d13f      	bne.n	800486c <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80047ec:	4b2c      	ldr	r3, [pc, #176]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	2380      	movs	r3, #128	; 0x80
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	4013      	ands	r3, r2
 80047f6:	d005      	beq.n	8004804 <HAL_RCC_OscConfig+0x29c>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	69db      	ldr	r3, [r3, #28]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d101      	bne.n	8004804 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e277      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004804:	4b26      	ldr	r3, [pc, #152]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	4a2b      	ldr	r2, [pc, #172]	; (80048b8 <HAL_RCC_OscConfig+0x350>)
 800480a:	4013      	ands	r3, r2
 800480c:	0019      	movs	r1, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004812:	4b23      	ldr	r3, [pc, #140]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004814:	430a      	orrs	r2, r1
 8004816:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004818:	4b21      	ldr	r3, [pc, #132]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	021b      	lsls	r3, r3, #8
 800481e:	0a19      	lsrs	r1, r3, #8
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a1b      	ldr	r3, [r3, #32]
 8004824:	061a      	lsls	r2, r3, #24
 8004826:	4b1e      	ldr	r3, [pc, #120]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004828:	430a      	orrs	r2, r1
 800482a:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004830:	0b5b      	lsrs	r3, r3, #13
 8004832:	3301      	adds	r3, #1
 8004834:	2280      	movs	r2, #128	; 0x80
 8004836:	0212      	lsls	r2, r2, #8
 8004838:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800483a:	4b19      	ldr	r3, [pc, #100]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	091b      	lsrs	r3, r3, #4
 8004840:	210f      	movs	r1, #15
 8004842:	400b      	ands	r3, r1
 8004844:	491a      	ldr	r1, [pc, #104]	; (80048b0 <HAL_RCC_OscConfig+0x348>)
 8004846:	5ccb      	ldrb	r3, [r1, r3]
 8004848:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800484a:	4b1a      	ldr	r3, [pc, #104]	; (80048b4 <HAL_RCC_OscConfig+0x34c>)
 800484c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 800484e:	2513      	movs	r5, #19
 8004850:	197c      	adds	r4, r7, r5
 8004852:	2000      	movs	r0, #0
 8004854:	f7fe fd18 	bl	8003288 <HAL_InitTick>
 8004858:	0003      	movs	r3, r0
 800485a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800485c:	197b      	adds	r3, r7, r5
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d060      	beq.n	8004926 <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 8004864:	2313      	movs	r3, #19
 8004866:	18fb      	adds	r3, r7, r3
 8004868:	781b      	ldrb	r3, [r3, #0]
 800486a:	e243      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	69db      	ldr	r3, [r3, #28]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d03e      	beq.n	80048f2 <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004874:	4b0a      	ldr	r3, [pc, #40]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	4b09      	ldr	r3, [pc, #36]	; (80048a0 <HAL_RCC_OscConfig+0x338>)
 800487a:	2180      	movs	r1, #128	; 0x80
 800487c:	0049      	lsls	r1, r1, #1
 800487e:	430a      	orrs	r2, r1
 8004880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004882:	f7fe fd37 	bl	80032f4 <HAL_GetTick>
 8004886:	0003      	movs	r3, r0
 8004888:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800488a:	e017      	b.n	80048bc <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800488c:	f7fe fd32 	bl	80032f4 <HAL_GetTick>
 8004890:	0002      	movs	r2, r0
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	2b02      	cmp	r3, #2
 8004898:	d910      	bls.n	80048bc <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e22a      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
 800489e:	46c0      	nop			; (mov r8, r8)
 80048a0:	40021000 	.word	0x40021000
 80048a4:	fffeffff 	.word	0xfffeffff
 80048a8:	fffbffff 	.word	0xfffbffff
 80048ac:	ffffe0ff 	.word	0xffffe0ff
 80048b0:	080082a0 	.word	0x080082a0
 80048b4:	20000054 	.word	0x20000054
 80048b8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80048bc:	4bc6      	ldr	r3, [pc, #792]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	2380      	movs	r3, #128	; 0x80
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	4013      	ands	r3, r2
 80048c6:	d0e1      	beq.n	800488c <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048c8:	4bc3      	ldr	r3, [pc, #780]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	4ac3      	ldr	r2, [pc, #780]	; (8004bdc <HAL_RCC_OscConfig+0x674>)
 80048ce:	4013      	ands	r3, r2
 80048d0:	0019      	movs	r1, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048d6:	4bc0      	ldr	r3, [pc, #768]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 80048d8:	430a      	orrs	r2, r1
 80048da:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048dc:	4bbe      	ldr	r3, [pc, #760]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	021b      	lsls	r3, r3, #8
 80048e2:	0a19      	lsrs	r1, r3, #8
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a1b      	ldr	r3, [r3, #32]
 80048e8:	061a      	lsls	r2, r3, #24
 80048ea:	4bbb      	ldr	r3, [pc, #748]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 80048ec:	430a      	orrs	r2, r1
 80048ee:	605a      	str	r2, [r3, #4]
 80048f0:	e019      	b.n	8004926 <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80048f2:	4bb9      	ldr	r3, [pc, #740]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	4bb8      	ldr	r3, [pc, #736]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 80048f8:	49b9      	ldr	r1, [pc, #740]	; (8004be0 <HAL_RCC_OscConfig+0x678>)
 80048fa:	400a      	ands	r2, r1
 80048fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048fe:	f7fe fcf9 	bl	80032f4 <HAL_GetTick>
 8004902:	0003      	movs	r3, r0
 8004904:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004908:	f7fe fcf4 	bl	80032f4 <HAL_GetTick>
 800490c:	0002      	movs	r2, r0
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e1ec      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800491a:	4baf      	ldr	r3, [pc, #700]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	2380      	movs	r3, #128	; 0x80
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	4013      	ands	r3, r2
 8004924:	d1f0      	bne.n	8004908 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	2208      	movs	r2, #8
 800492c:	4013      	ands	r3, r2
 800492e:	d036      	beq.n	800499e <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	695b      	ldr	r3, [r3, #20]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d019      	beq.n	800496c <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004938:	4ba7      	ldr	r3, [pc, #668]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 800493a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800493c:	4ba6      	ldr	r3, [pc, #664]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 800493e:	2101      	movs	r1, #1
 8004940:	430a      	orrs	r2, r1
 8004942:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004944:	f7fe fcd6 	bl	80032f4 <HAL_GetTick>
 8004948:	0003      	movs	r3, r0
 800494a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800494c:	e008      	b.n	8004960 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800494e:	f7fe fcd1 	bl	80032f4 <HAL_GetTick>
 8004952:	0002      	movs	r2, r0
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	2b02      	cmp	r3, #2
 800495a:	d901      	bls.n	8004960 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	e1c9      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004960:	4b9d      	ldr	r3, [pc, #628]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004964:	2202      	movs	r2, #2
 8004966:	4013      	ands	r3, r2
 8004968:	d0f1      	beq.n	800494e <HAL_RCC_OscConfig+0x3e6>
 800496a:	e018      	b.n	800499e <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800496c:	4b9a      	ldr	r3, [pc, #616]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 800496e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004970:	4b99      	ldr	r3, [pc, #612]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004972:	2101      	movs	r1, #1
 8004974:	438a      	bics	r2, r1
 8004976:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004978:	f7fe fcbc 	bl	80032f4 <HAL_GetTick>
 800497c:	0003      	movs	r3, r0
 800497e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004980:	e008      	b.n	8004994 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004982:	f7fe fcb7 	bl	80032f4 <HAL_GetTick>
 8004986:	0002      	movs	r2, r0
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	2b02      	cmp	r3, #2
 800498e:	d901      	bls.n	8004994 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8004990:	2303      	movs	r3, #3
 8004992:	e1af      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004994:	4b90      	ldr	r3, [pc, #576]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004996:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004998:	2202      	movs	r2, #2
 800499a:	4013      	ands	r3, r2
 800499c:	d1f1      	bne.n	8004982 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2204      	movs	r2, #4
 80049a4:	4013      	ands	r3, r2
 80049a6:	d100      	bne.n	80049aa <HAL_RCC_OscConfig+0x442>
 80049a8:	e0af      	b.n	8004b0a <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049aa:	2323      	movs	r3, #35	; 0x23
 80049ac:	18fb      	adds	r3, r7, r3
 80049ae:	2200      	movs	r2, #0
 80049b0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049b2:	4b89      	ldr	r3, [pc, #548]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 80049b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049b6:	2380      	movs	r3, #128	; 0x80
 80049b8:	055b      	lsls	r3, r3, #21
 80049ba:	4013      	ands	r3, r2
 80049bc:	d10a      	bne.n	80049d4 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049be:	4b86      	ldr	r3, [pc, #536]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 80049c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049c2:	4b85      	ldr	r3, [pc, #532]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 80049c4:	2180      	movs	r1, #128	; 0x80
 80049c6:	0549      	lsls	r1, r1, #21
 80049c8:	430a      	orrs	r2, r1
 80049ca:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80049cc:	2323      	movs	r3, #35	; 0x23
 80049ce:	18fb      	adds	r3, r7, r3
 80049d0:	2201      	movs	r2, #1
 80049d2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049d4:	4b83      	ldr	r3, [pc, #524]	; (8004be4 <HAL_RCC_OscConfig+0x67c>)
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	2380      	movs	r3, #128	; 0x80
 80049da:	005b      	lsls	r3, r3, #1
 80049dc:	4013      	ands	r3, r2
 80049de:	d11a      	bne.n	8004a16 <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049e0:	4b80      	ldr	r3, [pc, #512]	; (8004be4 <HAL_RCC_OscConfig+0x67c>)
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	4b7f      	ldr	r3, [pc, #508]	; (8004be4 <HAL_RCC_OscConfig+0x67c>)
 80049e6:	2180      	movs	r1, #128	; 0x80
 80049e8:	0049      	lsls	r1, r1, #1
 80049ea:	430a      	orrs	r2, r1
 80049ec:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049ee:	f7fe fc81 	bl	80032f4 <HAL_GetTick>
 80049f2:	0003      	movs	r3, r0
 80049f4:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f6:	e008      	b.n	8004a0a <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049f8:	f7fe fc7c 	bl	80032f4 <HAL_GetTick>
 80049fc:	0002      	movs	r2, r0
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b64      	cmp	r3, #100	; 0x64
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e174      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a0a:	4b76      	ldr	r3, [pc, #472]	; (8004be4 <HAL_RCC_OscConfig+0x67c>)
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	2380      	movs	r3, #128	; 0x80
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	4013      	ands	r3, r2
 8004a14:	d0f0      	beq.n	80049f8 <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	689a      	ldr	r2, [r3, #8]
 8004a1a:	2380      	movs	r3, #128	; 0x80
 8004a1c:	005b      	lsls	r3, r3, #1
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d107      	bne.n	8004a32 <HAL_RCC_OscConfig+0x4ca>
 8004a22:	4b6d      	ldr	r3, [pc, #436]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a24:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004a26:	4b6c      	ldr	r3, [pc, #432]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a28:	2180      	movs	r1, #128	; 0x80
 8004a2a:	0049      	lsls	r1, r1, #1
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	651a      	str	r2, [r3, #80]	; 0x50
 8004a30:	e031      	b.n	8004a96 <HAL_RCC_OscConfig+0x52e>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d10c      	bne.n	8004a54 <HAL_RCC_OscConfig+0x4ec>
 8004a3a:	4b67      	ldr	r3, [pc, #412]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004a3e:	4b66      	ldr	r3, [pc, #408]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a40:	4967      	ldr	r1, [pc, #412]	; (8004be0 <HAL_RCC_OscConfig+0x678>)
 8004a42:	400a      	ands	r2, r1
 8004a44:	651a      	str	r2, [r3, #80]	; 0x50
 8004a46:	4b64      	ldr	r3, [pc, #400]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004a4a:	4b63      	ldr	r3, [pc, #396]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a4c:	4966      	ldr	r1, [pc, #408]	; (8004be8 <HAL_RCC_OscConfig+0x680>)
 8004a4e:	400a      	ands	r2, r1
 8004a50:	651a      	str	r2, [r3, #80]	; 0x50
 8004a52:	e020      	b.n	8004a96 <HAL_RCC_OscConfig+0x52e>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689a      	ldr	r2, [r3, #8]
 8004a58:	23a0      	movs	r3, #160	; 0xa0
 8004a5a:	00db      	lsls	r3, r3, #3
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d10e      	bne.n	8004a7e <HAL_RCC_OscConfig+0x516>
 8004a60:	4b5d      	ldr	r3, [pc, #372]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a62:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004a64:	4b5c      	ldr	r3, [pc, #368]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a66:	2180      	movs	r1, #128	; 0x80
 8004a68:	00c9      	lsls	r1, r1, #3
 8004a6a:	430a      	orrs	r2, r1
 8004a6c:	651a      	str	r2, [r3, #80]	; 0x50
 8004a6e:	4b5a      	ldr	r3, [pc, #360]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004a72:	4b59      	ldr	r3, [pc, #356]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a74:	2180      	movs	r1, #128	; 0x80
 8004a76:	0049      	lsls	r1, r1, #1
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	651a      	str	r2, [r3, #80]	; 0x50
 8004a7c:	e00b      	b.n	8004a96 <HAL_RCC_OscConfig+0x52e>
 8004a7e:	4b56      	ldr	r3, [pc, #344]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004a82:	4b55      	ldr	r3, [pc, #340]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a84:	4956      	ldr	r1, [pc, #344]	; (8004be0 <HAL_RCC_OscConfig+0x678>)
 8004a86:	400a      	ands	r2, r1
 8004a88:	651a      	str	r2, [r3, #80]	; 0x50
 8004a8a:	4b53      	ldr	r3, [pc, #332]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a8c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004a8e:	4b52      	ldr	r3, [pc, #328]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004a90:	4955      	ldr	r1, [pc, #340]	; (8004be8 <HAL_RCC_OscConfig+0x680>)
 8004a92:	400a      	ands	r2, r1
 8004a94:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d015      	beq.n	8004aca <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a9e:	f7fe fc29 	bl	80032f4 <HAL_GetTick>
 8004aa2:	0003      	movs	r3, r0
 8004aa4:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004aa6:	e009      	b.n	8004abc <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004aa8:	f7fe fc24 	bl	80032f4 <HAL_GetTick>
 8004aac:	0002      	movs	r2, r0
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	4a4e      	ldr	r2, [pc, #312]	; (8004bec <HAL_RCC_OscConfig+0x684>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d901      	bls.n	8004abc <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e11b      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004abc:	4b46      	ldr	r3, [pc, #280]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004abe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004ac0:	2380      	movs	r3, #128	; 0x80
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	d0ef      	beq.n	8004aa8 <HAL_RCC_OscConfig+0x540>
 8004ac8:	e014      	b.n	8004af4 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aca:	f7fe fc13 	bl	80032f4 <HAL_GetTick>
 8004ace:	0003      	movs	r3, r0
 8004ad0:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004ad2:	e009      	b.n	8004ae8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ad4:	f7fe fc0e 	bl	80032f4 <HAL_GetTick>
 8004ad8:	0002      	movs	r2, r0
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	4a43      	ldr	r2, [pc, #268]	; (8004bec <HAL_RCC_OscConfig+0x684>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d901      	bls.n	8004ae8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	e105      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004ae8:	4b3b      	ldr	r3, [pc, #236]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004aea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004aec:	2380      	movs	r3, #128	; 0x80
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	4013      	ands	r3, r2
 8004af2:	d1ef      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004af4:	2323      	movs	r3, #35	; 0x23
 8004af6:	18fb      	adds	r3, r7, r3
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	d105      	bne.n	8004b0a <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004afe:	4b36      	ldr	r3, [pc, #216]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004b00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b02:	4b35      	ldr	r3, [pc, #212]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004b04:	493a      	ldr	r1, [pc, #232]	; (8004bf0 <HAL_RCC_OscConfig+0x688>)
 8004b06:	400a      	ands	r2, r1
 8004b08:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	4013      	ands	r3, r2
 8004b12:	d049      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	699b      	ldr	r3, [r3, #24]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d026      	beq.n	8004b6a <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004b1c:	4b2e      	ldr	r3, [pc, #184]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004b1e:	689a      	ldr	r2, [r3, #8]
 8004b20:	4b2d      	ldr	r3, [pc, #180]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004b22:	2101      	movs	r1, #1
 8004b24:	430a      	orrs	r2, r1
 8004b26:	609a      	str	r2, [r3, #8]
 8004b28:	4b2b      	ldr	r3, [pc, #172]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004b2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b2c:	4b2a      	ldr	r3, [pc, #168]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004b2e:	2101      	movs	r1, #1
 8004b30:	430a      	orrs	r2, r1
 8004b32:	635a      	str	r2, [r3, #52]	; 0x34
 8004b34:	4b2f      	ldr	r3, [pc, #188]	; (8004bf4 <HAL_RCC_OscConfig+0x68c>)
 8004b36:	6a1a      	ldr	r2, [r3, #32]
 8004b38:	4b2e      	ldr	r3, [pc, #184]	; (8004bf4 <HAL_RCC_OscConfig+0x68c>)
 8004b3a:	2180      	movs	r1, #128	; 0x80
 8004b3c:	0189      	lsls	r1, r1, #6
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b42:	f7fe fbd7 	bl	80032f4 <HAL_GetTick>
 8004b46:	0003      	movs	r3, r0
 8004b48:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004b4a:	e008      	b.n	8004b5e <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b4c:	f7fe fbd2 	bl	80032f4 <HAL_GetTick>
 8004b50:	0002      	movs	r2, r0
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e0ca      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004b5e:	4b1e      	ldr	r3, [pc, #120]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	2202      	movs	r2, #2
 8004b64:	4013      	ands	r3, r2
 8004b66:	d0f1      	beq.n	8004b4c <HAL_RCC_OscConfig+0x5e4>
 8004b68:	e01e      	b.n	8004ba8 <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004b6a:	4b1b      	ldr	r3, [pc, #108]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004b6c:	689a      	ldr	r2, [r3, #8]
 8004b6e:	4b1a      	ldr	r3, [pc, #104]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004b70:	2101      	movs	r1, #1
 8004b72:	438a      	bics	r2, r1
 8004b74:	609a      	str	r2, [r3, #8]
 8004b76:	4b1f      	ldr	r3, [pc, #124]	; (8004bf4 <HAL_RCC_OscConfig+0x68c>)
 8004b78:	6a1a      	ldr	r2, [r3, #32]
 8004b7a:	4b1e      	ldr	r3, [pc, #120]	; (8004bf4 <HAL_RCC_OscConfig+0x68c>)
 8004b7c:	491e      	ldr	r1, [pc, #120]	; (8004bf8 <HAL_RCC_OscConfig+0x690>)
 8004b7e:	400a      	ands	r2, r1
 8004b80:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b82:	f7fe fbb7 	bl	80032f4 <HAL_GetTick>
 8004b86:	0003      	movs	r3, r0
 8004b88:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004b8a:	e008      	b.n	8004b9e <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b8c:	f7fe fbb2 	bl	80032f4 <HAL_GetTick>
 8004b90:	0002      	movs	r2, r0
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d901      	bls.n	8004b9e <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e0aa      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004b9e:	4b0e      	ldr	r3, [pc, #56]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	d1f1      	bne.n	8004b8c <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d100      	bne.n	8004bb2 <HAL_RCC_OscConfig+0x64a>
 8004bb0:	e09f      	b.n	8004cf2 <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	2b0c      	cmp	r3, #12
 8004bb6:	d100      	bne.n	8004bba <HAL_RCC_OscConfig+0x652>
 8004bb8:	e078      	b.n	8004cac <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d159      	bne.n	8004c76 <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bc2:	4b05      	ldr	r3, [pc, #20]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	4b04      	ldr	r3, [pc, #16]	; (8004bd8 <HAL_RCC_OscConfig+0x670>)
 8004bc8:	490c      	ldr	r1, [pc, #48]	; (8004bfc <HAL_RCC_OscConfig+0x694>)
 8004bca:	400a      	ands	r2, r1
 8004bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bce:	f7fe fb91 	bl	80032f4 <HAL_GetTick>
 8004bd2:	0003      	movs	r3, r0
 8004bd4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004bd6:	e01c      	b.n	8004c12 <HAL_RCC_OscConfig+0x6aa>
 8004bd8:	40021000 	.word	0x40021000
 8004bdc:	ffff1fff 	.word	0xffff1fff
 8004be0:	fffffeff 	.word	0xfffffeff
 8004be4:	40007000 	.word	0x40007000
 8004be8:	fffffbff 	.word	0xfffffbff
 8004bec:	00001388 	.word	0x00001388
 8004bf0:	efffffff 	.word	0xefffffff
 8004bf4:	40010000 	.word	0x40010000
 8004bf8:	ffffdfff 	.word	0xffffdfff
 8004bfc:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c00:	f7fe fb78 	bl	80032f4 <HAL_GetTick>
 8004c04:	0002      	movs	r2, r0
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d901      	bls.n	8004c12 <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e070      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004c12:	4b3a      	ldr	r3, [pc, #232]	; (8004cfc <HAL_RCC_OscConfig+0x794>)
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	2380      	movs	r3, #128	; 0x80
 8004c18:	049b      	lsls	r3, r3, #18
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	d1f0      	bne.n	8004c00 <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c1e:	4b37      	ldr	r3, [pc, #220]	; (8004cfc <HAL_RCC_OscConfig+0x794>)
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	4a37      	ldr	r2, [pc, #220]	; (8004d00 <HAL_RCC_OscConfig+0x798>)
 8004c24:	4013      	ands	r3, r2
 8004c26:	0019      	movs	r1, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c30:	431a      	orrs	r2, r3
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c36:	431a      	orrs	r2, r3
 8004c38:	4b30      	ldr	r3, [pc, #192]	; (8004cfc <HAL_RCC_OscConfig+0x794>)
 8004c3a:	430a      	orrs	r2, r1
 8004c3c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c3e:	4b2f      	ldr	r3, [pc, #188]	; (8004cfc <HAL_RCC_OscConfig+0x794>)
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	4b2e      	ldr	r3, [pc, #184]	; (8004cfc <HAL_RCC_OscConfig+0x794>)
 8004c44:	2180      	movs	r1, #128	; 0x80
 8004c46:	0449      	lsls	r1, r1, #17
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c4c:	f7fe fb52 	bl	80032f4 <HAL_GetTick>
 8004c50:	0003      	movs	r3, r0
 8004c52:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004c54:	e008      	b.n	8004c68 <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c56:	f7fe fb4d 	bl	80032f4 <HAL_GetTick>
 8004c5a:	0002      	movs	r2, r0
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d901      	bls.n	8004c68 <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e045      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004c68:	4b24      	ldr	r3, [pc, #144]	; (8004cfc <HAL_RCC_OscConfig+0x794>)
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	2380      	movs	r3, #128	; 0x80
 8004c6e:	049b      	lsls	r3, r3, #18
 8004c70:	4013      	ands	r3, r2
 8004c72:	d0f0      	beq.n	8004c56 <HAL_RCC_OscConfig+0x6ee>
 8004c74:	e03d      	b.n	8004cf2 <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c76:	4b21      	ldr	r3, [pc, #132]	; (8004cfc <HAL_RCC_OscConfig+0x794>)
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	4b20      	ldr	r3, [pc, #128]	; (8004cfc <HAL_RCC_OscConfig+0x794>)
 8004c7c:	4921      	ldr	r1, [pc, #132]	; (8004d04 <HAL_RCC_OscConfig+0x79c>)
 8004c7e:	400a      	ands	r2, r1
 8004c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c82:	f7fe fb37 	bl	80032f4 <HAL_GetTick>
 8004c86:	0003      	movs	r3, r0
 8004c88:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004c8a:	e008      	b.n	8004c9e <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c8c:	f7fe fb32 	bl	80032f4 <HAL_GetTick>
 8004c90:	0002      	movs	r2, r0
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	2b02      	cmp	r3, #2
 8004c98:	d901      	bls.n	8004c9e <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e02a      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004c9e:	4b17      	ldr	r3, [pc, #92]	; (8004cfc <HAL_RCC_OscConfig+0x794>)
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	2380      	movs	r3, #128	; 0x80
 8004ca4:	049b      	lsls	r3, r3, #18
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	d1f0      	bne.n	8004c8c <HAL_RCC_OscConfig+0x724>
 8004caa:	e022      	b.n	8004cf2 <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d101      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e01d      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004cb8:	4b10      	ldr	r3, [pc, #64]	; (8004cfc <HAL_RCC_OscConfig+0x794>)
 8004cba:	68db      	ldr	r3, [r3, #12]
 8004cbc:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cbe:	69ba      	ldr	r2, [r7, #24]
 8004cc0:	2380      	movs	r3, #128	; 0x80
 8004cc2:	025b      	lsls	r3, r3, #9
 8004cc4:	401a      	ands	r2, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d10f      	bne.n	8004cee <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004cce:	69ba      	ldr	r2, [r7, #24]
 8004cd0:	23f0      	movs	r3, #240	; 0xf0
 8004cd2:	039b      	lsls	r3, r3, #14
 8004cd4:	401a      	ands	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d107      	bne.n	8004cee <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004cde:	69ba      	ldr	r2, [r7, #24]
 8004ce0:	23c0      	movs	r3, #192	; 0xc0
 8004ce2:	041b      	lsls	r3, r3, #16
 8004ce4:	401a      	ands	r2, r3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d001      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e000      	b.n	8004cf4 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 8004cf2:	2300      	movs	r3, #0
}
 8004cf4:	0018      	movs	r0, r3
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	b00a      	add	sp, #40	; 0x28
 8004cfa:	bdb0      	pop	{r4, r5, r7, pc}
 8004cfc:	40021000 	.word	0x40021000
 8004d00:	ff02ffff 	.word	0xff02ffff
 8004d04:	feffffff 	.word	0xfeffffff

08004d08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d08:	b5b0      	push	{r4, r5, r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d101      	bne.n	8004d1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e10d      	b.n	8004f38 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d1c:	4b88      	ldr	r3, [pc, #544]	; (8004f40 <HAL_RCC_ClockConfig+0x238>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2201      	movs	r2, #1
 8004d22:	4013      	ands	r3, r2
 8004d24:	683a      	ldr	r2, [r7, #0]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d911      	bls.n	8004d4e <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d2a:	4b85      	ldr	r3, [pc, #532]	; (8004f40 <HAL_RCC_ClockConfig+0x238>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	4393      	bics	r3, r2
 8004d32:	0019      	movs	r1, r3
 8004d34:	4b82      	ldr	r3, [pc, #520]	; (8004f40 <HAL_RCC_ClockConfig+0x238>)
 8004d36:	683a      	ldr	r2, [r7, #0]
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d3c:	4b80      	ldr	r3, [pc, #512]	; (8004f40 <HAL_RCC_ClockConfig+0x238>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	2201      	movs	r2, #1
 8004d42:	4013      	ands	r3, r2
 8004d44:	683a      	ldr	r2, [r7, #0]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d001      	beq.n	8004d4e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e0f4      	b.n	8004f38 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2202      	movs	r2, #2
 8004d54:	4013      	ands	r3, r2
 8004d56:	d009      	beq.n	8004d6c <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d58:	4b7a      	ldr	r3, [pc, #488]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	22f0      	movs	r2, #240	; 0xf0
 8004d5e:	4393      	bics	r3, r2
 8004d60:	0019      	movs	r1, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	689a      	ldr	r2, [r3, #8]
 8004d66:	4b77      	ldr	r3, [pc, #476]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2201      	movs	r2, #1
 8004d72:	4013      	ands	r3, r2
 8004d74:	d100      	bne.n	8004d78 <HAL_RCC_ClockConfig+0x70>
 8004d76:	e089      	b.n	8004e8c <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d107      	bne.n	8004d90 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004d80:	4b70      	ldr	r3, [pc, #448]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	2380      	movs	r3, #128	; 0x80
 8004d86:	029b      	lsls	r3, r3, #10
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d120      	bne.n	8004dce <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e0d3      	b.n	8004f38 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	2b03      	cmp	r3, #3
 8004d96:	d107      	bne.n	8004da8 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004d98:	4b6a      	ldr	r3, [pc, #424]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	2380      	movs	r3, #128	; 0x80
 8004d9e:	049b      	lsls	r3, r3, #18
 8004da0:	4013      	ands	r3, r2
 8004da2:	d114      	bne.n	8004dce <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e0c7      	b.n	8004f38 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d106      	bne.n	8004dbe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004db0:	4b64      	ldr	r3, [pc, #400]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	2204      	movs	r2, #4
 8004db6:	4013      	ands	r3, r2
 8004db8:	d109      	bne.n	8004dce <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e0bc      	b.n	8004f38 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004dbe:	4b61      	ldr	r3, [pc, #388]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	2380      	movs	r3, #128	; 0x80
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	d101      	bne.n	8004dce <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e0b4      	b.n	8004f38 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dce:	4b5d      	ldr	r3, [pc, #372]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	2203      	movs	r2, #3
 8004dd4:	4393      	bics	r3, r2
 8004dd6:	0019      	movs	r1, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	685a      	ldr	r2, [r3, #4]
 8004ddc:	4b59      	ldr	r3, [pc, #356]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004dde:	430a      	orrs	r2, r1
 8004de0:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004de2:	f7fe fa87 	bl	80032f4 <HAL_GetTick>
 8004de6:	0003      	movs	r3, r0
 8004de8:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d111      	bne.n	8004e16 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004df2:	e009      	b.n	8004e08 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004df4:	f7fe fa7e 	bl	80032f4 <HAL_GetTick>
 8004df8:	0002      	movs	r2, r0
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	4a52      	ldr	r2, [pc, #328]	; (8004f48 <HAL_RCC_ClockConfig+0x240>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d901      	bls.n	8004e08 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e097      	b.n	8004f38 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004e08:	4b4e      	ldr	r3, [pc, #312]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	220c      	movs	r2, #12
 8004e0e:	4013      	ands	r3, r2
 8004e10:	2b08      	cmp	r3, #8
 8004e12:	d1ef      	bne.n	8004df4 <HAL_RCC_ClockConfig+0xec>
 8004e14:	e03a      	b.n	8004e8c <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	2b03      	cmp	r3, #3
 8004e1c:	d111      	bne.n	8004e42 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e1e:	e009      	b.n	8004e34 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e20:	f7fe fa68 	bl	80032f4 <HAL_GetTick>
 8004e24:	0002      	movs	r2, r0
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	4a47      	ldr	r2, [pc, #284]	; (8004f48 <HAL_RCC_ClockConfig+0x240>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d901      	bls.n	8004e34 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e081      	b.n	8004f38 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e34:	4b43      	ldr	r3, [pc, #268]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	220c      	movs	r2, #12
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	2b0c      	cmp	r3, #12
 8004e3e:	d1ef      	bne.n	8004e20 <HAL_RCC_ClockConfig+0x118>
 8004e40:	e024      	b.n	8004e8c <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d11b      	bne.n	8004e82 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e4a:	e009      	b.n	8004e60 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e4c:	f7fe fa52 	bl	80032f4 <HAL_GetTick>
 8004e50:	0002      	movs	r2, r0
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	4a3c      	ldr	r2, [pc, #240]	; (8004f48 <HAL_RCC_ClockConfig+0x240>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d901      	bls.n	8004e60 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e06b      	b.n	8004f38 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e60:	4b38      	ldr	r3, [pc, #224]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	220c      	movs	r2, #12
 8004e66:	4013      	ands	r3, r2
 8004e68:	2b04      	cmp	r3, #4
 8004e6a:	d1ef      	bne.n	8004e4c <HAL_RCC_ClockConfig+0x144>
 8004e6c:	e00e      	b.n	8004e8c <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e6e:	f7fe fa41 	bl	80032f4 <HAL_GetTick>
 8004e72:	0002      	movs	r2, r0
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	4a33      	ldr	r2, [pc, #204]	; (8004f48 <HAL_RCC_ClockConfig+0x240>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d901      	bls.n	8004e82 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8004e7e:	2303      	movs	r3, #3
 8004e80:	e05a      	b.n	8004f38 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004e82:	4b30      	ldr	r3, [pc, #192]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	220c      	movs	r2, #12
 8004e88:	4013      	ands	r3, r2
 8004e8a:	d1f0      	bne.n	8004e6e <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e8c:	4b2c      	ldr	r3, [pc, #176]	; (8004f40 <HAL_RCC_ClockConfig+0x238>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2201      	movs	r2, #1
 8004e92:	4013      	ands	r3, r2
 8004e94:	683a      	ldr	r2, [r7, #0]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d211      	bcs.n	8004ebe <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e9a:	4b29      	ldr	r3, [pc, #164]	; (8004f40 <HAL_RCC_ClockConfig+0x238>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	4393      	bics	r3, r2
 8004ea2:	0019      	movs	r1, r3
 8004ea4:	4b26      	ldr	r3, [pc, #152]	; (8004f40 <HAL_RCC_ClockConfig+0x238>)
 8004ea6:	683a      	ldr	r2, [r7, #0]
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eac:	4b24      	ldr	r3, [pc, #144]	; (8004f40 <HAL_RCC_ClockConfig+0x238>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	683a      	ldr	r2, [r7, #0]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d001      	beq.n	8004ebe <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e03c      	b.n	8004f38 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2204      	movs	r2, #4
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	d009      	beq.n	8004edc <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ec8:	4b1e      	ldr	r3, [pc, #120]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	4a1f      	ldr	r2, [pc, #124]	; (8004f4c <HAL_RCC_ClockConfig+0x244>)
 8004ece:	4013      	ands	r3, r2
 8004ed0:	0019      	movs	r1, r3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	68da      	ldr	r2, [r3, #12]
 8004ed6:	4b1b      	ldr	r3, [pc, #108]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2208      	movs	r2, #8
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	d00a      	beq.n	8004efc <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004ee6:	4b17      	ldr	r3, [pc, #92]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	4a19      	ldr	r2, [pc, #100]	; (8004f50 <HAL_RCC_ClockConfig+0x248>)
 8004eec:	4013      	ands	r3, r2
 8004eee:	0019      	movs	r1, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	00da      	lsls	r2, r3, #3
 8004ef6:	4b13      	ldr	r3, [pc, #76]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004efc:	f000 f82e 	bl	8004f5c <HAL_RCC_GetSysClockFreq>
 8004f00:	0001      	movs	r1, r0
 8004f02:	4b10      	ldr	r3, [pc, #64]	; (8004f44 <HAL_RCC_ClockConfig+0x23c>)
 8004f04:	68db      	ldr	r3, [r3, #12]
 8004f06:	091b      	lsrs	r3, r3, #4
 8004f08:	220f      	movs	r2, #15
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	4a11      	ldr	r2, [pc, #68]	; (8004f54 <HAL_RCC_ClockConfig+0x24c>)
 8004f0e:	5cd3      	ldrb	r3, [r2, r3]
 8004f10:	000a      	movs	r2, r1
 8004f12:	40da      	lsrs	r2, r3
 8004f14:	4b10      	ldr	r3, [pc, #64]	; (8004f58 <HAL_RCC_ClockConfig+0x250>)
 8004f16:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8004f18:	250b      	movs	r5, #11
 8004f1a:	197c      	adds	r4, r7, r5
 8004f1c:	2000      	movs	r0, #0
 8004f1e:	f7fe f9b3 	bl	8003288 <HAL_InitTick>
 8004f22:	0003      	movs	r3, r0
 8004f24:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004f26:	197b      	adds	r3, r7, r5
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d003      	beq.n	8004f36 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8004f2e:	230b      	movs	r3, #11
 8004f30:	18fb      	adds	r3, r7, r3
 8004f32:	781b      	ldrb	r3, [r3, #0]
 8004f34:	e000      	b.n	8004f38 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	0018      	movs	r0, r3
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	b004      	add	sp, #16
 8004f3e:	bdb0      	pop	{r4, r5, r7, pc}
 8004f40:	40022000 	.word	0x40022000
 8004f44:	40021000 	.word	0x40021000
 8004f48:	00001388 	.word	0x00001388
 8004f4c:	fffff8ff 	.word	0xfffff8ff
 8004f50:	ffffc7ff 	.word	0xffffc7ff
 8004f54:	080082a0 	.word	0x080082a0
 8004f58:	20000054 	.word	0x20000054

08004f5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b086      	sub	sp, #24
 8004f60:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004f62:	4b3b      	ldr	r3, [pc, #236]	; (8005050 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004f64:	68db      	ldr	r3, [r3, #12]
 8004f66:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	220c      	movs	r2, #12
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	2b08      	cmp	r3, #8
 8004f70:	d00e      	beq.n	8004f90 <HAL_RCC_GetSysClockFreq+0x34>
 8004f72:	2b0c      	cmp	r3, #12
 8004f74:	d00f      	beq.n	8004f96 <HAL_RCC_GetSysClockFreq+0x3a>
 8004f76:	2b04      	cmp	r3, #4
 8004f78:	d157      	bne.n	800502a <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004f7a:	4b35      	ldr	r3, [pc, #212]	; (8005050 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2210      	movs	r2, #16
 8004f80:	4013      	ands	r3, r2
 8004f82:	d002      	beq.n	8004f8a <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8004f84:	4b33      	ldr	r3, [pc, #204]	; (8005054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004f86:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004f88:	e05d      	b.n	8005046 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8004f8a:	4b33      	ldr	r3, [pc, #204]	; (8005058 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004f8c:	613b      	str	r3, [r7, #16]
      break;
 8004f8e:	e05a      	b.n	8005046 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004f90:	4b32      	ldr	r3, [pc, #200]	; (800505c <HAL_RCC_GetSysClockFreq+0x100>)
 8004f92:	613b      	str	r3, [r7, #16]
      break;
 8004f94:	e057      	b.n	8005046 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	0c9b      	lsrs	r3, r3, #18
 8004f9a:	220f      	movs	r2, #15
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	4a30      	ldr	r2, [pc, #192]	; (8005060 <HAL_RCC_GetSysClockFreq+0x104>)
 8004fa0:	5cd3      	ldrb	r3, [r2, r3]
 8004fa2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	0d9b      	lsrs	r3, r3, #22
 8004fa8:	2203      	movs	r2, #3
 8004faa:	4013      	ands	r3, r2
 8004fac:	3301      	adds	r3, #1
 8004fae:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fb0:	4b27      	ldr	r3, [pc, #156]	; (8005050 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004fb2:	68da      	ldr	r2, [r3, #12]
 8004fb4:	2380      	movs	r3, #128	; 0x80
 8004fb6:	025b      	lsls	r3, r3, #9
 8004fb8:	4013      	ands	r3, r2
 8004fba:	d00f      	beq.n	8004fdc <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8004fbc:	68b9      	ldr	r1, [r7, #8]
 8004fbe:	000a      	movs	r2, r1
 8004fc0:	0152      	lsls	r2, r2, #5
 8004fc2:	1a52      	subs	r2, r2, r1
 8004fc4:	0193      	lsls	r3, r2, #6
 8004fc6:	1a9b      	subs	r3, r3, r2
 8004fc8:	00db      	lsls	r3, r3, #3
 8004fca:	185b      	adds	r3, r3, r1
 8004fcc:	025b      	lsls	r3, r3, #9
 8004fce:	6879      	ldr	r1, [r7, #4]
 8004fd0:	0018      	movs	r0, r3
 8004fd2:	f7fb f899 	bl	8000108 <__udivsi3>
 8004fd6:	0003      	movs	r3, r0
 8004fd8:	617b      	str	r3, [r7, #20]
 8004fda:	e023      	b.n	8005024 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004fdc:	4b1c      	ldr	r3, [pc, #112]	; (8005050 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2210      	movs	r2, #16
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	d00f      	beq.n	8005006 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8004fe6:	68b9      	ldr	r1, [r7, #8]
 8004fe8:	000a      	movs	r2, r1
 8004fea:	0152      	lsls	r2, r2, #5
 8004fec:	1a52      	subs	r2, r2, r1
 8004fee:	0193      	lsls	r3, r2, #6
 8004ff0:	1a9b      	subs	r3, r3, r2
 8004ff2:	00db      	lsls	r3, r3, #3
 8004ff4:	185b      	adds	r3, r3, r1
 8004ff6:	021b      	lsls	r3, r3, #8
 8004ff8:	6879      	ldr	r1, [r7, #4]
 8004ffa:	0018      	movs	r0, r3
 8004ffc:	f7fb f884 	bl	8000108 <__udivsi3>
 8005000:	0003      	movs	r3, r0
 8005002:	617b      	str	r3, [r7, #20]
 8005004:	e00e      	b.n	8005024 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8005006:	68b9      	ldr	r1, [r7, #8]
 8005008:	000a      	movs	r2, r1
 800500a:	0152      	lsls	r2, r2, #5
 800500c:	1a52      	subs	r2, r2, r1
 800500e:	0193      	lsls	r3, r2, #6
 8005010:	1a9b      	subs	r3, r3, r2
 8005012:	00db      	lsls	r3, r3, #3
 8005014:	185b      	adds	r3, r3, r1
 8005016:	029b      	lsls	r3, r3, #10
 8005018:	6879      	ldr	r1, [r7, #4]
 800501a:	0018      	movs	r0, r3
 800501c:	f7fb f874 	bl	8000108 <__udivsi3>
 8005020:	0003      	movs	r3, r0
 8005022:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	613b      	str	r3, [r7, #16]
      break;
 8005028:	e00d      	b.n	8005046 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800502a:	4b09      	ldr	r3, [pc, #36]	; (8005050 <HAL_RCC_GetSysClockFreq+0xf4>)
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	0b5b      	lsrs	r3, r3, #13
 8005030:	2207      	movs	r2, #7
 8005032:	4013      	ands	r3, r2
 8005034:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	3301      	adds	r3, #1
 800503a:	2280      	movs	r2, #128	; 0x80
 800503c:	0212      	lsls	r2, r2, #8
 800503e:	409a      	lsls	r2, r3
 8005040:	0013      	movs	r3, r2
 8005042:	613b      	str	r3, [r7, #16]
      break;
 8005044:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005046:	693b      	ldr	r3, [r7, #16]
}
 8005048:	0018      	movs	r0, r3
 800504a:	46bd      	mov	sp, r7
 800504c:	b006      	add	sp, #24
 800504e:	bd80      	pop	{r7, pc}
 8005050:	40021000 	.word	0x40021000
 8005054:	003d0900 	.word	0x003d0900
 8005058:	00f42400 	.word	0x00f42400
 800505c:	007a1200 	.word	0x007a1200
 8005060:	080082b0 	.word	0x080082b0

08005064 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	2220      	movs	r2, #32
 8005072:	4013      	ands	r3, r2
 8005074:	d106      	bne.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	2380      	movs	r3, #128	; 0x80
 800507c:	011b      	lsls	r3, r3, #4
 800507e:	4013      	ands	r3, r2
 8005080:	d100      	bne.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8005082:	e0dd      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8005084:	2317      	movs	r3, #23
 8005086:	18fb      	adds	r3, r7, r3
 8005088:	2200      	movs	r2, #0
 800508a:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800508c:	4ba4      	ldr	r3, [pc, #656]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800508e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005090:	2380      	movs	r3, #128	; 0x80
 8005092:	055b      	lsls	r3, r3, #21
 8005094:	4013      	ands	r3, r2
 8005096:	d10a      	bne.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005098:	4ba1      	ldr	r3, [pc, #644]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800509a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800509c:	4ba0      	ldr	r3, [pc, #640]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800509e:	2180      	movs	r1, #128	; 0x80
 80050a0:	0549      	lsls	r1, r1, #21
 80050a2:	430a      	orrs	r2, r1
 80050a4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80050a6:	2317      	movs	r3, #23
 80050a8:	18fb      	adds	r3, r7, r3
 80050aa:	2201      	movs	r2, #1
 80050ac:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ae:	4b9d      	ldr	r3, [pc, #628]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	2380      	movs	r3, #128	; 0x80
 80050b4:	005b      	lsls	r3, r3, #1
 80050b6:	4013      	ands	r3, r2
 80050b8:	d11a      	bne.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050ba:	4b9a      	ldr	r3, [pc, #616]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	4b99      	ldr	r3, [pc, #612]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80050c0:	2180      	movs	r1, #128	; 0x80
 80050c2:	0049      	lsls	r1, r1, #1
 80050c4:	430a      	orrs	r2, r1
 80050c6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050c8:	f7fe f914 	bl	80032f4 <HAL_GetTick>
 80050cc:	0003      	movs	r3, r0
 80050ce:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050d0:	e008      	b.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050d2:	f7fe f90f 	bl	80032f4 <HAL_GetTick>
 80050d6:	0002      	movs	r2, r0
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	2b64      	cmp	r3, #100	; 0x64
 80050de:	d901      	bls.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e118      	b.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050e4:	4b8f      	ldr	r3, [pc, #572]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	2380      	movs	r3, #128	; 0x80
 80050ea:	005b      	lsls	r3, r3, #1
 80050ec:	4013      	ands	r3, r2
 80050ee:	d0f0      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80050f0:	4b8b      	ldr	r3, [pc, #556]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	23c0      	movs	r3, #192	; 0xc0
 80050f6:	039b      	lsls	r3, r3, #14
 80050f8:	4013      	ands	r3, r2
 80050fa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	685a      	ldr	r2, [r3, #4]
 8005100:	23c0      	movs	r3, #192	; 0xc0
 8005102:	039b      	lsls	r3, r3, #14
 8005104:	4013      	ands	r3, r2
 8005106:	68fa      	ldr	r2, [r7, #12]
 8005108:	429a      	cmp	r2, r3
 800510a:	d107      	bne.n	800511c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	689a      	ldr	r2, [r3, #8]
 8005110:	23c0      	movs	r3, #192	; 0xc0
 8005112:	039b      	lsls	r3, r3, #14
 8005114:	4013      	ands	r3, r2
 8005116:	68fa      	ldr	r2, [r7, #12]
 8005118:	429a      	cmp	r2, r3
 800511a:	d013      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685a      	ldr	r2, [r3, #4]
 8005120:	23c0      	movs	r3, #192	; 0xc0
 8005122:	029b      	lsls	r3, r3, #10
 8005124:	401a      	ands	r2, r3
 8005126:	23c0      	movs	r3, #192	; 0xc0
 8005128:	029b      	lsls	r3, r3, #10
 800512a:	429a      	cmp	r2, r3
 800512c:	d10a      	bne.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800512e:	4b7c      	ldr	r3, [pc, #496]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	2380      	movs	r3, #128	; 0x80
 8005134:	029b      	lsls	r3, r3, #10
 8005136:	401a      	ands	r2, r3
 8005138:	2380      	movs	r3, #128	; 0x80
 800513a:	029b      	lsls	r3, r3, #10
 800513c:	429a      	cmp	r2, r3
 800513e:	d101      	bne.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e0e8      	b.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005144:	4b76      	ldr	r3, [pc, #472]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005146:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005148:	23c0      	movs	r3, #192	; 0xc0
 800514a:	029b      	lsls	r3, r3, #10
 800514c:	4013      	ands	r3, r2
 800514e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d049      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x186>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	23c0      	movs	r3, #192	; 0xc0
 800515c:	029b      	lsls	r3, r3, #10
 800515e:	4013      	ands	r3, r2
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	429a      	cmp	r2, r3
 8005164:	d004      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2220      	movs	r2, #32
 800516c:	4013      	ands	r3, r2
 800516e:	d10d      	bne.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689a      	ldr	r2, [r3, #8]
 8005174:	23c0      	movs	r3, #192	; 0xc0
 8005176:	029b      	lsls	r3, r3, #10
 8005178:	4013      	ands	r3, r2
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	429a      	cmp	r2, r3
 800517e:	d034      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	2380      	movs	r3, #128	; 0x80
 8005186:	011b      	lsls	r3, r3, #4
 8005188:	4013      	ands	r3, r2
 800518a:	d02e      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800518c:	4b64      	ldr	r3, [pc, #400]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800518e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005190:	4a65      	ldr	r2, [pc, #404]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005192:	4013      	ands	r3, r2
 8005194:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005196:	4b62      	ldr	r3, [pc, #392]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005198:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800519a:	4b61      	ldr	r3, [pc, #388]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800519c:	2180      	movs	r1, #128	; 0x80
 800519e:	0309      	lsls	r1, r1, #12
 80051a0:	430a      	orrs	r2, r1
 80051a2:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80051a4:	4b5e      	ldr	r3, [pc, #376]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80051a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80051a8:	4b5d      	ldr	r3, [pc, #372]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80051aa:	4960      	ldr	r1, [pc, #384]	; (800532c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80051ac:	400a      	ands	r2, r1
 80051ae:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80051b0:	4b5b      	ldr	r3, [pc, #364]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80051b2:	68fa      	ldr	r2, [r7, #12]
 80051b4:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	2380      	movs	r3, #128	; 0x80
 80051ba:	005b      	lsls	r3, r3, #1
 80051bc:	4013      	ands	r3, r2
 80051be:	d014      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051c0:	f7fe f898 	bl	80032f4 <HAL_GetTick>
 80051c4:	0003      	movs	r3, r0
 80051c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80051c8:	e009      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051ca:	f7fe f893 	bl	80032f4 <HAL_GetTick>
 80051ce:	0002      	movs	r2, r0
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	4a56      	ldr	r2, [pc, #344]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d901      	bls.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e09b      	b.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80051de:	4b50      	ldr	r3, [pc, #320]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80051e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80051e2:	2380      	movs	r3, #128	; 0x80
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	4013      	ands	r3, r2
 80051e8:	d0ef      	beq.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	685a      	ldr	r2, [r3, #4]
 80051ee:	23c0      	movs	r3, #192	; 0xc0
 80051f0:	029b      	lsls	r3, r3, #10
 80051f2:	401a      	ands	r2, r3
 80051f4:	23c0      	movs	r3, #192	; 0xc0
 80051f6:	029b      	lsls	r3, r3, #10
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d10c      	bne.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80051fc:	4b48      	ldr	r3, [pc, #288]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a4c      	ldr	r2, [pc, #304]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8005202:	4013      	ands	r3, r2
 8005204:	0019      	movs	r1, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	685a      	ldr	r2, [r3, #4]
 800520a:	23c0      	movs	r3, #192	; 0xc0
 800520c:	039b      	lsls	r3, r3, #14
 800520e:	401a      	ands	r2, r3
 8005210:	4b43      	ldr	r3, [pc, #268]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005212:	430a      	orrs	r2, r1
 8005214:	601a      	str	r2, [r3, #0]
 8005216:	4b42      	ldr	r3, [pc, #264]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005218:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	23c0      	movs	r3, #192	; 0xc0
 8005220:	029b      	lsls	r3, r3, #10
 8005222:	401a      	ands	r2, r3
 8005224:	4b3e      	ldr	r3, [pc, #248]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005226:	430a      	orrs	r2, r1
 8005228:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800522a:	2317      	movs	r3, #23
 800522c:	18fb      	adds	r3, r7, r3
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	2b01      	cmp	r3, #1
 8005232:	d105      	bne.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005234:	4b3a      	ldr	r3, [pc, #232]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005236:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005238:	4b39      	ldr	r3, [pc, #228]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800523a:	493f      	ldr	r1, [pc, #252]	; (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800523c:	400a      	ands	r2, r1
 800523e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	2201      	movs	r2, #1
 8005246:	4013      	ands	r3, r2
 8005248:	d009      	beq.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800524a:	4b35      	ldr	r3, [pc, #212]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800524c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800524e:	2203      	movs	r2, #3
 8005250:	4393      	bics	r3, r2
 8005252:	0019      	movs	r1, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	68da      	ldr	r2, [r3, #12]
 8005258:	4b31      	ldr	r3, [pc, #196]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800525a:	430a      	orrs	r2, r1
 800525c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2202      	movs	r2, #2
 8005264:	4013      	ands	r3, r2
 8005266:	d009      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005268:	4b2d      	ldr	r3, [pc, #180]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800526a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800526c:	220c      	movs	r2, #12
 800526e:	4393      	bics	r3, r2
 8005270:	0019      	movs	r1, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	691a      	ldr	r2, [r3, #16]
 8005276:	4b2a      	ldr	r3, [pc, #168]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005278:	430a      	orrs	r2, r1
 800527a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2204      	movs	r2, #4
 8005282:	4013      	ands	r3, r2
 8005284:	d009      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005286:	4b26      	ldr	r3, [pc, #152]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800528a:	4a2c      	ldr	r2, [pc, #176]	; (800533c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800528c:	4013      	ands	r3, r2
 800528e:	0019      	movs	r1, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	695a      	ldr	r2, [r3, #20]
 8005294:	4b22      	ldr	r3, [pc, #136]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005296:	430a      	orrs	r2, r1
 8005298:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2208      	movs	r2, #8
 80052a0:	4013      	ands	r3, r2
 80052a2:	d009      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80052a4:	4b1e      	ldr	r3, [pc, #120]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80052a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052a8:	4a25      	ldr	r2, [pc, #148]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80052aa:	4013      	ands	r3, r2
 80052ac:	0019      	movs	r1, r3
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	699a      	ldr	r2, [r3, #24]
 80052b2:	4b1b      	ldr	r3, [pc, #108]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80052b4:	430a      	orrs	r2, r1
 80052b6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	2380      	movs	r3, #128	; 0x80
 80052be:	005b      	lsls	r3, r3, #1
 80052c0:	4013      	ands	r3, r2
 80052c2:	d009      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80052c4:	4b16      	ldr	r3, [pc, #88]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80052c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052c8:	4a17      	ldr	r2, [pc, #92]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80052ca:	4013      	ands	r3, r2
 80052cc:	0019      	movs	r1, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	69da      	ldr	r2, [r3, #28]
 80052d2:	4b13      	ldr	r3, [pc, #76]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80052d4:	430a      	orrs	r2, r1
 80052d6:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2240      	movs	r2, #64	; 0x40
 80052de:	4013      	ands	r3, r2
 80052e0:	d009      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052e2:	4b0f      	ldr	r3, [pc, #60]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80052e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052e6:	4a17      	ldr	r2, [pc, #92]	; (8005344 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80052e8:	4013      	ands	r3, r2
 80052ea:	0019      	movs	r1, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80052f0:	4b0b      	ldr	r3, [pc, #44]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80052f2:	430a      	orrs	r2, r1
 80052f4:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2280      	movs	r2, #128	; 0x80
 80052fc:	4013      	ands	r3, r2
 80052fe:	d009      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005300:	4b07      	ldr	r3, [pc, #28]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005302:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005304:	4a10      	ldr	r2, [pc, #64]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005306:	4013      	ands	r3, r2
 8005308:	0019      	movs	r1, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a1a      	ldr	r2, [r3, #32]
 800530e:	4b04      	ldr	r3, [pc, #16]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005310:	430a      	orrs	r2, r1
 8005312:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	0018      	movs	r0, r3
 8005318:	46bd      	mov	sp, r7
 800531a:	b006      	add	sp, #24
 800531c:	bd80      	pop	{r7, pc}
 800531e:	46c0      	nop			; (mov r8, r8)
 8005320:	40021000 	.word	0x40021000
 8005324:	40007000 	.word	0x40007000
 8005328:	fffcffff 	.word	0xfffcffff
 800532c:	fff7ffff 	.word	0xfff7ffff
 8005330:	00001388 	.word	0x00001388
 8005334:	ffcfffff 	.word	0xffcfffff
 8005338:	efffffff 	.word	0xefffffff
 800533c:	fffff3ff 	.word	0xfffff3ff
 8005340:	ffffcfff 	.word	0xffffcfff
 8005344:	fbffffff 	.word	0xfbffffff
 8005348:	fff3ffff 	.word	0xfff3ffff

0800534c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d101      	bne.n	800535e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e08e      	b.n	800547c <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2221      	movs	r2, #33	; 0x21
 8005362:	5c9b      	ldrb	r3, [r3, r2]
 8005364:	b2db      	uxtb	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d107      	bne.n	800537a <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2220      	movs	r2, #32
 800536e:	2100      	movs	r1, #0
 8005370:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	0018      	movs	r0, r3
 8005376:	f7fd fced 	bl	8002d54 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2221      	movs	r2, #33	; 0x21
 800537e:	2102      	movs	r1, #2
 8005380:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	22ca      	movs	r2, #202	; 0xca
 8005388:	625a      	str	r2, [r3, #36]	; 0x24
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2253      	movs	r2, #83	; 0x53
 8005390:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	0018      	movs	r0, r3
 8005396:	f000 fcf4 	bl	8005d82 <RTC_EnterInitMode>
 800539a:	1e03      	subs	r3, r0, #0
 800539c:	d009      	beq.n	80053b2 <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	22ff      	movs	r2, #255	; 0xff
 80053a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2221      	movs	r2, #33	; 0x21
 80053aa:	2104      	movs	r1, #4
 80053ac:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e064      	b.n	800547c <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	689a      	ldr	r2, [r3, #8]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4931      	ldr	r1, [pc, #196]	; (8005484 <HAL_RTC_Init+0x138>)
 80053be:	400a      	ands	r2, r1
 80053c0:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	6899      	ldr	r1, [r3, #8]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	685a      	ldr	r2, [r3, #4]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	431a      	orrs	r2, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	699b      	ldr	r3, [r3, #24]
 80053d6:	431a      	orrs	r2, r3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	430a      	orrs	r2, r1
 80053de:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	68d2      	ldr	r2, [r2, #12]
 80053e8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	6919      	ldr	r1, [r3, #16]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	041a      	lsls	r2, r3, #16
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	430a      	orrs	r2, r1
 80053fc:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68da      	ldr	r2, [r3, #12]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2180      	movs	r1, #128	; 0x80
 800540a:	438a      	bics	r2, r1
 800540c:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2103      	movs	r1, #3
 800541a:	438a      	bics	r2, r1
 800541c:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	69da      	ldr	r2, [r3, #28]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	695b      	ldr	r3, [r3, #20]
 800542c:	431a      	orrs	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	430a      	orrs	r2, r1
 8005434:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	2220      	movs	r2, #32
 800543e:	4013      	ands	r3, r2
 8005440:	d113      	bne.n	800546a <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	0018      	movs	r0, r3
 8005446:	f000 fc75 	bl	8005d34 <HAL_RTC_WaitForSynchro>
 800544a:	1e03      	subs	r3, r0, #0
 800544c:	d00d      	beq.n	800546a <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	22ff      	movs	r2, #255	; 0xff
 8005454:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2221      	movs	r2, #33	; 0x21
 800545a:	2104      	movs	r1, #4
 800545c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2220      	movs	r2, #32
 8005462:	2100      	movs	r1, #0
 8005464:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e008      	b.n	800547c <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	22ff      	movs	r2, #255	; 0xff
 8005470:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2221      	movs	r2, #33	; 0x21
 8005476:	2101      	movs	r1, #1
 8005478:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800547a:	2300      	movs	r3, #0
  }
}
 800547c:	0018      	movs	r0, r3
 800547e:	46bd      	mov	sp, r7
 8005480:	b002      	add	sp, #8
 8005482:	bd80      	pop	{r7, pc}
 8005484:	ff8fffbf 	.word	0xff8fffbf

08005488 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005488:	b590      	push	{r4, r7, lr}
 800548a:	b087      	sub	sp, #28
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2220      	movs	r2, #32
 8005498:	5c9b      	ldrb	r3, [r3, r2]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d101      	bne.n	80054a2 <HAL_RTC_SetTime+0x1a>
 800549e:	2302      	movs	r3, #2
 80054a0:	e0ad      	b.n	80055fe <HAL_RTC_SetTime+0x176>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2220      	movs	r2, #32
 80054a6:	2101      	movs	r1, #1
 80054a8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2221      	movs	r2, #33	; 0x21
 80054ae:	2102      	movs	r1, #2
 80054b0:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d125      	bne.n	8005504 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	2240      	movs	r2, #64	; 0x40
 80054c0:	4013      	ands	r3, r2
 80054c2:	d102      	bne.n	80054ca <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	2200      	movs	r2, #0
 80054c8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	0018      	movs	r0, r3
 80054d0:	f000 fc81 	bl	8005dd6 <RTC_ByteToBcd2>
 80054d4:	0003      	movs	r3, r0
 80054d6:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	785b      	ldrb	r3, [r3, #1]
 80054dc:	0018      	movs	r0, r3
 80054de:	f000 fc7a 	bl	8005dd6 <RTC_ByteToBcd2>
 80054e2:	0003      	movs	r3, r0
 80054e4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80054e6:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	789b      	ldrb	r3, [r3, #2]
 80054ec:	0018      	movs	r0, r3
 80054ee:	f000 fc72 	bl	8005dd6 <RTC_ByteToBcd2>
 80054f2:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80054f4:	0022      	movs	r2, r4
 80054f6:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	78db      	ldrb	r3, [r3, #3]
 80054fc:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80054fe:	4313      	orrs	r3, r2
 8005500:	617b      	str	r3, [r7, #20]
 8005502:	e017      	b.n	8005534 <HAL_RTC_SetTime+0xac>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	2240      	movs	r2, #64	; 0x40
 800550c:	4013      	ands	r3, r2
 800550e:	d102      	bne.n	8005516 <HAL_RTC_SetTime+0x8e>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	2200      	movs	r2, #0
 8005514:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	781b      	ldrb	r3, [r3, #0]
 800551a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	785b      	ldrb	r3, [r3, #1]
 8005520:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005522:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005528:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	78db      	ldrb	r3, [r3, #3]
 800552e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005530:	4313      	orrs	r3, r2
 8005532:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	22ca      	movs	r2, #202	; 0xca
 800553a:	625a      	str	r2, [r3, #36]	; 0x24
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2253      	movs	r2, #83	; 0x53
 8005542:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	0018      	movs	r0, r3
 8005548:	f000 fc1b 	bl	8005d82 <RTC_EnterInitMode>
 800554c:	1e03      	subs	r3, r0, #0
 800554e:	d00d      	beq.n	800556c <HAL_RTC_SetTime+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	22ff      	movs	r2, #255	; 0xff
 8005556:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2221      	movs	r2, #33	; 0x21
 800555c:	2104      	movs	r1, #4
 800555e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2220      	movs	r2, #32
 8005564:	2100      	movs	r1, #0
 8005566:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e048      	b.n	80055fe <HAL_RTC_SetTime+0x176>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	697a      	ldr	r2, [r7, #20]
 8005572:	4925      	ldr	r1, [pc, #148]	; (8005608 <HAL_RTC_SetTime+0x180>)
 8005574:	400a      	ands	r2, r1
 8005576:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689a      	ldr	r2, [r3, #8]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4922      	ldr	r1, [pc, #136]	; (800560c <HAL_RTC_SetTime+0x184>)
 8005584:	400a      	ands	r2, r1
 8005586:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	6899      	ldr	r1, [r3, #8]
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	68da      	ldr	r2, [r3, #12]
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	431a      	orrs	r2, r3
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	430a      	orrs	r2, r1
 800559e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	68da      	ldr	r2, [r3, #12]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	2180      	movs	r1, #128	; 0x80
 80055ac:	438a      	bics	r2, r1
 80055ae:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	2220      	movs	r2, #32
 80055b8:	4013      	ands	r3, r2
 80055ba:	d113      	bne.n	80055e4 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	0018      	movs	r0, r3
 80055c0:	f000 fbb8 	bl	8005d34 <HAL_RTC_WaitForSynchro>
 80055c4:	1e03      	subs	r3, r0, #0
 80055c6:	d00d      	beq.n	80055e4 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	22ff      	movs	r2, #255	; 0xff
 80055ce:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2221      	movs	r2, #33	; 0x21
 80055d4:	2104      	movs	r1, #4
 80055d6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2220      	movs	r2, #32
 80055dc:	2100      	movs	r1, #0
 80055de:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	e00c      	b.n	80055fe <HAL_RTC_SetTime+0x176>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	22ff      	movs	r2, #255	; 0xff
 80055ea:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2221      	movs	r2, #33	; 0x21
 80055f0:	2101      	movs	r1, #1
 80055f2:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2220      	movs	r2, #32
 80055f8:	2100      	movs	r1, #0
 80055fa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80055fc:	2300      	movs	r3, #0
  }
}
 80055fe:	0018      	movs	r0, r3
 8005600:	46bd      	mov	sp, r7
 8005602:	b007      	add	sp, #28
 8005604:	bd90      	pop	{r4, r7, pc}
 8005606:	46c0      	nop			; (mov r8, r8)
 8005608:	007f7f7f 	.word	0x007f7f7f
 800560c:	fffbffff 	.word	0xfffbffff

08005610 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b086      	sub	sp, #24
 8005614:	af00      	add	r7, sp, #0
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	691b      	ldr	r3, [r3, #16]
 800562c:	045b      	lsls	r3, r3, #17
 800562e:	0c5a      	lsrs	r2, r3, #17
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a22      	ldr	r2, [pc, #136]	; (80056c4 <HAL_RTC_GetTime+0xb4>)
 800563c:	4013      	ands	r3, r2
 800563e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	0c1b      	lsrs	r3, r3, #16
 8005644:	b2db      	uxtb	r3, r3
 8005646:	223f      	movs	r2, #63	; 0x3f
 8005648:	4013      	ands	r3, r2
 800564a:	b2da      	uxtb	r2, r3
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	0a1b      	lsrs	r3, r3, #8
 8005654:	b2db      	uxtb	r3, r3
 8005656:	227f      	movs	r2, #127	; 0x7f
 8005658:	4013      	ands	r3, r2
 800565a:	b2da      	uxtb	r2, r3
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	b2db      	uxtb	r3, r3
 8005664:	227f      	movs	r2, #127	; 0x7f
 8005666:	4013      	ands	r3, r2
 8005668:	b2da      	uxtb	r2, r3
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	0c1b      	lsrs	r3, r3, #16
 8005672:	b2db      	uxtb	r3, r3
 8005674:	2240      	movs	r2, #64	; 0x40
 8005676:	4013      	ands	r3, r2
 8005678:	b2da      	uxtb	r2, r3
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d11a      	bne.n	80056ba <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	781b      	ldrb	r3, [r3, #0]
 8005688:	0018      	movs	r0, r3
 800568a:	f000 fbcd 	bl	8005e28 <RTC_Bcd2ToByte>
 800568e:	0003      	movs	r3, r0
 8005690:	001a      	movs	r2, r3
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	785b      	ldrb	r3, [r3, #1]
 800569a:	0018      	movs	r0, r3
 800569c:	f000 fbc4 	bl	8005e28 <RTC_Bcd2ToByte>
 80056a0:	0003      	movs	r3, r0
 80056a2:	001a      	movs	r2, r3
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	789b      	ldrb	r3, [r3, #2]
 80056ac:	0018      	movs	r0, r3
 80056ae:	f000 fbbb 	bl	8005e28 <RTC_Bcd2ToByte>
 80056b2:	0003      	movs	r3, r0
 80056b4:	001a      	movs	r2, r3
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80056ba:	2300      	movs	r3, #0
}
 80056bc:	0018      	movs	r0, r3
 80056be:	46bd      	mov	sp, r7
 80056c0:	b006      	add	sp, #24
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	007f7f7f 	.word	0x007f7f7f

080056c8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80056c8:	b590      	push	{r4, r7, lr}
 80056ca:	b087      	sub	sp, #28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2220      	movs	r2, #32
 80056d8:	5c9b      	ldrb	r3, [r3, r2]
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d101      	bne.n	80056e2 <HAL_RTC_SetDate+0x1a>
 80056de:	2302      	movs	r3, #2
 80056e0:	e099      	b.n	8005816 <HAL_RTC_SetDate+0x14e>
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2220      	movs	r2, #32
 80056e6:	2101      	movs	r1, #1
 80056e8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2221      	movs	r2, #33	; 0x21
 80056ee:	2102      	movs	r1, #2
 80056f0:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d10e      	bne.n	8005716 <HAL_RTC_SetDate+0x4e>
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	785b      	ldrb	r3, [r3, #1]
 80056fc:	001a      	movs	r2, r3
 80056fe:	2310      	movs	r3, #16
 8005700:	4013      	ands	r3, r2
 8005702:	d008      	beq.n	8005716 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	785b      	ldrb	r3, [r3, #1]
 8005708:	2210      	movs	r2, #16
 800570a:	4393      	bics	r3, r2
 800570c:	b2db      	uxtb	r3, r3
 800570e:	330a      	adds	r3, #10
 8005710:	b2da      	uxtb	r2, r3
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d11c      	bne.n	8005756 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	78db      	ldrb	r3, [r3, #3]
 8005720:	0018      	movs	r0, r3
 8005722:	f000 fb58 	bl	8005dd6 <RTC_ByteToBcd2>
 8005726:	0003      	movs	r3, r0
 8005728:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	785b      	ldrb	r3, [r3, #1]
 800572e:	0018      	movs	r0, r3
 8005730:	f000 fb51 	bl	8005dd6 <RTC_ByteToBcd2>
 8005734:	0003      	movs	r3, r0
 8005736:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005738:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	789b      	ldrb	r3, [r3, #2]
 800573e:	0018      	movs	r0, r3
 8005740:	f000 fb49 	bl	8005dd6 <RTC_ByteToBcd2>
 8005744:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005746:	0022      	movs	r2, r4
 8005748:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	781b      	ldrb	r3, [r3, #0]
 800574e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005750:	4313      	orrs	r3, r2
 8005752:	617b      	str	r3, [r7, #20]
 8005754:	e00e      	b.n	8005774 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	78db      	ldrb	r3, [r3, #3]
 800575a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	785b      	ldrb	r3, [r3, #1]
 8005760:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005762:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8005764:	68ba      	ldr	r2, [r7, #8]
 8005766:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005768:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005770:	4313      	orrs	r3, r2
 8005772:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	22ca      	movs	r2, #202	; 0xca
 800577a:	625a      	str	r2, [r3, #36]	; 0x24
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2253      	movs	r2, #83	; 0x53
 8005782:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	0018      	movs	r0, r3
 8005788:	f000 fafb 	bl	8005d82 <RTC_EnterInitMode>
 800578c:	1e03      	subs	r3, r0, #0
 800578e:	d00d      	beq.n	80057ac <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	22ff      	movs	r2, #255	; 0xff
 8005796:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2221      	movs	r2, #33	; 0x21
 800579c:	2104      	movs	r1, #4
 800579e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2220      	movs	r2, #32
 80057a4:	2100      	movs	r1, #0
 80057a6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e034      	b.n	8005816 <HAL_RTC_SetDate+0x14e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	697a      	ldr	r2, [r7, #20]
 80057b2:	491b      	ldr	r1, [pc, #108]	; (8005820 <HAL_RTC_SetDate+0x158>)
 80057b4:	400a      	ands	r2, r1
 80057b6:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	68da      	ldr	r2, [r3, #12]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	2180      	movs	r1, #128	; 0x80
 80057c4:	438a      	bics	r2, r1
 80057c6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	2220      	movs	r2, #32
 80057d0:	4013      	ands	r3, r2
 80057d2:	d113      	bne.n	80057fc <HAL_RTC_SetDate+0x134>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	0018      	movs	r0, r3
 80057d8:	f000 faac 	bl	8005d34 <HAL_RTC_WaitForSynchro>
 80057dc:	1e03      	subs	r3, r0, #0
 80057de:	d00d      	beq.n	80057fc <HAL_RTC_SetDate+0x134>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	22ff      	movs	r2, #255	; 0xff
 80057e6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2221      	movs	r2, #33	; 0x21
 80057ec:	2104      	movs	r1, #4
 80057ee:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2220      	movs	r2, #32
 80057f4:	2100      	movs	r1, #0
 80057f6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	e00c      	b.n	8005816 <HAL_RTC_SetDate+0x14e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	22ff      	movs	r2, #255	; 0xff
 8005802:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2221      	movs	r2, #33	; 0x21
 8005808:	2101      	movs	r1, #1
 800580a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2220      	movs	r2, #32
 8005810:	2100      	movs	r1, #0
 8005812:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005814:	2300      	movs	r3, #0
  }
}
 8005816:	0018      	movs	r0, r3
 8005818:	46bd      	mov	sp, r7
 800581a:	b007      	add	sp, #28
 800581c:	bd90      	pop	{r4, r7, pc}
 800581e:	46c0      	nop			; (mov r8, r8)
 8005820:	00ffff3f 	.word	0x00ffff3f

08005824 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b086      	sub	sp, #24
 8005828:	af00      	add	r7, sp, #0
 800582a:	60f8      	str	r0, [r7, #12]
 800582c:	60b9      	str	r1, [r7, #8]
 800582e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	4a21      	ldr	r2, [pc, #132]	; (80058bc <HAL_RTC_GetDate+0x98>)
 8005838:	4013      	ands	r3, r2
 800583a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	0c1b      	lsrs	r3, r3, #16
 8005840:	b2da      	uxtb	r2, r3
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	0a1b      	lsrs	r3, r3, #8
 800584a:	b2db      	uxtb	r3, r3
 800584c:	221f      	movs	r2, #31
 800584e:	4013      	ands	r3, r2
 8005850:	b2da      	uxtb	r2, r3
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	b2db      	uxtb	r3, r3
 800585a:	223f      	movs	r2, #63	; 0x3f
 800585c:	4013      	ands	r3, r2
 800585e:	b2da      	uxtb	r2, r3
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	0b5b      	lsrs	r3, r3, #13
 8005868:	b2db      	uxtb	r3, r3
 800586a:	2207      	movs	r2, #7
 800586c:	4013      	ands	r3, r2
 800586e:	b2da      	uxtb	r2, r3
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d11a      	bne.n	80058b0 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	78db      	ldrb	r3, [r3, #3]
 800587e:	0018      	movs	r0, r3
 8005880:	f000 fad2 	bl	8005e28 <RTC_Bcd2ToByte>
 8005884:	0003      	movs	r3, r0
 8005886:	001a      	movs	r2, r3
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	785b      	ldrb	r3, [r3, #1]
 8005890:	0018      	movs	r0, r3
 8005892:	f000 fac9 	bl	8005e28 <RTC_Bcd2ToByte>
 8005896:	0003      	movs	r3, r0
 8005898:	001a      	movs	r2, r3
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	789b      	ldrb	r3, [r3, #2]
 80058a2:	0018      	movs	r0, r3
 80058a4:	f000 fac0 	bl	8005e28 <RTC_Bcd2ToByte>
 80058a8:	0003      	movs	r3, r0
 80058aa:	001a      	movs	r2, r3
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	0018      	movs	r0, r3
 80058b4:	46bd      	mov	sp, r7
 80058b6:	b006      	add	sp, #24
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	46c0      	nop			; (mov r8, r8)
 80058bc:	00ffff3f 	.word	0x00ffff3f

080058c0 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80058c0:	b590      	push	{r4, r7, lr}
 80058c2:	b089      	sub	sp, #36	; 0x24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2220      	movs	r2, #32
 80058d0:	5c9b      	ldrb	r3, [r3, r2]
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d101      	bne.n	80058da <HAL_RTC_SetAlarm_IT+0x1a>
 80058d6:	2302      	movs	r3, #2
 80058d8:	e130      	b.n	8005b3c <HAL_RTC_SetAlarm_IT+0x27c>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2220      	movs	r2, #32
 80058de:	2101      	movs	r1, #1
 80058e0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2221      	movs	r2, #33	; 0x21
 80058e6:	2102      	movs	r1, #2
 80058e8:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d136      	bne.n	800595e <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	2240      	movs	r2, #64	; 0x40
 80058f8:	4013      	ands	r3, r2
 80058fa:	d102      	bne.n	8005902 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	2200      	movs	r2, #0
 8005900:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	0018      	movs	r0, r3
 8005908:	f000 fa65 	bl	8005dd6 <RTC_ByteToBcd2>
 800590c:	0003      	movs	r3, r0
 800590e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	785b      	ldrb	r3, [r3, #1]
 8005914:	0018      	movs	r0, r3
 8005916:	f000 fa5e 	bl	8005dd6 <RTC_ByteToBcd2>
 800591a:	0003      	movs	r3, r0
 800591c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800591e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	789b      	ldrb	r3, [r3, #2]
 8005924:	0018      	movs	r0, r3
 8005926:	f000 fa56 	bl	8005dd6 <RTC_ByteToBcd2>
 800592a:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800592c:	0022      	movs	r2, r4
 800592e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	78db      	ldrb	r3, [r3, #3]
 8005934:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005936:	431a      	orrs	r2, r3
 8005938:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	2220      	movs	r2, #32
 800593e:	5c9b      	ldrb	r3, [r3, r2]
 8005940:	0018      	movs	r0, r3
 8005942:	f000 fa48 	bl	8005dd6 <RTC_ByteToBcd2>
 8005946:	0003      	movs	r3, r0
 8005948:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800594a:	0022      	movs	r2, r4
 800594c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005952:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005958:	4313      	orrs	r3, r2
 800595a:	61fb      	str	r3, [r7, #28]
 800595c:	e022      	b.n	80059a4 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	2240      	movs	r2, #64	; 0x40
 8005966:	4013      	ands	r3, r2
 8005968:	d102      	bne.n	8005970 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	2200      	movs	r2, #0
 800596e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	781b      	ldrb	r3, [r3, #0]
 8005974:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	785b      	ldrb	r3, [r3, #1]
 800597a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800597c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800597e:	68ba      	ldr	r2, [r7, #8]
 8005980:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005982:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	78db      	ldrb	r3, [r3, #3]
 8005988:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800598a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	2120      	movs	r1, #32
 8005990:	5c5b      	ldrb	r3, [r3, r1]
 8005992:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005994:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800599a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80059a0:	4313      	orrs	r3, r2
 80059a2:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	685a      	ldr	r2, [r3, #4]
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	699b      	ldr	r3, [r3, #24]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	22ca      	movs	r2, #202	; 0xca
 80059b6:	625a      	str	r2, [r3, #36]	; 0x24
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	2253      	movs	r2, #83	; 0x53
 80059be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059c4:	2380      	movs	r3, #128	; 0x80
 80059c6:	005b      	lsls	r3, r3, #1
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d14e      	bne.n	8005a6a <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	689a      	ldr	r2, [r3, #8]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	495b      	ldr	r1, [pc, #364]	; (8005b44 <HAL_RTC_SetAlarm_IT+0x284>)
 80059d8:	400a      	ands	r2, r1
 80059da:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	22ff      	movs	r2, #255	; 0xff
 80059e4:	401a      	ands	r2, r3
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4957      	ldr	r1, [pc, #348]	; (8005b48 <HAL_RTC_SetAlarm_IT+0x288>)
 80059ec:	430a      	orrs	r2, r1
 80059ee:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80059f0:	f7fd fc80 	bl	80032f4 <HAL_GetTick>
 80059f4:	0003      	movs	r3, r0
 80059f6:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80059f8:	e016      	b.n	8005a28 <HAL_RTC_SetAlarm_IT+0x168>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80059fa:	f7fd fc7b 	bl	80032f4 <HAL_GetTick>
 80059fe:	0002      	movs	r2, r0
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	1ad2      	subs	r2, r2, r3
 8005a04:	23fa      	movs	r3, #250	; 0xfa
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d90d      	bls.n	8005a28 <HAL_RTC_SetAlarm_IT+0x168>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	22ff      	movs	r2, #255	; 0xff
 8005a12:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2221      	movs	r2, #33	; 0x21
 8005a18:	2103      	movs	r1, #3
 8005a1a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2220      	movs	r2, #32
 8005a20:	2100      	movs	r1, #0
 8005a22:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e089      	b.n	8005b3c <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	4013      	ands	r3, r2
 8005a32:	d0e2      	beq.n	80059fa <HAL_RTC_SetAlarm_IT+0x13a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	69fa      	ldr	r2, [r7, #28]
 8005a3a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	69ba      	ldr	r2, [r7, #24]
 8005a42:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	689a      	ldr	r2, [r3, #8]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2180      	movs	r1, #128	; 0x80
 8005a50:	0049      	lsls	r1, r1, #1
 8005a52:	430a      	orrs	r2, r1
 8005a54:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	689a      	ldr	r2, [r3, #8]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2180      	movs	r1, #128	; 0x80
 8005a62:	0149      	lsls	r1, r1, #5
 8005a64:	430a      	orrs	r2, r1
 8005a66:	609a      	str	r2, [r3, #8]
 8005a68:	e04d      	b.n	8005b06 <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4935      	ldr	r1, [pc, #212]	; (8005b4c <HAL_RTC_SetAlarm_IT+0x28c>)
 8005a76:	400a      	ands	r2, r1
 8005a78:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	22ff      	movs	r2, #255	; 0xff
 8005a82:	401a      	ands	r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4931      	ldr	r1, [pc, #196]	; (8005b50 <HAL_RTC_SetAlarm_IT+0x290>)
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005a8e:	f7fd fc31 	bl	80032f4 <HAL_GetTick>
 8005a92:	0003      	movs	r3, r0
 8005a94:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005a96:	e016      	b.n	8005ac6 <HAL_RTC_SetAlarm_IT+0x206>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005a98:	f7fd fc2c 	bl	80032f4 <HAL_GetTick>
 8005a9c:	0002      	movs	r2, r0
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	1ad2      	subs	r2, r2, r3
 8005aa2:	23fa      	movs	r3, #250	; 0xfa
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d90d      	bls.n	8005ac6 <HAL_RTC_SetAlarm_IT+0x206>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	22ff      	movs	r2, #255	; 0xff
 8005ab0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2221      	movs	r2, #33	; 0x21
 8005ab6:	2103      	movs	r1, #3
 8005ab8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2220      	movs	r2, #32
 8005abe:	2100      	movs	r1, #0
 8005ac0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	e03a      	b.n	8005b3c <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	2202      	movs	r2, #2
 8005ace:	4013      	ands	r3, r2
 8005ad0:	d0e2      	beq.n	8005a98 <HAL_RTC_SetAlarm_IT+0x1d8>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	69fa      	ldr	r2, [r7, #28]
 8005ad8:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	69ba      	ldr	r2, [r7, #24]
 8005ae0:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2180      	movs	r1, #128	; 0x80
 8005aee:	0089      	lsls	r1, r1, #2
 8005af0:	430a      	orrs	r2, r1
 8005af2:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	689a      	ldr	r2, [r3, #8]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2180      	movs	r1, #128	; 0x80
 8005b00:	0189      	lsls	r1, r1, #6
 8005b02:	430a      	orrs	r2, r1
 8005b04:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005b06:	4b13      	ldr	r3, [pc, #76]	; (8005b54 <HAL_RTC_SetAlarm_IT+0x294>)
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	4b12      	ldr	r3, [pc, #72]	; (8005b54 <HAL_RTC_SetAlarm_IT+0x294>)
 8005b0c:	2180      	movs	r1, #128	; 0x80
 8005b0e:	0289      	lsls	r1, r1, #10
 8005b10:	430a      	orrs	r2, r1
 8005b12:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005b14:	4b0f      	ldr	r3, [pc, #60]	; (8005b54 <HAL_RTC_SetAlarm_IT+0x294>)
 8005b16:	689a      	ldr	r2, [r3, #8]
 8005b18:	4b0e      	ldr	r3, [pc, #56]	; (8005b54 <HAL_RTC_SetAlarm_IT+0x294>)
 8005b1a:	2180      	movs	r1, #128	; 0x80
 8005b1c:	0289      	lsls	r1, r1, #10
 8005b1e:	430a      	orrs	r2, r1
 8005b20:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	22ff      	movs	r2, #255	; 0xff
 8005b28:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2221      	movs	r2, #33	; 0x21
 8005b2e:	2101      	movs	r1, #1
 8005b30:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2220      	movs	r2, #32
 8005b36:	2100      	movs	r1, #0
 8005b38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	0018      	movs	r0, r3
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	b009      	add	sp, #36	; 0x24
 8005b42:	bd90      	pop	{r4, r7, pc}
 8005b44:	fffffeff 	.word	0xfffffeff
 8005b48:	fffffe7f 	.word	0xfffffe7f
 8005b4c:	fffffdff 	.word	0xfffffdff
 8005b50:	fffffd7f 	.word	0xfffffd7f
 8005b54:	40010400 	.word	0x40010400

08005b58 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b084      	sub	sp, #16
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2220      	movs	r2, #32
 8005b66:	5c9b      	ldrb	r3, [r3, r2]
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d101      	bne.n	8005b70 <HAL_RTC_DeactivateAlarm+0x18>
 8005b6c:	2302      	movs	r3, #2
 8005b6e:	e086      	b.n	8005c7e <HAL_RTC_DeactivateAlarm+0x126>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2220      	movs	r2, #32
 8005b74:	2101      	movs	r1, #1
 8005b76:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2221      	movs	r2, #33	; 0x21
 8005b7c:	2102      	movs	r1, #2
 8005b7e:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	22ca      	movs	r2, #202	; 0xca
 8005b86:	625a      	str	r2, [r3, #36]	; 0x24
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2253      	movs	r2, #83	; 0x53
 8005b8e:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8005b90:	683a      	ldr	r2, [r7, #0]
 8005b92:	2380      	movs	r3, #128	; 0x80
 8005b94:	005b      	lsls	r3, r3, #1
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d132      	bne.n	8005c00 <HAL_RTC_DeactivateAlarm+0xa8>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	689a      	ldr	r2, [r3, #8]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4938      	ldr	r1, [pc, #224]	; (8005c88 <HAL_RTC_DeactivateAlarm+0x130>)
 8005ba6:	400a      	ands	r2, r1
 8005ba8:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	689a      	ldr	r2, [r3, #8]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4935      	ldr	r1, [pc, #212]	; (8005c8c <HAL_RTC_DeactivateAlarm+0x134>)
 8005bb6:	400a      	ands	r2, r1
 8005bb8:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8005bba:	f7fd fb9b 	bl	80032f4 <HAL_GetTick>
 8005bbe:	0003      	movs	r3, r0
 8005bc0:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005bc2:	e016      	b.n	8005bf2 <HAL_RTC_DeactivateAlarm+0x9a>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005bc4:	f7fd fb96 	bl	80032f4 <HAL_GetTick>
 8005bc8:	0002      	movs	r2, r0
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	1ad2      	subs	r2, r2, r3
 8005bce:	23fa      	movs	r3, #250	; 0xfa
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d90d      	bls.n	8005bf2 <HAL_RTC_DeactivateAlarm+0x9a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	22ff      	movs	r2, #255	; 0xff
 8005bdc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2221      	movs	r2, #33	; 0x21
 8005be2:	2103      	movs	r1, #3
 8005be4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2220      	movs	r2, #32
 8005bea:	2100      	movs	r1, #0
 8005bec:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e045      	b.n	8005c7e <HAL_RTC_DeactivateAlarm+0x126>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68db      	ldr	r3, [r3, #12]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	4013      	ands	r3, r2
 8005bfc:	d0e2      	beq.n	8005bc4 <HAL_RTC_DeactivateAlarm+0x6c>
 8005bfe:	e031      	b.n	8005c64 <HAL_RTC_DeactivateAlarm+0x10c>
    }
  }
  else
  {
    /* AlarmB */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	689a      	ldr	r2, [r3, #8]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4921      	ldr	r1, [pc, #132]	; (8005c90 <HAL_RTC_DeactivateAlarm+0x138>)
 8005c0c:	400a      	ands	r2, r1
 8005c0e:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	689a      	ldr	r2, [r3, #8]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	491e      	ldr	r1, [pc, #120]	; (8005c94 <HAL_RTC_DeactivateAlarm+0x13c>)
 8005c1c:	400a      	ands	r2, r1
 8005c1e:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8005c20:	f7fd fb68 	bl	80032f4 <HAL_GetTick>
 8005c24:	0003      	movs	r3, r0
 8005c26:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005c28:	e016      	b.n	8005c58 <HAL_RTC_DeactivateAlarm+0x100>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005c2a:	f7fd fb63 	bl	80032f4 <HAL_GetTick>
 8005c2e:	0002      	movs	r2, r0
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	1ad2      	subs	r2, r2, r3
 8005c34:	23fa      	movs	r3, #250	; 0xfa
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d90d      	bls.n	8005c58 <HAL_RTC_DeactivateAlarm+0x100>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	22ff      	movs	r2, #255	; 0xff
 8005c42:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2221      	movs	r2, #33	; 0x21
 8005c48:	2103      	movs	r1, #3
 8005c4a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2220      	movs	r2, #32
 8005c50:	2100      	movs	r1, #0
 8005c52:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005c54:	2303      	movs	r3, #3
 8005c56:	e012      	b.n	8005c7e <HAL_RTC_DeactivateAlarm+0x126>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	4013      	ands	r3, r2
 8005c62:	d0e2      	beq.n	8005c2a <HAL_RTC_DeactivateAlarm+0xd2>
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	22ff      	movs	r2, #255	; 0xff
 8005c6a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2221      	movs	r2, #33	; 0x21
 8005c70:	2101      	movs	r1, #1
 8005c72:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2220      	movs	r2, #32
 8005c78:	2100      	movs	r1, #0
 8005c7a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c7c:	2300      	movs	r3, #0
}
 8005c7e:	0018      	movs	r0, r3
 8005c80:	46bd      	mov	sp, r7
 8005c82:	b004      	add	sp, #16
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	46c0      	nop			; (mov r8, r8)
 8005c88:	fffffeff 	.word	0xfffffeff
 8005c8c:	ffffefff 	.word	0xffffefff
 8005c90:	fffffdff 	.word	0xfffffdff
 8005c94:	ffffdfff 	.word	0xffffdfff

08005c98 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b082      	sub	sp, #8
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	689a      	ldr	r2, [r3, #8]
 8005ca6:	2380      	movs	r3, #128	; 0x80
 8005ca8:	015b      	lsls	r3, r3, #5
 8005caa:	4013      	ands	r3, r2
 8005cac:	d014      	beq.n	8005cd8 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	68da      	ldr	r2, [r3, #12]
 8005cb4:	2380      	movs	r3, #128	; 0x80
 8005cb6:	005b      	lsls	r3, r3, #1
 8005cb8:	4013      	ands	r3, r2
 8005cba:	d00d      	beq.n	8005cd8 <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	0018      	movs	r0, r3
 8005cc0:	f7fb fbd8 	bl	8001474 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	22ff      	movs	r2, #255	; 0xff
 8005ccc:	401a      	ands	r2, r3
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4915      	ldr	r1, [pc, #84]	; (8005d28 <HAL_RTC_AlarmIRQHandler+0x90>)
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	689a      	ldr	r2, [r3, #8]
 8005cde:	2380      	movs	r3, #128	; 0x80
 8005ce0:	019b      	lsls	r3, r3, #6
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	d014      	beq.n	8005d10 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68da      	ldr	r2, [r3, #12]
 8005cec:	2380      	movs	r3, #128	; 0x80
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	d00d      	beq.n	8005d10 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	0018      	movs	r0, r3
 8005cf8:	f7fb fbdc 	bl	80014b4 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68db      	ldr	r3, [r3, #12]
 8005d02:	22ff      	movs	r2, #255	; 0xff
 8005d04:	401a      	ands	r2, r3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4908      	ldr	r1, [pc, #32]	; (8005d2c <HAL_RTC_AlarmIRQHandler+0x94>)
 8005d0c:	430a      	orrs	r2, r1
 8005d0e:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005d10:	4b07      	ldr	r3, [pc, #28]	; (8005d30 <HAL_RTC_AlarmIRQHandler+0x98>)
 8005d12:	2280      	movs	r2, #128	; 0x80
 8005d14:	0292      	lsls	r2, r2, #10
 8005d16:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2221      	movs	r2, #33	; 0x21
 8005d1c:	2101      	movs	r1, #1
 8005d1e:	5499      	strb	r1, [r3, r2]
}
 8005d20:	46c0      	nop			; (mov r8, r8)
 8005d22:	46bd      	mov	sp, r7
 8005d24:	b002      	add	sp, #8
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	fffffe7f 	.word	0xfffffe7f
 8005d2c:	fffffd7f 	.word	0xfffffd7f
 8005d30:	40010400 	.word	0x40010400

08005d34 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68da      	ldr	r2, [r3, #12]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	21a0      	movs	r1, #160	; 0xa0
 8005d48:	438a      	bics	r2, r1
 8005d4a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005d4c:	f7fd fad2 	bl	80032f4 <HAL_GetTick>
 8005d50:	0003      	movs	r3, r0
 8005d52:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005d54:	e00a      	b.n	8005d6c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005d56:	f7fd facd 	bl	80032f4 <HAL_GetTick>
 8005d5a:	0002      	movs	r2, r0
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	1ad2      	subs	r2, r2, r3
 8005d60:	23fa      	movs	r3, #250	; 0xfa
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d901      	bls.n	8005d6c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	e006      	b.n	8005d7a <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	2220      	movs	r2, #32
 8005d74:	4013      	ands	r3, r2
 8005d76:	d0ee      	beq.n	8005d56 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	0018      	movs	r0, r3
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	b004      	add	sp, #16
 8005d80:	bd80      	pop	{r7, pc}

08005d82 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005d82:	b580      	push	{r7, lr}
 8005d84:	b084      	sub	sp, #16
 8005d86:	af00      	add	r7, sp, #0
 8005d88:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	2240      	movs	r2, #64	; 0x40
 8005d92:	4013      	ands	r3, r2
 8005d94:	d11a      	bne.n	8005dcc <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	4252      	negs	r2, r2
 8005d9e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005da0:	f7fd faa8 	bl	80032f4 <HAL_GetTick>
 8005da4:	0003      	movs	r3, r0
 8005da6:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005da8:	e00a      	b.n	8005dc0 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005daa:	f7fd faa3 	bl	80032f4 <HAL_GetTick>
 8005dae:	0002      	movs	r2, r0
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	1ad2      	subs	r2, r2, r3
 8005db4:	23fa      	movs	r3, #250	; 0xfa
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d901      	bls.n	8005dc0 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	e006      	b.n	8005dce <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	2240      	movs	r2, #64	; 0x40
 8005dc8:	4013      	ands	r3, r2
 8005dca:	d0ee      	beq.n	8005daa <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8005dcc:	2300      	movs	r3, #0
}
 8005dce:	0018      	movs	r0, r3
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	b004      	add	sp, #16
 8005dd4:	bd80      	pop	{r7, pc}

08005dd6 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005dd6:	b580      	push	{r7, lr}
 8005dd8:	b084      	sub	sp, #16
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	0002      	movs	r2, r0
 8005dde:	1dfb      	adds	r3, r7, #7
 8005de0:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005de2:	2300      	movs	r3, #0
 8005de4:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005de6:	230b      	movs	r3, #11
 8005de8:	18fb      	adds	r3, r7, r3
 8005dea:	1dfa      	adds	r2, r7, #7
 8005dec:	7812      	ldrb	r2, [r2, #0]
 8005dee:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 8005df0:	e008      	b.n	8005e04 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	3301      	adds	r3, #1
 8005df6:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8005df8:	220b      	movs	r2, #11
 8005dfa:	18bb      	adds	r3, r7, r2
 8005dfc:	18ba      	adds	r2, r7, r2
 8005dfe:	7812      	ldrb	r2, [r2, #0]
 8005e00:	3a0a      	subs	r2, #10
 8005e02:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 8005e04:	230b      	movs	r3, #11
 8005e06:	18fb      	adds	r3, r7, r3
 8005e08:	781b      	ldrb	r3, [r3, #0]
 8005e0a:	2b09      	cmp	r3, #9
 8005e0c:	d8f1      	bhi.n	8005df2 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	011b      	lsls	r3, r3, #4
 8005e14:	b2da      	uxtb	r2, r3
 8005e16:	230b      	movs	r3, #11
 8005e18:	18fb      	adds	r3, r7, r3
 8005e1a:	781b      	ldrb	r3, [r3, #0]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	b2db      	uxtb	r3, r3
}
 8005e20:	0018      	movs	r0, r3
 8005e22:	46bd      	mov	sp, r7
 8005e24:	b004      	add	sp, #16
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	0002      	movs	r2, r0
 8005e30:	1dfb      	adds	r3, r7, #7
 8005e32:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8005e34:	1dfb      	adds	r3, r7, #7
 8005e36:	781b      	ldrb	r3, [r3, #0]
 8005e38:	091b      	lsrs	r3, r3, #4
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	001a      	movs	r2, r3
 8005e3e:	0013      	movs	r3, r2
 8005e40:	009b      	lsls	r3, r3, #2
 8005e42:	189b      	adds	r3, r3, r2
 8005e44:	005b      	lsls	r3, r3, #1
 8005e46:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	b2da      	uxtb	r2, r3
 8005e4c:	1dfb      	adds	r3, r7, #7
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	210f      	movs	r1, #15
 8005e52:	400b      	ands	r3, r1
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	18d3      	adds	r3, r2, r3
 8005e58:	b2db      	uxtb	r3, r3
}
 8005e5a:	0018      	movs	r0, r3
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	b004      	add	sp, #16
 8005e60:	bd80      	pop	{r7, pc}
	...

08005e64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b082      	sub	sp, #8
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d101      	bne.n	8005e76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e059      	b.n	8005f2a <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2251      	movs	r2, #81	; 0x51
 8005e80:	5c9b      	ldrb	r3, [r3, r2]
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d107      	bne.n	8005e98 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2250      	movs	r2, #80	; 0x50
 8005e8c:	2100      	movs	r1, #0
 8005e8e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	0018      	movs	r0, r3
 8005e94:	f7fc ff7e 	bl	8002d94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2251      	movs	r2, #81	; 0x51
 8005e9c:	2102      	movs	r1, #2
 8005e9e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2140      	movs	r1, #64	; 0x40
 8005eac:	438a      	bics	r2, r1
 8005eae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	685a      	ldr	r2, [r3, #4]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	431a      	orrs	r2, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	431a      	orrs	r2, r3
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	691b      	ldr	r3, [r3, #16]
 8005ec4:	431a      	orrs	r2, r3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	695b      	ldr	r3, [r3, #20]
 8005eca:	431a      	orrs	r2, r3
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6999      	ldr	r1, [r3, #24]
 8005ed0:	2380      	movs	r3, #128	; 0x80
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	400b      	ands	r3, r1
 8005ed6:	431a      	orrs	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	69db      	ldr	r3, [r3, #28]
 8005edc:	431a      	orrs	r2, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6a1b      	ldr	r3, [r3, #32]
 8005ee2:	431a      	orrs	r2, r3
 8005ee4:	0011      	movs	r1, r2
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	430a      	orrs	r2, r1
 8005ef0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	0c1b      	lsrs	r3, r3, #16
 8005ef8:	2204      	movs	r2, #4
 8005efa:	4013      	ands	r3, r2
 8005efc:	0019      	movs	r1, r3
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	430a      	orrs	r2, r1
 8005f08:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	69da      	ldr	r2, [r3, #28]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4907      	ldr	r1, [pc, #28]	; (8005f34 <HAL_SPI_Init+0xd0>)
 8005f16:	400a      	ands	r2, r1
 8005f18:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2251      	movs	r2, #81	; 0x51
 8005f24:	2101      	movs	r1, #1
 8005f26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	0018      	movs	r0, r3
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	b002      	add	sp, #8
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	46c0      	nop			; (mov r8, r8)
 8005f34:	fffff7ff 	.word	0xfffff7ff

08005f38 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b088      	sub	sp, #32
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	603b      	str	r3, [r7, #0]
 8005f44:	1dbb      	adds	r3, r7, #6
 8005f46:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005f48:	231f      	movs	r3, #31
 8005f4a:	18fb      	adds	r3, r7, r3
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2250      	movs	r2, #80	; 0x50
 8005f54:	5c9b      	ldrb	r3, [r3, r2]
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d101      	bne.n	8005f5e <HAL_SPI_Transmit+0x26>
 8005f5a:	2302      	movs	r3, #2
 8005f5c:	e136      	b.n	80061cc <HAL_SPI_Transmit+0x294>
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2250      	movs	r2, #80	; 0x50
 8005f62:	2101      	movs	r1, #1
 8005f64:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f66:	f7fd f9c5 	bl	80032f4 <HAL_GetTick>
 8005f6a:	0003      	movs	r3, r0
 8005f6c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005f6e:	2316      	movs	r3, #22
 8005f70:	18fb      	adds	r3, r7, r3
 8005f72:	1dba      	adds	r2, r7, #6
 8005f74:	8812      	ldrh	r2, [r2, #0]
 8005f76:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2251      	movs	r2, #81	; 0x51
 8005f7c:	5c9b      	ldrb	r3, [r3, r2]
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	2b01      	cmp	r3, #1
 8005f82:	d004      	beq.n	8005f8e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005f84:	231f      	movs	r3, #31
 8005f86:	18fb      	adds	r3, r7, r3
 8005f88:	2202      	movs	r2, #2
 8005f8a:	701a      	strb	r2, [r3, #0]
    goto error;
 8005f8c:	e113      	b.n	80061b6 <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d003      	beq.n	8005f9c <HAL_SPI_Transmit+0x64>
 8005f94:	1dbb      	adds	r3, r7, #6
 8005f96:	881b      	ldrh	r3, [r3, #0]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d104      	bne.n	8005fa6 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8005f9c:	231f      	movs	r3, #31
 8005f9e:	18fb      	adds	r3, r7, r3
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	701a      	strb	r2, [r3, #0]
    goto error;
 8005fa4:	e107      	b.n	80061b6 <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2251      	movs	r2, #81	; 0x51
 8005faa:	2103      	movs	r1, #3
 8005fac:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	68ba      	ldr	r2, [r7, #8]
 8005fb8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	1dba      	adds	r2, r7, #6
 8005fbe:	8812      	ldrh	r2, [r2, #0]
 8005fc0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	1dba      	adds	r2, r7, #6
 8005fc6:	8812      	ldrh	r2, [r2, #0]
 8005fc8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	689a      	ldr	r2, [r3, #8]
 8005fec:	2380      	movs	r3, #128	; 0x80
 8005fee:	021b      	lsls	r3, r3, #8
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d108      	bne.n	8006006 <HAL_SPI_Transmit+0xce>
  {
    SPI_1LINE_TX(hspi);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2180      	movs	r1, #128	; 0x80
 8006000:	01c9      	lsls	r1, r1, #7
 8006002:	430a      	orrs	r2, r1
 8006004:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2240      	movs	r2, #64	; 0x40
 800600e:	4013      	ands	r3, r2
 8006010:	2b40      	cmp	r3, #64	; 0x40
 8006012:	d007      	beq.n	8006024 <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2140      	movs	r1, #64	; 0x40
 8006020:	430a      	orrs	r2, r1
 8006022:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	68da      	ldr	r2, [r3, #12]
 8006028:	2380      	movs	r3, #128	; 0x80
 800602a:	011b      	lsls	r3, r3, #4
 800602c:	429a      	cmp	r2, r3
 800602e:	d14e      	bne.n	80060ce <HAL_SPI_Transmit+0x196>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d004      	beq.n	8006042 <HAL_SPI_Transmit+0x10a>
 8006038:	2316      	movs	r3, #22
 800603a:	18fb      	adds	r3, r7, r3
 800603c:	881b      	ldrh	r3, [r3, #0]
 800603e:	2b01      	cmp	r3, #1
 8006040:	d13f      	bne.n	80060c2 <HAL_SPI_Transmit+0x18a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006046:	881a      	ldrh	r2, [r3, #0]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006052:	1c9a      	adds	r2, r3, #2
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800605c:	b29b      	uxth	r3, r3
 800605e:	3b01      	subs	r3, #1
 8006060:	b29a      	uxth	r2, r3
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006066:	e02c      	b.n	80060c2 <HAL_SPI_Transmit+0x18a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	2202      	movs	r2, #2
 8006070:	4013      	ands	r3, r2
 8006072:	2b02      	cmp	r3, #2
 8006074:	d112      	bne.n	800609c <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800607a:	881a      	ldrh	r2, [r3, #0]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006086:	1c9a      	adds	r2, r3, #2
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006090:	b29b      	uxth	r3, r3
 8006092:	3b01      	subs	r3, #1
 8006094:	b29a      	uxth	r2, r3
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	86da      	strh	r2, [r3, #54]	; 0x36
 800609a:	e012      	b.n	80060c2 <HAL_SPI_Transmit+0x18a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800609c:	f7fd f92a 	bl	80032f4 <HAL_GetTick>
 80060a0:	0002      	movs	r2, r0
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	683a      	ldr	r2, [r7, #0]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d802      	bhi.n	80060b2 <HAL_SPI_Transmit+0x17a>
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	3301      	adds	r3, #1
 80060b0:	d102      	bne.n	80060b8 <HAL_SPI_Transmit+0x180>
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d104      	bne.n	80060c2 <HAL_SPI_Transmit+0x18a>
        {
          errorcode = HAL_TIMEOUT;
 80060b8:	231f      	movs	r3, #31
 80060ba:	18fb      	adds	r3, r7, r3
 80060bc:	2203      	movs	r2, #3
 80060be:	701a      	strb	r2, [r3, #0]
          goto error;
 80060c0:	e079      	b.n	80061b6 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d1cd      	bne.n	8006068 <HAL_SPI_Transmit+0x130>
 80060cc:	e04f      	b.n	800616e <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d004      	beq.n	80060e0 <HAL_SPI_Transmit+0x1a8>
 80060d6:	2316      	movs	r3, #22
 80060d8:	18fb      	adds	r3, r7, r3
 80060da:	881b      	ldrh	r3, [r3, #0]
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d141      	bne.n	8006164 <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	330c      	adds	r3, #12
 80060ea:	7812      	ldrb	r2, [r2, #0]
 80060ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060f2:	1c5a      	adds	r2, r3, #1
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	3b01      	subs	r3, #1
 8006100:	b29a      	uxth	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006106:	e02d      	b.n	8006164 <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	2202      	movs	r2, #2
 8006110:	4013      	ands	r3, r2
 8006112:	2b02      	cmp	r3, #2
 8006114:	d113      	bne.n	800613e <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	330c      	adds	r3, #12
 8006120:	7812      	ldrb	r2, [r2, #0]
 8006122:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006128:	1c5a      	adds	r2, r3, #1
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006132:	b29b      	uxth	r3, r3
 8006134:	3b01      	subs	r3, #1
 8006136:	b29a      	uxth	r2, r3
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	86da      	strh	r2, [r3, #54]	; 0x36
 800613c:	e012      	b.n	8006164 <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800613e:	f7fd f8d9 	bl	80032f4 <HAL_GetTick>
 8006142:	0002      	movs	r2, r0
 8006144:	69bb      	ldr	r3, [r7, #24]
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	683a      	ldr	r2, [r7, #0]
 800614a:	429a      	cmp	r2, r3
 800614c:	d802      	bhi.n	8006154 <HAL_SPI_Transmit+0x21c>
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	3301      	adds	r3, #1
 8006152:	d102      	bne.n	800615a <HAL_SPI_Transmit+0x222>
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d104      	bne.n	8006164 <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 800615a:	231f      	movs	r3, #31
 800615c:	18fb      	adds	r3, r7, r3
 800615e:	2203      	movs	r2, #3
 8006160:	701a      	strb	r2, [r3, #0]
          goto error;
 8006162:	e028      	b.n	80061b6 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006168:	b29b      	uxth	r3, r3
 800616a:	2b00      	cmp	r3, #0
 800616c:	d1cc      	bne.n	8006108 <HAL_SPI_Transmit+0x1d0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800616e:	69ba      	ldr	r2, [r7, #24]
 8006170:	6839      	ldr	r1, [r7, #0]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	0018      	movs	r0, r3
 8006176:	f000 fa99 	bl	80066ac <SPI_EndRxTxTransaction>
 800617a:	1e03      	subs	r3, r0, #0
 800617c:	d002      	beq.n	8006184 <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2220      	movs	r2, #32
 8006182:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d10a      	bne.n	80061a2 <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800618c:	2300      	movs	r3, #0
 800618e:	613b      	str	r3, [r7, #16]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	613b      	str	r3, [r7, #16]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	613b      	str	r3, [r7, #16]
 80061a0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d004      	beq.n	80061b4 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 80061aa:	231f      	movs	r3, #31
 80061ac:	18fb      	adds	r3, r7, r3
 80061ae:	2201      	movs	r2, #1
 80061b0:	701a      	strb	r2, [r3, #0]
 80061b2:	e000      	b.n	80061b6 <HAL_SPI_Transmit+0x27e>
  }

error:
 80061b4:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2251      	movs	r2, #81	; 0x51
 80061ba:	2101      	movs	r1, #1
 80061bc:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2250      	movs	r2, #80	; 0x50
 80061c2:	2100      	movs	r1, #0
 80061c4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80061c6:	231f      	movs	r3, #31
 80061c8:	18fb      	adds	r3, r7, r3
 80061ca:	781b      	ldrb	r3, [r3, #0]
}
 80061cc:	0018      	movs	r0, r3
 80061ce:	46bd      	mov	sp, r7
 80061d0:	b008      	add	sp, #32
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b086      	sub	sp, #24
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	1dbb      	adds	r3, r7, #6
 80061e0:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80061e2:	2317      	movs	r3, #23
 80061e4:	18fb      	adds	r3, r7, r3
 80061e6:	2200      	movs	r2, #0
 80061e8:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2250      	movs	r2, #80	; 0x50
 80061ee:	5c9b      	ldrb	r3, [r3, r2]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d101      	bne.n	80061f8 <HAL_SPI_Transmit_IT+0x24>
 80061f4:	2302      	movs	r3, #2
 80061f6:	e072      	b.n	80062de <HAL_SPI_Transmit_IT+0x10a>
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2250      	movs	r2, #80	; 0x50
 80061fc:	2101      	movs	r1, #1
 80061fe:	5499      	strb	r1, [r3, r2]

  if ((pData == NULL) || (Size == 0U))
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d003      	beq.n	800620e <HAL_SPI_Transmit_IT+0x3a>
 8006206:	1dbb      	adds	r3, r7, #6
 8006208:	881b      	ldrh	r3, [r3, #0]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d104      	bne.n	8006218 <HAL_SPI_Transmit_IT+0x44>
  {
    errorcode = HAL_ERROR;
 800620e:	2317      	movs	r3, #23
 8006210:	18fb      	adds	r3, r7, r3
 8006212:	2201      	movs	r2, #1
 8006214:	701a      	strb	r2, [r3, #0]
    goto error;
 8006216:	e05b      	b.n	80062d0 <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2251      	movs	r2, #81	; 0x51
 800621c:	5c9b      	ldrb	r3, [r3, r2]
 800621e:	b2db      	uxtb	r3, r3
 8006220:	2b01      	cmp	r3, #1
 8006222:	d004      	beq.n	800622e <HAL_SPI_Transmit_IT+0x5a>
  {
    errorcode = HAL_BUSY;
 8006224:	2317      	movs	r3, #23
 8006226:	18fb      	adds	r3, r7, r3
 8006228:	2202      	movs	r2, #2
 800622a:	701a      	strb	r2, [r3, #0]
    goto error;
 800622c:	e050      	b.n	80062d0 <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2251      	movs	r2, #81	; 0x51
 8006232:	2103      	movs	r1, #3
 8006234:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2200      	movs	r2, #0
 800623a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	1dba      	adds	r2, r7, #6
 8006246:	8812      	ldrh	r2, [r2, #0]
 8006248:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	1dba      	adds	r2, r7, #6
 800624e:	8812      	ldrh	r2, [r2, #0]
 8006250:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2200      	movs	r2, #0
 800625c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2200      	movs	r2, #0
 8006262:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2200      	movs	r2, #0
 8006268:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d003      	beq.n	800627a <HAL_SPI_Transmit_IT+0xa6>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	4a1c      	ldr	r2, [pc, #112]	; (80062e8 <HAL_SPI_Transmit_IT+0x114>)
 8006276:	645a      	str	r2, [r3, #68]	; 0x44
 8006278:	e002      	b.n	8006280 <HAL_SPI_Transmit_IT+0xac>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	4a1b      	ldr	r2, [pc, #108]	; (80062ec <HAL_SPI_Transmit_IT+0x118>)
 800627e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	689a      	ldr	r2, [r3, #8]
 8006284:	2380      	movs	r3, #128	; 0x80
 8006286:	021b      	lsls	r3, r3, #8
 8006288:	429a      	cmp	r2, r3
 800628a:	d108      	bne.n	800629e <HAL_SPI_Transmit_IT+0xca>
  {
    SPI_1LINE_TX(hspi);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	681a      	ldr	r2, [r3, #0]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2180      	movs	r1, #128	; 0x80
 8006298:	01c9      	lsls	r1, r1, #7
 800629a:	430a      	orrs	r2, r1
 800629c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	685a      	ldr	r2, [r3, #4]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	21a0      	movs	r1, #160	; 0xa0
 80062aa:	430a      	orrs	r2, r1
 80062ac:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	2240      	movs	r2, #64	; 0x40
 80062b6:	4013      	ands	r3, r2
 80062b8:	2b40      	cmp	r3, #64	; 0x40
 80062ba:	d008      	beq.n	80062ce <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2140      	movs	r1, #64	; 0x40
 80062c8:	430a      	orrs	r2, r1
 80062ca:	601a      	str	r2, [r3, #0]
 80062cc:	e000      	b.n	80062d0 <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 80062ce:	46c0      	nop			; (mov r8, r8)
  __HAL_UNLOCK(hspi);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2250      	movs	r2, #80	; 0x50
 80062d4:	2100      	movs	r1, #0
 80062d6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80062d8:	2317      	movs	r3, #23
 80062da:	18fb      	adds	r3, r7, r3
 80062dc:	781b      	ldrb	r3, [r3, #0]
}
 80062de:	0018      	movs	r0, r3
 80062e0:	46bd      	mov	sp, r7
 80062e2:	b006      	add	sp, #24
 80062e4:	bd80      	pop	{r7, pc}
 80062e6:	46c0      	nop			; (mov r8, r8)
 80062e8:	08006587 	.word	0x08006587
 80062ec:	0800653f 	.word	0x0800653f

080062f0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b088      	sub	sp, #32
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	099b      	lsrs	r3, r3, #6
 800630c:	001a      	movs	r2, r3
 800630e:	2301      	movs	r3, #1
 8006310:	4013      	ands	r3, r2
 8006312:	d10f      	bne.n	8006334 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	2201      	movs	r2, #1
 8006318:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800631a:	d00b      	beq.n	8006334 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	099b      	lsrs	r3, r3, #6
 8006320:	001a      	movs	r2, r3
 8006322:	2301      	movs	r3, #1
 8006324:	4013      	ands	r3, r2
 8006326:	d005      	beq.n	8006334 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800632c:	687a      	ldr	r2, [r7, #4]
 800632e:	0010      	movs	r0, r2
 8006330:	4798      	blx	r3
    return;
 8006332:	e0d6      	b.n	80064e2 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	085b      	lsrs	r3, r3, #1
 8006338:	001a      	movs	r2, r3
 800633a:	2301      	movs	r3, #1
 800633c:	4013      	ands	r3, r2
 800633e:	d00b      	beq.n	8006358 <HAL_SPI_IRQHandler+0x68>
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	09db      	lsrs	r3, r3, #7
 8006344:	001a      	movs	r2, r3
 8006346:	2301      	movs	r3, #1
 8006348:	4013      	ands	r3, r2
 800634a:	d005      	beq.n	8006358 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	0010      	movs	r0, r2
 8006354:	4798      	blx	r3
    return;
 8006356:	e0c4      	b.n	80064e2 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	095b      	lsrs	r3, r3, #5
 800635c:	001a      	movs	r2, r3
 800635e:	2301      	movs	r3, #1
 8006360:	4013      	ands	r3, r2
 8006362:	d10c      	bne.n	800637e <HAL_SPI_IRQHandler+0x8e>
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	099b      	lsrs	r3, r3, #6
 8006368:	001a      	movs	r2, r3
 800636a:	2301      	movs	r3, #1
 800636c:	4013      	ands	r3, r2
 800636e:	d106      	bne.n	800637e <HAL_SPI_IRQHandler+0x8e>
 8006370:	69bb      	ldr	r3, [r7, #24]
 8006372:	0a1b      	lsrs	r3, r3, #8
 8006374:	001a      	movs	r2, r3
 8006376:	2301      	movs	r3, #1
 8006378:	4013      	ands	r3, r2
 800637a:	d100      	bne.n	800637e <HAL_SPI_IRQHandler+0x8e>
 800637c:	e0b1      	b.n	80064e2 <HAL_SPI_IRQHandler+0x1f2>
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	095b      	lsrs	r3, r3, #5
 8006382:	001a      	movs	r2, r3
 8006384:	2301      	movs	r3, #1
 8006386:	4013      	ands	r3, r2
 8006388:	d100      	bne.n	800638c <HAL_SPI_IRQHandler+0x9c>
 800638a:	e0aa      	b.n	80064e2 <HAL_SPI_IRQHandler+0x1f2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800638c:	69bb      	ldr	r3, [r7, #24]
 800638e:	099b      	lsrs	r3, r3, #6
 8006390:	001a      	movs	r2, r3
 8006392:	2301      	movs	r3, #1
 8006394:	4013      	ands	r3, r2
 8006396:	d023      	beq.n	80063e0 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2251      	movs	r2, #81	; 0x51
 800639c:	5c9b      	ldrb	r3, [r3, r2]
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	2b03      	cmp	r3, #3
 80063a2:	d011      	beq.n	80063c8 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063a8:	2204      	movs	r2, #4
 80063aa:	431a      	orrs	r2, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80063b0:	2300      	movs	r3, #0
 80063b2:	617b      	str	r3, [r7, #20]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	617b      	str	r3, [r7, #20]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	617b      	str	r3, [r7, #20]
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	e00b      	b.n	80063e0 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80063c8:	2300      	movs	r3, #0
 80063ca:	613b      	str	r3, [r7, #16]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	613b      	str	r3, [r7, #16]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	613b      	str	r3, [r7, #16]
 80063dc:	693b      	ldr	r3, [r7, #16]
        return;
 80063de:	e080      	b.n	80064e2 <HAL_SPI_IRQHandler+0x1f2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	095b      	lsrs	r3, r3, #5
 80063e4:	001a      	movs	r2, r3
 80063e6:	2301      	movs	r3, #1
 80063e8:	4013      	ands	r3, r2
 80063ea:	d014      	beq.n	8006416 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063f0:	2201      	movs	r2, #1
 80063f2:	431a      	orrs	r2, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80063f8:	2300      	movs	r3, #0
 80063fa:	60fb      	str	r3, [r7, #12]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	60fb      	str	r3, [r7, #12]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2140      	movs	r1, #64	; 0x40
 8006410:	438a      	bics	r2, r1
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006416:	69bb      	ldr	r3, [r7, #24]
 8006418:	0a1b      	lsrs	r3, r3, #8
 800641a:	001a      	movs	r2, r3
 800641c:	2301      	movs	r3, #1
 800641e:	4013      	ands	r3, r2
 8006420:	d00c      	beq.n	800643c <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006426:	2208      	movs	r2, #8
 8006428:	431a      	orrs	r2, r3
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800642e:	2300      	movs	r3, #0
 8006430:	60bb      	str	r3, [r7, #8]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	60bb      	str	r3, [r7, #8]
 800643a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006440:	2b00      	cmp	r3, #0
 8006442:	d04d      	beq.n	80064e0 <HAL_SPI_IRQHandler+0x1f0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	685a      	ldr	r2, [r3, #4]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	21e0      	movs	r1, #224	; 0xe0
 8006450:	438a      	bics	r2, r1
 8006452:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2251      	movs	r2, #81	; 0x51
 8006458:	2101      	movs	r1, #1
 800645a:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	2202      	movs	r2, #2
 8006460:	4013      	ands	r3, r2
 8006462:	d103      	bne.n	800646c <HAL_SPI_IRQHandler+0x17c>
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	2201      	movs	r2, #1
 8006468:	4013      	ands	r3, r2
 800646a:	d032      	beq.n	80064d2 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	685a      	ldr	r2, [r3, #4]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	2103      	movs	r1, #3
 8006478:	438a      	bics	r2, r1
 800647a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006480:	2b00      	cmp	r3, #0
 8006482:	d010      	beq.n	80064a6 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006488:	4a17      	ldr	r2, [pc, #92]	; (80064e8 <HAL_SPI_IRQHandler+0x1f8>)
 800648a:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006490:	0018      	movs	r0, r3
 8006492:	f7fd fadb 	bl	8003a4c <HAL_DMA_Abort_IT>
 8006496:	1e03      	subs	r3, r0, #0
 8006498:	d005      	beq.n	80064a6 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800649e:	2240      	movs	r2, #64	; 0x40
 80064a0:	431a      	orrs	r2, r3
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d016      	beq.n	80064dc <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064b2:	4a0d      	ldr	r2, [pc, #52]	; (80064e8 <HAL_SPI_IRQHandler+0x1f8>)
 80064b4:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064ba:	0018      	movs	r0, r3
 80064bc:	f7fd fac6 	bl	8003a4c <HAL_DMA_Abort_IT>
 80064c0:	1e03      	subs	r3, r0, #0
 80064c2:	d00b      	beq.n	80064dc <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064c8:	2240      	movs	r2, #64	; 0x40
 80064ca:	431a      	orrs	r2, r3
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80064d0:	e004      	b.n	80064dc <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	0018      	movs	r0, r3
 80064d6:	f000 f809 	bl	80064ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80064da:	e000      	b.n	80064de <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 80064dc:	46c0      	nop			; (mov r8, r8)
    return;
 80064de:	46c0      	nop			; (mov r8, r8)
 80064e0:	46c0      	nop			; (mov r8, r8)
  }
}
 80064e2:	46bd      	mov	sp, r7
 80064e4:	b008      	add	sp, #32
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	08006515 	.word	0x08006515

080064ec <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b082      	sub	sp, #8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80064f4:	46c0      	nop			; (mov r8, r8)
 80064f6:	46bd      	mov	sp, r7
 80064f8:	b002      	add	sp, #8
 80064fa:	bd80      	pop	{r7, pc}

080064fc <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2251      	movs	r2, #81	; 0x51
 8006508:	5c9b      	ldrb	r3, [r3, r2]
 800650a:	b2db      	uxtb	r3, r3
}
 800650c:	0018      	movs	r0, r3
 800650e:	46bd      	mov	sp, r7
 8006510:	b002      	add	sp, #8
 8006512:	bd80      	pop	{r7, pc}

08006514 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006520:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2200      	movs	r2, #0
 8006526:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2200      	movs	r2, #0
 800652c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	0018      	movs	r0, r3
 8006532:	f7ff ffdb 	bl	80064ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006536:	46c0      	nop			; (mov r8, r8)
 8006538:	46bd      	mov	sp, r7
 800653a:	b004      	add	sp, #16
 800653c:	bd80      	pop	{r7, pc}

0800653e <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800653e:	b580      	push	{r7, lr}
 8006540:	b082      	sub	sp, #8
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	330c      	adds	r3, #12
 8006550:	7812      	ldrb	r2, [r2, #0]
 8006552:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006558:	1c5a      	adds	r2, r3, #1
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006562:	b29b      	uxth	r3, r3
 8006564:	3b01      	subs	r3, #1
 8006566:	b29a      	uxth	r2, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006570:	b29b      	uxth	r3, r3
 8006572:	2b00      	cmp	r3, #0
 8006574:	d103      	bne.n	800657e <SPI_TxISR_8BIT+0x40>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	0018      	movs	r0, r3
 800657a:	f000 f8d5 	bl	8006728 <SPI_CloseTx_ISR>
  }
}
 800657e:	46c0      	nop			; (mov r8, r8)
 8006580:	46bd      	mov	sp, r7
 8006582:	b002      	add	sp, #8
 8006584:	bd80      	pop	{r7, pc}

08006586 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006586:	b580      	push	{r7, lr}
 8006588:	b082      	sub	sp, #8
 800658a:	af00      	add	r7, sp, #0
 800658c:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006592:	881a      	ldrh	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800659e:	1c9a      	adds	r2, r3, #2
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	3b01      	subs	r3, #1
 80065ac:	b29a      	uxth	r2, r3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d103      	bne.n	80065c4 <SPI_TxISR_16BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	0018      	movs	r0, r3
 80065c0:	f000 f8b2 	bl	8006728 <SPI_CloseTx_ISR>
  }
}
 80065c4:	46c0      	nop			; (mov r8, r8)
 80065c6:	46bd      	mov	sp, r7
 80065c8:	b002      	add	sp, #8
 80065ca:	bd80      	pop	{r7, pc}

080065cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b084      	sub	sp, #16
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	603b      	str	r3, [r7, #0]
 80065d8:	1dfb      	adds	r3, r7, #7
 80065da:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065dc:	e050      	b.n	8006680 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	3301      	adds	r3, #1
 80065e2:	d04d      	beq.n	8006680 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80065e4:	f7fc fe86 	bl	80032f4 <HAL_GetTick>
 80065e8:	0002      	movs	r2, r0
 80065ea:	69bb      	ldr	r3, [r7, #24]
 80065ec:	1ad3      	subs	r3, r2, r3
 80065ee:	683a      	ldr	r2, [r7, #0]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d902      	bls.n	80065fa <SPI_WaitFlagStateUntilTimeout+0x2e>
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d142      	bne.n	8006680 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	685a      	ldr	r2, [r3, #4]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	21e0      	movs	r1, #224	; 0xe0
 8006606:	438a      	bics	r2, r1
 8006608:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	685a      	ldr	r2, [r3, #4]
 800660e:	2382      	movs	r3, #130	; 0x82
 8006610:	005b      	lsls	r3, r3, #1
 8006612:	429a      	cmp	r2, r3
 8006614:	d113      	bne.n	800663e <SPI_WaitFlagStateUntilTimeout+0x72>
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	689a      	ldr	r2, [r3, #8]
 800661a:	2380      	movs	r3, #128	; 0x80
 800661c:	021b      	lsls	r3, r3, #8
 800661e:	429a      	cmp	r2, r3
 8006620:	d005      	beq.n	800662e <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	689a      	ldr	r2, [r3, #8]
 8006626:	2380      	movs	r3, #128	; 0x80
 8006628:	00db      	lsls	r3, r3, #3
 800662a:	429a      	cmp	r2, r3
 800662c:	d107      	bne.n	800663e <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	2140      	movs	r1, #64	; 0x40
 800663a:	438a      	bics	r2, r1
 800663c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006642:	2380      	movs	r3, #128	; 0x80
 8006644:	019b      	lsls	r3, r3, #6
 8006646:	429a      	cmp	r2, r3
 8006648:	d110      	bne.n	800666c <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4914      	ldr	r1, [pc, #80]	; (80066a8 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8006656:	400a      	ands	r2, r1
 8006658:	601a      	str	r2, [r3, #0]
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2180      	movs	r1, #128	; 0x80
 8006666:	0189      	lsls	r1, r1, #6
 8006668:	430a      	orrs	r2, r1
 800666a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2251      	movs	r2, #81	; 0x51
 8006670:	2101      	movs	r1, #1
 8006672:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2250      	movs	r2, #80	; 0x50
 8006678:	2100      	movs	r1, #0
 800667a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e00f      	b.n	80066a0 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	68ba      	ldr	r2, [r7, #8]
 8006688:	4013      	ands	r3, r2
 800668a:	68ba      	ldr	r2, [r7, #8]
 800668c:	1ad3      	subs	r3, r2, r3
 800668e:	425a      	negs	r2, r3
 8006690:	4153      	adcs	r3, r2
 8006692:	b2db      	uxtb	r3, r3
 8006694:	001a      	movs	r2, r3
 8006696:	1dfb      	adds	r3, r7, #7
 8006698:	781b      	ldrb	r3, [r3, #0]
 800669a:	429a      	cmp	r2, r3
 800669c:	d19f      	bne.n	80065de <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	0018      	movs	r0, r3
 80066a2:	46bd      	mov	sp, r7
 80066a4:	b004      	add	sp, #16
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	ffffdfff 	.word	0xffffdfff

080066ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b086      	sub	sp, #24
 80066b0:	af02      	add	r7, sp, #8
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	607a      	str	r2, [r7, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	685a      	ldr	r2, [r3, #4]
 80066bc:	2382      	movs	r3, #130	; 0x82
 80066be:	005b      	lsls	r3, r3, #1
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d112      	bne.n	80066ea <SPI_EndRxTxTransaction+0x3e>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80066c4:	68ba      	ldr	r2, [r7, #8]
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	9300      	str	r3, [sp, #0]
 80066cc:	0013      	movs	r3, r2
 80066ce:	2200      	movs	r2, #0
 80066d0:	2180      	movs	r1, #128	; 0x80
 80066d2:	f7ff ff7b 	bl	80065cc <SPI_WaitFlagStateUntilTimeout>
 80066d6:	1e03      	subs	r3, r0, #0
 80066d8:	d020      	beq.n	800671c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066de:	2220      	movs	r2, #32
 80066e0:	431a      	orrs	r2, r3
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80066e6:	2303      	movs	r3, #3
 80066e8:	e019      	b.n	800671e <SPI_EndRxTxTransaction+0x72>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2251      	movs	r2, #81	; 0x51
 80066ee:	5c9b      	ldrb	r3, [r3, r2]
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	2b05      	cmp	r3, #5
 80066f4:	d112      	bne.n	800671c <SPI_EndRxTxTransaction+0x70>
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80066f6:	68ba      	ldr	r2, [r7, #8]
 80066f8:	68f8      	ldr	r0, [r7, #12]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	9300      	str	r3, [sp, #0]
 80066fe:	0013      	movs	r3, r2
 8006700:	2200      	movs	r2, #0
 8006702:	2101      	movs	r1, #1
 8006704:	f7ff ff62 	bl	80065cc <SPI_WaitFlagStateUntilTimeout>
 8006708:	1e03      	subs	r3, r0, #0
 800670a:	d007      	beq.n	800671c <SPI_EndRxTxTransaction+0x70>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006710:	2220      	movs	r2, #32
 8006712:	431a      	orrs	r2, r3
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006718:	2303      	movs	r3, #3
 800671a:	e000      	b.n	800671e <SPI_EndRxTxTransaction+0x72>
      }
    }
  }
  return HAL_OK;
 800671c:	2300      	movs	r3, #0
}
 800671e:	0018      	movs	r0, r3
 8006720:	46bd      	mov	sp, r7
 8006722:	b004      	add	sp, #16
 8006724:	bd80      	pop	{r7, pc}
	...

08006728 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b086      	sub	sp, #24
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8006730:	4b2d      	ldr	r3, [pc, #180]	; (80067e8 <SPI_CloseTx_ISR+0xc0>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	492d      	ldr	r1, [pc, #180]	; (80067ec <SPI_CloseTx_ISR+0xc4>)
 8006736:	0018      	movs	r0, r3
 8006738:	f7f9 fce6 	bl	8000108 <__udivsi3>
 800673c:	0003      	movs	r3, r0
 800673e:	001a      	movs	r2, r3
 8006740:	2364      	movs	r3, #100	; 0x64
 8006742:	4353      	muls	r3, r2
 8006744:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006746:	f7fc fdd5 	bl	80032f4 <HAL_GetTick>
 800674a:	0003      	movs	r3, r0
 800674c:	617b      	str	r3, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d106      	bne.n	8006762 <SPI_CloseTx_ISR+0x3a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006758:	2220      	movs	r2, #32
 800675a:	431a      	orrs	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006760:	e008      	b.n	8006774 <SPI_CloseTx_ISR+0x4c>
    }
    count--;
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	3b01      	subs	r3, #1
 8006766:	613b      	str	r3, [r7, #16]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	2202      	movs	r2, #2
 8006770:	4013      	ands	r3, r2
 8006772:	d0ec      	beq.n	800674e <SPI_CloseTx_ISR+0x26>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	685a      	ldr	r2, [r3, #4]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	21a0      	movs	r1, #160	; 0xa0
 8006780:	438a      	bics	r2, r1
 8006782:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006784:	697a      	ldr	r2, [r7, #20]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2164      	movs	r1, #100	; 0x64
 800678a:	0018      	movs	r0, r3
 800678c:	f7ff ff8e 	bl	80066ac <SPI_EndRxTxTransaction>
 8006790:	1e03      	subs	r3, r0, #0
 8006792:	d005      	beq.n	80067a0 <SPI_CloseTx_ISR+0x78>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006798:	2220      	movs	r2, #32
 800679a:	431a      	orrs	r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d10a      	bne.n	80067be <SPI_CloseTx_ISR+0x96>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067a8:	2300      	movs	r3, #0
 80067aa:	60fb      	str	r3, [r7, #12]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68db      	ldr	r3, [r3, #12]
 80067b2:	60fb      	str	r3, [r7, #12]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	60fb      	str	r3, [r7, #12]
 80067bc:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2251      	movs	r2, #81	; 0x51
 80067c2:	2101      	movs	r1, #1
 80067c4:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d004      	beq.n	80067d8 <SPI_CloseTx_ISR+0xb0>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	0018      	movs	r0, r3
 80067d2:	f7ff fe8b 	bl	80064ec <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80067d6:	e003      	b.n	80067e0 <SPI_CloseTx_ISR+0xb8>
    HAL_SPI_TxCpltCallback(hspi);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	0018      	movs	r0, r3
 80067dc:	f7f9 fe78 	bl	80004d0 <HAL_SPI_TxCpltCallback>
}
 80067e0:	46c0      	nop			; (mov r8, r8)
 80067e2:	46bd      	mov	sp, r7
 80067e4:	b006      	add	sp, #24
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	20000054 	.word	0x20000054
 80067ec:	00005dc0 	.word	0x00005dc0

080067f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b082      	sub	sp, #8
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d101      	bne.n	8006802 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	e01e      	b.n	8006840 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2239      	movs	r2, #57	; 0x39
 8006806:	5c9b      	ldrb	r3, [r3, r2]
 8006808:	b2db      	uxtb	r3, r3
 800680a:	2b00      	cmp	r3, #0
 800680c:	d107      	bne.n	800681e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2238      	movs	r2, #56	; 0x38
 8006812:	2100      	movs	r1, #0
 8006814:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	0018      	movs	r0, r3
 800681a:	f7fc fb33 	bl	8002e84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2239      	movs	r2, #57	; 0x39
 8006822:	2102      	movs	r1, #2
 8006824:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	3304      	adds	r3, #4
 800682e:	0019      	movs	r1, r3
 8006830:	0010      	movs	r0, r2
 8006832:	f000 fa95 	bl	8006d60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2239      	movs	r2, #57	; 0x39
 800683a:	2101      	movs	r1, #1
 800683c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800683e:	2300      	movs	r3, #0
}
 8006840:	0018      	movs	r0, r3
 8006842:	46bd      	mov	sp, r7
 8006844:	b002      	add	sp, #8
 8006846:	bd80      	pop	{r7, pc}

08006848 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	68da      	ldr	r2, [r3, #12]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	2101      	movs	r1, #1
 800685c:	430a      	orrs	r2, r1
 800685e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	2207      	movs	r2, #7
 8006868:	4013      	ands	r3, r2
 800686a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2b06      	cmp	r3, #6
 8006870:	d007      	beq.n	8006882 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	2101      	movs	r1, #1
 800687e:	430a      	orrs	r2, r1
 8006880:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006882:	2300      	movs	r3, #0
}
 8006884:	0018      	movs	r0, r3
 8006886:	46bd      	mov	sp, r7
 8006888:	b004      	add	sp, #16
 800688a:	bd80      	pop	{r7, pc}

0800688c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68da      	ldr	r2, [r3, #12]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2101      	movs	r1, #1
 80068a0:	438a      	bics	r2, r1
 80068a2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	4a08      	ldr	r2, [pc, #32]	; (80068cc <HAL_TIM_Base_Stop_IT+0x40>)
 80068ac:	4013      	ands	r3, r2
 80068ae:	d107      	bne.n	80068c0 <HAL_TIM_Base_Stop_IT+0x34>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2101      	movs	r1, #1
 80068bc:	438a      	bics	r2, r1
 80068be:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80068c0:	2300      	movs	r3, #0
}
 80068c2:	0018      	movs	r0, r3
 80068c4:	46bd      	mov	sp, r7
 80068c6:	b002      	add	sp, #8
 80068c8:	bd80      	pop	{r7, pc}
 80068ca:	46c0      	nop			; (mov r8, r8)
 80068cc:	00001111 	.word	0x00001111

080068d0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d101      	bne.n	80068e2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e01e      	b.n	8006920 <HAL_TIM_OC_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2239      	movs	r2, #57	; 0x39
 80068e6:	5c9b      	ldrb	r3, [r3, r2]
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d107      	bne.n	80068fe <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2238      	movs	r2, #56	; 0x38
 80068f2:	2100      	movs	r1, #0
 80068f4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	0018      	movs	r0, r3
 80068fa:	f000 f815 	bl	8006928 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2239      	movs	r2, #57	; 0x39
 8006902:	2102      	movs	r1, #2
 8006904:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	3304      	adds	r3, #4
 800690e:	0019      	movs	r1, r3
 8006910:	0010      	movs	r0, r2
 8006912:	f000 fa25 	bl	8006d60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2239      	movs	r2, #57	; 0x39
 800691a:	2101      	movs	r1, #1
 800691c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800691e:	2300      	movs	r3, #0
}
 8006920:	0018      	movs	r0, r3
 8006922:	46bd      	mov	sp, r7
 8006924:	b002      	add	sp, #8
 8006926:	bd80      	pop	{r7, pc}

08006928 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b082      	sub	sp, #8
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006930:	46c0      	nop			; (mov r8, r8)
 8006932:	46bd      	mov	sp, r7
 8006934:	b002      	add	sp, #8
 8006936:	bd80      	pop	{r7, pc}

08006938 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b082      	sub	sp, #8
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	691b      	ldr	r3, [r3, #16]
 8006946:	2202      	movs	r2, #2
 8006948:	4013      	ands	r3, r2
 800694a:	2b02      	cmp	r3, #2
 800694c:	d124      	bne.n	8006998 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	68db      	ldr	r3, [r3, #12]
 8006954:	2202      	movs	r2, #2
 8006956:	4013      	ands	r3, r2
 8006958:	2b02      	cmp	r3, #2
 800695a:	d11d      	bne.n	8006998 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2203      	movs	r2, #3
 8006962:	4252      	negs	r2, r2
 8006964:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2201      	movs	r2, #1
 800696a:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	699b      	ldr	r3, [r3, #24]
 8006972:	2203      	movs	r2, #3
 8006974:	4013      	ands	r3, r2
 8006976:	d004      	beq.n	8006982 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	0018      	movs	r0, r3
 800697c:	f000 f9d8 	bl	8006d30 <HAL_TIM_IC_CaptureCallback>
 8006980:	e007      	b.n	8006992 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	0018      	movs	r0, r3
 8006986:	f000 f9cb 	bl	8006d20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	0018      	movs	r0, r3
 800698e:	f000 f9d7 	bl	8006d40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	691b      	ldr	r3, [r3, #16]
 800699e:	2204      	movs	r2, #4
 80069a0:	4013      	ands	r3, r2
 80069a2:	2b04      	cmp	r3, #4
 80069a4:	d125      	bne.n	80069f2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	68db      	ldr	r3, [r3, #12]
 80069ac:	2204      	movs	r2, #4
 80069ae:	4013      	ands	r3, r2
 80069b0:	2b04      	cmp	r3, #4
 80069b2:	d11e      	bne.n	80069f2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	2205      	movs	r2, #5
 80069ba:	4252      	negs	r2, r2
 80069bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2202      	movs	r2, #2
 80069c2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	699a      	ldr	r2, [r3, #24]
 80069ca:	23c0      	movs	r3, #192	; 0xc0
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	4013      	ands	r3, r2
 80069d0:	d004      	beq.n	80069dc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	0018      	movs	r0, r3
 80069d6:	f000 f9ab 	bl	8006d30 <HAL_TIM_IC_CaptureCallback>
 80069da:	e007      	b.n	80069ec <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	0018      	movs	r0, r3
 80069e0:	f000 f99e 	bl	8006d20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	0018      	movs	r0, r3
 80069e8:	f000 f9aa 	bl	8006d40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	691b      	ldr	r3, [r3, #16]
 80069f8:	2208      	movs	r2, #8
 80069fa:	4013      	ands	r3, r2
 80069fc:	2b08      	cmp	r3, #8
 80069fe:	d124      	bne.n	8006a4a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	2208      	movs	r2, #8
 8006a08:	4013      	ands	r3, r2
 8006a0a:	2b08      	cmp	r3, #8
 8006a0c:	d11d      	bne.n	8006a4a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2209      	movs	r2, #9
 8006a14:	4252      	negs	r2, r2
 8006a16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2204      	movs	r2, #4
 8006a1c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	69db      	ldr	r3, [r3, #28]
 8006a24:	2203      	movs	r2, #3
 8006a26:	4013      	ands	r3, r2
 8006a28:	d004      	beq.n	8006a34 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	0018      	movs	r0, r3
 8006a2e:	f000 f97f 	bl	8006d30 <HAL_TIM_IC_CaptureCallback>
 8006a32:	e007      	b.n	8006a44 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	0018      	movs	r0, r3
 8006a38:	f000 f972 	bl	8006d20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	0018      	movs	r0, r3
 8006a40:	f000 f97e 	bl	8006d40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	691b      	ldr	r3, [r3, #16]
 8006a50:	2210      	movs	r2, #16
 8006a52:	4013      	ands	r3, r2
 8006a54:	2b10      	cmp	r3, #16
 8006a56:	d125      	bne.n	8006aa4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	2210      	movs	r2, #16
 8006a60:	4013      	ands	r3, r2
 8006a62:	2b10      	cmp	r3, #16
 8006a64:	d11e      	bne.n	8006aa4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	2211      	movs	r2, #17
 8006a6c:	4252      	negs	r2, r2
 8006a6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2208      	movs	r2, #8
 8006a74:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	69da      	ldr	r2, [r3, #28]
 8006a7c:	23c0      	movs	r3, #192	; 0xc0
 8006a7e:	009b      	lsls	r3, r3, #2
 8006a80:	4013      	ands	r3, r2
 8006a82:	d004      	beq.n	8006a8e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	0018      	movs	r0, r3
 8006a88:	f000 f952 	bl	8006d30 <HAL_TIM_IC_CaptureCallback>
 8006a8c:	e007      	b.n	8006a9e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	0018      	movs	r0, r3
 8006a92:	f000 f945 	bl	8006d20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	0018      	movs	r0, r3
 8006a9a:	f000 f951 	bl	8006d40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	4013      	ands	r3, r2
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d10f      	bne.n	8006ad2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	4013      	ands	r3, r2
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d108      	bne.n	8006ad2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	2202      	movs	r2, #2
 8006ac6:	4252      	negs	r2, r2
 8006ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	0018      	movs	r0, r3
 8006ace:	f7fc fb5d 	bl	800318c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	2240      	movs	r2, #64	; 0x40
 8006ada:	4013      	ands	r3, r2
 8006adc:	2b40      	cmp	r3, #64	; 0x40
 8006ade:	d10f      	bne.n	8006b00 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68db      	ldr	r3, [r3, #12]
 8006ae6:	2240      	movs	r2, #64	; 0x40
 8006ae8:	4013      	ands	r3, r2
 8006aea:	2b40      	cmp	r3, #64	; 0x40
 8006aec:	d108      	bne.n	8006b00 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	2241      	movs	r2, #65	; 0x41
 8006af4:	4252      	negs	r2, r2
 8006af6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	0018      	movs	r0, r3
 8006afc:	f000 f928 	bl	8006d50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b00:	46c0      	nop			; (mov r8, r8)
 8006b02:	46bd      	mov	sp, r7
 8006b04:	b002      	add	sp, #8
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b084      	sub	sp, #16
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	60f8      	str	r0, [r7, #12]
 8006b10:	60b9      	str	r1, [r7, #8]
 8006b12:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2238      	movs	r2, #56	; 0x38
 8006b18:	5c9b      	ldrb	r3, [r3, r2]
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d101      	bne.n	8006b22 <HAL_TIM_OC_ConfigChannel+0x1a>
 8006b1e:	2302      	movs	r3, #2
 8006b20:	e03c      	b.n	8006b9c <HAL_TIM_OC_ConfigChannel+0x94>
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2238      	movs	r2, #56	; 0x38
 8006b26:	2101      	movs	r1, #1
 8006b28:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2239      	movs	r2, #57	; 0x39
 8006b2e:	2102      	movs	r1, #2
 8006b30:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2b04      	cmp	r3, #4
 8006b36:	d010      	beq.n	8006b5a <HAL_TIM_OC_ConfigChannel+0x52>
 8006b38:	d802      	bhi.n	8006b40 <HAL_TIM_OC_ConfigChannel+0x38>
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d005      	beq.n	8006b4a <HAL_TIM_OC_ConfigChannel+0x42>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      break;
    }

    default:
      break;
 8006b3e:	e024      	b.n	8006b8a <HAL_TIM_OC_ConfigChannel+0x82>
  switch (Channel)
 8006b40:	2b08      	cmp	r3, #8
 8006b42:	d012      	beq.n	8006b6a <HAL_TIM_OC_ConfigChannel+0x62>
 8006b44:	2b0c      	cmp	r3, #12
 8006b46:	d018      	beq.n	8006b7a <HAL_TIM_OC_ConfigChannel+0x72>
      break;
 8006b48:	e01f      	b.n	8006b8a <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	68ba      	ldr	r2, [r7, #8]
 8006b50:	0011      	movs	r1, r2
 8006b52:	0018      	movs	r0, r3
 8006b54:	f000 f962 	bl	8006e1c <TIM_OC1_SetConfig>
      break;
 8006b58:	e017      	b.n	8006b8a <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68ba      	ldr	r2, [r7, #8]
 8006b60:	0011      	movs	r1, r2
 8006b62:	0018      	movs	r0, r3
 8006b64:	f000 f996 	bl	8006e94 <TIM_OC2_SetConfig>
      break;
 8006b68:	e00f      	b.n	8006b8a <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68ba      	ldr	r2, [r7, #8]
 8006b70:	0011      	movs	r1, r2
 8006b72:	0018      	movs	r0, r3
 8006b74:	f000 f9d0 	bl	8006f18 <TIM_OC3_SetConfig>
      break;
 8006b78:	e007      	b.n	8006b8a <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	68ba      	ldr	r2, [r7, #8]
 8006b80:	0011      	movs	r1, r2
 8006b82:	0018      	movs	r0, r3
 8006b84:	f000 fa08 	bl	8006f98 <TIM_OC4_SetConfig>
      break;
 8006b88:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2239      	movs	r2, #57	; 0x39
 8006b8e:	2101      	movs	r1, #1
 8006b90:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2238      	movs	r2, #56	; 0x38
 8006b96:	2100      	movs	r1, #0
 8006b98:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006b9a:	2300      	movs	r3, #0
}
 8006b9c:	0018      	movs	r0, r3
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	b004      	add	sp, #16
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2238      	movs	r2, #56	; 0x38
 8006bb2:	5c9b      	ldrb	r3, [r3, r2]
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d101      	bne.n	8006bbc <HAL_TIM_ConfigClockSource+0x18>
 8006bb8:	2302      	movs	r3, #2
 8006bba:	e0ab      	b.n	8006d14 <HAL_TIM_ConfigClockSource+0x170>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2238      	movs	r2, #56	; 0x38
 8006bc0:	2101      	movs	r1, #1
 8006bc2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2239      	movs	r2, #57	; 0x39
 8006bc8:	2102      	movs	r1, #2
 8006bca:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2277      	movs	r2, #119	; 0x77
 8006bd8:	4393      	bics	r3, r2
 8006bda:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	4a4f      	ldr	r2, [pc, #316]	; (8006d1c <HAL_TIM_ConfigClockSource+0x178>)
 8006be0:	4013      	ands	r3, r2
 8006be2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	68fa      	ldr	r2, [r7, #12]
 8006bea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	2b40      	cmp	r3, #64	; 0x40
 8006bf2:	d100      	bne.n	8006bf6 <HAL_TIM_ConfigClockSource+0x52>
 8006bf4:	e06b      	b.n	8006cce <HAL_TIM_ConfigClockSource+0x12a>
 8006bf6:	d80e      	bhi.n	8006c16 <HAL_TIM_ConfigClockSource+0x72>
 8006bf8:	2b10      	cmp	r3, #16
 8006bfa:	d100      	bne.n	8006bfe <HAL_TIM_ConfigClockSource+0x5a>
 8006bfc:	e077      	b.n	8006cee <HAL_TIM_ConfigClockSource+0x14a>
 8006bfe:	d803      	bhi.n	8006c08 <HAL_TIM_ConfigClockSource+0x64>
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d100      	bne.n	8006c06 <HAL_TIM_ConfigClockSource+0x62>
 8006c04:	e073      	b.n	8006cee <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006c06:	e07c      	b.n	8006d02 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8006c08:	2b20      	cmp	r3, #32
 8006c0a:	d100      	bne.n	8006c0e <HAL_TIM_ConfigClockSource+0x6a>
 8006c0c:	e06f      	b.n	8006cee <HAL_TIM_ConfigClockSource+0x14a>
 8006c0e:	2b30      	cmp	r3, #48	; 0x30
 8006c10:	d100      	bne.n	8006c14 <HAL_TIM_ConfigClockSource+0x70>
 8006c12:	e06c      	b.n	8006cee <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8006c14:	e075      	b.n	8006d02 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8006c16:	2b70      	cmp	r3, #112	; 0x70
 8006c18:	d00e      	beq.n	8006c38 <HAL_TIM_ConfigClockSource+0x94>
 8006c1a:	d804      	bhi.n	8006c26 <HAL_TIM_ConfigClockSource+0x82>
 8006c1c:	2b50      	cmp	r3, #80	; 0x50
 8006c1e:	d036      	beq.n	8006c8e <HAL_TIM_ConfigClockSource+0xea>
 8006c20:	2b60      	cmp	r3, #96	; 0x60
 8006c22:	d044      	beq.n	8006cae <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8006c24:	e06d      	b.n	8006d02 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8006c26:	2280      	movs	r2, #128	; 0x80
 8006c28:	0152      	lsls	r2, r2, #5
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d068      	beq.n	8006d00 <HAL_TIM_ConfigClockSource+0x15c>
 8006c2e:	2280      	movs	r2, #128	; 0x80
 8006c30:	0192      	lsls	r2, r2, #6
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d017      	beq.n	8006c66 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8006c36:	e064      	b.n	8006d02 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6818      	ldr	r0, [r3, #0]
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	6899      	ldr	r1, [r3, #8]
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	685a      	ldr	r2, [r3, #4]
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	f000 fa66 	bl	8007118 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2277      	movs	r2, #119	; 0x77
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	68fa      	ldr	r2, [r7, #12]
 8006c62:	609a      	str	r2, [r3, #8]
      break;
 8006c64:	e04d      	b.n	8006d02 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6818      	ldr	r0, [r3, #0]
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	6899      	ldr	r1, [r3, #8]
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	685a      	ldr	r2, [r3, #4]
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	f000 fa4f 	bl	8007118 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	689a      	ldr	r2, [r3, #8]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	2180      	movs	r1, #128	; 0x80
 8006c86:	01c9      	lsls	r1, r1, #7
 8006c88:	430a      	orrs	r2, r1
 8006c8a:	609a      	str	r2, [r3, #8]
      break;
 8006c8c:	e039      	b.n	8006d02 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6818      	ldr	r0, [r3, #0]
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	6859      	ldr	r1, [r3, #4]
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	68db      	ldr	r3, [r3, #12]
 8006c9a:	001a      	movs	r2, r3
 8006c9c:	f000 f9c2 	bl	8007024 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	2150      	movs	r1, #80	; 0x50
 8006ca6:	0018      	movs	r0, r3
 8006ca8:	f000 fa1c 	bl	80070e4 <TIM_ITRx_SetConfig>
      break;
 8006cac:	e029      	b.n	8006d02 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6818      	ldr	r0, [r3, #0]
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	6859      	ldr	r1, [r3, #4]
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	001a      	movs	r2, r3
 8006cbc:	f000 f9e0 	bl	8007080 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2160      	movs	r1, #96	; 0x60
 8006cc6:	0018      	movs	r0, r3
 8006cc8:	f000 fa0c 	bl	80070e4 <TIM_ITRx_SetConfig>
      break;
 8006ccc:	e019      	b.n	8006d02 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6818      	ldr	r0, [r3, #0]
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	6859      	ldr	r1, [r3, #4]
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	001a      	movs	r2, r3
 8006cdc:	f000 f9a2 	bl	8007024 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	2140      	movs	r1, #64	; 0x40
 8006ce6:	0018      	movs	r0, r3
 8006ce8:	f000 f9fc 	bl	80070e4 <TIM_ITRx_SetConfig>
      break;
 8006cec:	e009      	b.n	8006d02 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	0019      	movs	r1, r3
 8006cf8:	0010      	movs	r0, r2
 8006cfa:	f000 f9f3 	bl	80070e4 <TIM_ITRx_SetConfig>
      break;
 8006cfe:	e000      	b.n	8006d02 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8006d00:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2239      	movs	r2, #57	; 0x39
 8006d06:	2101      	movs	r1, #1
 8006d08:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2238      	movs	r2, #56	; 0x38
 8006d0e:	2100      	movs	r1, #0
 8006d10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d12:	2300      	movs	r3, #0
}
 8006d14:	0018      	movs	r0, r3
 8006d16:	46bd      	mov	sp, r7
 8006d18:	b004      	add	sp, #16
 8006d1a:	bd80      	pop	{r7, pc}
 8006d1c:	ffff00ff 	.word	0xffff00ff

08006d20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b082      	sub	sp, #8
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d28:	46c0      	nop			; (mov r8, r8)
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	b002      	add	sp, #8
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b082      	sub	sp, #8
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d38:	46c0      	nop			; (mov r8, r8)
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	b002      	add	sp, #8
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b082      	sub	sp, #8
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d48:	46c0      	nop			; (mov r8, r8)
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	b002      	add	sp, #8
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b082      	sub	sp, #8
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d58:	46c0      	nop			; (mov r8, r8)
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	b002      	add	sp, #8
 8006d5e:	bd80      	pop	{r7, pc}

08006d60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	2380      	movs	r3, #128	; 0x80
 8006d74:	05db      	lsls	r3, r3, #23
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d00b      	beq.n	8006d92 <TIM_Base_SetConfig+0x32>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4a23      	ldr	r2, [pc, #140]	; (8006e0c <TIM_Base_SetConfig+0xac>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d007      	beq.n	8006d92 <TIM_Base_SetConfig+0x32>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4a22      	ldr	r2, [pc, #136]	; (8006e10 <TIM_Base_SetConfig+0xb0>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d003      	beq.n	8006d92 <TIM_Base_SetConfig+0x32>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a21      	ldr	r2, [pc, #132]	; (8006e14 <TIM_Base_SetConfig+0xb4>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d108      	bne.n	8006da4 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2270      	movs	r2, #112	; 0x70
 8006d96:	4393      	bics	r3, r2
 8006d98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	68fa      	ldr	r2, [r7, #12]
 8006da0:	4313      	orrs	r3, r2
 8006da2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006da4:	687a      	ldr	r2, [r7, #4]
 8006da6:	2380      	movs	r3, #128	; 0x80
 8006da8:	05db      	lsls	r3, r3, #23
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d00b      	beq.n	8006dc6 <TIM_Base_SetConfig+0x66>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4a16      	ldr	r2, [pc, #88]	; (8006e0c <TIM_Base_SetConfig+0xac>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d007      	beq.n	8006dc6 <TIM_Base_SetConfig+0x66>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	4a15      	ldr	r2, [pc, #84]	; (8006e10 <TIM_Base_SetConfig+0xb0>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d003      	beq.n	8006dc6 <TIM_Base_SetConfig+0x66>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4a14      	ldr	r2, [pc, #80]	; (8006e14 <TIM_Base_SetConfig+0xb4>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d108      	bne.n	8006dd8 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	4a13      	ldr	r2, [pc, #76]	; (8006e18 <TIM_Base_SetConfig+0xb8>)
 8006dca:	4013      	ands	r3, r2
 8006dcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	68db      	ldr	r3, [r3, #12]
 8006dd2:	68fa      	ldr	r2, [r7, #12]
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2280      	movs	r2, #128	; 0x80
 8006ddc:	4393      	bics	r3, r2
 8006dde:	001a      	movs	r2, r3
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	4313      	orrs	r3, r2
 8006de6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	68fa      	ldr	r2, [r7, #12]
 8006dec:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	689a      	ldr	r2, [r3, #8]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2201      	movs	r2, #1
 8006e02:	615a      	str	r2, [r3, #20]
}
 8006e04:	46c0      	nop			; (mov r8, r8)
 8006e06:	46bd      	mov	sp, r7
 8006e08:	b004      	add	sp, #16
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	40000400 	.word	0x40000400
 8006e10:	40010800 	.word	0x40010800
 8006e14:	40011400 	.word	0x40011400
 8006e18:	fffffcff 	.word	0xfffffcff

08006e1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b086      	sub	sp, #24
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	4393      	bics	r3, r2
 8006e2e:	001a      	movs	r2, r3
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6a1b      	ldr	r3, [r3, #32]
 8006e38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	699b      	ldr	r3, [r3, #24]
 8006e44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2270      	movs	r2, #112	; 0x70
 8006e4a:	4393      	bics	r3, r2
 8006e4c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2203      	movs	r2, #3
 8006e52:	4393      	bics	r3, r2
 8006e54:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	2202      	movs	r2, #2
 8006e64:	4393      	bics	r3, r2
 8006e66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	697a      	ldr	r2, [r7, #20]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	693a      	ldr	r2, [r7, #16]
 8006e76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	68fa      	ldr	r2, [r7, #12]
 8006e7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	685a      	ldr	r2, [r3, #4]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	697a      	ldr	r2, [r7, #20]
 8006e8a:	621a      	str	r2, [r3, #32]
}
 8006e8c:	46c0      	nop			; (mov r8, r8)
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	b006      	add	sp, #24
 8006e92:	bd80      	pop	{r7, pc}

08006e94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b086      	sub	sp, #24
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6a1b      	ldr	r3, [r3, #32]
 8006ea2:	2210      	movs	r2, #16
 8006ea4:	4393      	bics	r3, r2
 8006ea6:	001a      	movs	r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6a1b      	ldr	r3, [r3, #32]
 8006eb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	699b      	ldr	r3, [r3, #24]
 8006ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	4a13      	ldr	r2, [pc, #76]	; (8006f10 <TIM_OC2_SetConfig+0x7c>)
 8006ec2:	4013      	ands	r3, r2
 8006ec4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	4a12      	ldr	r2, [pc, #72]	; (8006f14 <TIM_OC2_SetConfig+0x80>)
 8006eca:	4013      	ands	r3, r2
 8006ecc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	021b      	lsls	r3, r3, #8
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	2220      	movs	r2, #32
 8006ede:	4393      	bics	r3, r2
 8006ee0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	011b      	lsls	r3, r3, #4
 8006ee8:	697a      	ldr	r2, [r7, #20]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	693a      	ldr	r2, [r7, #16]
 8006ef2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	68fa      	ldr	r2, [r7, #12]
 8006ef8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	685a      	ldr	r2, [r3, #4]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	697a      	ldr	r2, [r7, #20]
 8006f06:	621a      	str	r2, [r3, #32]
}
 8006f08:	46c0      	nop			; (mov r8, r8)
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	b006      	add	sp, #24
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	ffff8fff 	.word	0xffff8fff
 8006f14:	fffffcff 	.word	0xfffffcff

08006f18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b086      	sub	sp, #24
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a1b      	ldr	r3, [r3, #32]
 8006f26:	4a1a      	ldr	r2, [pc, #104]	; (8006f90 <TIM_OC3_SetConfig+0x78>)
 8006f28:	401a      	ands	r2, r3
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a1b      	ldr	r3, [r3, #32]
 8006f32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	69db      	ldr	r3, [r3, #28]
 8006f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2270      	movs	r2, #112	; 0x70
 8006f44:	4393      	bics	r3, r2
 8006f46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2203      	movs	r2, #3
 8006f4c:	4393      	bics	r3, r2
 8006f4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	68fa      	ldr	r2, [r7, #12]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	4a0d      	ldr	r2, [pc, #52]	; (8006f94 <TIM_OC3_SetConfig+0x7c>)
 8006f5e:	4013      	ands	r3, r2
 8006f60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	021b      	lsls	r3, r3, #8
 8006f68:	697a      	ldr	r2, [r7, #20]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	68fa      	ldr	r2, [r7, #12]
 8006f78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	685a      	ldr	r2, [r3, #4]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	697a      	ldr	r2, [r7, #20]
 8006f86:	621a      	str	r2, [r3, #32]
}
 8006f88:	46c0      	nop			; (mov r8, r8)
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	b006      	add	sp, #24
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	fffffeff 	.word	0xfffffeff
 8006f94:	fffffdff 	.word	0xfffffdff

08006f98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b086      	sub	sp, #24
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6a1b      	ldr	r3, [r3, #32]
 8006fa6:	4a1b      	ldr	r2, [pc, #108]	; (8007014 <TIM_OC4_SetConfig+0x7c>)
 8006fa8:	401a      	ands	r2, r3
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6a1b      	ldr	r3, [r3, #32]
 8006fb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	69db      	ldr	r3, [r3, #28]
 8006fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	4a15      	ldr	r2, [pc, #84]	; (8007018 <TIM_OC4_SetConfig+0x80>)
 8006fc4:	4013      	ands	r3, r2
 8006fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	4a14      	ldr	r2, [pc, #80]	; (800701c <TIM_OC4_SetConfig+0x84>)
 8006fcc:	4013      	ands	r3, r2
 8006fce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	021b      	lsls	r3, r3, #8
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	4a10      	ldr	r2, [pc, #64]	; (8007020 <TIM_OC4_SetConfig+0x88>)
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	031b      	lsls	r3, r3, #12
 8006fea:	697a      	ldr	r2, [r7, #20]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	693a      	ldr	r2, [r7, #16]
 8006ff4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	68fa      	ldr	r2, [r7, #12]
 8006ffa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	685a      	ldr	r2, [r3, #4]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	697a      	ldr	r2, [r7, #20]
 8007008:	621a      	str	r2, [r3, #32]
}
 800700a:	46c0      	nop			; (mov r8, r8)
 800700c:	46bd      	mov	sp, r7
 800700e:	b006      	add	sp, #24
 8007010:	bd80      	pop	{r7, pc}
 8007012:	46c0      	nop			; (mov r8, r8)
 8007014:	ffffefff 	.word	0xffffefff
 8007018:	ffff8fff 	.word	0xffff8fff
 800701c:	fffffcff 	.word	0xfffffcff
 8007020:	ffffdfff 	.word	0xffffdfff

08007024 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b086      	sub	sp, #24
 8007028:	af00      	add	r7, sp, #0
 800702a:	60f8      	str	r0, [r7, #12]
 800702c:	60b9      	str	r1, [r7, #8]
 800702e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6a1b      	ldr	r3, [r3, #32]
 8007034:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6a1b      	ldr	r3, [r3, #32]
 800703a:	2201      	movs	r2, #1
 800703c:	4393      	bics	r3, r2
 800703e:	001a      	movs	r2, r3
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	699b      	ldr	r3, [r3, #24]
 8007048:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	22f0      	movs	r2, #240	; 0xf0
 800704e:	4393      	bics	r3, r2
 8007050:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	011b      	lsls	r3, r3, #4
 8007056:	693a      	ldr	r2, [r7, #16]
 8007058:	4313      	orrs	r3, r2
 800705a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	220a      	movs	r2, #10
 8007060:	4393      	bics	r3, r2
 8007062:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007064:	697a      	ldr	r2, [r7, #20]
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	4313      	orrs	r3, r2
 800706a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	693a      	ldr	r2, [r7, #16]
 8007070:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	697a      	ldr	r2, [r7, #20]
 8007076:	621a      	str	r2, [r3, #32]
}
 8007078:	46c0      	nop			; (mov r8, r8)
 800707a:	46bd      	mov	sp, r7
 800707c:	b006      	add	sp, #24
 800707e:	bd80      	pop	{r7, pc}

08007080 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b086      	sub	sp, #24
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	6a1b      	ldr	r3, [r3, #32]
 8007090:	2210      	movs	r2, #16
 8007092:	4393      	bics	r3, r2
 8007094:	001a      	movs	r2, r3
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	699b      	ldr	r3, [r3, #24]
 800709e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6a1b      	ldr	r3, [r3, #32]
 80070a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	4a0d      	ldr	r2, [pc, #52]	; (80070e0 <TIM_TI2_ConfigInputStage+0x60>)
 80070aa:	4013      	ands	r3, r2
 80070ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	031b      	lsls	r3, r3, #12
 80070b2:	697a      	ldr	r2, [r7, #20]
 80070b4:	4313      	orrs	r3, r2
 80070b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	22a0      	movs	r2, #160	; 0xa0
 80070bc:	4393      	bics	r3, r2
 80070be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	011b      	lsls	r3, r3, #4
 80070c4:	693a      	ldr	r2, [r7, #16]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	697a      	ldr	r2, [r7, #20]
 80070ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	693a      	ldr	r2, [r7, #16]
 80070d4:	621a      	str	r2, [r3, #32]
}
 80070d6:	46c0      	nop			; (mov r8, r8)
 80070d8:	46bd      	mov	sp, r7
 80070da:	b006      	add	sp, #24
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	46c0      	nop			; (mov r8, r8)
 80070e0:	ffff0fff 	.word	0xffff0fff

080070e4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
 80070ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2270      	movs	r2, #112	; 0x70
 80070f8:	4393      	bics	r3, r2
 80070fa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070fc:	683a      	ldr	r2, [r7, #0]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	4313      	orrs	r3, r2
 8007102:	2207      	movs	r2, #7
 8007104:	4313      	orrs	r3, r2
 8007106:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	68fa      	ldr	r2, [r7, #12]
 800710c:	609a      	str	r2, [r3, #8]
}
 800710e:	46c0      	nop			; (mov r8, r8)
 8007110:	46bd      	mov	sp, r7
 8007112:	b004      	add	sp, #16
 8007114:	bd80      	pop	{r7, pc}
	...

08007118 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b086      	sub	sp, #24
 800711c:	af00      	add	r7, sp, #0
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
 8007124:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	4a09      	ldr	r2, [pc, #36]	; (8007154 <TIM_ETR_SetConfig+0x3c>)
 8007130:	4013      	ands	r3, r2
 8007132:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	021a      	lsls	r2, r3, #8
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	431a      	orrs	r2, r3
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	4313      	orrs	r3, r2
 8007140:	697a      	ldr	r2, [r7, #20]
 8007142:	4313      	orrs	r3, r2
 8007144:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	697a      	ldr	r2, [r7, #20]
 800714a:	609a      	str	r2, [r3, #8]
}
 800714c:	46c0      	nop			; (mov r8, r8)
 800714e:	46bd      	mov	sp, r7
 8007150:	b006      	add	sp, #24
 8007152:	bd80      	pop	{r7, pc}
 8007154:	ffff00ff 	.word	0xffff00ff

08007158 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2238      	movs	r2, #56	; 0x38
 8007166:	5c9b      	ldrb	r3, [r3, r2]
 8007168:	2b01      	cmp	r3, #1
 800716a:	d101      	bne.n	8007170 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800716c:	2302      	movs	r3, #2
 800716e:	e032      	b.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2238      	movs	r2, #56	; 0x38
 8007174:	2101      	movs	r1, #1
 8007176:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2239      	movs	r2, #57	; 0x39
 800717c:	2102      	movs	r1, #2
 800717e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2270      	movs	r2, #112	; 0x70
 8007194:	4393      	bics	r3, r2
 8007196:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	68fa      	ldr	r2, [r7, #12]
 800719e:	4313      	orrs	r3, r2
 80071a0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	2280      	movs	r2, #128	; 0x80
 80071a6:	4393      	bics	r3, r2
 80071a8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	68ba      	ldr	r2, [r7, #8]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68fa      	ldr	r2, [r7, #12]
 80071ba:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2239      	movs	r2, #57	; 0x39
 80071c8:	2101      	movs	r1, #1
 80071ca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2238      	movs	r2, #56	; 0x38
 80071d0:	2100      	movs	r1, #0
 80071d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80071d4:	2300      	movs	r3, #0
}
 80071d6:	0018      	movs	r0, r3
 80071d8:	46bd      	mov	sp, r7
 80071da:	b004      	add	sp, #16
 80071dc:	bd80      	pop	{r7, pc}

080071de <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 80071de:	b580      	push	{r7, lr}
 80071e0:	b082      	sub	sp, #8
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
 80071e6:	6039      	str	r1, [r7, #0]
  __HAL_LOCK(htim);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2238      	movs	r2, #56	; 0x38
 80071ec:	5c9b      	ldrb	r3, [r3, r2]
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d101      	bne.n	80071f6 <HAL_TIMEx_RemapConfig+0x18>
 80071f2:	2302      	movs	r3, #2
 80071f4:	e00c      	b.n	8007210 <HAL_TIMEx_RemapConfig+0x32>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2238      	movs	r2, #56	; 0x38
 80071fa:	2101      	movs	r1, #1
 80071fc:	5499      	strb	r1, [r3, r2]

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	683a      	ldr	r2, [r7, #0]
 8007204:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2238      	movs	r2, #56	; 0x38
 800720a:	2100      	movs	r1, #0
 800720c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800720e:	2300      	movs	r3, #0
}
 8007210:	0018      	movs	r0, r3
 8007212:	46bd      	mov	sp, r7
 8007214:	b002      	add	sp, #8
 8007216:	bd80      	pop	{r7, pc}

08007218 <__errno>:
 8007218:	4b01      	ldr	r3, [pc, #4]	; (8007220 <__errno+0x8>)
 800721a:	6818      	ldr	r0, [r3, #0]
 800721c:	4770      	bx	lr
 800721e:	46c0      	nop			; (mov r8, r8)
 8007220:	20000058 	.word	0x20000058

08007224 <__libc_init_array>:
 8007224:	b570      	push	{r4, r5, r6, lr}
 8007226:	2600      	movs	r6, #0
 8007228:	4d0c      	ldr	r5, [pc, #48]	; (800725c <__libc_init_array+0x38>)
 800722a:	4c0d      	ldr	r4, [pc, #52]	; (8007260 <__libc_init_array+0x3c>)
 800722c:	1b64      	subs	r4, r4, r5
 800722e:	10a4      	asrs	r4, r4, #2
 8007230:	42a6      	cmp	r6, r4
 8007232:	d109      	bne.n	8007248 <__libc_init_array+0x24>
 8007234:	2600      	movs	r6, #0
 8007236:	f000 fc29 	bl	8007a8c <_init>
 800723a:	4d0a      	ldr	r5, [pc, #40]	; (8007264 <__libc_init_array+0x40>)
 800723c:	4c0a      	ldr	r4, [pc, #40]	; (8007268 <__libc_init_array+0x44>)
 800723e:	1b64      	subs	r4, r4, r5
 8007240:	10a4      	asrs	r4, r4, #2
 8007242:	42a6      	cmp	r6, r4
 8007244:	d105      	bne.n	8007252 <__libc_init_array+0x2e>
 8007246:	bd70      	pop	{r4, r5, r6, pc}
 8007248:	00b3      	lsls	r3, r6, #2
 800724a:	58eb      	ldr	r3, [r5, r3]
 800724c:	4798      	blx	r3
 800724e:	3601      	adds	r6, #1
 8007250:	e7ee      	b.n	8007230 <__libc_init_array+0xc>
 8007252:	00b3      	lsls	r3, r6, #2
 8007254:	58eb      	ldr	r3, [r5, r3]
 8007256:	4798      	blx	r3
 8007258:	3601      	adds	r6, #1
 800725a:	e7f2      	b.n	8007242 <__libc_init_array+0x1e>
 800725c:	080082ec 	.word	0x080082ec
 8007260:	080082ec 	.word	0x080082ec
 8007264:	080082ec 	.word	0x080082ec
 8007268:	080082f0 	.word	0x080082f0

0800726c <memcpy>:
 800726c:	2300      	movs	r3, #0
 800726e:	b510      	push	{r4, lr}
 8007270:	429a      	cmp	r2, r3
 8007272:	d100      	bne.n	8007276 <memcpy+0xa>
 8007274:	bd10      	pop	{r4, pc}
 8007276:	5ccc      	ldrb	r4, [r1, r3]
 8007278:	54c4      	strb	r4, [r0, r3]
 800727a:	3301      	adds	r3, #1
 800727c:	e7f8      	b.n	8007270 <memcpy+0x4>

0800727e <memset>:
 800727e:	0003      	movs	r3, r0
 8007280:	1812      	adds	r2, r2, r0
 8007282:	4293      	cmp	r3, r2
 8007284:	d100      	bne.n	8007288 <memset+0xa>
 8007286:	4770      	bx	lr
 8007288:	7019      	strb	r1, [r3, #0]
 800728a:	3301      	adds	r3, #1
 800728c:	e7f9      	b.n	8007282 <memset+0x4>
	...

08007290 <siprintf>:
 8007290:	b40e      	push	{r1, r2, r3}
 8007292:	b500      	push	{lr}
 8007294:	490b      	ldr	r1, [pc, #44]	; (80072c4 <siprintf+0x34>)
 8007296:	b09c      	sub	sp, #112	; 0x70
 8007298:	ab1d      	add	r3, sp, #116	; 0x74
 800729a:	9002      	str	r0, [sp, #8]
 800729c:	9006      	str	r0, [sp, #24]
 800729e:	9107      	str	r1, [sp, #28]
 80072a0:	9104      	str	r1, [sp, #16]
 80072a2:	4809      	ldr	r0, [pc, #36]	; (80072c8 <siprintf+0x38>)
 80072a4:	4909      	ldr	r1, [pc, #36]	; (80072cc <siprintf+0x3c>)
 80072a6:	cb04      	ldmia	r3!, {r2}
 80072a8:	9105      	str	r1, [sp, #20]
 80072aa:	6800      	ldr	r0, [r0, #0]
 80072ac:	a902      	add	r1, sp, #8
 80072ae:	9301      	str	r3, [sp, #4]
 80072b0:	f000 f870 	bl	8007394 <_svfiprintf_r>
 80072b4:	2300      	movs	r3, #0
 80072b6:	9a02      	ldr	r2, [sp, #8]
 80072b8:	7013      	strb	r3, [r2, #0]
 80072ba:	b01c      	add	sp, #112	; 0x70
 80072bc:	bc08      	pop	{r3}
 80072be:	b003      	add	sp, #12
 80072c0:	4718      	bx	r3
 80072c2:	46c0      	nop			; (mov r8, r8)
 80072c4:	7fffffff 	.word	0x7fffffff
 80072c8:	20000058 	.word	0x20000058
 80072cc:	ffff0208 	.word	0xffff0208

080072d0 <__ssputs_r>:
 80072d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072d2:	688e      	ldr	r6, [r1, #8]
 80072d4:	b085      	sub	sp, #20
 80072d6:	0007      	movs	r7, r0
 80072d8:	000c      	movs	r4, r1
 80072da:	9203      	str	r2, [sp, #12]
 80072dc:	9301      	str	r3, [sp, #4]
 80072de:	429e      	cmp	r6, r3
 80072e0:	d83c      	bhi.n	800735c <__ssputs_r+0x8c>
 80072e2:	2390      	movs	r3, #144	; 0x90
 80072e4:	898a      	ldrh	r2, [r1, #12]
 80072e6:	00db      	lsls	r3, r3, #3
 80072e8:	421a      	tst	r2, r3
 80072ea:	d034      	beq.n	8007356 <__ssputs_r+0x86>
 80072ec:	2503      	movs	r5, #3
 80072ee:	6909      	ldr	r1, [r1, #16]
 80072f0:	6823      	ldr	r3, [r4, #0]
 80072f2:	1a5b      	subs	r3, r3, r1
 80072f4:	9302      	str	r3, [sp, #8]
 80072f6:	6963      	ldr	r3, [r4, #20]
 80072f8:	9802      	ldr	r0, [sp, #8]
 80072fa:	435d      	muls	r5, r3
 80072fc:	0feb      	lsrs	r3, r5, #31
 80072fe:	195d      	adds	r5, r3, r5
 8007300:	9b01      	ldr	r3, [sp, #4]
 8007302:	106d      	asrs	r5, r5, #1
 8007304:	3301      	adds	r3, #1
 8007306:	181b      	adds	r3, r3, r0
 8007308:	42ab      	cmp	r3, r5
 800730a:	d900      	bls.n	800730e <__ssputs_r+0x3e>
 800730c:	001d      	movs	r5, r3
 800730e:	0553      	lsls	r3, r2, #21
 8007310:	d532      	bpl.n	8007378 <__ssputs_r+0xa8>
 8007312:	0029      	movs	r1, r5
 8007314:	0038      	movs	r0, r7
 8007316:	f000 fb19 	bl	800794c <_malloc_r>
 800731a:	1e06      	subs	r6, r0, #0
 800731c:	d109      	bne.n	8007332 <__ssputs_r+0x62>
 800731e:	230c      	movs	r3, #12
 8007320:	603b      	str	r3, [r7, #0]
 8007322:	2340      	movs	r3, #64	; 0x40
 8007324:	2001      	movs	r0, #1
 8007326:	89a2      	ldrh	r2, [r4, #12]
 8007328:	4240      	negs	r0, r0
 800732a:	4313      	orrs	r3, r2
 800732c:	81a3      	strh	r3, [r4, #12]
 800732e:	b005      	add	sp, #20
 8007330:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007332:	9a02      	ldr	r2, [sp, #8]
 8007334:	6921      	ldr	r1, [r4, #16]
 8007336:	f7ff ff99 	bl	800726c <memcpy>
 800733a:	89a3      	ldrh	r3, [r4, #12]
 800733c:	4a14      	ldr	r2, [pc, #80]	; (8007390 <__ssputs_r+0xc0>)
 800733e:	401a      	ands	r2, r3
 8007340:	2380      	movs	r3, #128	; 0x80
 8007342:	4313      	orrs	r3, r2
 8007344:	81a3      	strh	r3, [r4, #12]
 8007346:	9b02      	ldr	r3, [sp, #8]
 8007348:	6126      	str	r6, [r4, #16]
 800734a:	18f6      	adds	r6, r6, r3
 800734c:	6026      	str	r6, [r4, #0]
 800734e:	6165      	str	r5, [r4, #20]
 8007350:	9e01      	ldr	r6, [sp, #4]
 8007352:	1aed      	subs	r5, r5, r3
 8007354:	60a5      	str	r5, [r4, #8]
 8007356:	9b01      	ldr	r3, [sp, #4]
 8007358:	429e      	cmp	r6, r3
 800735a:	d900      	bls.n	800735e <__ssputs_r+0x8e>
 800735c:	9e01      	ldr	r6, [sp, #4]
 800735e:	0032      	movs	r2, r6
 8007360:	9903      	ldr	r1, [sp, #12]
 8007362:	6820      	ldr	r0, [r4, #0]
 8007364:	f000 fa95 	bl	8007892 <memmove>
 8007368:	68a3      	ldr	r3, [r4, #8]
 800736a:	2000      	movs	r0, #0
 800736c:	1b9b      	subs	r3, r3, r6
 800736e:	60a3      	str	r3, [r4, #8]
 8007370:	6823      	ldr	r3, [r4, #0]
 8007372:	199e      	adds	r6, r3, r6
 8007374:	6026      	str	r6, [r4, #0]
 8007376:	e7da      	b.n	800732e <__ssputs_r+0x5e>
 8007378:	002a      	movs	r2, r5
 800737a:	0038      	movs	r0, r7
 800737c:	f000 fb44 	bl	8007a08 <_realloc_r>
 8007380:	1e06      	subs	r6, r0, #0
 8007382:	d1e0      	bne.n	8007346 <__ssputs_r+0x76>
 8007384:	6921      	ldr	r1, [r4, #16]
 8007386:	0038      	movs	r0, r7
 8007388:	f000 fa96 	bl	80078b8 <_free_r>
 800738c:	e7c7      	b.n	800731e <__ssputs_r+0x4e>
 800738e:	46c0      	nop			; (mov r8, r8)
 8007390:	fffffb7f 	.word	0xfffffb7f

08007394 <_svfiprintf_r>:
 8007394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007396:	b0a1      	sub	sp, #132	; 0x84
 8007398:	9003      	str	r0, [sp, #12]
 800739a:	001d      	movs	r5, r3
 800739c:	898b      	ldrh	r3, [r1, #12]
 800739e:	000f      	movs	r7, r1
 80073a0:	0016      	movs	r6, r2
 80073a2:	061b      	lsls	r3, r3, #24
 80073a4:	d511      	bpl.n	80073ca <_svfiprintf_r+0x36>
 80073a6:	690b      	ldr	r3, [r1, #16]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d10e      	bne.n	80073ca <_svfiprintf_r+0x36>
 80073ac:	2140      	movs	r1, #64	; 0x40
 80073ae:	f000 facd 	bl	800794c <_malloc_r>
 80073b2:	6038      	str	r0, [r7, #0]
 80073b4:	6138      	str	r0, [r7, #16]
 80073b6:	2800      	cmp	r0, #0
 80073b8:	d105      	bne.n	80073c6 <_svfiprintf_r+0x32>
 80073ba:	230c      	movs	r3, #12
 80073bc:	9a03      	ldr	r2, [sp, #12]
 80073be:	3801      	subs	r0, #1
 80073c0:	6013      	str	r3, [r2, #0]
 80073c2:	b021      	add	sp, #132	; 0x84
 80073c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073c6:	2340      	movs	r3, #64	; 0x40
 80073c8:	617b      	str	r3, [r7, #20]
 80073ca:	2300      	movs	r3, #0
 80073cc:	ac08      	add	r4, sp, #32
 80073ce:	6163      	str	r3, [r4, #20]
 80073d0:	3320      	adds	r3, #32
 80073d2:	7663      	strb	r3, [r4, #25]
 80073d4:	3310      	adds	r3, #16
 80073d6:	76a3      	strb	r3, [r4, #26]
 80073d8:	9507      	str	r5, [sp, #28]
 80073da:	0035      	movs	r5, r6
 80073dc:	782b      	ldrb	r3, [r5, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d001      	beq.n	80073e6 <_svfiprintf_r+0x52>
 80073e2:	2b25      	cmp	r3, #37	; 0x25
 80073e4:	d146      	bne.n	8007474 <_svfiprintf_r+0xe0>
 80073e6:	1bab      	subs	r3, r5, r6
 80073e8:	9305      	str	r3, [sp, #20]
 80073ea:	d00c      	beq.n	8007406 <_svfiprintf_r+0x72>
 80073ec:	0032      	movs	r2, r6
 80073ee:	0039      	movs	r1, r7
 80073f0:	9803      	ldr	r0, [sp, #12]
 80073f2:	f7ff ff6d 	bl	80072d0 <__ssputs_r>
 80073f6:	1c43      	adds	r3, r0, #1
 80073f8:	d100      	bne.n	80073fc <_svfiprintf_r+0x68>
 80073fa:	e0ae      	b.n	800755a <_svfiprintf_r+0x1c6>
 80073fc:	6962      	ldr	r2, [r4, #20]
 80073fe:	9b05      	ldr	r3, [sp, #20]
 8007400:	4694      	mov	ip, r2
 8007402:	4463      	add	r3, ip
 8007404:	6163      	str	r3, [r4, #20]
 8007406:	782b      	ldrb	r3, [r5, #0]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d100      	bne.n	800740e <_svfiprintf_r+0x7a>
 800740c:	e0a5      	b.n	800755a <_svfiprintf_r+0x1c6>
 800740e:	2201      	movs	r2, #1
 8007410:	2300      	movs	r3, #0
 8007412:	4252      	negs	r2, r2
 8007414:	6062      	str	r2, [r4, #4]
 8007416:	a904      	add	r1, sp, #16
 8007418:	3254      	adds	r2, #84	; 0x54
 800741a:	1852      	adds	r2, r2, r1
 800741c:	1c6e      	adds	r6, r5, #1
 800741e:	6023      	str	r3, [r4, #0]
 8007420:	60e3      	str	r3, [r4, #12]
 8007422:	60a3      	str	r3, [r4, #8]
 8007424:	7013      	strb	r3, [r2, #0]
 8007426:	65a3      	str	r3, [r4, #88]	; 0x58
 8007428:	7831      	ldrb	r1, [r6, #0]
 800742a:	2205      	movs	r2, #5
 800742c:	4853      	ldr	r0, [pc, #332]	; (800757c <_svfiprintf_r+0x1e8>)
 800742e:	f000 fa25 	bl	800787c <memchr>
 8007432:	1c75      	adds	r5, r6, #1
 8007434:	2800      	cmp	r0, #0
 8007436:	d11f      	bne.n	8007478 <_svfiprintf_r+0xe4>
 8007438:	6822      	ldr	r2, [r4, #0]
 800743a:	06d3      	lsls	r3, r2, #27
 800743c:	d504      	bpl.n	8007448 <_svfiprintf_r+0xb4>
 800743e:	2353      	movs	r3, #83	; 0x53
 8007440:	a904      	add	r1, sp, #16
 8007442:	185b      	adds	r3, r3, r1
 8007444:	2120      	movs	r1, #32
 8007446:	7019      	strb	r1, [r3, #0]
 8007448:	0713      	lsls	r3, r2, #28
 800744a:	d504      	bpl.n	8007456 <_svfiprintf_r+0xc2>
 800744c:	2353      	movs	r3, #83	; 0x53
 800744e:	a904      	add	r1, sp, #16
 8007450:	185b      	adds	r3, r3, r1
 8007452:	212b      	movs	r1, #43	; 0x2b
 8007454:	7019      	strb	r1, [r3, #0]
 8007456:	7833      	ldrb	r3, [r6, #0]
 8007458:	2b2a      	cmp	r3, #42	; 0x2a
 800745a:	d016      	beq.n	800748a <_svfiprintf_r+0xf6>
 800745c:	0035      	movs	r5, r6
 800745e:	2100      	movs	r1, #0
 8007460:	200a      	movs	r0, #10
 8007462:	68e3      	ldr	r3, [r4, #12]
 8007464:	782a      	ldrb	r2, [r5, #0]
 8007466:	1c6e      	adds	r6, r5, #1
 8007468:	3a30      	subs	r2, #48	; 0x30
 800746a:	2a09      	cmp	r2, #9
 800746c:	d94e      	bls.n	800750c <_svfiprintf_r+0x178>
 800746e:	2900      	cmp	r1, #0
 8007470:	d018      	beq.n	80074a4 <_svfiprintf_r+0x110>
 8007472:	e010      	b.n	8007496 <_svfiprintf_r+0x102>
 8007474:	3501      	adds	r5, #1
 8007476:	e7b1      	b.n	80073dc <_svfiprintf_r+0x48>
 8007478:	4b40      	ldr	r3, [pc, #256]	; (800757c <_svfiprintf_r+0x1e8>)
 800747a:	6822      	ldr	r2, [r4, #0]
 800747c:	1ac0      	subs	r0, r0, r3
 800747e:	2301      	movs	r3, #1
 8007480:	4083      	lsls	r3, r0
 8007482:	4313      	orrs	r3, r2
 8007484:	6023      	str	r3, [r4, #0]
 8007486:	002e      	movs	r6, r5
 8007488:	e7ce      	b.n	8007428 <_svfiprintf_r+0x94>
 800748a:	9b07      	ldr	r3, [sp, #28]
 800748c:	1d19      	adds	r1, r3, #4
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	9107      	str	r1, [sp, #28]
 8007492:	2b00      	cmp	r3, #0
 8007494:	db01      	blt.n	800749a <_svfiprintf_r+0x106>
 8007496:	930b      	str	r3, [sp, #44]	; 0x2c
 8007498:	e004      	b.n	80074a4 <_svfiprintf_r+0x110>
 800749a:	425b      	negs	r3, r3
 800749c:	60e3      	str	r3, [r4, #12]
 800749e:	2302      	movs	r3, #2
 80074a0:	4313      	orrs	r3, r2
 80074a2:	6023      	str	r3, [r4, #0]
 80074a4:	782b      	ldrb	r3, [r5, #0]
 80074a6:	2b2e      	cmp	r3, #46	; 0x2e
 80074a8:	d10a      	bne.n	80074c0 <_svfiprintf_r+0x12c>
 80074aa:	786b      	ldrb	r3, [r5, #1]
 80074ac:	2b2a      	cmp	r3, #42	; 0x2a
 80074ae:	d135      	bne.n	800751c <_svfiprintf_r+0x188>
 80074b0:	9b07      	ldr	r3, [sp, #28]
 80074b2:	3502      	adds	r5, #2
 80074b4:	1d1a      	adds	r2, r3, #4
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	9207      	str	r2, [sp, #28]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	db2b      	blt.n	8007516 <_svfiprintf_r+0x182>
 80074be:	9309      	str	r3, [sp, #36]	; 0x24
 80074c0:	4e2f      	ldr	r6, [pc, #188]	; (8007580 <_svfiprintf_r+0x1ec>)
 80074c2:	7829      	ldrb	r1, [r5, #0]
 80074c4:	2203      	movs	r2, #3
 80074c6:	0030      	movs	r0, r6
 80074c8:	f000 f9d8 	bl	800787c <memchr>
 80074cc:	2800      	cmp	r0, #0
 80074ce:	d006      	beq.n	80074de <_svfiprintf_r+0x14a>
 80074d0:	2340      	movs	r3, #64	; 0x40
 80074d2:	1b80      	subs	r0, r0, r6
 80074d4:	4083      	lsls	r3, r0
 80074d6:	6822      	ldr	r2, [r4, #0]
 80074d8:	3501      	adds	r5, #1
 80074da:	4313      	orrs	r3, r2
 80074dc:	6023      	str	r3, [r4, #0]
 80074de:	7829      	ldrb	r1, [r5, #0]
 80074e0:	2206      	movs	r2, #6
 80074e2:	4828      	ldr	r0, [pc, #160]	; (8007584 <_svfiprintf_r+0x1f0>)
 80074e4:	1c6e      	adds	r6, r5, #1
 80074e6:	7621      	strb	r1, [r4, #24]
 80074e8:	f000 f9c8 	bl	800787c <memchr>
 80074ec:	2800      	cmp	r0, #0
 80074ee:	d03c      	beq.n	800756a <_svfiprintf_r+0x1d6>
 80074f0:	4b25      	ldr	r3, [pc, #148]	; (8007588 <_svfiprintf_r+0x1f4>)
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d125      	bne.n	8007542 <_svfiprintf_r+0x1ae>
 80074f6:	2207      	movs	r2, #7
 80074f8:	9b07      	ldr	r3, [sp, #28]
 80074fa:	3307      	adds	r3, #7
 80074fc:	4393      	bics	r3, r2
 80074fe:	3308      	adds	r3, #8
 8007500:	9307      	str	r3, [sp, #28]
 8007502:	6963      	ldr	r3, [r4, #20]
 8007504:	9a04      	ldr	r2, [sp, #16]
 8007506:	189b      	adds	r3, r3, r2
 8007508:	6163      	str	r3, [r4, #20]
 800750a:	e766      	b.n	80073da <_svfiprintf_r+0x46>
 800750c:	4343      	muls	r3, r0
 800750e:	2101      	movs	r1, #1
 8007510:	189b      	adds	r3, r3, r2
 8007512:	0035      	movs	r5, r6
 8007514:	e7a6      	b.n	8007464 <_svfiprintf_r+0xd0>
 8007516:	2301      	movs	r3, #1
 8007518:	425b      	negs	r3, r3
 800751a:	e7d0      	b.n	80074be <_svfiprintf_r+0x12a>
 800751c:	2300      	movs	r3, #0
 800751e:	200a      	movs	r0, #10
 8007520:	001a      	movs	r2, r3
 8007522:	3501      	adds	r5, #1
 8007524:	6063      	str	r3, [r4, #4]
 8007526:	7829      	ldrb	r1, [r5, #0]
 8007528:	1c6e      	adds	r6, r5, #1
 800752a:	3930      	subs	r1, #48	; 0x30
 800752c:	2909      	cmp	r1, #9
 800752e:	d903      	bls.n	8007538 <_svfiprintf_r+0x1a4>
 8007530:	2b00      	cmp	r3, #0
 8007532:	d0c5      	beq.n	80074c0 <_svfiprintf_r+0x12c>
 8007534:	9209      	str	r2, [sp, #36]	; 0x24
 8007536:	e7c3      	b.n	80074c0 <_svfiprintf_r+0x12c>
 8007538:	4342      	muls	r2, r0
 800753a:	2301      	movs	r3, #1
 800753c:	1852      	adds	r2, r2, r1
 800753e:	0035      	movs	r5, r6
 8007540:	e7f1      	b.n	8007526 <_svfiprintf_r+0x192>
 8007542:	ab07      	add	r3, sp, #28
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	003a      	movs	r2, r7
 8007548:	4b10      	ldr	r3, [pc, #64]	; (800758c <_svfiprintf_r+0x1f8>)
 800754a:	0021      	movs	r1, r4
 800754c:	9803      	ldr	r0, [sp, #12]
 800754e:	e000      	b.n	8007552 <_svfiprintf_r+0x1be>
 8007550:	bf00      	nop
 8007552:	9004      	str	r0, [sp, #16]
 8007554:	9b04      	ldr	r3, [sp, #16]
 8007556:	3301      	adds	r3, #1
 8007558:	d1d3      	bne.n	8007502 <_svfiprintf_r+0x16e>
 800755a:	89bb      	ldrh	r3, [r7, #12]
 800755c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800755e:	065b      	lsls	r3, r3, #25
 8007560:	d400      	bmi.n	8007564 <_svfiprintf_r+0x1d0>
 8007562:	e72e      	b.n	80073c2 <_svfiprintf_r+0x2e>
 8007564:	2001      	movs	r0, #1
 8007566:	4240      	negs	r0, r0
 8007568:	e72b      	b.n	80073c2 <_svfiprintf_r+0x2e>
 800756a:	ab07      	add	r3, sp, #28
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	003a      	movs	r2, r7
 8007570:	4b06      	ldr	r3, [pc, #24]	; (800758c <_svfiprintf_r+0x1f8>)
 8007572:	0021      	movs	r1, r4
 8007574:	9803      	ldr	r0, [sp, #12]
 8007576:	f000 f879 	bl	800766c <_printf_i>
 800757a:	e7ea      	b.n	8007552 <_svfiprintf_r+0x1be>
 800757c:	080082b9 	.word	0x080082b9
 8007580:	080082bf 	.word	0x080082bf
 8007584:	080082c3 	.word	0x080082c3
 8007588:	00000000 	.word	0x00000000
 800758c:	080072d1 	.word	0x080072d1

08007590 <_printf_common>:
 8007590:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007592:	0015      	movs	r5, r2
 8007594:	9301      	str	r3, [sp, #4]
 8007596:	688a      	ldr	r2, [r1, #8]
 8007598:	690b      	ldr	r3, [r1, #16]
 800759a:	9000      	str	r0, [sp, #0]
 800759c:	000c      	movs	r4, r1
 800759e:	4293      	cmp	r3, r2
 80075a0:	da00      	bge.n	80075a4 <_printf_common+0x14>
 80075a2:	0013      	movs	r3, r2
 80075a4:	0022      	movs	r2, r4
 80075a6:	602b      	str	r3, [r5, #0]
 80075a8:	3243      	adds	r2, #67	; 0x43
 80075aa:	7812      	ldrb	r2, [r2, #0]
 80075ac:	2a00      	cmp	r2, #0
 80075ae:	d001      	beq.n	80075b4 <_printf_common+0x24>
 80075b0:	3301      	adds	r3, #1
 80075b2:	602b      	str	r3, [r5, #0]
 80075b4:	6823      	ldr	r3, [r4, #0]
 80075b6:	069b      	lsls	r3, r3, #26
 80075b8:	d502      	bpl.n	80075c0 <_printf_common+0x30>
 80075ba:	682b      	ldr	r3, [r5, #0]
 80075bc:	3302      	adds	r3, #2
 80075be:	602b      	str	r3, [r5, #0]
 80075c0:	2706      	movs	r7, #6
 80075c2:	6823      	ldr	r3, [r4, #0]
 80075c4:	401f      	ands	r7, r3
 80075c6:	d027      	beq.n	8007618 <_printf_common+0x88>
 80075c8:	0023      	movs	r3, r4
 80075ca:	3343      	adds	r3, #67	; 0x43
 80075cc:	781b      	ldrb	r3, [r3, #0]
 80075ce:	1e5a      	subs	r2, r3, #1
 80075d0:	4193      	sbcs	r3, r2
 80075d2:	6822      	ldr	r2, [r4, #0]
 80075d4:	0692      	lsls	r2, r2, #26
 80075d6:	d430      	bmi.n	800763a <_printf_common+0xaa>
 80075d8:	0022      	movs	r2, r4
 80075da:	9901      	ldr	r1, [sp, #4]
 80075dc:	3243      	adds	r2, #67	; 0x43
 80075de:	9800      	ldr	r0, [sp, #0]
 80075e0:	9e08      	ldr	r6, [sp, #32]
 80075e2:	47b0      	blx	r6
 80075e4:	1c43      	adds	r3, r0, #1
 80075e6:	d025      	beq.n	8007634 <_printf_common+0xa4>
 80075e8:	2306      	movs	r3, #6
 80075ea:	6820      	ldr	r0, [r4, #0]
 80075ec:	682a      	ldr	r2, [r5, #0]
 80075ee:	68e1      	ldr	r1, [r4, #12]
 80075f0:	4003      	ands	r3, r0
 80075f2:	2500      	movs	r5, #0
 80075f4:	2b04      	cmp	r3, #4
 80075f6:	d103      	bne.n	8007600 <_printf_common+0x70>
 80075f8:	1a8d      	subs	r5, r1, r2
 80075fa:	43eb      	mvns	r3, r5
 80075fc:	17db      	asrs	r3, r3, #31
 80075fe:	401d      	ands	r5, r3
 8007600:	68a3      	ldr	r3, [r4, #8]
 8007602:	6922      	ldr	r2, [r4, #16]
 8007604:	4293      	cmp	r3, r2
 8007606:	dd01      	ble.n	800760c <_printf_common+0x7c>
 8007608:	1a9b      	subs	r3, r3, r2
 800760a:	18ed      	adds	r5, r5, r3
 800760c:	2700      	movs	r7, #0
 800760e:	42bd      	cmp	r5, r7
 8007610:	d120      	bne.n	8007654 <_printf_common+0xc4>
 8007612:	2000      	movs	r0, #0
 8007614:	e010      	b.n	8007638 <_printf_common+0xa8>
 8007616:	3701      	adds	r7, #1
 8007618:	68e3      	ldr	r3, [r4, #12]
 800761a:	682a      	ldr	r2, [r5, #0]
 800761c:	1a9b      	subs	r3, r3, r2
 800761e:	42bb      	cmp	r3, r7
 8007620:	ddd2      	ble.n	80075c8 <_printf_common+0x38>
 8007622:	0022      	movs	r2, r4
 8007624:	2301      	movs	r3, #1
 8007626:	3219      	adds	r2, #25
 8007628:	9901      	ldr	r1, [sp, #4]
 800762a:	9800      	ldr	r0, [sp, #0]
 800762c:	9e08      	ldr	r6, [sp, #32]
 800762e:	47b0      	blx	r6
 8007630:	1c43      	adds	r3, r0, #1
 8007632:	d1f0      	bne.n	8007616 <_printf_common+0x86>
 8007634:	2001      	movs	r0, #1
 8007636:	4240      	negs	r0, r0
 8007638:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800763a:	2030      	movs	r0, #48	; 0x30
 800763c:	18e1      	adds	r1, r4, r3
 800763e:	3143      	adds	r1, #67	; 0x43
 8007640:	7008      	strb	r0, [r1, #0]
 8007642:	0021      	movs	r1, r4
 8007644:	1c5a      	adds	r2, r3, #1
 8007646:	3145      	adds	r1, #69	; 0x45
 8007648:	7809      	ldrb	r1, [r1, #0]
 800764a:	18a2      	adds	r2, r4, r2
 800764c:	3243      	adds	r2, #67	; 0x43
 800764e:	3302      	adds	r3, #2
 8007650:	7011      	strb	r1, [r2, #0]
 8007652:	e7c1      	b.n	80075d8 <_printf_common+0x48>
 8007654:	0022      	movs	r2, r4
 8007656:	2301      	movs	r3, #1
 8007658:	321a      	adds	r2, #26
 800765a:	9901      	ldr	r1, [sp, #4]
 800765c:	9800      	ldr	r0, [sp, #0]
 800765e:	9e08      	ldr	r6, [sp, #32]
 8007660:	47b0      	blx	r6
 8007662:	1c43      	adds	r3, r0, #1
 8007664:	d0e6      	beq.n	8007634 <_printf_common+0xa4>
 8007666:	3701      	adds	r7, #1
 8007668:	e7d1      	b.n	800760e <_printf_common+0x7e>
	...

0800766c <_printf_i>:
 800766c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800766e:	b089      	sub	sp, #36	; 0x24
 8007670:	9204      	str	r2, [sp, #16]
 8007672:	000a      	movs	r2, r1
 8007674:	3243      	adds	r2, #67	; 0x43
 8007676:	9305      	str	r3, [sp, #20]
 8007678:	9003      	str	r0, [sp, #12]
 800767a:	9202      	str	r2, [sp, #8]
 800767c:	7e0a      	ldrb	r2, [r1, #24]
 800767e:	000c      	movs	r4, r1
 8007680:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007682:	2a6e      	cmp	r2, #110	; 0x6e
 8007684:	d100      	bne.n	8007688 <_printf_i+0x1c>
 8007686:	e086      	b.n	8007796 <_printf_i+0x12a>
 8007688:	d81f      	bhi.n	80076ca <_printf_i+0x5e>
 800768a:	2a63      	cmp	r2, #99	; 0x63
 800768c:	d033      	beq.n	80076f6 <_printf_i+0x8a>
 800768e:	d808      	bhi.n	80076a2 <_printf_i+0x36>
 8007690:	2a00      	cmp	r2, #0
 8007692:	d100      	bne.n	8007696 <_printf_i+0x2a>
 8007694:	e08c      	b.n	80077b0 <_printf_i+0x144>
 8007696:	2a58      	cmp	r2, #88	; 0x58
 8007698:	d04d      	beq.n	8007736 <_printf_i+0xca>
 800769a:	0025      	movs	r5, r4
 800769c:	3542      	adds	r5, #66	; 0x42
 800769e:	702a      	strb	r2, [r5, #0]
 80076a0:	e030      	b.n	8007704 <_printf_i+0x98>
 80076a2:	2a64      	cmp	r2, #100	; 0x64
 80076a4:	d001      	beq.n	80076aa <_printf_i+0x3e>
 80076a6:	2a69      	cmp	r2, #105	; 0x69
 80076a8:	d1f7      	bne.n	800769a <_printf_i+0x2e>
 80076aa:	6819      	ldr	r1, [r3, #0]
 80076ac:	6825      	ldr	r5, [r4, #0]
 80076ae:	1d0a      	adds	r2, r1, #4
 80076b0:	0628      	lsls	r0, r5, #24
 80076b2:	d529      	bpl.n	8007708 <_printf_i+0x9c>
 80076b4:	6808      	ldr	r0, [r1, #0]
 80076b6:	601a      	str	r2, [r3, #0]
 80076b8:	2800      	cmp	r0, #0
 80076ba:	da03      	bge.n	80076c4 <_printf_i+0x58>
 80076bc:	232d      	movs	r3, #45	; 0x2d
 80076be:	9a02      	ldr	r2, [sp, #8]
 80076c0:	4240      	negs	r0, r0
 80076c2:	7013      	strb	r3, [r2, #0]
 80076c4:	4e6b      	ldr	r6, [pc, #428]	; (8007874 <_printf_i+0x208>)
 80076c6:	270a      	movs	r7, #10
 80076c8:	e04f      	b.n	800776a <_printf_i+0xfe>
 80076ca:	2a73      	cmp	r2, #115	; 0x73
 80076cc:	d074      	beq.n	80077b8 <_printf_i+0x14c>
 80076ce:	d808      	bhi.n	80076e2 <_printf_i+0x76>
 80076d0:	2a6f      	cmp	r2, #111	; 0x6f
 80076d2:	d01f      	beq.n	8007714 <_printf_i+0xa8>
 80076d4:	2a70      	cmp	r2, #112	; 0x70
 80076d6:	d1e0      	bne.n	800769a <_printf_i+0x2e>
 80076d8:	2220      	movs	r2, #32
 80076da:	6809      	ldr	r1, [r1, #0]
 80076dc:	430a      	orrs	r2, r1
 80076de:	6022      	str	r2, [r4, #0]
 80076e0:	e003      	b.n	80076ea <_printf_i+0x7e>
 80076e2:	2a75      	cmp	r2, #117	; 0x75
 80076e4:	d016      	beq.n	8007714 <_printf_i+0xa8>
 80076e6:	2a78      	cmp	r2, #120	; 0x78
 80076e8:	d1d7      	bne.n	800769a <_printf_i+0x2e>
 80076ea:	0022      	movs	r2, r4
 80076ec:	2178      	movs	r1, #120	; 0x78
 80076ee:	3245      	adds	r2, #69	; 0x45
 80076f0:	7011      	strb	r1, [r2, #0]
 80076f2:	4e61      	ldr	r6, [pc, #388]	; (8007878 <_printf_i+0x20c>)
 80076f4:	e022      	b.n	800773c <_printf_i+0xd0>
 80076f6:	0025      	movs	r5, r4
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	3542      	adds	r5, #66	; 0x42
 80076fc:	1d11      	adds	r1, r2, #4
 80076fe:	6019      	str	r1, [r3, #0]
 8007700:	6813      	ldr	r3, [r2, #0]
 8007702:	702b      	strb	r3, [r5, #0]
 8007704:	2301      	movs	r3, #1
 8007706:	e065      	b.n	80077d4 <_printf_i+0x168>
 8007708:	6808      	ldr	r0, [r1, #0]
 800770a:	601a      	str	r2, [r3, #0]
 800770c:	0669      	lsls	r1, r5, #25
 800770e:	d5d3      	bpl.n	80076b8 <_printf_i+0x4c>
 8007710:	b200      	sxth	r0, r0
 8007712:	e7d1      	b.n	80076b8 <_printf_i+0x4c>
 8007714:	6819      	ldr	r1, [r3, #0]
 8007716:	6825      	ldr	r5, [r4, #0]
 8007718:	1d08      	adds	r0, r1, #4
 800771a:	6018      	str	r0, [r3, #0]
 800771c:	6808      	ldr	r0, [r1, #0]
 800771e:	062e      	lsls	r6, r5, #24
 8007720:	d505      	bpl.n	800772e <_printf_i+0xc2>
 8007722:	4e54      	ldr	r6, [pc, #336]	; (8007874 <_printf_i+0x208>)
 8007724:	2708      	movs	r7, #8
 8007726:	2a6f      	cmp	r2, #111	; 0x6f
 8007728:	d01b      	beq.n	8007762 <_printf_i+0xf6>
 800772a:	270a      	movs	r7, #10
 800772c:	e019      	b.n	8007762 <_printf_i+0xf6>
 800772e:	066d      	lsls	r5, r5, #25
 8007730:	d5f7      	bpl.n	8007722 <_printf_i+0xb6>
 8007732:	b280      	uxth	r0, r0
 8007734:	e7f5      	b.n	8007722 <_printf_i+0xb6>
 8007736:	3145      	adds	r1, #69	; 0x45
 8007738:	4e4e      	ldr	r6, [pc, #312]	; (8007874 <_printf_i+0x208>)
 800773a:	700a      	strb	r2, [r1, #0]
 800773c:	6818      	ldr	r0, [r3, #0]
 800773e:	6822      	ldr	r2, [r4, #0]
 8007740:	1d01      	adds	r1, r0, #4
 8007742:	6800      	ldr	r0, [r0, #0]
 8007744:	6019      	str	r1, [r3, #0]
 8007746:	0615      	lsls	r5, r2, #24
 8007748:	d521      	bpl.n	800778e <_printf_i+0x122>
 800774a:	07d3      	lsls	r3, r2, #31
 800774c:	d502      	bpl.n	8007754 <_printf_i+0xe8>
 800774e:	2320      	movs	r3, #32
 8007750:	431a      	orrs	r2, r3
 8007752:	6022      	str	r2, [r4, #0]
 8007754:	2710      	movs	r7, #16
 8007756:	2800      	cmp	r0, #0
 8007758:	d103      	bne.n	8007762 <_printf_i+0xf6>
 800775a:	2320      	movs	r3, #32
 800775c:	6822      	ldr	r2, [r4, #0]
 800775e:	439a      	bics	r2, r3
 8007760:	6022      	str	r2, [r4, #0]
 8007762:	0023      	movs	r3, r4
 8007764:	2200      	movs	r2, #0
 8007766:	3343      	adds	r3, #67	; 0x43
 8007768:	701a      	strb	r2, [r3, #0]
 800776a:	6863      	ldr	r3, [r4, #4]
 800776c:	60a3      	str	r3, [r4, #8]
 800776e:	2b00      	cmp	r3, #0
 8007770:	db58      	blt.n	8007824 <_printf_i+0x1b8>
 8007772:	2204      	movs	r2, #4
 8007774:	6821      	ldr	r1, [r4, #0]
 8007776:	4391      	bics	r1, r2
 8007778:	6021      	str	r1, [r4, #0]
 800777a:	2800      	cmp	r0, #0
 800777c:	d154      	bne.n	8007828 <_printf_i+0x1bc>
 800777e:	9d02      	ldr	r5, [sp, #8]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d05a      	beq.n	800783a <_printf_i+0x1ce>
 8007784:	0025      	movs	r5, r4
 8007786:	7833      	ldrb	r3, [r6, #0]
 8007788:	3542      	adds	r5, #66	; 0x42
 800778a:	702b      	strb	r3, [r5, #0]
 800778c:	e055      	b.n	800783a <_printf_i+0x1ce>
 800778e:	0655      	lsls	r5, r2, #25
 8007790:	d5db      	bpl.n	800774a <_printf_i+0xde>
 8007792:	b280      	uxth	r0, r0
 8007794:	e7d9      	b.n	800774a <_printf_i+0xde>
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	680d      	ldr	r5, [r1, #0]
 800779a:	1d10      	adds	r0, r2, #4
 800779c:	6949      	ldr	r1, [r1, #20]
 800779e:	6018      	str	r0, [r3, #0]
 80077a0:	6813      	ldr	r3, [r2, #0]
 80077a2:	062e      	lsls	r6, r5, #24
 80077a4:	d501      	bpl.n	80077aa <_printf_i+0x13e>
 80077a6:	6019      	str	r1, [r3, #0]
 80077a8:	e002      	b.n	80077b0 <_printf_i+0x144>
 80077aa:	066d      	lsls	r5, r5, #25
 80077ac:	d5fb      	bpl.n	80077a6 <_printf_i+0x13a>
 80077ae:	8019      	strh	r1, [r3, #0]
 80077b0:	2300      	movs	r3, #0
 80077b2:	9d02      	ldr	r5, [sp, #8]
 80077b4:	6123      	str	r3, [r4, #16]
 80077b6:	e04f      	b.n	8007858 <_printf_i+0x1ec>
 80077b8:	681a      	ldr	r2, [r3, #0]
 80077ba:	1d11      	adds	r1, r2, #4
 80077bc:	6019      	str	r1, [r3, #0]
 80077be:	6815      	ldr	r5, [r2, #0]
 80077c0:	2100      	movs	r1, #0
 80077c2:	6862      	ldr	r2, [r4, #4]
 80077c4:	0028      	movs	r0, r5
 80077c6:	f000 f859 	bl	800787c <memchr>
 80077ca:	2800      	cmp	r0, #0
 80077cc:	d001      	beq.n	80077d2 <_printf_i+0x166>
 80077ce:	1b40      	subs	r0, r0, r5
 80077d0:	6060      	str	r0, [r4, #4]
 80077d2:	6863      	ldr	r3, [r4, #4]
 80077d4:	6123      	str	r3, [r4, #16]
 80077d6:	2300      	movs	r3, #0
 80077d8:	9a02      	ldr	r2, [sp, #8]
 80077da:	7013      	strb	r3, [r2, #0]
 80077dc:	e03c      	b.n	8007858 <_printf_i+0x1ec>
 80077de:	6923      	ldr	r3, [r4, #16]
 80077e0:	002a      	movs	r2, r5
 80077e2:	9904      	ldr	r1, [sp, #16]
 80077e4:	9803      	ldr	r0, [sp, #12]
 80077e6:	9d05      	ldr	r5, [sp, #20]
 80077e8:	47a8      	blx	r5
 80077ea:	1c43      	adds	r3, r0, #1
 80077ec:	d03e      	beq.n	800786c <_printf_i+0x200>
 80077ee:	6823      	ldr	r3, [r4, #0]
 80077f0:	079b      	lsls	r3, r3, #30
 80077f2:	d415      	bmi.n	8007820 <_printf_i+0x1b4>
 80077f4:	9b07      	ldr	r3, [sp, #28]
 80077f6:	68e0      	ldr	r0, [r4, #12]
 80077f8:	4298      	cmp	r0, r3
 80077fa:	da39      	bge.n	8007870 <_printf_i+0x204>
 80077fc:	0018      	movs	r0, r3
 80077fe:	e037      	b.n	8007870 <_printf_i+0x204>
 8007800:	0022      	movs	r2, r4
 8007802:	2301      	movs	r3, #1
 8007804:	3219      	adds	r2, #25
 8007806:	9904      	ldr	r1, [sp, #16]
 8007808:	9803      	ldr	r0, [sp, #12]
 800780a:	9e05      	ldr	r6, [sp, #20]
 800780c:	47b0      	blx	r6
 800780e:	1c43      	adds	r3, r0, #1
 8007810:	d02c      	beq.n	800786c <_printf_i+0x200>
 8007812:	3501      	adds	r5, #1
 8007814:	68e3      	ldr	r3, [r4, #12]
 8007816:	9a07      	ldr	r2, [sp, #28]
 8007818:	1a9b      	subs	r3, r3, r2
 800781a:	42ab      	cmp	r3, r5
 800781c:	dcf0      	bgt.n	8007800 <_printf_i+0x194>
 800781e:	e7e9      	b.n	80077f4 <_printf_i+0x188>
 8007820:	2500      	movs	r5, #0
 8007822:	e7f7      	b.n	8007814 <_printf_i+0x1a8>
 8007824:	2800      	cmp	r0, #0
 8007826:	d0ad      	beq.n	8007784 <_printf_i+0x118>
 8007828:	9d02      	ldr	r5, [sp, #8]
 800782a:	0039      	movs	r1, r7
 800782c:	f7f8 fcf2 	bl	8000214 <__aeabi_uidivmod>
 8007830:	5c73      	ldrb	r3, [r6, r1]
 8007832:	3d01      	subs	r5, #1
 8007834:	702b      	strb	r3, [r5, #0]
 8007836:	2800      	cmp	r0, #0
 8007838:	d1f7      	bne.n	800782a <_printf_i+0x1be>
 800783a:	2f08      	cmp	r7, #8
 800783c:	d109      	bne.n	8007852 <_printf_i+0x1e6>
 800783e:	6823      	ldr	r3, [r4, #0]
 8007840:	07db      	lsls	r3, r3, #31
 8007842:	d506      	bpl.n	8007852 <_printf_i+0x1e6>
 8007844:	6863      	ldr	r3, [r4, #4]
 8007846:	6922      	ldr	r2, [r4, #16]
 8007848:	4293      	cmp	r3, r2
 800784a:	dc02      	bgt.n	8007852 <_printf_i+0x1e6>
 800784c:	2330      	movs	r3, #48	; 0x30
 800784e:	3d01      	subs	r5, #1
 8007850:	702b      	strb	r3, [r5, #0]
 8007852:	9b02      	ldr	r3, [sp, #8]
 8007854:	1b5b      	subs	r3, r3, r5
 8007856:	6123      	str	r3, [r4, #16]
 8007858:	9b05      	ldr	r3, [sp, #20]
 800785a:	aa07      	add	r2, sp, #28
 800785c:	9300      	str	r3, [sp, #0]
 800785e:	0021      	movs	r1, r4
 8007860:	9b04      	ldr	r3, [sp, #16]
 8007862:	9803      	ldr	r0, [sp, #12]
 8007864:	f7ff fe94 	bl	8007590 <_printf_common>
 8007868:	1c43      	adds	r3, r0, #1
 800786a:	d1b8      	bne.n	80077de <_printf_i+0x172>
 800786c:	2001      	movs	r0, #1
 800786e:	4240      	negs	r0, r0
 8007870:	b009      	add	sp, #36	; 0x24
 8007872:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007874:	080082ca 	.word	0x080082ca
 8007878:	080082db 	.word	0x080082db

0800787c <memchr>:
 800787c:	b2c9      	uxtb	r1, r1
 800787e:	1882      	adds	r2, r0, r2
 8007880:	4290      	cmp	r0, r2
 8007882:	d101      	bne.n	8007888 <memchr+0xc>
 8007884:	2000      	movs	r0, #0
 8007886:	4770      	bx	lr
 8007888:	7803      	ldrb	r3, [r0, #0]
 800788a:	428b      	cmp	r3, r1
 800788c:	d0fb      	beq.n	8007886 <memchr+0xa>
 800788e:	3001      	adds	r0, #1
 8007890:	e7f6      	b.n	8007880 <memchr+0x4>

08007892 <memmove>:
 8007892:	b510      	push	{r4, lr}
 8007894:	4288      	cmp	r0, r1
 8007896:	d902      	bls.n	800789e <memmove+0xc>
 8007898:	188b      	adds	r3, r1, r2
 800789a:	4298      	cmp	r0, r3
 800789c:	d303      	bcc.n	80078a6 <memmove+0x14>
 800789e:	2300      	movs	r3, #0
 80078a0:	e007      	b.n	80078b2 <memmove+0x20>
 80078a2:	5c8b      	ldrb	r3, [r1, r2]
 80078a4:	5483      	strb	r3, [r0, r2]
 80078a6:	3a01      	subs	r2, #1
 80078a8:	d2fb      	bcs.n	80078a2 <memmove+0x10>
 80078aa:	bd10      	pop	{r4, pc}
 80078ac:	5ccc      	ldrb	r4, [r1, r3]
 80078ae:	54c4      	strb	r4, [r0, r3]
 80078b0:	3301      	adds	r3, #1
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d1fa      	bne.n	80078ac <memmove+0x1a>
 80078b6:	e7f8      	b.n	80078aa <memmove+0x18>

080078b8 <_free_r>:
 80078b8:	b570      	push	{r4, r5, r6, lr}
 80078ba:	0005      	movs	r5, r0
 80078bc:	2900      	cmp	r1, #0
 80078be:	d010      	beq.n	80078e2 <_free_r+0x2a>
 80078c0:	1f0c      	subs	r4, r1, #4
 80078c2:	6823      	ldr	r3, [r4, #0]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	da00      	bge.n	80078ca <_free_r+0x12>
 80078c8:	18e4      	adds	r4, r4, r3
 80078ca:	0028      	movs	r0, r5
 80078cc:	f000 f8d4 	bl	8007a78 <__malloc_lock>
 80078d0:	4a1d      	ldr	r2, [pc, #116]	; (8007948 <_free_r+0x90>)
 80078d2:	6813      	ldr	r3, [r2, #0]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d105      	bne.n	80078e4 <_free_r+0x2c>
 80078d8:	6063      	str	r3, [r4, #4]
 80078da:	6014      	str	r4, [r2, #0]
 80078dc:	0028      	movs	r0, r5
 80078de:	f000 f8cc 	bl	8007a7a <__malloc_unlock>
 80078e2:	bd70      	pop	{r4, r5, r6, pc}
 80078e4:	42a3      	cmp	r3, r4
 80078e6:	d909      	bls.n	80078fc <_free_r+0x44>
 80078e8:	6821      	ldr	r1, [r4, #0]
 80078ea:	1860      	adds	r0, r4, r1
 80078ec:	4283      	cmp	r3, r0
 80078ee:	d1f3      	bne.n	80078d8 <_free_r+0x20>
 80078f0:	6818      	ldr	r0, [r3, #0]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	1841      	adds	r1, r0, r1
 80078f6:	6021      	str	r1, [r4, #0]
 80078f8:	e7ee      	b.n	80078d8 <_free_r+0x20>
 80078fa:	0013      	movs	r3, r2
 80078fc:	685a      	ldr	r2, [r3, #4]
 80078fe:	2a00      	cmp	r2, #0
 8007900:	d001      	beq.n	8007906 <_free_r+0x4e>
 8007902:	42a2      	cmp	r2, r4
 8007904:	d9f9      	bls.n	80078fa <_free_r+0x42>
 8007906:	6819      	ldr	r1, [r3, #0]
 8007908:	1858      	adds	r0, r3, r1
 800790a:	42a0      	cmp	r0, r4
 800790c:	d10b      	bne.n	8007926 <_free_r+0x6e>
 800790e:	6820      	ldr	r0, [r4, #0]
 8007910:	1809      	adds	r1, r1, r0
 8007912:	1858      	adds	r0, r3, r1
 8007914:	6019      	str	r1, [r3, #0]
 8007916:	4282      	cmp	r2, r0
 8007918:	d1e0      	bne.n	80078dc <_free_r+0x24>
 800791a:	6810      	ldr	r0, [r2, #0]
 800791c:	6852      	ldr	r2, [r2, #4]
 800791e:	1841      	adds	r1, r0, r1
 8007920:	6019      	str	r1, [r3, #0]
 8007922:	605a      	str	r2, [r3, #4]
 8007924:	e7da      	b.n	80078dc <_free_r+0x24>
 8007926:	42a0      	cmp	r0, r4
 8007928:	d902      	bls.n	8007930 <_free_r+0x78>
 800792a:	230c      	movs	r3, #12
 800792c:	602b      	str	r3, [r5, #0]
 800792e:	e7d5      	b.n	80078dc <_free_r+0x24>
 8007930:	6821      	ldr	r1, [r4, #0]
 8007932:	1860      	adds	r0, r4, r1
 8007934:	4282      	cmp	r2, r0
 8007936:	d103      	bne.n	8007940 <_free_r+0x88>
 8007938:	6810      	ldr	r0, [r2, #0]
 800793a:	6852      	ldr	r2, [r2, #4]
 800793c:	1841      	adds	r1, r0, r1
 800793e:	6021      	str	r1, [r4, #0]
 8007940:	6062      	str	r2, [r4, #4]
 8007942:	605c      	str	r4, [r3, #4]
 8007944:	e7ca      	b.n	80078dc <_free_r+0x24>
 8007946:	46c0      	nop			; (mov r8, r8)
 8007948:	2000011c 	.word	0x2000011c

0800794c <_malloc_r>:
 800794c:	2303      	movs	r3, #3
 800794e:	b570      	push	{r4, r5, r6, lr}
 8007950:	1ccd      	adds	r5, r1, #3
 8007952:	439d      	bics	r5, r3
 8007954:	3508      	adds	r5, #8
 8007956:	0006      	movs	r6, r0
 8007958:	2d0c      	cmp	r5, #12
 800795a:	d21e      	bcs.n	800799a <_malloc_r+0x4e>
 800795c:	250c      	movs	r5, #12
 800795e:	42a9      	cmp	r1, r5
 8007960:	d81d      	bhi.n	800799e <_malloc_r+0x52>
 8007962:	0030      	movs	r0, r6
 8007964:	f000 f888 	bl	8007a78 <__malloc_lock>
 8007968:	4a25      	ldr	r2, [pc, #148]	; (8007a00 <_malloc_r+0xb4>)
 800796a:	6814      	ldr	r4, [r2, #0]
 800796c:	0021      	movs	r1, r4
 800796e:	2900      	cmp	r1, #0
 8007970:	d119      	bne.n	80079a6 <_malloc_r+0x5a>
 8007972:	4c24      	ldr	r4, [pc, #144]	; (8007a04 <_malloc_r+0xb8>)
 8007974:	6823      	ldr	r3, [r4, #0]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d103      	bne.n	8007982 <_malloc_r+0x36>
 800797a:	0030      	movs	r0, r6
 800797c:	f000 f86a 	bl	8007a54 <_sbrk_r>
 8007980:	6020      	str	r0, [r4, #0]
 8007982:	0029      	movs	r1, r5
 8007984:	0030      	movs	r0, r6
 8007986:	f000 f865 	bl	8007a54 <_sbrk_r>
 800798a:	1c43      	adds	r3, r0, #1
 800798c:	d12b      	bne.n	80079e6 <_malloc_r+0x9a>
 800798e:	230c      	movs	r3, #12
 8007990:	0030      	movs	r0, r6
 8007992:	6033      	str	r3, [r6, #0]
 8007994:	f000 f871 	bl	8007a7a <__malloc_unlock>
 8007998:	e003      	b.n	80079a2 <_malloc_r+0x56>
 800799a:	2d00      	cmp	r5, #0
 800799c:	dadf      	bge.n	800795e <_malloc_r+0x12>
 800799e:	230c      	movs	r3, #12
 80079a0:	6033      	str	r3, [r6, #0]
 80079a2:	2000      	movs	r0, #0
 80079a4:	bd70      	pop	{r4, r5, r6, pc}
 80079a6:	680b      	ldr	r3, [r1, #0]
 80079a8:	1b5b      	subs	r3, r3, r5
 80079aa:	d419      	bmi.n	80079e0 <_malloc_r+0x94>
 80079ac:	2b0b      	cmp	r3, #11
 80079ae:	d903      	bls.n	80079b8 <_malloc_r+0x6c>
 80079b0:	600b      	str	r3, [r1, #0]
 80079b2:	18cc      	adds	r4, r1, r3
 80079b4:	6025      	str	r5, [r4, #0]
 80079b6:	e003      	b.n	80079c0 <_malloc_r+0x74>
 80079b8:	684b      	ldr	r3, [r1, #4]
 80079ba:	428c      	cmp	r4, r1
 80079bc:	d10d      	bne.n	80079da <_malloc_r+0x8e>
 80079be:	6013      	str	r3, [r2, #0]
 80079c0:	0030      	movs	r0, r6
 80079c2:	f000 f85a 	bl	8007a7a <__malloc_unlock>
 80079c6:	0020      	movs	r0, r4
 80079c8:	2207      	movs	r2, #7
 80079ca:	300b      	adds	r0, #11
 80079cc:	1d23      	adds	r3, r4, #4
 80079ce:	4390      	bics	r0, r2
 80079d0:	1ac3      	subs	r3, r0, r3
 80079d2:	d0e7      	beq.n	80079a4 <_malloc_r+0x58>
 80079d4:	425a      	negs	r2, r3
 80079d6:	50e2      	str	r2, [r4, r3]
 80079d8:	e7e4      	b.n	80079a4 <_malloc_r+0x58>
 80079da:	6063      	str	r3, [r4, #4]
 80079dc:	000c      	movs	r4, r1
 80079de:	e7ef      	b.n	80079c0 <_malloc_r+0x74>
 80079e0:	000c      	movs	r4, r1
 80079e2:	6849      	ldr	r1, [r1, #4]
 80079e4:	e7c3      	b.n	800796e <_malloc_r+0x22>
 80079e6:	2303      	movs	r3, #3
 80079e8:	1cc4      	adds	r4, r0, #3
 80079ea:	439c      	bics	r4, r3
 80079ec:	42a0      	cmp	r0, r4
 80079ee:	d0e1      	beq.n	80079b4 <_malloc_r+0x68>
 80079f0:	1a21      	subs	r1, r4, r0
 80079f2:	0030      	movs	r0, r6
 80079f4:	f000 f82e 	bl	8007a54 <_sbrk_r>
 80079f8:	1c43      	adds	r3, r0, #1
 80079fa:	d1db      	bne.n	80079b4 <_malloc_r+0x68>
 80079fc:	e7c7      	b.n	800798e <_malloc_r+0x42>
 80079fe:	46c0      	nop			; (mov r8, r8)
 8007a00:	2000011c 	.word	0x2000011c
 8007a04:	20000120 	.word	0x20000120

08007a08 <_realloc_r>:
 8007a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a0a:	0007      	movs	r7, r0
 8007a0c:	000d      	movs	r5, r1
 8007a0e:	0016      	movs	r6, r2
 8007a10:	2900      	cmp	r1, #0
 8007a12:	d105      	bne.n	8007a20 <_realloc_r+0x18>
 8007a14:	0011      	movs	r1, r2
 8007a16:	f7ff ff99 	bl	800794c <_malloc_r>
 8007a1a:	0004      	movs	r4, r0
 8007a1c:	0020      	movs	r0, r4
 8007a1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a20:	2a00      	cmp	r2, #0
 8007a22:	d103      	bne.n	8007a2c <_realloc_r+0x24>
 8007a24:	f7ff ff48 	bl	80078b8 <_free_r>
 8007a28:	0034      	movs	r4, r6
 8007a2a:	e7f7      	b.n	8007a1c <_realloc_r+0x14>
 8007a2c:	f000 f826 	bl	8007a7c <_malloc_usable_size_r>
 8007a30:	002c      	movs	r4, r5
 8007a32:	42b0      	cmp	r0, r6
 8007a34:	d2f2      	bcs.n	8007a1c <_realloc_r+0x14>
 8007a36:	0031      	movs	r1, r6
 8007a38:	0038      	movs	r0, r7
 8007a3a:	f7ff ff87 	bl	800794c <_malloc_r>
 8007a3e:	1e04      	subs	r4, r0, #0
 8007a40:	d0ec      	beq.n	8007a1c <_realloc_r+0x14>
 8007a42:	0029      	movs	r1, r5
 8007a44:	0032      	movs	r2, r6
 8007a46:	f7ff fc11 	bl	800726c <memcpy>
 8007a4a:	0029      	movs	r1, r5
 8007a4c:	0038      	movs	r0, r7
 8007a4e:	f7ff ff33 	bl	80078b8 <_free_r>
 8007a52:	e7e3      	b.n	8007a1c <_realloc_r+0x14>

08007a54 <_sbrk_r>:
 8007a54:	2300      	movs	r3, #0
 8007a56:	b570      	push	{r4, r5, r6, lr}
 8007a58:	4c06      	ldr	r4, [pc, #24]	; (8007a74 <_sbrk_r+0x20>)
 8007a5a:	0005      	movs	r5, r0
 8007a5c:	0008      	movs	r0, r1
 8007a5e:	6023      	str	r3, [r4, #0]
 8007a60:	f7fb fac4 	bl	8002fec <_sbrk>
 8007a64:	1c43      	adds	r3, r0, #1
 8007a66:	d103      	bne.n	8007a70 <_sbrk_r+0x1c>
 8007a68:	6823      	ldr	r3, [r4, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d000      	beq.n	8007a70 <_sbrk_r+0x1c>
 8007a6e:	602b      	str	r3, [r5, #0]
 8007a70:	bd70      	pop	{r4, r5, r6, pc}
 8007a72:	46c0      	nop			; (mov r8, r8)
 8007a74:	20000340 	.word	0x20000340

08007a78 <__malloc_lock>:
 8007a78:	4770      	bx	lr

08007a7a <__malloc_unlock>:
 8007a7a:	4770      	bx	lr

08007a7c <_malloc_usable_size_r>:
 8007a7c:	1f0b      	subs	r3, r1, #4
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	1f18      	subs	r0, r3, #4
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	da01      	bge.n	8007a8a <_malloc_usable_size_r+0xe>
 8007a86:	580b      	ldr	r3, [r1, r0]
 8007a88:	18c0      	adds	r0, r0, r3
 8007a8a:	4770      	bx	lr

08007a8c <_init>:
 8007a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a8e:	46c0      	nop			; (mov r8, r8)
 8007a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a92:	bc08      	pop	{r3}
 8007a94:	469e      	mov	lr, r3
 8007a96:	4770      	bx	lr

08007a98 <_fini>:
 8007a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a9a:	46c0      	nop			; (mov r8, r8)
 8007a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a9e:	bc08      	pop	{r3}
 8007aa0:	469e      	mov	lr, r3
 8007aa2:	4770      	bx	lr
