open main
pred idEj2yvyaxQvK2tkNYB_prop6 {
	
	all s : Signal | always s != s'
  }
pred __repair { idEj2yvyaxQvK2tkNYB_prop6 }
check __repair { idEj2yvyaxQvK2tkNYB_prop6 <=> prop6o }