============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Oct 18 2015  06:50:41 pm
  Module:                 ALT_MULTADD_pipe
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

        Pin              Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock iCLK)            launch                                  0 R 
retime_s2_31_reg/CP                               0             0 R 
retime_s2_31_reg/Q      DFQD2          12 16.4   55  +155     155 F 
csa_tree_add_25_28/in_3[9] 
  g20821/I                                             +0     155   
  g20821/ZN             INVD4          16 18.0   47   +41     196 R 
  g20970/A2                                            +0     196   
  g20970/ZN             IOA21D1         1  3.6   50   +81     277 R 
  g20531/A2                                            +0     277   
  g20531/ZN             NR2XD2          8  8.2   36   +38     315 F 
  g20966/B1                                            +0     315   
  g20966/Z              AO22D1          2  2.3   33   +87     402 F 
  g20245/A2                                            +0     402   
  g20245/ZN             NR2D1           1  2.2   59   +47     449 R 
  g20223/B                                             +0     449   
  g20223/ZN             IAO21D2         1  2.1   28   +21     470 F 
  g20997/CI                                            +0     470   
  g20997/S              FICOND2         4  4.7   42   +96     567 R 
  g20121/B1                                            +0     567   
  g20121/ZN             MAOI22D1        2  2.4   73   +78     645 R 
  g20083/B1                                            +0     645   
  g20083/ZN             MOAI22D1        3  4.5  110   +82     727 R 
  g20059/A                                             +0     727   
  g20059/ZN             MAOI222D1       1  1.2   84   +72     800 F 
csa_tree_add_25_28/out_0[13] 
sharing_mux59/in_0[13] 
  g691/A1                                              +0     800   
  g691/Z                AO21D1          2  2.1   29   +73     872 F 
sharing_mux59/z[13] 
final_adder_add_25_28_Y_final_adder_add_22_22/B[13] 
  g1837/A2                                             +0     872   
  g1837/ZN              NR2XD0          1  1.1   38   +34     907 R 
  retime_s3_13_reg/D    DFQD1                          +0     907   
  retime_s3_13_reg/CP   setup                     0   +33     940 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock iCLK)            capture                               940 R 
--------------------------------------------------------------------
Cost Group   : 'iCLK' (path_group 'iCLK')
Timing slack :       0ps 
Start-point  : retime_s2_31_reg/CP
End-point    : final_adder_add_25_28_Y_final_adder_add_22_22/retime_s3_13_reg/D
