Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 10:41:48 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/operator_float_div10_timing_synth.rpt
| Design       : operator_float_div10
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 r_V_ret3_2_i_i_reg_608_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_106_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 1.158ns (20.202%)  route 4.574ns (79.798%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.672     0.672    ap_clk
                         FDRE                                         r  r_V_ret3_2_i_i_reg_608_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  r_V_ret3_2_i_i_reg_608_reg[1]/Q
                         net (fo=10, unplaced)        0.575     1.528    r_V_ret3_2_i_i_reg_608[1]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.681 r  ap_return[14]_INST_0_i_15/O
                         net (fo=6, unplaced)         0.380     2.061    ap_return[14]_INST_0_i_15_n_0
                         MUXF7 (Prop_muxf7_S_O)       0.203     2.264 f  ap_return[12]_INST_0_i_16/O
                         net (fo=1, unplaced)         0.339     2.603    ap_return[12]_INST_0_i_16_n_0
                         LUT6 (Prop_lut6_I5_O)        0.150     2.753 f  ap_return[12]_INST_0_i_6/O
                         net (fo=8, unplaced)         0.378     3.131    ap_return[12]_INST_0_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.184 f  ap_return[11]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.340     3.524    ap_return[11]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     3.577 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, unplaced)         0.553     4.130    ap_return[11]_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     4.183 r  ap_return[8]_INST_0_i_4/O
                         net (fo=6, unplaced)         0.553     4.736    ap_return[8]_INST_0_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     4.789 r  ap_return[5]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.556     5.345    grp_lut_div5_chunk_fu_134_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     5.398 r  ap_return[2]_INST_0_i_2/O
                         net (fo=5, unplaced)         0.368     5.766    ap_return[2]_INST_0_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.053     5.819 f  ap_return[0]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.532     6.351    ap_return[0]_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     6.404 r  p_Repl2_s_reg_106[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.404    p_Repl2_s_reg_106[0]_i_1_n_0
                         FDRE                                         r  p_Repl2_s_reg_106_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=60, unset)           0.638    10.638    ap_clk
                         FDRE                                         r  p_Repl2_s_reg_106_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
                         FDRE (Setup_fdre_C_D)        0.049    10.652    p_Repl2_s_reg_106_reg[0]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  4.248    




