LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY seletor IS
	PORT (	clk, pulso : IN std_logic;
				q : OUT std_logic_vector(3 DOWNTO 1)
);
END seletor;
ARCHITECTURE rd OF seletor IS
	COMPONENT gera_pulso
		PORT ( clk, pushbutton : IN std_logic;
				 pulso : OUT std_logic);
	END COMPONENT;
	SIGNAL d : std_logic_vector(3 DOWNTO 1):= B"000001";
	SIGNAL p_out : std_logic;
BEGIN
	p : gera_pulso PORT MAP (clk,pulso,p_out);
	PROCESS(p_out)
	BEGIN
		IF (rising_edge(p_out)) THEN
			d(1) <= d(3);
			d(2) <= d(1);
			d(3) <= d(2);
		END IF;
	END PROCESS;
	q <= d;
END rd;