{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Design Software" 0 -1 1707077578702 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1707077586746 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587006 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/altera_std_synchronizer_nocut.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/altera_std_synchronizer_nocut.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587006 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_resync_std.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_resync_std.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_resync_std.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_resync_std.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587006 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/altera_xcvr_reset_control_s10.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/altera_xcvr_reset_control_s10.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/altera_xcvr_reset_control_s10.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/altera_xcvr_reset_control_s10.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587006 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_counter_s10.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_counter_s10.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_counter_s10.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_counter_s10.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587006 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/plain_files.txt C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/plain_files.txt " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/plain_files.txt\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/plain_files.txt\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587007 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_arbiter.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_arbiter.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_arbiter.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_arbiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587007 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/altera_std_synchronizer_nocut.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/altera_std_synchronizer_nocut.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587007 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_resync_std.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_resync_std.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_resync_std.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_resync_std.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587007 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_reset_counter_s10.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_reset_counter_s10.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_reset_counter_s10.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_reset_counter_s10.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587007 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/altera_xcvr_native_s10_functions_h.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/altera_xcvr_native_s10_functions_h.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/altera_xcvr_native_s10_functions_h.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/altera_xcvr_native_s10_functions_h.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587007 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/s10_avmm_h.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/s10_avmm_h.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/s10_avmm_h.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/s10_avmm_h.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587007 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_avmm_csr.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_avmm_csr.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_avmm_csr.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_avmm_csr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587007 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_prbs_accum.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_prbs_accum.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_prbs_accum.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_prbs_accum.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587007 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_odi_accel.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_odi_accel.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_odi_accel.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_odi_accel.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587008 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_rcfg_arb.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_rcfg_arb.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_rcfg_arb.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_rcfg_arb.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587008 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_early_spd_chng_s10_htile.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_early_spd_chng_s10_htile.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_early_spd_chng_s10_htile.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_early_spd_chng_s10_htile.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587008 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_anlg_reset_seq.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_anlg_reset_seq.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_anlg_reset_seq.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_anlg_reset_seq.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587008 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_dig_reset_seq.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_dig_reset_seq.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_dig_reset_seq.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_dig_reset_seq.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587008 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_reset_seq.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_reset_seq.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_reset_seq.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_reset_seq.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587008 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_anlg_reset_seq_wrapper.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_anlg_reset_seq_wrapper.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_anlg_reset_seq_wrapper.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_anlg_reset_seq_wrapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587008 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587008 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_pcie_rx_eios_prot.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_pcie_rx_eios_prot.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_pcie_rx_eios_prot.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_pcie_rx_eios_prot.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587008 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_rx_maib_wa.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_rx_maib_wa.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_rx_maib_wa.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_rx_maib_wa.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587008 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/plain_files.txt C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/plain_files.txt " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/plain_files.txt\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/plain_files.txt\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587008 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587010 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587010 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_default_pma_settings_conf_0/default_pma_settings_conf_10/synth/default_pma_settings_conf.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_default_pma_settings_conf_0/default_pma_settings_conf_10/synth/default_pma_settings_conf.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_default_pma_settings_conf_0/default_pma_settings_conf_10/synth/default_pma_settings_conf.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_default_pma_settings_conf_0/default_pma_settings_conf_10/synth/default_pma_settings_conf.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587012 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_std_synchronizer_nocut.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_std_synchronizer_nocut.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587016 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_resync.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_resync.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_resync.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_resync.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587017 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_arbiter.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_arbiter.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_arbiter.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_arbiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587017 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/s10_avmm_h.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/s10_avmm_h.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/s10_avmm_h.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/s10_avmm_h.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587017 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_xcvr_native_s10_functions_h.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_xcvr_native_s10_functions_h.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_xcvr_native_s10_functions_h.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_xcvr_native_s10_functions_h.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587017 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_native_anlg_reset_seq.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_native_anlg_reset_seq.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_native_anlg_reset_seq.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_native_anlg_reset_seq.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587017 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_rcfg_arb.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_rcfg_arb.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_rcfg_arb.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_rcfg_arb.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587017 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_embedded_debug.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_embedded_debug.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_embedded_debug.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_embedded_debug.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587017 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_avmm_csr.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_avmm_csr.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_avmm_csr.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_avmm_csr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587017 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/plain_files.txt C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/plain_files.txt " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_1/altera_xcvr_atx_pll_s10_htile_1911/synth/plain_files.txt\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/plain_files.txt\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587017 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_std_synchronizer_nocut.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_std_synchronizer_nocut.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587018 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_resync.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_resync.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_resync.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_resync.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587018 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_arbiter.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_arbiter.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_arbiter.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_arbiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587018 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/s10_avmm_h.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/s10_avmm_h.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/s10_avmm_h.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/s10_avmm_h.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587018 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_xcvr_native_s10_functions_h.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_xcvr_native_s10_functions_h.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_xcvr_native_s10_functions_h.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/altera_xcvr_native_s10_functions_h.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587018 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_native_anlg_reset_seq.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_native_anlg_reset_seq.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_native_anlg_reset_seq.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_native_anlg_reset_seq.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587018 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_rcfg_arb.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_rcfg_arb.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_rcfg_arb.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_rcfg_arb.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587018 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_embedded_debug.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_embedded_debug.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_embedded_debug.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_embedded_debug.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587018 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_avmm_csr.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_avmm_csr.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_avmm_csr.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_pll_avmm_csr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587018 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/plain_files.txt C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/plain_files.txt " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_0/altera_xcvr_atx_pll_s10_htile_1911/synth/plain_files.txt\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/plain_files.txt\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587018 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_pll_status_interconnect_4/pll_status_interconnect_10/synth/pll_status_interconnect.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_pll_status_interconnect_4/pll_status_interconnect_10/synth/pll_status_interconnect.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587020 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_pll_status_interconnect_2/pll_status_interconnect_10/synth/pll_status_interconnect.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_pll_status_interconnect_2/pll_status_interconnect_10/synth/pll_status_interconnect.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587021 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587021 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587034 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587034 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587035 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587037 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587037 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587038 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587040 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587040 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587042 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587043 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587043 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587044 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/hs_clk_xer_1940/synth/altera_reset_synchronizer.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_reset_synchronizer.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/hs_clk_xer_1940/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587045 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_clock_crosser.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_clock_crosser.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587045 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_pipeline_base.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_pipeline_base.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587045 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/hs_clk_xer_1940/synth/altera_std_synchronizer_nocut.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_std_synchronizer_nocut.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/hs_clk_xer_1940/synth/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587045 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587046 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587046 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587047 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587048 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587048 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587049 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/hs_clk_xer_1940/synth/altera_reset_synchronizer.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_reset_synchronizer.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/hs_clk_xer_1940/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587050 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/hs_clk_xer_1940/synth/altera_avalon_st_clock_crosser.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_clock_crosser.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/hs_clk_xer_1940/synth/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587050 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/hs_clk_xer_1940/synth/altera_avalon_st_pipeline_base.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_pipeline_base.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/hs_clk_xer_1940/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587050 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/hs_clk_xer_1940/synth/altera_std_synchronizer_nocut.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_std_synchronizer_nocut.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/hs_clk_xer_1940/synth/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/hs_clk_xer_1940/synth/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587050 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v " "File \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707077587050 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(12) " "Verilog HDL warning at xcvr_st_converter.v(12): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 12 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587896 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(13) " "Verilog HDL warning at xcvr_st_converter.v(13): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 13 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587896 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(20) " "Verilog HDL warning at xcvr_st_converter.v(20): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 20 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587896 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(21) " "Verilog HDL warning at xcvr_st_converter.v(21): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 21 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587896 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(28) " "Verilog HDL warning at xcvr_st_converter.v(28): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 28 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587896 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(29) " "Verilog HDL warning at xcvr_st_converter.v(29): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 29 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587896 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(36) " "Verilog HDL warning at xcvr_st_converter.v(36): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 36 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(37) " "Verilog HDL warning at xcvr_st_converter.v(37): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 37 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(44) " "Verilog HDL warning at xcvr_st_converter.v(44): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 44 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(45) " "Verilog HDL warning at xcvr_st_converter.v(45): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 45 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(52) " "Verilog HDL warning at xcvr_st_converter.v(52): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 52 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(53) " "Verilog HDL warning at xcvr_st_converter.v(53): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 53 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(60) " "Verilog HDL warning at xcvr_st_converter.v(60): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 60 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(61) " "Verilog HDL warning at xcvr_st_converter.v(61): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 61 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(68) " "Verilog HDL warning at xcvr_st_converter.v(68): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 68 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(69) " "Verilog HDL warning at xcvr_st_converter.v(69): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 69 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "NUM_OF_CH xcvr_st_converter.v(78) " "Verilog HDL warning at xcvr_st_converter.v(78): identifier NUM_OF_CH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 78 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(79) " "Verilog HDL warning at xcvr_st_converter.v(79): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 79 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "NUM_OF_CH xcvr_st_converter.v(80) " "Verilog HDL warning at xcvr_st_converter.v(80): identifier NUM_OF_CH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 80 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(81) " "Verilog HDL warning at xcvr_st_converter.v(81): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 81 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "NUM_OF_CH xcvr_st_converter.v(82) " "Verilog HDL warning at xcvr_st_converter.v(82): identifier NUM_OF_CH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 82 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587897 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(6) " "Verilog HDL warning at pll_status_interconnect.v(6): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 6 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(7) " "Verilog HDL warning at pll_status_interconnect.v(7): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 7 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(8) " "Verilog HDL warning at pll_status_interconnect.v(8): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 8 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(9) " "Verilog HDL warning at pll_status_interconnect.v(9): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 9 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(10) " "Verilog HDL warning at pll_status_interconnect.v(10): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 10 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(11) " "Verilog HDL warning at pll_status_interconnect.v(11): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 11 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(12) " "Verilog HDL warning at pll_status_interconnect.v(12): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 12 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(13) " "Verilog HDL warning at pll_status_interconnect.v(13): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 13 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(14) " "Verilog HDL warning at pll_status_interconnect.v(14): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 14 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(15) " "Verilog HDL warning at pll_status_interconnect.v(15): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 15 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(16) " "Verilog HDL warning at pll_status_interconnect.v(16): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 16 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(17) " "Verilog HDL warning at pll_status_interconnect.v(17): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 17 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(18) " "Verilog HDL warning at pll_status_interconnect.v(18): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 18 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(19) " "Verilog HDL warning at pll_status_interconnect.v(19): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 19 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(20) " "Verilog HDL warning at pll_status_interconnect.v(20): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 20 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(21) " "Verilog HDL warning at pll_status_interconnect.v(21): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 21 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(22) " "Verilog HDL warning at pll_status_interconnect.v(22): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 22 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(23) " "Verilog HDL warning at pll_status_interconnect.v(23): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 23 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(24) " "Verilog HDL warning at pll_status_interconnect.v(24): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 24 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(25) " "Verilog HDL warning at pll_status_interconnect.v(25): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 25 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(26) " "Verilog HDL warning at pll_status_interconnect.v(26): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 26 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(27) " "Verilog HDL warning at pll_status_interconnect.v(27): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 27 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(28) " "Verilog HDL warning at pll_status_interconnect.v(28): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 28 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(29) " "Verilog HDL warning at pll_status_interconnect.v(29): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 29 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(30) " "Verilog HDL warning at pll_status_interconnect.v(30): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 30 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(31) " "Verilog HDL warning at pll_status_interconnect.v(31): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 31 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587952 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(32) " "Verilog HDL warning at pll_status_interconnect.v(32): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 32 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587953 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(33) " "Verilog HDL warning at pll_status_interconnect.v(33): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 33 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587953 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(34) " "Verilog HDL warning at pll_status_interconnect.v(34): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 34 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587953 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(35) " "Verilog HDL warning at pll_status_interconnect.v(35): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 35 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587953 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(36) " "Verilog HDL warning at pll_status_interconnect.v(36): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 36 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587953 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(37) " "Verilog HDL warning at pll_status_interconnect.v(37): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 37 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587953 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(38) " "Verilog HDL warning at pll_status_interconnect.v(38): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 38 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587953 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(39) " "Verilog HDL warning at pll_status_interconnect.v(39): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 39 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587953 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(40) " "Verilog HDL warning at pll_status_interconnect.v(40): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 40 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587953 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH pll_status_interconnect.v(41) " "Verilog HDL warning at pll_status_interconnect.v(41): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_pll_status_interconnect_0/pll_status_interconnect_10/synth/pll_status_interconnect.v" 41 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587953 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "NUM_OF_CH nativePHY_loopback_cont.v(46) " "Verilog HDL warning at nativePHY_loopback_cont.v(46): identifier NUM_OF_CH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v" 46 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587954 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "NUM_OF_CH nativePHY_loopback_cont.v(47) " "Verilog HDL warning at nativePHY_loopback_cont.v(47): identifier NUM_OF_CH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v" 47 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587954 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "NUM_OF_CH nativePHY_loopback_cont.v(48) " "Verilog HDL warning at nativePHY_loopback_cont.v(48): identifier NUM_OF_CH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v" 48 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587954 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "NUM_OF_CH nativePHY_loopback_cont.v(49) " "Verilog HDL warning at nativePHY_loopback_cont.v(49): identifier NUM_OF_CH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v" 49 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1707077587954 ""}
{ "Critical Warning" "WQIS_RESET_IP_NOT_EXISTS_IN_S10_DESIGN" "" "Use the Reset Release IP in Intel Stratix 10 FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Intel Stratix 10 Configuration User Guide." {  } {  } 1 20615 "Use the Reset Release IP in Intel Stratix 10 FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Intel Stratix 10 Configuration User Guide." 0 0 "Design Software" 0 -1 1707077588732 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"qts_qsfp_sdi\"" {  } {  } 0 0 "Elaborating from top-level entity \"qts_qsfp_sdi\"" 0 0 "0" 0 0 1707077588738 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "xcvr_user_tx_fifo_converter_10; xcvr_test_system_xcvr_user_tx_fifo_converter_0; xcvr_user_rx_fifo_converter_10; xcvr_test_system_xcvr_user_rx_fifo_converter_0; xcvr_tx_rx_clkout2_converter_10; xcvr_test_system_xcvr_tx_rx_clkout2_converter_0; fifo_1923; xcvr_test_system_tx_fifo; xcvr_test_system_rx_fifo; altera_avalon_mm_bridge_2001; xcvr_test_system_mm_bridge_0; freq_counter_10; xcvr_test_system_freq_counter_0; xcvr_test_system_clk_50; xcvr_st_converter_10; sdi_xcvr_test_xcvr_st_converter_0; altera_xcvr_reset_control_s10_1911; sdi_xcvr_test_xcvr_reset_control_s10_0; altera_xcvr_native_s10_htile_1930; sdi_xcvr_test_xcvr_native_s10_htile_0; pll_status_interconnect_10; sdi_xcvr_test_pll_status_interconnect_0; nativePHY_loopback_cont_10; sdi_xcvr_test_nativePHY_loopback_cont_0; sdi_xcvr_test_mm_bridge_0; default_pma_settings_conf_10; sdi_xcvr_test_default_pma_settings_conf_0; sdi_xcvr_test_clk_100; sdi_xcvr_test_clk_50; qsfp_xcvr_test_xcvr_st_converter_0; qsfp_xcvr_test_xcvr_reset_control_s10_0; qsfp_xcvr_test_xcvr_native_s10_htile_1; qsfp_xcvr_test_pll_status_interconnect_0; qsfp_xcvr_test_nativePHY_loopback_cont_0; qsfp_xcvr_test_mm_bridge_0; qsfp_xcvr_test_default_pma_settings_conf_0; qsfp_xcvr_test_clk_100; qsfp_xcvr_test_clk_50; altera_xcvr_atx_pll_s10_htile_1911; q_sys_xcvr_atx_pll_s10_htile_2; q_sys_xcvr_atx_pll_s10_htile_1; q_sys_xcvr_atx_pll_s10_htile_0; q_sys_product_info_0; q_sys_pll_status_interconnect_4; q_sys_pll_status_interconnect_2; q_sys_pll_status_interconnect_0; altera_jtag_dc_streaming_191; timing_adapter_1940; altera_avalon_sc_fifo_1931; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1921; altera_reset_controller_1922; altera_jtag_avalon_master_191; q_sys_master_0; q_sys_clock_bridge_1; q_sys_clock_bridge_0; q_sys_clk_100; q_sys_clk_50; altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1921; altera_merlin_slave_agent_1921; altera_merlin_router_1921; altera_merlin_traffic_limiter_191; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_avalon_st_pipeline_stage_1930; altera_mm_interconnect_1920; xcvr_test_system; hs_clk_xer_1940; sdi_xcvr_test; qsfp_xcvr_test; q_sys; data_pattern_generator_core_10; data_pattern_generator_10; xcvr_test_system_data_pattern_generator_0; data_pattern_checker_core_10; data_pattern_checker_10; xcvr_test_system_data_pattern_checker_0; product_info_10 " "Library search order is as follows: \"xcvr_user_tx_fifo_converter_10; xcvr_test_system_xcvr_user_tx_fifo_converter_0; xcvr_user_rx_fifo_converter_10; xcvr_test_system_xcvr_user_rx_fifo_converter_0; xcvr_tx_rx_clkout2_converter_10; xcvr_test_system_xcvr_tx_rx_clkout2_converter_0; fifo_1923; xcvr_test_system_tx_fifo; xcvr_test_system_rx_fifo; altera_avalon_mm_bridge_2001; xcvr_test_system_mm_bridge_0; freq_counter_10; xcvr_test_system_freq_counter_0; xcvr_test_system_clk_50; xcvr_st_converter_10; sdi_xcvr_test_xcvr_st_converter_0; altera_xcvr_reset_control_s10_1911; sdi_xcvr_test_xcvr_reset_control_s10_0; altera_xcvr_native_s10_htile_1930; sdi_xcvr_test_xcvr_native_s10_htile_0; pll_status_interconnect_10; sdi_xcvr_test_pll_status_interconnect_0; nativePHY_loopback_cont_10; sdi_xcvr_test_nativePHY_loopback_cont_0; sdi_xcvr_test_mm_bridge_0; default_pma_settings_conf_10; sdi_xcvr_test_default_pma_settings_conf_0; sdi_xcvr_test_clk_100; sdi_xcvr_test_clk_50; qsfp_xcvr_test_xcvr_st_converter_0; qsfp_xcvr_test_xcvr_reset_control_s10_0; qsfp_xcvr_test_xcvr_native_s10_htile_1; qsfp_xcvr_test_pll_status_interconnect_0; qsfp_xcvr_test_nativePHY_loopback_cont_0; qsfp_xcvr_test_mm_bridge_0; qsfp_xcvr_test_default_pma_settings_conf_0; qsfp_xcvr_test_clk_100; qsfp_xcvr_test_clk_50; altera_xcvr_atx_pll_s10_htile_1911; q_sys_xcvr_atx_pll_s10_htile_2; q_sys_xcvr_atx_pll_s10_htile_1; q_sys_xcvr_atx_pll_s10_htile_0; q_sys_product_info_0; q_sys_pll_status_interconnect_4; q_sys_pll_status_interconnect_2; q_sys_pll_status_interconnect_0; altera_jtag_dc_streaming_191; timing_adapter_1940; altera_avalon_sc_fifo_1931; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1921; altera_reset_controller_1922; altera_jtag_avalon_master_191; q_sys_master_0; q_sys_clock_bridge_1; q_sys_clock_bridge_0; q_sys_clk_100; q_sys_clk_50; altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1921; altera_merlin_slave_agent_1921; altera_merlin_router_1921; altera_merlin_traffic_limiter_191; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_avalon_st_pipeline_stage_1930; altera_mm_interconnect_1920; xcvr_test_system; hs_clk_xer_1940; sdi_xcvr_test; qsfp_xcvr_test; q_sys; data_pattern_generator_core_10; data_pattern_generator_10; xcvr_test_system_data_pattern_generator_0; data_pattern_checker_core_10; data_pattern_checker_10; xcvr_test_system_data_pattern_checker_0; product_info_10\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Design Software" 0 -1 1707077588749 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index=\"YES\",sld_node_info_internal=203451904)(1,1)(1,3) rtl sld_jtag_endpoint_adapter.vhd(96) " "VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity \"sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index=\"YES\",sld_node_info_internal=203451904)(1,1)(1,3)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 96 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077589581 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1) rtl altera_sld_agent_endpoint.vhd(120) " "VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity \"altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077589581 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=5,receive_width=26,settings=\"\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host \{ \} psig 9b67919e\}\")(1,127) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=5,receive_width=26,settings=\"\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host \{ \} psig 9b67919e\}\")(1,127)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077589582 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "1 3 ir_out altera_avalon_st_jtag_interface.v(93) " "Verilog HDL warning at altera_avalon_st_jtag_interface.v(93): actual bit length 1 differs from formal bit length 3 for port \"ir_out\"" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" 93 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 1 0 "Design Software" 0 -1 1707077589584 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem q_sys_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v(125) " "Verilog HDL info at q_sys_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v(125): extracting RAM for identifier 'mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_avalon_sc_fifo_1931/synth/q_sys_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_avalon_sc_fifo_1931/synth/q_sys_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v" 125 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077589592 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem q_sys_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at q_sys_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_avalon_sc_fifo_1931/synth/q_sys_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_avalon_sc_fifo_1931/synth/q_sys_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077589592 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 q_sys_master_0_channel_adapter_1921_5wnzrci.sv(91) " "Verilog HDL assignment warning at q_sys_master_0_channel_adapter_1921_5wnzrci.sv(91): truncated value with size 8 to match size of target (1)" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/channel_adapter_1921/synth/q_sys_master_0_channel_adapter_1921_5wnzrci.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/channel_adapter_1921/synth/q_sys_master_0_channel_adapter_1921_5wnzrci.sv" 91 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1707077589600 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "product_info rtl product_info.vhd(7) " "VHDL info at product_info.vhd(7): executing entity \"product_info\" with architecture \"rtl\"" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_product_info_0/product_info_10/synth/product_info.vhd" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_product_info_0/product_info_10/synth/product_info.vhd" 7 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077589602 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "product_info.vhd(66) " "VHDL Case Statement information at product_info.vhd(66): OTHERS choice is never selected" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_product_info_0/product_info_10/synth/product_info.vhd" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_product_info_0/product_info_10/synth/product_info.vhd" 66 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1707077589602 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_debug_master_endpoint(addr_width=12,has_rdv=0,slave_map=\"\{typeName altera_xcvr_atx_pll_s10_htile address 0x0 span 16384 hpath \{\} assignments \{device_revision 14nm5bcr2eb\}\}\")(1,114)(1,1) rtl altera_debug_master_endpoint.vhd(120) " "VHDL info at altera_debug_master_endpoint.vhd(120): executing entity \"altera_debug_master_endpoint(addr_width=12,has_rdv=0,slave_map=\"\{typeName altera_xcvr_atx_pll_s10_htile address 0x0 span 16384 hpath \{\} assignments \{device_revision 14nm5bcr2eb\}\}\")(1,114)(1,1)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077589607 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=35,receive_width=46,num_clocks=1,settings=\"\{fabric mapped dir agent addr_width 12 data_width 32 has_rdv 0 slave_map \{\{typeName altera_xcvr_atx_pll_s10_htile address 0x0 span 16384 hpath \{\} assignments \{device_revision 14nm5bcr2eb\}\}\} prefer_host \{ \} clock_rate_clk 0 psig b6c1a030\}\")(1,237) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=35,receive_width=46,num_clocks=1,settings=\"\{fabric mapped dir agent addr_width 12 data_width 32 has_rdv 0 slave_map \{\{typeName altera_xcvr_atx_pll_s10_htile address 0x0 span 16384 hpath \{\} assignments \{device_revision 14nm5bcr2eb\}\}\} prefer_host \{ \} clock_rate_clk 0 psig b6c1a030\}\")(1,237)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077589608 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "left alt_xcvr_arbiter.sv(64) " "Verilog HDL warning at alt_xcvr_arbiter.sv(64): left shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_arbiter.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_arbiter.sv" 64 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077589610 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 default_pma_settings_conf.v(116) " "Verilog HDL assignment warning at default_pma_settings_conf.v(116): truncated value with size 11 to match size of target (10)" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_default_pma_settings_conf_0/default_pma_settings_conf_10/synth/default_pma_settings_conf.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_default_pma_settings_conf_0/default_pma_settings_conf_10/synth/default_pma_settings_conf.v" 116 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1707077589639 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 nativePHY_loopback_cont.v(73) " "Verilog HDL assignment warning at nativePHY_loopback_cont.v(73): truncated value with size 32 to match size of target (1)" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_nativePHY_loopback_cont_0/nativePHY_loopback_cont_10/synth/nativePHY_loopback_cont.v" 73 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1707077589648 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_debug_master_endpoint(addr_width=12,has_rdv=0,slave_map=\"\{typeName altera_xcvr_native_s10_htile address 0x0 span 16384 hpath \{\} assignments \{dataRate 25781250000 protMode basic_enh pmaMode basic txPowerMode high_perf device_revision 14nm5bcr2eb enable_background_cal 1\}\}\")(1,213)(1,1) rtl altera_debug_master_endpoint.vhd(120) " "VHDL info at altera_debug_master_endpoint.vhd(120): executing entity \"altera_debug_master_endpoint(addr_width=12,has_rdv=0,slave_map=\"\{typeName altera_xcvr_native_s10_htile address 0x0 span 16384 hpath \{\} assignments \{dataRate 25781250000 protMode basic_enh pmaMode basic txPowerMode high_perf device_revision 14nm5bcr2eb enable_background_cal 1\}\}\")(1,213)(1,1)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077589679 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=35,receive_width=46,num_clocks=1,settings=\"\{fabric mapped dir agent addr_width 12 data_width 32 has_rdv 0 slave_map \{\{typeName altera_xcvr_native_s10_htile address 0x0 span 16384 hpath \{\} assignments \{dataRate 25781250000 protMode basic_enh pmaMode basic txPowerMode high_perf device_revision 14nm5bcr2eb enable_background_cal 1\}\}\} prefer_host \{ \} clock_rate_clk 0 psig b6c1a030\}\")(1,336) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=35,receive_width=46,num_clocks=1,settings=\"\{fabric mapped dir agent addr_width 12 data_width 32 has_rdv 0 slave_map \{\{typeName altera_xcvr_native_s10_htile address 0x0 span 16384 hpath \{\} assignments \{dataRate 25781250000 protMode basic_enh pmaMode basic txPowerMode high_perf device_revision 14nm5bcr2eb enable_background_cal 1\}\}\} prefer_host \{ \} clock_rate_clk 0 psig b6c1a030\}\")(1,336)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077589684 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "left alt_xcvr_arbiter.sv(64) " "Verilog HDL warning at alt_xcvr_arbiter.sv(64): left shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_arbiter.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_arbiter.sv" 64 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077589686 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_s10_xcvr_reset_endpoint(receive_trs_clock=1) rtl altera_s10_xcvr_reset_endpoint.vhd(120) " "VHDL info at altera_s10_xcvr_reset_endpoint.vhd(120): executing entity \"altera_s10_xcvr_reset_endpoint(receive_trs_clock=1)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_s10_xcvr_reset_endpoint.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_s10_xcvr_reset_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077589698 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=0,receive_width=1,settings=\"\{fabric s10_xcvr dir agent supply_trs_clock 0 receive_trs_clock 1 psig 8b182cb8\}\")(1,80) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=0,receive_width=1,settings=\"\{fabric s10_xcvr dir agent supply_trs_clock 0 receive_trs_clock 1 psig 8b182cb8\}\")(1,80)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077589698 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_s10_xcvr_reset_endpoint rtl altera_s10_xcvr_reset_endpoint.vhd(120) " "VHDL info at altera_s10_xcvr_reset_endpoint.vhd(120): executing entity \"altera_s10_xcvr_reset_endpoint\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_s10_xcvr_reset_endpoint.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_s10_xcvr_reset_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077589703 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=1,receive_width=2,settings=\"\{fabric s10_xcvr dir agent supply_trs_clock 0 receive_trs_clock 0 psig 8b182cb8\}\")(1,80) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=1,receive_width=2,settings=\"\{fabric s10_xcvr dir agent supply_trs_clock 0 receive_trs_clock 0 psig 8b182cb8\}\")(1,80)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077589704 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem xcvr_test_system_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at xcvr_test_system_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_avalon_sc_fifo_1931/synth/xcvr_test_system_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_avalon_sc_fifo_1931/synth/xcvr_test_system_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077589903 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv(100) " "Verilog HDL warning at xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv(100): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv" 100 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077589914 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv(107) " "Verilog HDL warning at xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv(107): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv" 107 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077589914 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv(114) " "Verilog HDL warning at xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv(114): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv" 114 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077589914 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "xcvr_test_system_altera_merlin_multiplexer_1922_fin6qia.sv(344) " "Verilog HDL Case Statement warning at xcvr_test_system_altera_merlin_multiplexer_1922_fin6qia.sv(344): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_multiplexer_1922/synth/xcvr_test_system_altera_merlin_multiplexer_1922_fin6qia.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_multiplexer_1922/synth/xcvr_test_system_altera_merlin_multiplexer_1922_fin6qia.sv" 344 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707077589919 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem qsfp_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at qsfp_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_avalon_sc_fifo_1931/synth/qsfp_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_avalon_sc_fifo_1931/synth/qsfp_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077589956 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem qsfp_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at qsfp_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_avalon_sc_fifo_1931/synth/qsfp_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_avalon_sc_fifo_1931/synth/qsfp_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077589960 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem qsfp_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at qsfp_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_avalon_sc_fifo_1931/synth/qsfp_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_avalon_sc_fifo_1931/synth/qsfp_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077589965 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(107) " "Verilog HDL warning at qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(107): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_demultiplexer_1921/synth/qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_demultiplexer_1921/synth/qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" 107 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077589982 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(114) " "Verilog HDL warning at qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(114): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_demultiplexer_1921/synth/qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_demultiplexer_1921/synth/qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" 114 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077589982 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(121) " "Verilog HDL warning at qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(121): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_demultiplexer_1921/synth/qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_demultiplexer_1921/synth/qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" 121 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077589982 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(128) " "Verilog HDL warning at qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(128): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_demultiplexer_1921/synth/qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_demultiplexer_1921/synth/qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" 128 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077589982 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "qsfp_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi.sv(304) " "Verilog HDL Case Statement warning at qsfp_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi.sv(304): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_multiplexer_1922/synth/qsfp_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_multiplexer_1922/synth/qsfp_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi.sv" 304 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707077589985 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "qsfp_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy.sv(361) " "Verilog HDL Case Statement warning at qsfp_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy.sv(361): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_multiplexer_1922/synth/qsfp_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_multiplexer_1922/synth/qsfp_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy.sv" 361 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707077589992 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_debug_master_endpoint(addr_width=12,has_rdv=0,slave_map=\"\{typeName altera_xcvr_native_s10_htile address 0x0 span 16384 hpath \{\} assignments \{dataRate 5940000000 protMode basic_enh pmaMode basic txPowerMode high_perf device_revision 14nm5bcr2eb enable_background_cal 0\}\}\")(1,212)(1,1) rtl altera_debug_master_endpoint.vhd(120) " "VHDL info at altera_debug_master_endpoint.vhd(120): executing entity \"altera_debug_master_endpoint(addr_width=12,has_rdv=0,slave_map=\"\{typeName altera_xcvr_native_s10_htile address 0x0 span 16384 hpath \{\} assignments \{dataRate 5940000000 protMode basic_enh pmaMode basic txPowerMode high_perf device_revision 14nm5bcr2eb enable_background_cal 0\}\}\")(1,212)(1,1)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077590038 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=35,receive_width=46,num_clocks=1,settings=\"\{fabric mapped dir agent addr_width 12 data_width 32 has_rdv 0 slave_map \{\{typeName altera_xcvr_native_s10_htile address 0x0 span 16384 hpath \{\} assignments \{dataRate 5940000000 protMode basic_enh pmaMode basic txPowerMode high_perf device_revision 14nm5bcr2eb enable_background_cal 0\}\}\} prefer_host \{ \} clock_rate_clk 0 psig b6c1a030\}\")(1,335) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=35,receive_width=46,num_clocks=1,settings=\"\{fabric mapped dir agent addr_width 12 data_width 32 has_rdv 0 slave_map \{\{typeName altera_xcvr_native_s10_htile address 0x0 span 16384 hpath \{\} assignments \{dataRate 5940000000 protMode basic_enh pmaMode basic txPowerMode high_perf device_revision 14nm5bcr2eb enable_background_cal 0\}\}\} prefer_host \{ \} clock_rate_clk 0 psig b6c1a030\}\")(1,335)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077590039 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_avalon_sc_fifo_1931/synth/sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_avalon_sc_fifo_1931/synth/sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077590147 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_avalon_sc_fifo_1931/synth/sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_avalon_sc_fifo_1931/synth/sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077590152 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_avalon_sc_fifo_1931/synth/sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_avalon_sc_fifo_1931/synth/sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077590157 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(107) " "Verilog HDL warning at sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(107): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_demultiplexer_1921/synth/sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_demultiplexer_1921/synth/sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" 107 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590174 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(114) " "Verilog HDL warning at sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(114): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_demultiplexer_1921/synth/sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_demultiplexer_1921/synth/sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" 114 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590174 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(121) " "Verilog HDL warning at sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(121): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_demultiplexer_1921/synth/sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_demultiplexer_1921/synth/sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" 121 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590174 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(128) " "Verilog HDL warning at sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(128): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_demultiplexer_1921/synth/sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_demultiplexer_1921/synth/sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv" 128 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590174 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "sdi_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi.sv(304) " "Verilog HDL Case Statement warning at sdi_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi.sv(304): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_multiplexer_1922/synth/sdi_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_multiplexer_1922/synth/sdi_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi.sv" 304 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707077590176 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "sdi_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy.sv(361) " "Verilog HDL Case Statement warning at sdi_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy.sv(361): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_multiplexer_1922/synth/sdi_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_multiplexer_1922/synth/sdi_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy.sv" 361 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707077590184 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem q_sys_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at q_sys_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_avalon_sc_fifo_1931/synth/q_sys_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_avalon_sc_fifo_1931/synth/q_sys_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077590220 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem q_sys_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at q_sys_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_avalon_sc_fifo_1931/synth/q_sys_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_avalon_sc_fifo_1931/synth/q_sys_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077590225 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem q_sys_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at q_sys_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_avalon_sc_fifo_1931/synth/q_sys_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_avalon_sc_fifo_1931/synth/q_sys_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077590239 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(149) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(149): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 149 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590251 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(156) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(156): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 156 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590252 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(163) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(163): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 163 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590252 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(170) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(170): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 170 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590252 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(177) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(177): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 177 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590252 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(184) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(184): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 184 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590252 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(191) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(191): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 191 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590253 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(198) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(198): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 198 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590253 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(205) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(205): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 205 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590253 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(212) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(212): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 212 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077590253 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "q_sys_altera_merlin_multiplexer_1922_veanixq.sv(463) " "Verilog HDL Case Statement warning at q_sys_altera_merlin_multiplexer_1922_veanixq.sv(463): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_multiplexer_1922/synth/q_sys_altera_merlin_multiplexer_1922_veanixq.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_multiplexer_1922/synth/q_sys_altera_merlin_multiplexer_1922_veanixq.sv" 463 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707077590265 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "27 1 reset_100_reset_n qts_qsfp_sdi.v(84) " "Verilog HDL warning at qts_qsfp_sdi.v(84): actual bit length 27 differs from formal bit length 1 for port \"reset_100_reset_n\"" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.v" 84 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1707077590305 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "27 1 reset_50_reset_n qts_qsfp_sdi.v(86) " "Verilog HDL warning at qts_qsfp_sdi.v(86): actual bit length 27 differs from formal bit length 1 for port \"reset_50_reset_n\"" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.v" 86 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1707077590305 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 qts_qsfp_sdi.v(125) " "Verilog HDL assignment warning at qts_qsfp_sdi.v(125): truncated value with size 8 to match size of target (4)" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.v" 125 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1707077590305 ""}
{ "Info" "0" "" "Found 275 design entities" {  } {  } 0 0 "Found 275 design entities" 0 0 "0" 0 0 1707077595137 ""}
{ "Info" "0" "" "There are 2426 partitions after elaboration." {  } {  } 0 0 "There are 2426 partitions after elaboration." 0 0 "0" 0 0 1707077597129 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab_0 " "Starting IP generation for the debug fabric: alt_sld_fab_0." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1707077599081 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077599111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Quartus is a registered trademark of Intel Corporation in the " "Quartus is a registered trademark of Intel Corporation in the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077599111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "US and other countries.  Portions of the Quartus Prime software " "US and other countries.  Portions of the Quartus Prime software" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077599111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Code, and other portions of the code included in this download " "Code, and other portions of the code included in this download" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077599111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Or on this DVD, are licensed to Intel Corporation and are the " "Or on this DVD, are licensed to Intel Corporation and are the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077599111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Copyrighted property of third parties. For license details, " "Copyrighted property of third parties. For license details," {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077599111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Refer to the End User License Agreement at " "Refer to the End User License Agreement at" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077599111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Http://fpgasoftware.intel.com/eula. " "Http://fpgasoftware.intel.com/eula." {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077599111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077599111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Avalon ST-Debug fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Avalon ST-Debug fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077609558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077609558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Used component name st_dc_fifo (instead of outdated name altera_avalon_dc_fifo). " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Used component name st_dc_fifo (instead of outdated name altera_avalon_dc_fifo)." {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077609558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Used component name st_dc_fifo (instead of outdated name altera_avalon_dc_fifo). " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Used component name st_dc_fifo (instead of outdated name altera_avalon_dc_fifo)." {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077609558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Deploying alt_sld_fab_0 to C:\\Users\\Haas1S\\Downloads\\stratix\\qts_qsfp_sdi\\qts_qsfp_sdi\\dni\\sld\\ipgen\\alt_sld_fab_0\\alt_sld_fab_0.ip " "Deploying alt_sld_fab_0 to C:\\Users\\Haas1S\\Downloads\\stratix\\qts_qsfp_sdi\\qts_qsfp_sdi\\dni\\sld\\ipgen\\alt_sld_fab_0\\alt_sld_fab_0.ip" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077609559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077610755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Quartus is a registered trademark of Intel Corporation in the " "Quartus is a registered trademark of Intel Corporation in the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077610755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "US and other countries.  Portions of the Quartus Prime software " "US and other countries.  Portions of the Quartus Prime software" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077610755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Code, and other portions of the code included in this download " "Code, and other portions of the code included in this download" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077610755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Or on this DVD, are licensed to Intel Corporation and are the " "Or on this DVD, are licensed to Intel Corporation and are the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077610755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Copyrighted property of third parties. For license details, " "Copyrighted property of third parties. For license details," {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077610755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Refer to the End User License Agreement at " "Refer to the End User License Agreement at" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077610755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Http://fpgasoftware.intel.com/eula. " "Http://fpgasoftware.intel.com/eula." {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077610755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077610755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Saving generation log to C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_generation.rpt " "Saving generation log to C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_generation.rpt" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077622071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Generated by version: 23.3 build 104 " "Generated by version: 23.3 build 104" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077622071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Starting: Create HDL design files for synthesis " "Starting: Create HDL design files for synthesis" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077622071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Qsys-generate C:\\Users\\Haas1S\\Downloads\\stratix\\qts_qsfp_sdi\\qts_qsfp_sdi\\dni\\sld\\ipgen\\alt_sld_fab_0\\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\\Users\\Haas1S\\Downloads\\stratix\\qts_qsfp_sdi\\qts_qsfp_sdi\\dni\\sld\\ipgen\\alt_sld_fab_0\\alt_sld_fab_0 --family=\"Stratix 10\" --part=1SG280HU2F50E2VG " "Qsys-generate C:\\Users\\Haas1S\\Downloads\\stratix\\qts_qsfp_sdi\\qts_qsfp_sdi\\dni\\sld\\ipgen\\alt_sld_fab_0\\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\\Users\\Haas1S\\Downloads\\stratix\\qts_qsfp_sdi\\qts_qsfp_sdi\\dni\\sld\\ipgen\\alt_sld_fab_0\\alt_sld_fab_0 --family=\"Stratix 10\" --part=1SG280HU2F50E2VG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077622071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Avalon ST-Debug fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Avalon ST-Debug fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077625609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077625609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Used component name st_dc_fifo (instead of outdated name altera_avalon_dc_fifo). " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Used component name st_dc_fifo (instead of outdated name altera_avalon_dc_fifo)." {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077625609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Used component name st_dc_fifo (instead of outdated name altera_avalon_dc_fifo). " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: Used component name st_dc_fifo (instead of outdated name altera_avalon_dc_fifo)." {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077625609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Transforming system: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Transforming system: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077625749 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Naming system components in system: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Naming system components in system: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Processing generation queue\" " "Alt_sld_fab_0: \"Processing generation queue\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_1920_xzyjavi\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_1920_xzyjavi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_signaltap_agent_wrapper\" " "Alt_sld_fab_0: \"Generating: altera_signaltap_agent_wrapper\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_splitter_1920_qu5zewq\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_splitter_1920_qu5zewq\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_transacto_fabric_1920_e2loc7i\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_transacto_fabric_1920_e2loc7i\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_jtag_debug_link_internal_1920_sadpt3a\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_jtag_debug_link_internal_1920_sadpt3a\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631372 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_debug_fabric_1920_t2m2ivy\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_debug_fabric_1920_t2m2ivy\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631372 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_jtag_wys_atom\" " "Alt_sld_fab_0: \"Generating: altera_jtag_wys_atom\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_3ssc7aa\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_3ssc7aa\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631450 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631450 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_zq2btwi\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_zq2btwi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Conf_reset_src: \"Generating: conf_reset_src\" " "Conf_reset_src: \"Generating: conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Grounded_conf_reset_src: \"Generating: grounded_conf_reset_src\" " "Grounded_conf_reset_src: \"Generating: grounded_conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_internal_oscillator_atom\" " "Alt_sld_fab_0: \"Generating: altera_internal_oscillator_atom\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_avalon_packets_to_master\" " "Alt_sld_fab_0: \"Generating: altera_avalon_packets_to_master\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_trace_rom\" " "Alt_sld_fab_0: \"Generating: altera_trace_rom\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_mm_interconnect_1920_kvil7yy\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_mm_interconnect_1920_kvil7yy\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631467 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_avalon_st_jtag_interface\" " "Alt_sld_fab_0: \"Generating: altera_avalon_st_jtag_interface\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_timing_adapter_1940_jyrhnbi\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_timing_adapter_1940_jyrhnbi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631547 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_avalon_st_bytes_to_packets\" " "Alt_sld_fab_0: \"Generating: altera_avalon_st_bytes_to_packets\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_avalon_st_packets_to_bytes\" " "Alt_sld_fab_0: \"Generating: altera_avalon_st_packets_to_bytes\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_demultiplexer_1930_sn3ldsy\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_demultiplexer_1930_sn3ldsy\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_multiplexer_1930_ulkyqry\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_multiplexer_1930_ulkyqry\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_demultiplexer_1930_noh4s6a\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_demultiplexer_1930_noh4s6a\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_channel_adapter_1921_c47inca\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_channel_adapter_1921_c47inca\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_channel_adapter_1921_hy2pq3y\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_channel_adapter_1921_hy2pq3y\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_channel_adapter_1921_qn4c6wi\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_channel_adapter_1921_qn4c6wi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631593 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_timing_adapter_1940_4cx6mza\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_timing_adapter_1940_4cx6mza\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631595 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_mgmt_reset\" " "Alt_sld_fab_0: \"Generating: altera_mgmt_reset\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_reset_controller\" " "Alt_sld_fab_0: \"Generating: altera_reset_controller\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631600 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_st_dc_fifo_1950_w4zc75y\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_st_dc_fifo_1950_w4zc75y\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: conf_reset_src\" " "Alt_sld_fab_0: \"Generating: conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: grounded_conf_reset_src\" " "Alt_sld_fab_0: \"Generating: grounded_conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_master_translator_192_lykd4la\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_master_translator_192_lykd4la\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_slave_translator_191_x56fcki\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_slave_translator_191_x56fcki\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_master_agent_1921_2inlndi\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_master_agent_1921_2inlndi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_slave_agent_1921_b6r3djy\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_slave_agent_1921_b6r3djy\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_router_1921_bio6jwi\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_router_1921_bio6jwi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631660 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_router_1921_ww4g4ya\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_router_1921_ww4g4ya\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631687 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_traffic_limiter_191_kcba44q\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_traffic_limiter_191_kcba44q\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "My_altera_avalon_sc_fifo_dest_id_fifo: \"Generating: my_altera_avalon_sc_fifo_dest_id_fifo\" " "My_altera_avalon_sc_fifo_dest_id_fifo: \"Generating: my_altera_avalon_sc_fifo_dest_id_fifo\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631703 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631703 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_multiplexer_1922_2wwphby\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_multiplexer_1922_2wwphby\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631703 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_demultiplexer_1921_457fupy\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_demultiplexer_1921_457fupy\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631708 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_multiplexer_1922_veanixq\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_multiplexer_1922_veanixq\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631710 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_avalon_st_pipeline_stage_1930_bv2ucky\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_avalon_st_pipeline_stage_1930_bv2ucky\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_for_debug\" " "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_for_debug\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_to_debug_logic\" " "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_to_debug_logic\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631724 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: Done \"alt_sld_fab_0\" with 49 modules, 76 files " "Alt_sld_fab_0: Done \"alt_sld_fab_0\" with 49 modules, 76 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077631735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Finished: Create HDL design files for synthesis " "Finished: Create HDL design files for synthesis" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077632100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Generation of C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip (alt_sld_fab_0) took 10051 ms " "Generation of C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip (alt_sld_fab_0) took 10051 ms" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707077632100 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab_0 " "Finished IP generation for the debug fabric: alt_sld_fab_0." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1707077632882 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_signaltap(sld_node_info=805334528,sld_section_id=\"auto_signaltap_0\",sld_data_bits=12,sld_trigger_bits=12,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_trigger_level=1,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=60,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000\",sld_current_resource_width=1,sld_create_monitor_interface=1,sld_use_jtag_signal_adapter=0)(1,13)(1,16)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,59)(1,25)(1,3)(1,3)(1,5) rtl sld_signaltap.vhd(39) " "VHDL info at sld_signaltap.vhd(39): executing entity \"sld_signaltap(sld_node_info=805334528,sld_section_id=\"auto_signaltap_0\",sld_data_bits=12,sld_trigger_bits=12,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_trigger_level=1,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=60,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000\",sld_current_resource_width=1,sld_create_monitor_interface=1,sld_use_jtag_signal_adapter=0)(1,13)(1,16)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,59)(1,25)(1,3)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_signaltap.vhd" 39 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636387 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_signaltap_impl(sld_data_bits=12,sld_trigger_bits=12,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_trigger_level=1,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=60,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000\",sld_current_resource_width=1,sld_trigger_pipeline=0,sld_ram_pipeline=0,sld_counter_pipeline=0)(1,13)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,59)(1,25)(1,3)(1,3)(1,5) rtl sld_signaltap_impl.vhd(167) " "VHDL info at sld_signaltap_impl.vhd(167): executing entity \"sld_signaltap_impl(sld_data_bits=12,sld_trigger_bits=12,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_trigger_level=1,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=60,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000\",sld_current_resource_width=1,sld_trigger_pipeline=0,sld_ram_pipeline=0,sld_counter_pipeline=0)(1,13)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,59)(1,25)(1,3)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 167 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636390 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_signaltap_jtag(sld_data_bits=12,sld_trigger_bits=12,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=60,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,59)(1,25)(1,3)(1,3)(1,5) rtl sld_signaltap_impl.vhd(522) " "VHDL info at sld_signaltap_impl.vhd(522): executing entity \"sld_signaltap_jtag(sld_data_bits=12,sld_trigger_bits=12,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=60,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,59)(1,25)(1,3)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 522 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636391 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_stp_acq_core(sld_data_bits=12,sld_trigger_bits=12,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=60,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(9,0)(9,0)(9,0)(20,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,59)(1,25)(1,3)(1,3)(1,5) rtl sld_stp_acq_core.vhd(16) " "VHDL info at sld_stp_acq_core.vhd(16): executing entity \"sld_stp_acq_core(sld_data_bits=12,sld_trigger_bits=12,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=60,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(9,0)(9,0)(9,0)(20,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,59)(1,25)(1,3)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_acq_core.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_acq_core.vhd" 16 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636392 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_ela_control(ip_major_version=6,trigger_input_width=12,advanced_trigger_entity=\"basic,1,\",mem_address_bits=10,sample_depth=1024,state_bits=11,segment_size_bits=10,state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",storage_qualifier_inversion_mask_length=0,storage_qualifier_advanced_condition_entity=\"basic\")(1,8)(59,59)(1,25)(1,3)(1,5) rtl sld_ela_control.vhd(72) " "VHDL info at sld_ela_control.vhd(72): executing entity \"sld_ela_control(ip_major_version=6,trigger_input_width=12,advanced_trigger_entity=\"basic,1,\",mem_address_bits=10,sample_depth=1024,state_bits=11,segment_size_bits=10,state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",storage_qualifier_inversion_mask_length=0,storage_qualifier_advanced_condition_entity=\"basic\")(1,8)(59,59)(1,25)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_ela_control.vhd" 72 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636393 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_ela_basic_multi_level_trigger(ip_major_version=6,data_bits=12)(0,0) rtl sld_ela_control.vhd(1174) " "VHDL info at sld_ela_control.vhd(1174): executing entity \"sld_ela_basic_multi_level_trigger(ip_major_version=6,data_bits=12)(0,0)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_ela_control.vhd" 1174 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636395 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_mbpmg(ip_major_version=6,data_bits=12) rtl sld_mbpmg.vhd(37) " "VHDL info at sld_mbpmg.vhd(37): executing entity \"sld_mbpmg(ip_major_version=6,data_bits=12)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_mbpmg.vhd" 37 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636396 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_sbpmg(ip_major_version=6) rtl sld_mbpmg.vhd(257) " "VHDL info at sld_mbpmg.vhd(257): executing entity \"sld_sbpmg(ip_major_version=6)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_mbpmg.vhd" 257 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636396 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_ela_trigger_flow_mgr(ip_major_version=6,trigger_level=1,segment_size_bits=10)(0,0) rtl sld_ela_trigger_flow_mgr.vhd(10) " "VHDL info at sld_ela_trigger_flow_mgr.vhd(10): executing entity \"sld_ela_trigger_flow_mgr(ip_major_version=6,trigger_level=1,segment_size_bits=10)(0,0)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 10 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636397 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_buffer_manager(ip_major_version=6,address_bits=10,segment_size_bits=10,num_segments_bits=1)(1,3) rtl sld_buffer_manager.vhd(47) " "VHDL info at sld_buffer_manager.vhd(47): executing entity \"sld_buffer_manager(ip_major_version=6,address_bits=10,segment_size_bits=10,num_segments_bits=1)(1,3)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 47 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636399 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_stp_comm_acq_domain_xing(sld_data_bits=12,sld_trigger_bits=12,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=60,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(9,0)(20,0)(0,0)(16,0)(9,0)(9,0)(9,0)(9,0)(9,0)(20,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,59)(1,25)(1,3)(1,3)(1,5) rtl sld_stp_comm_acq_domain_xing.vhd(21) " "VHDL info at sld_stp_comm_acq_domain_xing.vhd(21): executing entity \"sld_stp_comm_acq_domain_xing(sld_data_bits=12,sld_trigger_bits=12,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=60,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(9,0)(20,0)(0,0)(16,0)(9,0)(9,0)(9,0)(9,0)(9,0)(20,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,59)(1,25)(1,3)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_comm_acq_domain_xing.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_comm_acq_domain_xing.vhd" 21 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636405 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "intel_stp_status_bits_cdc(stp_status_bits_width=17) rtl intel_stp_status_bits_cdc.vhd(26) " "VHDL info at intel_stp_status_bits_cdc.vhd(26): executing entity \"intel_stp_status_bits_cdc(stp_status_bits_width=17)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/intel_stp_status_bits_cdc.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/intel_stp_status_bits_cdc.vhd" 26 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636410 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_stp_comm_jtag(sld_data_bits=12,sld_trigger_bits=12,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=60,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(9,0)(9,0)(9,0)(20,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,59)(1,25)(1,3)(1,3)(1,5) rtl sld_stp_comm_jtag.vhd(16) " "VHDL info at sld_stp_comm_jtag.vhd(16): executing entity \"sld_stp_comm_jtag(sld_data_bits=12,sld_trigger_bits=12,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=60,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(9,0)(9,0)(9,0)(20,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,59)(1,25)(1,3)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd" 16 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636413 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_offload_buffer_mgr(ip_major_version=6,buffer_depth=1024,segment_count=1,mem_address_bits=10,data_bits=12,status_bits=21,data_bit_cntr_bits=4,status_bit_cntr_bits=5,ela_status_bits=4) rtl sld_buffer_manager.vhd(563) " "VHDL info at sld_buffer_manager.vhd(563): executing entity \"sld_offload_buffer_mgr(ip_major_version=6,buffer_depth=1024,segment_count=1,mem_address_bits=10,data_bits=12,status_bits=21,data_bit_cntr_bits=4,status_bit_cntr_bits=5,ela_status_bits=4)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 563 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636415 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_rom_sr INFO_REG sld_rom_sr.vhd(5) " "VHDL info at sld_rom_sr.vhd(5): executing entity \"sld_rom_sr\" with architecture \"INFO_REG\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_rom_sr.vhd" 5 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636421 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "serial_crc_16 rtl sld_stp_comm_jtag.vhd(849) " "VHDL info at sld_stp_comm_jtag.vhd(849): executing entity \"serial_crc_16\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd" 849 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636423 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_signaltap(sld_node_info=805334529,sld_section_id=\"auto_signaltap_1\",sld_data_bits=354,sld_trigger_bits=354,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_trigger_level=1,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=1086,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\",sld_current_resource_width=1,sld_create_monitor_interface=1,sld_use_jtag_signal_adapter=0)(1,13)(1,16)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,1085)(1,25)(1,3)(1,3)(1,5) rtl sld_signaltap.vhd(39) " "VHDL info at sld_signaltap.vhd(39): executing entity \"sld_signaltap(sld_node_info=805334529,sld_section_id=\"auto_signaltap_1\",sld_data_bits=354,sld_trigger_bits=354,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_trigger_level=1,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=1086,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\",sld_current_resource_width=1,sld_create_monitor_interface=1,sld_use_jtag_signal_adapter=0)(1,13)(1,16)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,1085)(1,25)(1,3)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_signaltap.vhd" 39 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636430 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_signaltap_impl(sld_data_bits=354,sld_trigger_bits=354,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_trigger_level=1,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=1086,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\",sld_current_resource_width=1,sld_trigger_pipeline=0,sld_ram_pipeline=0,sld_counter_pipeline=0)(1,13)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,1085)(1,25)(1,3)(1,3)(1,5) rtl sld_signaltap_impl.vhd(167) " "VHDL info at sld_signaltap_impl.vhd(167): executing entity \"sld_signaltap_impl(sld_data_bits=354,sld_trigger_bits=354,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_trigger_level=1,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=1086,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\",sld_current_resource_width=1,sld_trigger_pipeline=0,sld_ram_pipeline=0,sld_counter_pipeline=0)(1,13)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,1085)(1,25)(1,3)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 167 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636436 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_signaltap_jtag(sld_data_bits=354,sld_trigger_bits=354,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=1086,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,1085)(1,25)(1,3)(1,3)(1,5) rtl sld_signaltap_impl.vhd(522) " "VHDL info at sld_signaltap_impl.vhd(522): executing entity \"sld_signaltap_jtag(sld_data_bits=354,sld_trigger_bits=354,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=1086,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,1085)(1,25)(1,3)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 522 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636438 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_stp_acq_core(sld_data_bits=354,sld_trigger_bits=354,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=1086,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(9,0)(9,0)(9,0)(20,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,1085)(1,25)(1,3)(1,3)(1,5) rtl sld_stp_acq_core.vhd(16) " "VHDL info at sld_stp_acq_core.vhd(16): executing entity \"sld_stp_acq_core(sld_data_bits=354,sld_trigger_bits=354,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=1086,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(9,0)(9,0)(9,0)(20,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,1085)(1,25)(1,3)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_acq_core.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_acq_core.vhd" 16 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636440 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_ela_control(ip_major_version=6,trigger_input_width=354,advanced_trigger_entity=\"basic,1,\",mem_address_bits=10,sample_depth=1024,state_bits=11,segment_size_bits=10,state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",storage_qualifier_inversion_mask_length=0,storage_qualifier_advanced_condition_entity=\"basic\")(1,8)(1085,1085)(1,25)(1,3)(1,5) rtl sld_ela_control.vhd(72) " "VHDL info at sld_ela_control.vhd(72): executing entity \"sld_ela_control(ip_major_version=6,trigger_input_width=354,advanced_trigger_entity=\"basic,1,\",mem_address_bits=10,sample_depth=1024,state_bits=11,segment_size_bits=10,state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",storage_qualifier_inversion_mask_length=0,storage_qualifier_advanced_condition_entity=\"basic\")(1,8)(1085,1085)(1,25)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_ela_control.vhd" 72 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636444 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_ela_basic_multi_level_trigger(ip_major_version=6,data_bits=354)(0,0) rtl sld_ela_control.vhd(1174) " "VHDL info at sld_ela_control.vhd(1174): executing entity \"sld_ela_basic_multi_level_trigger(ip_major_version=6,data_bits=354)(0,0)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_ela_control.vhd" 1174 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636446 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_mbpmg(ip_major_version=6,data_bits=354) rtl sld_mbpmg.vhd(37) " "VHDL info at sld_mbpmg.vhd(37): executing entity \"sld_mbpmg(ip_major_version=6,data_bits=354)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_mbpmg.vhd" 37 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636453 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_stp_comm_acq_domain_xing(sld_data_bits=354,sld_trigger_bits=354,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=1086,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(9,0)(20,0)(0,0)(16,0)(9,0)(9,0)(9,0)(9,0)(9,0)(20,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,1085)(1,25)(1,3)(1,3)(1,5) rtl sld_stp_comm_acq_domain_xing.vhd(21) " "VHDL info at sld_stp_comm_acq_domain_xing.vhd(21): executing entity \"sld_stp_comm_acq_domain_xing(sld_data_bits=354,sld_trigger_bits=354,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=1086,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(9,0)(20,0)(0,0)(16,0)(9,0)(9,0)(9,0)(9,0)(9,0)(20,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,1085)(1,25)(1,3)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_comm_acq_domain_xing.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_comm_acq_domain_xing.vhd" 21 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636491 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_stp_comm_jtag(sld_data_bits=354,sld_trigger_bits=354,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=1086,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(9,0)(9,0)(9,0)(20,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,1085)(1,25)(1,3)(1,3)(1,5) rtl sld_stp_comm_jtag.vhd(16) " "VHDL info at sld_stp_comm_jtag.vhd(16): executing entity \"sld_stp_comm_jtag(sld_data_bits=354,sld_trigger_bits=354,sld_node_crc_hiword=12345,sld_node_crc_loword=19899,sld_incremental_routing=1,sld_sample_depth=1024,sld_segment_size=1024,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity=\"basic,1,\",sld_inversion_mask_length=1086,sld_inversion_mask=\"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\",sld_state_flow_mgr_entity=\"state_flow_mgr_entity.vhd\",sld_current_resource_width=1)(9,0)(9,0)(9,0)(20,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,1085)(1,25)(1,3)(1,3)(1,5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd" 16 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636501 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_offload_buffer_mgr(ip_major_version=6,buffer_depth=1024,segment_count=1,mem_address_bits=10,data_bits=354,status_bits=21,data_bit_cntr_bits=9,status_bit_cntr_bits=5,ela_status_bits=4) rtl sld_buffer_manager.vhd(563) " "VHDL info at sld_buffer_manager.vhd(563): executing entity \"sld_offload_buffer_mgr(ip_major_version=6,buffer_depth=1024,segment_count=1,mem_address_bits=10,data_bits=354,status_bits=21,data_bit_cntr_bits=9,status_bit_cntr_bits=5,ela_status_bits=4)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 563 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636505 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_avalon_sc_fifo_1931/synth/alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_avalon_sc_fifo_1931/synth/alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077636573 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_avalon_sc_fifo_1931/synth/alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_avalon_sc_fifo_1931/synth/alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077636580 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(149) " "Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(149): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 149 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077636603 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(156) " "Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(156): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 156 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077636603 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(163) " "Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(163): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 163 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077636603 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(170) " "Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(170): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 170 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077636603 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(177) " "Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(177): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 177 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077636603 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(184) " "Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(184): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 184 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077636604 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(191) " "Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(191): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 191 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077636604 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(198) " "Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(198): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 198 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077636604 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(205) " "Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(205): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 205 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077636604 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(212) " "Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv(212): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_tbc4z7i.sv" 212 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707077636604 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "alt_sld_fab_0_altera_merlin_multiplexer_1922_veanixq.sv(463) " "Verilog HDL Case Statement warning at alt_sld_fab_0_altera_merlin_multiplexer_1922_veanixq.sv(463): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_multiplexer_1922/synth/alt_sld_fab_0_altera_merlin_multiplexer_1922_veanixq.sv" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_multiplexer_1922/synth/alt_sld_fab_0_altera_merlin_multiplexer_1922_veanixq.sv" 463 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707077636616 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v(125) " "Verilog HDL info at alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v(125): extracting RAM for identifier 'mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_avalon_sc_fifo_1931/synth/alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_avalon_sc_fifo_1931/synth/alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v" 125 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077636658 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_avalon_sc_fifo_1931/synth/alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_avalon_sc_fifo_1931/synth/alt_sld_fab_0_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077636658 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.v(166) " "Verilog HDL info at alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.v(166): extracting RAM for identifier 'mem'" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/st_dc_fifo_1950/synth/alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.v" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/st_dc_fifo_1950/synth/alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.v" 166 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707077636669 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi(device_family=\"Stratix 10\",count=4,n_sel_bits=3,n_node_ir_bits=10,node_info=\"00001100001000000110111000000001000011000010000001101110000000000011000000000000011011100000000100110000000000000110111000000000\",compilation_mode=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=5)(1,10)(1,0)(1,128) rtl alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi.vhd(13) " "VHDL info at alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi.vhd(13): executing entity \"alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi(device_family=\"Stratix 10\",count=4,n_sel_bits=3,n_node_ir_bits=10,node_info=\"00001100001000000110111000000001000011000010000001101110000000000011000000000000011011100000000100110000000000000110111000000000\",compilation_mode=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=5)(1,10)(1,0)(1,128)\" with architecture \"rtl\"" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi.vhd" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi.vhd" 13 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636675 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_jtag_hub(device_family=\"Stratix 10\",n_nodes=4,n_sel_bits=3,n_node_ir_bits=10,node_info=\"00001100001000000110111000000001000011000010000001101110000000000011000000000000011011100000000100110000000000000110111000000000\",force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=5)(1,10)(127,0) rtl sld_jtag_hub.vhd(89) " "VHDL info at sld_jtag_hub.vhd(89): executing entity \"sld_jtag_hub(device_family=\"Stratix 10\",n_nodes=4,n_sel_bits=3,n_node_ir_bits=10,node_info=\"00001100001000000110111000000001000011000010000001101110000000000011000000000000011011100000000100110000000000000110111000000000\",force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=5)(1,10)(127,0)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_jtag_hub.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 89 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636677 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_shadow_jsm(ip_major_version=1,ip_minor_version=5) rtl sld_hub.vhd(1554) " "VHDL info at sld_hub.vhd(1554): executing entity \"sld_shadow_jsm(ip_major_version=1,ip_minor_version=5)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_hub.vhd" 1554 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636678 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_rom_sr(n_bits=160) INFO_REG sld_rom_sr.vhd(5) " "VHDL info at sld_rom_sr.vhd(5): executing entity \"sld_rom_sr(n_bits=160)\" with architecture \"INFO_REG\"" {  } { { "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/intelfpga_pro/23.3/quartus/libraries/megafunctions/sld_rom_sr.vhd" 5 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707077636679 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "ir_in_2d\[4\]\[9\] alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi.vhd(323) " "Net \"ir_in_2d\[4\]\[9\]\" does not have a driver at alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi.vhd(323)" {  } { { "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi.vhd" "" { Text "C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi.vhd" 323 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1707077636686 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640560 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640560 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640560 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640560 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640560 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640560 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640560 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640560 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640561 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640561 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640561 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640561 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640561 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640561 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640561 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640562 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640562 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640562 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640562 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640562 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640562 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640562 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640562 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640562 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640562 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640562 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640562 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640563 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640563 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640563 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640563 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640563 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640563 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640563 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640564 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640564 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640759 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640759 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640759 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640759 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640759 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640759 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640759 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640759 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640760 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640760 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640760 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640760 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640760 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640760 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640760 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640760 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640760 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640760 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640760 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640760 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640760 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640761 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640761 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640761 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640761 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640761 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640761 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640761 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640761 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640761 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640761 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640761 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640761 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640761 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640762 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640762 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640762 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640762 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640762 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640762 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640762 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640762 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640762 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640763 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640763 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640763 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640763 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640763 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640763 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640763 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640763 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640764 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640764 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640764 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640764 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640764 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640764 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640764 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640764 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640764 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640764 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640765 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640765 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640765 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640765 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640765 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640765 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077640765 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641056 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641056 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641056 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641056 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641056 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641056 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641056 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641056 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641056 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641056 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641057 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641057 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641057 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641057 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641057 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641057 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641057 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641057 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641057 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641057 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641058 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641058 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641058 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641058 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641058 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641058 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641058 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641058 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641058 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641058 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641058 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641058 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641059 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641059 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641059 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641059 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641059 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641059 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641059 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641059 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641059 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641059 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641059 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641059 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641059 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641060 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641060 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641060 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641060 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641060 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641060 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641060 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641060 ""}
{ "Info" "IGTN_DNI_CORE_INFO_MESSAGE" "Invalid connection: src inst port is input and has same instance path with dst inst port. " "Invalid connection: src inst port is input and has same instance path with dst inst port." {  } {  } 0 23088 "%1!s!" 0 0 "Design Software" 0 -1 1707077641060 ""}
