// Seed: 92100395
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_5 = 1;
  logic id_6;
endmodule
module module_1 #(
    parameter id_12 = 32'd77
) (
    output wand id_0,
    input wor id_1,
    input wand id_2,
    output tri1 id_3,
    input uwire id_4,
    output tri1 id_5,
    input wire id_6,
    output tri1 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wand id_11,
    input wire _id_12,
    output tri0 id_13,
    input wor id_14,
    input tri1 id_15,
    input tri0 id_16,
    output tri1 id_17,
    output supply1 id_18,
    output tri id_19
);
  wire [-1 : -1] id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21
  );
  if (-1) begin : LABEL_0
    wire [-1 : 1  &&  {  id_12  -  1 'b0 ,  1  }] id_22;
  end
endmodule
