Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: final_project_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "final_project_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "final_project_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : final_project_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/final_project_top is now defined in a different file.  It was defined in "D:/git/VHDL_Class/Final_Project/Final_Project.vhd", and is now defined in "C:/Users/eric_000/Documents/GitHub/Reversi/Final_Project/Final_Project.vhd".
WARNING:HDLParsers:3607 - Unit work/final_project_top/behavioral is now defined in a different file.  It was defined in "D:/git/VHDL_Class/Final_Project/Final_Project.vhd", and is now defined in "C:/Users/eric_000/Documents/GitHub/Reversi/Final_Project/Final_Project.vhd".
Compiling vhdl file "C:/Users/eric_000/Documents/GitHub/Reversi/Final_Project/Final_Project.vhd" in Library work.
Entity <final_project_top> compiled.
Entity <final_project_top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <final_project_top> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <final_project_top> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <game_board<55>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<54>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<53>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<52>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<51>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<50>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<49>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<48>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<47>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<46>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<45>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<44>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<43>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<42>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<41>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<40>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<39>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<38>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<37>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<36>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<35>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<34>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<33>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<32>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<31>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<30>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<29>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<28>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<27>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<26>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<25>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<24>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<23>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<22>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<21>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<20>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<19>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<18>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<17>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<16>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<15>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<14>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<13>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<12>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<11>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<10>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<9>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <game_board<8>> in unit <final_project_top> has a constant value of 00001111 during circuit operation. The register is replaced by logic.
Entity <final_project_top> analyzed. Unit <final_project_top> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <final_project_top>.
    Related source file is "C:/Users/eric_000/Documents/GitHub/Reversi/Final_Project/Final_Project.vhd".
    Register <game_board<4>> equivalent to <game_board<0>> has been removed
    Register <game_board<56>> equivalent to <game_board<0>> has been removed
    Register <game_board<60>> equivalent to <game_board<0>> has been removed
    Register <game_board<57>> equivalent to <game_board<1>> has been removed
    Register <game_board<5>> equivalent to <game_board<1>> has been removed
    Register <game_board<61>> equivalent to <game_board<1>> has been removed
    Register <game_board<58>> equivalent to <game_board<2>> has been removed
    Register <game_board<62>> equivalent to <game_board<2>> has been removed
    Register <game_board<6>> equivalent to <game_board<2>> has been removed
    Register <game_board<59>> equivalent to <game_board<3>> has been removed
    Register <game_board<63>> equivalent to <game_board<3>> has been removed
    Register <game_board<7>> equivalent to <game_board<3>> has been removed
    Found 8-bit 64-to-1 multiplexer for signal <display_enum$varindex0000> created at line 158.
    Found 32-bit register for signal <game_board<3:0>>.
    Found 6-bit adder for signal <game_board$add0000> created at line 154.
    Found 10-bit up counter for signal <h_count>.
    Found 12-bit comparator greater for signal <hori_off$cmp_gt0000> created at line 116.
    Found 12-bit comparator greater for signal <hori_off$cmp_gt0001> created at line 117.
    Found 12-bit comparator greater for signal <hori_off$cmp_gt0002> created at line 119.
    Found 12-bit comparator greater for signal <hori_off$cmp_gt0003> created at line 121.
    Found 12-bit comparator greater for signal <hori_off$cmp_gt0004> created at line 123.
    Found 12-bit comparator greater for signal <hori_off$cmp_gt0005> created at line 125.
    Found 10-bit comparator greater for signal <hori_off$cmp_gt0006> created at line 127.
    Found 10-bit up counter for signal <v_count>.
    Found 12-bit comparator less for signal <v_count$cmp_lt0000> created at line 88.
    Found 12-bit comparator less for signal <v_count$cmp_lt0001> created at line 84.
    Found 12-bit comparator greater for signal <vert_off$cmp_gt0000> created at line 135.
    Found 12-bit comparator greater for signal <vert_off$cmp_gt0001> created at line 136.
    Found 12-bit comparator greater for signal <vert_off$cmp_gt0002> created at line 138.
    Found 12-bit comparator greater for signal <vert_off$cmp_gt0003> created at line 140.
    Found 10-bit comparator greater for signal <vert_off$cmp_gt0004> created at line 142.
    Found 10-bit comparator greater for signal <vert_off$cmp_gt0005> created at line 144.
    Found 10-bit comparator greater for signal <vert_off$cmp_gt0006> created at line 146.
    Found 12-bit comparator greatequal for signal <vga$cmp_ge0000> created at line 111.
    Found 12-bit comparator greatequal for signal <vga$cmp_ge0001> created at line 111.
    Found 10-bit comparator less for signal <vga$cmp_lt0000> created at line 111.
    Found 10-bit comparator less for signal <vga$cmp_lt0001> created at line 111.
    Found 1-bit register for signal <vga_en>.
    Found 10-bit comparator less for signal <vga_hs$cmp_lt0000> created at line 99.
    Found 10-bit comparator less for signal <vga_vs$cmp_lt0000> created at line 100.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  22 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <final_project_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 5
 1-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 22
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 4
 12-bit comparator greatequal                          : 2
 12-bit comparator greater                             : 10
 12-bit comparator less                                : 2
# Multiplexers                                         : 1
 8-bit 64-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <game_board_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <game_board_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <game_board_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <4> (without init value) has a constant value of 0 in block <game_board_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 1 in block <game_board_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 1 in block <game_board_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <game_board_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <game_board_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <game_board_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <4> (without init value) has a constant value of 0 in block <game_board_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 1 in block <game_board_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <game_board_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <game_board_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <game_board_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <4> (without init value) has a constant value of 0 in block <game_board_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 1 in block <game_board_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <game_board_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <game_board_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <game_board_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <4> (without init value) has a constant value of 0 in block <game_board_0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 22
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 4
 12-bit comparator greatequal                          : 2
 12-bit comparator greater                             : 10
 12-bit comparator less                                : 2
# Multiplexers                                         : 1
 8-bit 64-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_6> is equivalent to the following FF/Latch, which will be removed : <1> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_6> is equivalent to the following FF/Latch, which will be removed : <3> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_6> is equivalent to the following 3 FFs/Latches, which will be removed : <5> <6> <7> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_5> is equivalent to the following 2 FFs/Latches, which will be removed : <2> <3> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_5> is equivalent to the following 3 FFs/Latches, which will be removed : <5> <6> <7> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_4> is equivalent to the following 2 FFs/Latches, which will be removed : <2> <3> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_4> is equivalent to the following 3 FFs/Latches, which will be removed : <5> <6> <7> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_2> is equivalent to the following 3 FFs/Latches, which will be removed : <1> <2> <3> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_2> is equivalent to the following 3 FFs/Latches, which will be removed : <5> <6> <7> 
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 1 in block <LPM_DFF_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <4> (without init value) has a constant value of 0 in block <LPM_DFF_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 1 in block <LPM_DFF_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <4> (without init value) has a constant value of 0 in block <LPM_DFF_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 1 in block <LPM_DFF_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <4> (without init value) has a constant value of 0 in block <LPM_DFF_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <4> (without init value) has a constant value of 0 in block <LPM_DFF_2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <game_board_3_2> in Unit <final_project_top> is equivalent to the following 3 FFs/Latches, which will be removed : <game_board_2_0> <game_board_1_1> <game_board_0_0> 

Optimizing unit <final_project_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block final_project_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : final_project_top.ngr
Top Level Output File Name         : final_project_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 146
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 13
#      LUT2_L                      : 1
#      LUT3                        : 24
#      LUT3_L                      : 1
#      LUT4                        : 49
#      LUT4_D                      : 2
#      MUXCY                       : 18
#      MUXF5                       : 12
#      MUXF6                       : 2
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 22
#      FDC                         : 1
#      FDCE                        : 20
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       53  out of   4656     1%  
 Number of Slice Flip Flops:             22  out of   9312     0%  
 Number of 4 input LUTs:                 91  out of   9312     0%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50                              | BUFGP                  | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 22    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.282ns (Maximum Frequency: 137.325MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 14.987ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 7.282ns (frequency: 137.325MHz)
  Total number of paths / destination ports: 1245 / 41
-------------------------------------------------------------------------
Delay:               7.282ns (Levels of Logic = 13)
  Source:            h_count_9 (FF)
  Destination:       h_count_9 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: h_count_9 to h_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.591   1.108  h_count_9 (h_count_9)
     LUT2:I0->O            1   0.704   0.455  vga_or00005 (v_count_not0003218)
     LUT4:I2->O           11   0.704   0.968  v_count_not0003221 (h_count_not0001)
     LUT3:I2->O            1   0.704   0.000  Mcount_h_count_lut<0> (Mcount_h_count_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcount_h_count_cy<0> (Mcount_h_count_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_h_count_cy<1> (Mcount_h_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_h_count_cy<2> (Mcount_h_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_h_count_cy<3> (Mcount_h_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_h_count_cy<4> (Mcount_h_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_h_count_cy<5> (Mcount_h_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_h_count_cy<6> (Mcount_h_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_h_count_cy<7> (Mcount_h_count_cy<7>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_h_count_cy<8> (Mcount_h_count_cy<8>)
     XORCY:CI->O           1   0.804   0.000  Mcount_h_count_xor<9> (Mcount_h_count9)
     FDCE:D                    0.308          h_count_9
    ----------------------------------------
    Total                      7.282ns (4.751ns logic, 2.531ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 2113 / 10
-------------------------------------------------------------------------
Offset:              14.987ns (Levels of Logic = 10)
  Source:            h_count_2 (FF)
  Destination:       vga<5> (PAD)
  Source Clock:      clk50 rising

  Data Path: h_count_2 to vga<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  h_count_2 (h_count_2)
     LUT4:I0->O            3   0.704   0.610  hori_off_mux0006<0>11 (N2)
     LUT2:I1->O            3   0.704   0.566  hori_off_mux0006<1>111 (N112)
     LUT4:I2->O            1   0.704   0.499  hori_off_mux0006<1>_SW1 (N32)
     LUT4:I1->O            4   0.704   0.591  hori_off_mux0006<1> (hori_off_mux0006<1>)
     LUT4:I3->O            3   0.704   0.706  vga_and0000121 (vga_and0000121)
     LUT3:I0->O            2   0.704   0.451  vga_and00001381 (vga_and0000)
     LUT4:I3->O            1   0.704   0.000  vga<4>1_SW01 (vga<4>1_SW0)
     MUXF5:I0->O           1   0.321   0.455  vga<4>1_SW0_f5 (N56)
     LUT4:I2->O            3   0.704   0.531  vga<4>1 (vga_4_OBUF)
     OBUF:I->O                 3.272          vga_5_OBUF (vga<5>)
    ----------------------------------------
    Total                     14.987ns (9.816ns logic, 5.171ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.13 secs
 
--> 

Total memory usage is 252788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :   58 (   0 filtered)

