
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032282                       # Number of seconds simulated
sim_ticks                                 32282140485                       # Number of ticks simulated
final_tick                               603785063604                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 344402                       # Simulator instruction rate (inst/s)
host_op_rate                                   441153                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2399039                       # Simulator tick rate (ticks/s)
host_mem_usage                               16944188                       # Number of bytes of host memory used
host_seconds                                 13456.28                       # Real time elapsed on the host
sim_insts                                  4634367393                       # Number of instructions simulated
sim_ops                                    5936280317                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       909312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       308096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       302208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       424320                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1951872                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1543168                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1543168                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7104                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2407                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2361                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3315                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15249                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12056                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12056                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28167649                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        55511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9543853                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        83266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9361461                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        51546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13144110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                60462905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55511                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        55511                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        83266                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        51546                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             245833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47802530                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47802530                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47802530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55511                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28167649                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        55511                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9543853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        83266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9361461                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        51546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13144110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              108265436                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77415206                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28427481                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24857094                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1803563                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14200290                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13673730                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044390                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56910                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33524845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158174734                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28427481                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15718120                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32566073                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8847349                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3495447                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16526048                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715543                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76619913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.376556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44053840     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616195      2.11%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2954601      3.86%     63.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2768757      3.61%     67.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4552464      5.94%     73.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4745663      6.19%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128397      1.47%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848699      1.11%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13951297     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76619913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367208                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.043200                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34566956                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3380748                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31517530                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126326                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7028343                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093464                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176980924                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7028343                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36011956                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1026849                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       407188                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30179988                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1965580                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172325623                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        688762                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       766845                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228821179                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784365346                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784365346                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79925007                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20300                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9931                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5312572                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26496915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760528                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96371                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1922021                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163084249                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19851                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137644015                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182711                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48981477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134388943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76619913                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.796452                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841955                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26327557     34.36%     34.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14320208     18.69%     53.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12494305     16.31%     69.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7682777     10.03%     79.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8036646     10.49%     89.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4731955      6.18%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2086872      2.72%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557469      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382124      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76619913                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542262     66.29%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174985     21.39%     87.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100776     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107973270     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085316      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23681494     17.20%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4894014      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137644015                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.777997                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818023                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005943                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    352908677                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212086017                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133147535                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138462038                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337481                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7566844                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          832                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          440                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1407173                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7028343                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         508702                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        50946                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163104103                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190434                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26496915                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760528                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9929                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30915                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          173                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          440                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959831                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061901                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021732                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135068553                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22758161                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2575462                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27532994                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20411536                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4774833                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.744729                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133297254                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133147535                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81833750                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199746990                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.719914                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409687                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49493141                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1808309                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69591570                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632548                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.322663                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31780114     45.67%     45.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847243     21.33%     67.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8307394     11.94%     78.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2815356      4.05%     82.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2692589      3.87%     86.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1122732      1.61%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3006788      4.32%     92.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876090      1.26%     94.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4143264      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69591570                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4143264                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228553032                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333243918                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 795293                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.774152                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.774152                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.291736                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.291736                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624764108                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174537331                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182392414                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77415206                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28724665                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23419962                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1919971                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12111128                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11212855                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3099864                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84924                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28743543                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             157782116                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28724665                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14312719                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35038327                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10201230                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4678783                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14188990                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       931717                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76718349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        41680022     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2320068      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4315086      5.62%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4323005      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2670499      3.48%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2144328      2.80%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1334347      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1249673      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16681321     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76718349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371047                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.038128                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29970245                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4625050                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33659397                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       206318                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8257338                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4858591                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          317                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     189301135                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1583                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8257338                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32143427                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         908912                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       744492                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31650653                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3013523                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     182539088                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1254174                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       920953                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    256411135                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    851514299                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    851514299                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    158420676                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97990430                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32483                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15599                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8385959                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16883422                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8608167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       106775                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2856241                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172072406                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137044171                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       271815                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58246251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178085289                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76718349                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786328                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898079                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26133854     34.06%     34.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16750918     21.83%     55.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11007754     14.35%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7242174      9.44%     79.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7649697      9.97%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3666320      4.78%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2929757      3.82%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       660707      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       677168      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76718349                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         853030     72.50%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161816     13.75%     86.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161666     13.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114629675     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1839889      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15598      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13259568      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7299441      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137044171                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770249                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1176512                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008585                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    352255017                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    230350165                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133897652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138220683                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       425357                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6555895                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1722                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2065733                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8257338                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         469268                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        82248                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172103610                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       342996                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16883422                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8608167                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15599                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         64592                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1202182                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1064903                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2267085                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135221075                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12646883                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1823095                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19771615                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19168660                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7124732                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.746699                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133940106                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133897652                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85322553                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        244898995                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.729604                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348399                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92264607                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    113604997                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58499031                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1943073                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68461011                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659412                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150828                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     25819356     37.71%     37.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19253855     28.12%     65.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8006171     11.69%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3984253      5.82%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3975342      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1604916      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1607099      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       862653      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3347366      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68461011                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92264607                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     113604997                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16869958                       # Number of memory references committed
system.switch_cpus1.commit.loads             10327524                       # Number of loads committed
system.switch_cpus1.commit.membars              15598                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16397787                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102349285                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2343172                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3347366                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           237217673                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          352470889                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29202                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 696857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92264607                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            113604997                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92264607                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839056                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839056                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191815                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191815                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       607430256                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186033223                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      173890412                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31196                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                77415206                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29239841                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23860971                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1950201                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12303275                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11543518                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3024039                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85706                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30291900                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158897735                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29239841                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14567557                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34455596                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10172489                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4179866                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14746564                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       750812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77133488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.340503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42677892     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2815199      3.65%     58.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4247863      5.51%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2932687      3.80%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2064069      2.68%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2015201      2.61%     73.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1208151      1.57%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2596992      3.37%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16575434     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77133488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377702                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.052539                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31154793                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4391922                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         32898753                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       482321                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8205686                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4921959                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          645                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     190287732                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2427                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8205686                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32893441                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         467714                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1412682                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31606730                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2547224                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     184618742                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1067473                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       865921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    258836627                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    859355742                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    859355742                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159531968                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        99304629                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33314                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15875                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7570667                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16951581                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8674229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       108124                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2555432                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172116009                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31701                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137537722                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       274305                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     57317795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    175361879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77133488                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.783113                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918703                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27359785     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15513190     20.11%     55.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11172436     14.48%     70.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7426721      9.63%     79.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7509530      9.74%     89.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3615192      4.69%     94.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3200417      4.15%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       606821      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       729396      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77133488                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         747423     70.97%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        148717     14.12%     85.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       156947     14.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115020311     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1741614      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15827      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13526725      9.83%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7233245      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137537722                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.776624                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1053094                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007657                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    353536331                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229465938                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133736955                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138590816                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       432270                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6569518                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5531                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          441                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2078062                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8205686                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         245856                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        45904                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172147712                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       599906                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16951581                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8674229                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15875                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         38722                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          441                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1185852                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1063332                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2249184                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135013594                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12646809                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2524128                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19703428                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19189093                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7056619                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.744019                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133795062                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133736955                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86638897                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        246054201                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.727528                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352113                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92783369                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114365331                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     57782597                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1965654                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68927802                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659205                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.178931                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26147550     37.93%     37.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19834156     28.78%     66.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7500924     10.88%     77.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4203045      6.10%     83.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3544483      5.14%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1588163      2.30%     91.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1517514      2.20%     93.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1039375      1.51%     94.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3552592      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68927802                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92783369                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114365331                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16978228                       # Number of memory references committed
system.switch_cpus2.commit.loads             10382061                       # Number of loads committed
system.switch_cpus2.commit.membars              15826                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16587182                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102958689                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2362985                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3552592                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           237523138                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          352506885                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 281718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92783369                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114365331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92783369                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.834365                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.834365                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.198516                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.198516                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       606423365                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      185947805                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174956314                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31652                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                77415206                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28482284                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23179522                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1902175                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12162512                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11228300                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2934032                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        83700                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31476899                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             155536969                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28482284                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14162332                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             32687525                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9760465                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4627774                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15385622                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       762520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     76618128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.500514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        43930603     57.34%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1765565      2.30%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2300489      3.00%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3464026      4.52%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3364468      4.39%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2556217      3.34%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1516125      1.98%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2274741      2.97%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15445894     20.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     76618128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367916                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.009127                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32514201                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4520295                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31512025                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       245904                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7825701                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4822516                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     186105146                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1289                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7825701                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34237900                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         911672                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1099978                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         29993911                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2548964                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     180696256                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          655                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1100189                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       801234                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           95                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    251773706                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    841562230                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    841562230                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    156588890                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        95184754                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38314                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21647                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7199180                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16753430                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8874182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       171405                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2993343                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         167941583                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        135274762                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       248426                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     54580708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    166093225                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5895                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     76618128                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.765571                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897379                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     26355214     34.40%     34.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16933275     22.10%     56.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10962133     14.31%     70.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7441588      9.71%     80.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6965131      9.09%     89.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3719859      4.86%     94.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2736976      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       820834      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       683118      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     76618128                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         664141     69.28%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            11      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        136287     14.22%     83.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       158166     16.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112568661     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1911546      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15286      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13352836      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7426433      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     135274762                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.747393                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             958605                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007086                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    348374683                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    222559525                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131484010                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136233367                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       458399                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6420208                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1925                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          803                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2251450                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          142                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7825701                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         527150                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        89041                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    167978051                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1150508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16753430                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8874182                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21182                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         67223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          803                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1164227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1069876                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2234103                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132690648                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12569542                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2584114                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19833687                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18587089                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7264145                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.714013                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131518376                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131484010                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84483067                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        237262624                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.698426                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356074                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     91708164                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112712905                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55265316                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1933607                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     68792427                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.638449                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154643                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26270020     38.19%     38.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19888443     28.91%     67.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7318207     10.64%     77.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4193545      6.10%     83.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3502056      5.09%     88.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1739680      2.53%     91.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1704462      2.48%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       734095      1.07%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3441919      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     68792427                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     91708164                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112712905                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16955933                       # Number of memory references committed
system.switch_cpus3.commit.loads             10333209                       # Number of loads committed
system.switch_cpus3.commit.membars              15286                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16166398                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        101594655                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2299868                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3441919                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           233328729                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          343786298                       # The number of ROB writes
system.switch_cpus3.timesIdled                  28954                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 797078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           91708164                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112712905                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     91708164                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.844147                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.844147                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.184627                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.184627                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       597118626                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181606115                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      171863809                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30572                       # number of misc regfile writes
system.l2.replacements                          15249                       # number of replacements
system.l2.tagsinuse                      131071.881599                       # Cycle average of tags in use
system.l2.total_refs                          1785714                       # Total number of references to valid blocks.
system.l2.sampled_refs                         146321                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.204086                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         38283.379216                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.991290                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3512.129613                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.995762                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1186.863812                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     18.048498                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1153.184819                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.996910                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1634.620090                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             84.981010                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          23877.123540                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18939.918118                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          17081.447375                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          25258.201545                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.292079                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.026795                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.009055                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000138                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.008798                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.012471                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000648                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.182168                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.144500                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.130321                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.192705                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        42468                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33489                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28407                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        44374                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  148739                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            59593                       # number of Writeback hits
system.l2.Writeback_hits::total                 59593                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        42468                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33489                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28407                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        44374                       # number of demand (read+write) hits
system.l2.demand_hits::total                   148739                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        42468                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33489                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28407                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        44374                       # number of overall hits
system.l2.overall_hits::total                  148739                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7104                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2407                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2342                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3315                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15230                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2407                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2361                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3315                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15249                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7104                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2407                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2361                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3315                       # number of overall misses
system.l2.overall_misses::total                 15249                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       810752                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    438776754                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       772378                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    155865584                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1055274                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    150539164                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       850052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    202148310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       950818268                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1245779                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1245779                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       810752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    438776754                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       772378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    155865584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1055274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    151784943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       850052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    202148310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        952064047                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       810752                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    438776754                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       772378                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    155865584                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1055274                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    151784943                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       850052                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    202148310                       # number of overall miss cycles
system.l2.overall_miss_latency::total       952064047                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49572                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        35896                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        30749                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        47689                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              163969                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        59593                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             59593                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49572                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        35896                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        30768                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        47689                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               163988                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49572                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        35896                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        30768                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        47689                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              163988                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.143307                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.067055                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.076165                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.069513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.092883                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.143307                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.067055                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.076736                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.069513                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.092989                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.143307                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.067055                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.076736                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.069513                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.092989                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 57910.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61764.745777                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 55169.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64755.124221                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 50251.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64278.037575                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 65388.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60979.882353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62430.615102                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 65567.315789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65567.315789                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 57910.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61764.745777                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 55169.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64755.124221                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 50251.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64288.412961                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 65388.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60979.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62434.523379                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 57910.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61764.745777                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 55169.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64755.124221                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 50251.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64288.412961                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 65388.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60979.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62434.523379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12056                       # number of writebacks
system.l2.writebacks::total                     12056                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2407                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2342                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3315                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15230                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15249                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15249                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       727652                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    397565566                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       692168                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    142008584                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       933358                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    137020031                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       774365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    182865816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    862587540                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      1136632                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1136632                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       727652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    397565566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       692168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    142008584                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       933358                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    138156663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       774365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    182865816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    863724172                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       727652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    397565566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       692168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    142008584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       933358                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    138156663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       774365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    182865816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    863724172                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.143307                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.067055                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.076165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.069513                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.092883                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.143307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.067055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.076736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.069513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.092989                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.143307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.067055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.076736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.069513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.092989                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51975.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55963.621340                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49440.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58998.165351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44445.619048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58505.564048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 59566.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55163.142081                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56637.395929                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 59822.736842                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59822.736842                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 51975.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55963.621340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 49440.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58998.165351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 44445.619048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58516.163914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 59566.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 55163.142081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56641.364811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 51975.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55963.621340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 49440.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58998.165351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 44445.619048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58516.163914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 59566.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 55163.142081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56641.364811                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990947                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016558147                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875568.536900                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990947                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16526033                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16526033                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16526033                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16526033                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16526033                       # number of overall hits
system.cpu0.icache.overall_hits::total       16526033                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       897279                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       897279                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       897279                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       897279                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       897279                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       897279                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16526048                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16526048                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16526048                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16526048                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16526048                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16526048                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 59818.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59818.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 59818.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59818.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 59818.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59818.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       844909                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       844909                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       844909                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       844909                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       844909                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       844909                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56327.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56327.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56327.266667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56327.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56327.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56327.266667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49572                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246465465                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49828                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4946.324657                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.606059                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.393941                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826586                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173414                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20682707                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20682707                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9928                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9928                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25016199                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25016199                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25016199                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25016199                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       134446                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       134446                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       134446                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        134446                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       134446                       # number of overall misses
system.cpu0.dcache.overall_misses::total       134446                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4690546410                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4690546410                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4690546410                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4690546410                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4690546410                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4690546410                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20817153                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20817153                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25150645                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25150645                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25150645                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25150645                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006458                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006458                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005346                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005346                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005346                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005346                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34887.958065                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34887.958065                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34887.958065                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34887.958065                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34887.958065                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34887.958065                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18308                       # number of writebacks
system.cpu0.dcache.writebacks::total            18308                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        84874                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        84874                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84874                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84874                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49572                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49572                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49572                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49572                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49572                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49572                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    774092295                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    774092295                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    774092295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    774092295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    774092295                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    774092295                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15615.514706                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15615.514706                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15615.514706                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15615.514706                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15615.514706                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15615.514706                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995759                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098828658                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2373280.038877                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995759                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14188974                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14188974                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14188974                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14188974                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14188974                       # number of overall hits
system.cpu1.icache.overall_hits::total       14188974                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1005617                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1005617                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1005617                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1005617                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1005617                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1005617                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14188990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14188990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14188990                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14188990                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14188990                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14188990                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 62851.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62851.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 62851.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62851.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 62851.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62851.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       789324                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       789324                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       789324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       789324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       789324                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       789324                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56380.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56380.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56380.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56380.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56380.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56380.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35896                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180751649                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36152                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4999.769003                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.410093                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.589907                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907852                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092148                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9652266                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9652266                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6511744                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6511744                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15599                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15599                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15598                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15598                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16164010                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16164010                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16164010                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16164010                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        93815                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        93815                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        93815                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         93815                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        93815                       # number of overall misses
system.cpu1.dcache.overall_misses::total        93815                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2718013843                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2718013843                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2718013843                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2718013843                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2718013843                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2718013843                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9746081                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9746081                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6511744                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6511744                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15598                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15598                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16257825                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16257825                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16257825                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16257825                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009626                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009626                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005770                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005770                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005770                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005770                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28972.060363                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28972.060363                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28972.060363                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28972.060363                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28972.060363                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28972.060363                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9079                       # number of writebacks
system.cpu1.dcache.writebacks::total             9079                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        57919                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        57919                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        57919                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        57919                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        57919                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        57919                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35896                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35896                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35896                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35896                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35896                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35896                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    412403910                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    412403910                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    412403910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    412403910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    412403910                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    412403910                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002208                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002208                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002208                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11488.854190                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11488.854190                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11488.854190                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11488.854190                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11488.854190                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11488.854190                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               464.048494                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1102687827                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2361215.903640                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.048494                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028924                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743667                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14746540                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14746540                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14746540                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14746540                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14746540                       # number of overall hits
system.cpu2.icache.overall_hits::total       14746540                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.cpu2.icache.overall_misses::total           24                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1302045                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1302045                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1302045                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1302045                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1302045                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1302045                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14746564                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14746564                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14746564                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14746564                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14746564                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14746564                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54251.875000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54251.875000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54251.875000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54251.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54251.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54251.875000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1097926                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1097926                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1097926                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1097926                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1097926                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1097926                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52282.190476                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52282.190476                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52282.190476                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52282.190476                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52282.190476                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52282.190476                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 30768                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175811687                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31024                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5666.957420                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.873187                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.126813                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901848                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098152                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9630235                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9630235                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6564105                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6564105                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15852                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15852                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15826                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15826                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16194340                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16194340                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16194340                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16194340                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        62990                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        62990                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          139                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63129                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63129                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63129                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63129                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1560731335                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1560731335                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     10186911                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10186911                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1570918246                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1570918246                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1570918246                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1570918246                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9693225                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9693225                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6564244                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6564244                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16257469                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16257469                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16257469                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16257469                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006498                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006498                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003883                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003883                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003883                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003883                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 24777.446182                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24777.446182                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 73287.129496                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 73287.129496                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 24884.256776                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24884.256776                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 24884.256776                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24884.256776                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8293                       # number of writebacks
system.cpu2.dcache.writebacks::total             8293                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32241                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32241                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32361                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32361                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32361                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32361                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        30749                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        30749                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        30768                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        30768                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        30768                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        30768                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    404991377                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    404991377                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1292398                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1292398                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    406283775                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    406283775                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    406283775                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    406283775                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13170.879606                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13170.879606                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68020.947368                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68020.947368                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13204.750878                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13204.750878                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13204.750878                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13204.750878                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996908                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100438799                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218626.610887                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996908                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15385604                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15385604                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15385604                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15385604                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15385604                       # number of overall hits
system.cpu3.icache.overall_hits::total       15385604                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1075687                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1075687                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1075687                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1075687                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1075687                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1075687                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15385622                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15385622                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15385622                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15385622                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15385622                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15385622                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59760.388889                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59760.388889                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59760.388889                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59760.388889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59760.388889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59760.388889                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       864392                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       864392                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       864392                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       864392                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       864392                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       864392                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 66491.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66491.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 66491.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66491.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 66491.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66491.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47688                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185263363                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 47944                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3864.161584                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.546713                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.453287                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912292                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087708                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9562221                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9562221                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6588512                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6588512                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16165                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16165                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15286                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15286                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16150733                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16150733                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16150733                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16150733                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122107                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122107                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2761                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2761                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       124868                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        124868                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       124868                       # number of overall misses
system.cpu3.dcache.overall_misses::total       124868                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3296930695                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3296930695                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    169899854                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    169899854                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3466830549                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3466830549                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3466830549                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3466830549                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9684328                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9684328                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6591273                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6591273                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15286                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15286                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16275601                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16275601                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16275601                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16275601                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012609                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012609                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000419                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000419                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007672                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007672                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007672                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007672                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 27000.341463                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27000.341463                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 61535.622601                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61535.622601                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 27763.963137                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27763.963137                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 27763.963137                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27763.963137                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       556253                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 39732.357143                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23913                       # number of writebacks
system.cpu3.dcache.writebacks::total            23913                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74418                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74418                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2761                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2761                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77179                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77179                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77179                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77179                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47689                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47689                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47689                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47689                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47689                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47689                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    606872692                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    606872692                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    606872692                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    606872692                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    606872692                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    606872692                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002930                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002930                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002930                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002930                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 12725.632578                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12725.632578                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 12725.632578                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12725.632578                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 12725.632578                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12725.632578                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
