---
date: 2024-03-21
tags: VLSI
---

## [[Read DB]]



## [[Analyze]]



## [[Elaborate]]

- **GTECH.v**

## [[Linking Design]]



## [[Set Design Environment]]



## [[Set Design Constraints]]



## [[Select Compile Strategy]]



## [[First Compile]]

- **1st.v**

## [[DFT]]

- **Scan.v**

## [[Second Compile]]

- **2nd.v**

> 각 Net(\*.v) 마다 Sanity Check 가능

![[Design Compiler User Guide.pdf#page=73&rect=56,150,537,701|Design Compiler User Guide, p.73]]