
TFT Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a2c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e10  08005b38  08005b38  00015b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008948  08008948  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08008948  08008948  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008948  08008948  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008948  08008948  00018948  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800894c  0800894c  0001894c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08008950  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  2000007c  080089cc  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000250  080089cc  00020250  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001220a  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002f3e  00000000  00000000  000322af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011f8  00000000  00000000  000351f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001038  00000000  00000000  000363e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a4d6  00000000  00000000  00037420  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010e56  00000000  00000000  000518f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00093a4d  00000000  00000000  0006274c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f6199  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cd8  00000000  00000000  000f6214  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000007c 	.word	0x2000007c
 8000128:	00000000 	.word	0x00000000
 800012c:	08005b20 	.word	0x08005b20

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000080 	.word	0x20000080
 8000148:	08005b20 	.word	0x08005b20

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000208:	f1a2 0201 	sub.w	r2, r2, #1
 800020c:	d1ed      	bne.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__gesf2>:
 8000368:	f04f 3cff 	mov.w	ip, #4294967295
 800036c:	e006      	b.n	800037c <__cmpsf2+0x4>
 800036e:	bf00      	nop

08000370 <__lesf2>:
 8000370:	f04f 0c01 	mov.w	ip, #1
 8000374:	e002      	b.n	800037c <__cmpsf2+0x4>
 8000376:	bf00      	nop

08000378 <__cmpsf2>:
 8000378:	f04f 0c01 	mov.w	ip, #1
 800037c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000380:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000384:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000388:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800038c:	bf18      	it	ne
 800038e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000392:	d011      	beq.n	80003b8 <__cmpsf2+0x40>
 8000394:	b001      	add	sp, #4
 8000396:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800039a:	bf18      	it	ne
 800039c:	ea90 0f01 	teqne	r0, r1
 80003a0:	bf58      	it	pl
 80003a2:	ebb2 0003 	subspl.w	r0, r2, r3
 80003a6:	bf88      	it	hi
 80003a8:	17c8      	asrhi	r0, r1, #31
 80003aa:	bf38      	it	cc
 80003ac:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80003b0:	bf18      	it	ne
 80003b2:	f040 0001 	orrne.w	r0, r0, #1
 80003b6:	4770      	bx	lr
 80003b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003bc:	d102      	bne.n	80003c4 <__cmpsf2+0x4c>
 80003be:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80003c2:	d105      	bne.n	80003d0 <__cmpsf2+0x58>
 80003c4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80003c8:	d1e4      	bne.n	8000394 <__cmpsf2+0x1c>
 80003ca:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80003ce:	d0e1      	beq.n	8000394 <__cmpsf2+0x1c>
 80003d0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop

080003d8 <__aeabi_cfrcmple>:
 80003d8:	4684      	mov	ip, r0
 80003da:	4608      	mov	r0, r1
 80003dc:	4661      	mov	r1, ip
 80003de:	e7ff      	b.n	80003e0 <__aeabi_cfcmpeq>

080003e0 <__aeabi_cfcmpeq>:
 80003e0:	b50f      	push	{r0, r1, r2, r3, lr}
 80003e2:	f7ff ffc9 	bl	8000378 <__cmpsf2>
 80003e6:	2800      	cmp	r0, #0
 80003e8:	bf48      	it	mi
 80003ea:	f110 0f00 	cmnmi.w	r0, #0
 80003ee:	bd0f      	pop	{r0, r1, r2, r3, pc}

080003f0 <__aeabi_fcmpeq>:
 80003f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80003f4:	f7ff fff4 	bl	80003e0 <__aeabi_cfcmpeq>
 80003f8:	bf0c      	ite	eq
 80003fa:	2001      	moveq	r0, #1
 80003fc:	2000      	movne	r0, #0
 80003fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000402:	bf00      	nop

08000404 <__aeabi_fcmplt>:
 8000404:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000408:	f7ff ffea 	bl	80003e0 <__aeabi_cfcmpeq>
 800040c:	bf34      	ite	cc
 800040e:	2001      	movcc	r0, #1
 8000410:	2000      	movcs	r0, #0
 8000412:	f85d fb08 	ldr.w	pc, [sp], #8
 8000416:	bf00      	nop

08000418 <__aeabi_fcmple>:
 8000418:	f84d ed08 	str.w	lr, [sp, #-8]!
 800041c:	f7ff ffe0 	bl	80003e0 <__aeabi_cfcmpeq>
 8000420:	bf94      	ite	ls
 8000422:	2001      	movls	r0, #1
 8000424:	2000      	movhi	r0, #0
 8000426:	f85d fb08 	ldr.w	pc, [sp], #8
 800042a:	bf00      	nop

0800042c <__aeabi_fcmpge>:
 800042c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000430:	f7ff ffd2 	bl	80003d8 <__aeabi_cfrcmple>
 8000434:	bf94      	ite	ls
 8000436:	2001      	movls	r0, #1
 8000438:	2000      	movhi	r0, #0
 800043a:	f85d fb08 	ldr.w	pc, [sp], #8
 800043e:	bf00      	nop

08000440 <__aeabi_fcmpgt>:
 8000440:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000444:	f7ff ffc8 	bl	80003d8 <__aeabi_cfrcmple>
 8000448:	bf34      	ite	cc
 800044a:	2001      	movcc	r0, #1
 800044c:	2000      	movcs	r0, #0
 800044e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000452:	bf00      	nop

08000454 <ILI9341_Draw_Hollow_Rectangle_Coord>:
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}

/*Draw a hollow rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Hollow_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8000454:	b590      	push	{r4, r7, lr}
 8000456:	b087      	sub	sp, #28
 8000458:	af00      	add	r7, sp, #0
 800045a:	4604      	mov	r4, r0
 800045c:	4608      	mov	r0, r1
 800045e:	4611      	mov	r1, r2
 8000460:	461a      	mov	r2, r3
 8000462:	4623      	mov	r3, r4
 8000464:	80fb      	strh	r3, [r7, #6]
 8000466:	4603      	mov	r3, r0
 8000468:	80bb      	strh	r3, [r7, #4]
 800046a:	460b      	mov	r3, r1
 800046c:	807b      	strh	r3, [r7, #2]
 800046e:	4613      	mov	r3, r2
 8000470:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8000472:	2300      	movs	r3, #0
 8000474:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8000476:	2300      	movs	r3, #0
 8000478:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 800047a:	2300      	movs	r3, #0
 800047c:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 800047e:	2300      	movs	r3, #0
 8000480:	74bb      	strb	r3, [r7, #18]
	float 		Calc_Negative = 0;
 8000482:	f04f 0300 	mov.w	r3, #0
 8000486:	60fb      	str	r3, [r7, #12]
	
	Calc_Negative = X1 - X0;
 8000488:	887a      	ldrh	r2, [r7, #2]
 800048a:	88fb      	ldrh	r3, [r7, #6]
 800048c:	1ad3      	subs	r3, r2, r3
 800048e:	4618      	mov	r0, r3
 8000490:	f7ff ff16 	bl	80002c0 <__aeabi_i2f>
 8000494:	4603      	mov	r3, r0
 8000496:	60fb      	str	r3, [r7, #12]
	if(Calc_Negative < 0) Negative_X = 1;
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	68f8      	ldr	r0, [r7, #12]
 800049e:	f7ff ffb1 	bl	8000404 <__aeabi_fcmplt>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <ILI9341_Draw_Hollow_Rectangle_Coord+0x58>
 80004a8:	2301      	movs	r3, #1
 80004aa:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 80004ac:	f04f 0300 	mov.w	r3, #0
 80004b0:	60fb      	str	r3, [r7, #12]
	
	Calc_Negative = Y1 - Y0;
 80004b2:	883a      	ldrh	r2, [r7, #0]
 80004b4:	88bb      	ldrh	r3, [r7, #4]
 80004b6:	1ad3      	subs	r3, r2, r3
 80004b8:	4618      	mov	r0, r3
 80004ba:	f7ff ff01 	bl	80002c0 <__aeabi_i2f>
 80004be:	4603      	mov	r3, r0
 80004c0:	60fb      	str	r3, [r7, #12]
	if(Calc_Negative < 0) Negative_Y = 1;
 80004c2:	f04f 0100 	mov.w	r1, #0
 80004c6:	68f8      	ldr	r0, [r7, #12]
 80004c8:	f7ff ff9c 	bl	8000404 <__aeabi_fcmplt>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <ILI9341_Draw_Hollow_Rectangle_Coord+0x82>
 80004d2:	2301      	movs	r3, #1
 80004d4:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 80004d6:	7cfb      	ldrb	r3, [r7, #19]
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d104      	bne.n	80004e6 <ILI9341_Draw_Hollow_Rectangle_Coord+0x92>
	{
		X_length = X1 - X0;		
 80004dc:	887a      	ldrh	r2, [r7, #2]
 80004de:	88fb      	ldrh	r3, [r7, #6]
 80004e0:	1ad3      	subs	r3, r2, r3
 80004e2:	82fb      	strh	r3, [r7, #22]
 80004e4:	e003      	b.n	80004ee <ILI9341_Draw_Hollow_Rectangle_Coord+0x9a>
	}
	else
	{
		X_length = X0 - X1;		
 80004e6:	88fa      	ldrh	r2, [r7, #6]
 80004e8:	887b      	ldrh	r3, [r7, #2]
 80004ea:	1ad3      	subs	r3, r2, r3
 80004ec:	82fb      	strh	r3, [r7, #22]
	}
	ILI9341_Draw_Horizontal_Line(X0, Y0, X_length, Colour);
 80004ee:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80004f0:	8afa      	ldrh	r2, [r7, #22]
 80004f2:	88b9      	ldrh	r1, [r7, #4]
 80004f4:	88f8      	ldrh	r0, [r7, #6]
 80004f6:	f000 fe5b 	bl	80011b0 <ILI9341_Draw_Horizontal_Line>
	ILI9341_Draw_Horizontal_Line(X0, Y1, X_length, Colour);
 80004fa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80004fc:	8afa      	ldrh	r2, [r7, #22]
 80004fe:	8839      	ldrh	r1, [r7, #0]
 8000500:	88f8      	ldrh	r0, [r7, #6]
 8000502:	f000 fe55 	bl	80011b0 <ILI9341_Draw_Horizontal_Line>
	
	
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 8000506:	7cbb      	ldrb	r3, [r7, #18]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d104      	bne.n	8000516 <ILI9341_Draw_Hollow_Rectangle_Coord+0xc2>
	{
		Y_length = Y1 - Y0;		
 800050c:	883a      	ldrh	r2, [r7, #0]
 800050e:	88bb      	ldrh	r3, [r7, #4]
 8000510:	1ad3      	subs	r3, r2, r3
 8000512:	82bb      	strh	r3, [r7, #20]
 8000514:	e003      	b.n	800051e <ILI9341_Draw_Hollow_Rectangle_Coord+0xca>
	}
	else
	{
		Y_length = Y0 - Y1;		
 8000516:	88ba      	ldrh	r2, [r7, #4]
 8000518:	883b      	ldrh	r3, [r7, #0]
 800051a:	1ad3      	subs	r3, r2, r3
 800051c:	82bb      	strh	r3, [r7, #20]
	}
	ILI9341_Draw_Vertical_Line(X0, Y0, Y_length, Colour);
 800051e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000520:	8aba      	ldrh	r2, [r7, #20]
 8000522:	88b9      	ldrh	r1, [r7, #4]
 8000524:	88f8      	ldrh	r0, [r7, #6]
 8000526:	f000 fe87 	bl	8001238 <ILI9341_Draw_Vertical_Line>
	ILI9341_Draw_Vertical_Line(X1, Y0, Y_length, Colour);
 800052a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800052c:	8aba      	ldrh	r2, [r7, #20]
 800052e:	88b9      	ldrh	r1, [r7, #4]
 8000530:	8878      	ldrh	r0, [r7, #2]
 8000532:	f000 fe81 	bl	8001238 <ILI9341_Draw_Vertical_Line>
	
	if((X_length > 0)||(Y_length > 0)) 
 8000536:	8afb      	ldrh	r3, [r7, #22]
 8000538:	2b00      	cmp	r3, #0
 800053a:	d102      	bne.n	8000542 <ILI9341_Draw_Hollow_Rectangle_Coord+0xee>
 800053c:	8abb      	ldrh	r3, [r7, #20]
 800053e:	2b00      	cmp	r3, #0
 8000540:	d005      	beq.n	800054e <ILI9341_Draw_Hollow_Rectangle_Coord+0xfa>
	{
		ILI9341_Draw_Pixel(X1, Y1, Colour);
 8000542:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000544:	8839      	ldrh	r1, [r7, #0]
 8000546:	887b      	ldrh	r3, [r7, #2]
 8000548:	4618      	mov	r0, r3
 800054a:	f000 fcf9 	bl	8000f40 <ILI9341_Draw_Pixel>
	}
	
}
 800054e:	bf00      	nop
 8000550:	371c      	adds	r7, #28
 8000552:	46bd      	mov	sp, r7
 8000554:	bd90      	pop	{r4, r7, pc}

08000556 <ILI9341_Draw_Filled_Rectangle_Coord>:
/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8000556:	b590      	push	{r4, r7, lr}
 8000558:	b089      	sub	sp, #36	; 0x24
 800055a:	af02      	add	r7, sp, #8
 800055c:	4604      	mov	r4, r0
 800055e:	4608      	mov	r0, r1
 8000560:	4611      	mov	r1, r2
 8000562:	461a      	mov	r2, r3
 8000564:	4623      	mov	r3, r4
 8000566:	80fb      	strh	r3, [r7, #6]
 8000568:	4603      	mov	r3, r0
 800056a:	80bb      	strh	r3, [r7, #4]
 800056c:	460b      	mov	r3, r1
 800056e:	807b      	strh	r3, [r7, #2]
 8000570:	4613      	mov	r3, r2
 8000572:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8000574:	2300      	movs	r3, #0
 8000576:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8000578:	2300      	movs	r3, #0
 800057a:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 800057c:	2300      	movs	r3, #0
 800057e:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8000580:	2300      	movs	r3, #0
 8000582:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 8000584:	2300      	movs	r3, #0
 8000586:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 8000588:	2300      	movs	r3, #0
 800058a:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 8000590:	887a      	ldrh	r2, [r7, #2]
 8000592:	88fb      	ldrh	r3, [r7, #6]
 8000594:	1ad3      	subs	r3, r2, r3
 8000596:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	2b00      	cmp	r3, #0
 800059c:	da01      	bge.n	80005a2 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 800059e:	2301      	movs	r3, #1
 80005a0:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 80005a6:	883a      	ldrh	r2, [r7, #0]
 80005a8:	88bb      	ldrh	r3, [r7, #4]
 80005aa:	1ad3      	subs	r3, r2, r3
 80005ac:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	da01      	bge.n	80005b8 <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 80005b4:	2301      	movs	r3, #1
 80005b6:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 80005b8:	7cfb      	ldrb	r3, [r7, #19]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d106      	bne.n	80005cc <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 80005be:	887a      	ldrh	r2, [r7, #2]
 80005c0:	88fb      	ldrh	r3, [r7, #6]
 80005c2:	1ad3      	subs	r3, r2, r3
 80005c4:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 80005c6:	88fb      	ldrh	r3, [r7, #6]
 80005c8:	823b      	strh	r3, [r7, #16]
 80005ca:	e005      	b.n	80005d8 <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 80005cc:	88fa      	ldrh	r2, [r7, #6]
 80005ce:	887b      	ldrh	r3, [r7, #2]
 80005d0:	1ad3      	subs	r3, r2, r3
 80005d2:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 80005d4:	887b      	ldrh	r3, [r7, #2]
 80005d6:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 80005d8:	7cbb      	ldrb	r3, [r7, #18]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d106      	bne.n	80005ec <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 80005de:	883a      	ldrh	r2, [r7, #0]
 80005e0:	88bb      	ldrh	r3, [r7, #4]
 80005e2:	1ad3      	subs	r3, r2, r3
 80005e4:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 80005e6:	88bb      	ldrh	r3, [r7, #4]
 80005e8:	81fb      	strh	r3, [r7, #14]
 80005ea:	e005      	b.n	80005f8 <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 80005ec:	88ba      	ldrh	r2, [r7, #4]
 80005ee:	883b      	ldrh	r3, [r7, #0]
 80005f0:	1ad3      	subs	r3, r2, r3
 80005f2:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 80005f4:	883b      	ldrh	r3, [r7, #0]
 80005f6:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 80005f8:	8abc      	ldrh	r4, [r7, #20]
 80005fa:	8afa      	ldrh	r2, [r7, #22]
 80005fc:	89f9      	ldrh	r1, [r7, #14]
 80005fe:	8a38      	ldrh	r0, [r7, #16]
 8000600:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000602:	9300      	str	r3, [sp, #0]
 8000604:	4623      	mov	r3, r4
 8000606:	f000 fd75 	bl	80010f4 <ILI9341_Draw_Rectangle>
}
 800060a:	bf00      	nop
 800060c:	371c      	adds	r7, #28
 800060e:	46bd      	mov	sp, r7
 8000610:	bd90      	pop	{r4, r7, pc}

08000612 <ILI9341_DrawText>:
/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/


void ILI9341_DrawText(const char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Background_Colour)
{
 8000612:	b580      	push	{r7, lr}
 8000614:	b08a      	sub	sp, #40	; 0x28
 8000616:	af02      	add	r7, sp, #8
 8000618:	60f8      	str	r0, [r7, #12]
 800061a:	60b9      	str	r1, [r7, #8]
 800061c:	4611      	mov	r1, r2
 800061e:	461a      	mov	r2, r3
 8000620:	460b      	mov	r3, r1
 8000622:	80fb      	strh	r3, [r7, #6]
 8000624:	4613      	mov	r3, r2
 8000626:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint16_t fOffset = font[0];	/* Offset of character */
 8000628:	68bb      	ldr	r3, [r7, #8]
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	83fb      	strh	r3, [r7, #30]
	uint8_t fWidth = font[1];	/* Width of font */
 800062e:	68bb      	ldr	r3, [r7, #8]
 8000630:	785b      	ldrb	r3, [r3, #1]
 8000632:	777b      	strb	r3, [r7, #29]
	//fOffset=337;
	while (*str)
 8000634:	e02d      	b.n	8000692 <ILI9341_DrawText+0x80>
	{
		ILI9341_DrawChar(*str, font, X, Y, Colour, Background_Colour);
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	7818      	ldrb	r0, [r3, #0]
 800063a:	88b9      	ldrh	r1, [r7, #4]
 800063c:	88fa      	ldrh	r2, [r7, #6]
 800063e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000640:	9301      	str	r3, [sp, #4]
 8000642:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	460b      	mov	r3, r1
 8000648:	68b9      	ldr	r1, [r7, #8]
 800064a:	f000 f82a 	bl	80006a2 <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint16_t *tempChar = (uint16_t*)&font[((*str - 0x20) * fOffset) + 4];
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	3b20      	subs	r3, #32
 8000654:	8bfa      	ldrh	r2, [r7, #30]
 8000656:	fb02 f303 	mul.w	r3, r2, r3
 800065a:	3304      	adds	r3, #4
 800065c:	68ba      	ldr	r2, [r7, #8]
 800065e:	4413      	add	r3, r2
 8000660:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 8000662:	69bb      	ldr	r3, [r7, #24]
 8000664:	881b      	ldrh	r3, [r3, #0]
 8000666:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8000668:	7dfb      	ldrb	r3, [r7, #23]
 800066a:	1c9a      	adds	r2, r3, #2
 800066c:	7f7b      	ldrb	r3, [r7, #29]
 800066e:	429a      	cmp	r2, r3
 8000670:	da07      	bge.n	8000682 <ILI9341_DrawText+0x70>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 8000672:	7dfb      	ldrb	r3, [r7, #23]
 8000674:	b29a      	uxth	r2, r3
 8000676:	88fb      	ldrh	r3, [r7, #6]
 8000678:	4413      	add	r3, r2
 800067a:	b29b      	uxth	r3, r3
 800067c:	3302      	adds	r3, #2
 800067e:	80fb      	strh	r3, [r7, #6]
 8000680:	e004      	b.n	800068c <ILI9341_DrawText+0x7a>
		}
		else
		{
			X += fWidth;
 8000682:	7f7b      	ldrb	r3, [r7, #29]
 8000684:	b29a      	uxth	r2, r3
 8000686:	88fb      	ldrh	r3, [r7, #6]
 8000688:	4413      	add	r3, r2
 800068a:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	3301      	adds	r3, #1
 8000690:	60fb      	str	r3, [r7, #12]
	while (*str)
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d1cd      	bne.n	8000636 <ILI9341_DrawText+0x24>
	}
}
 800069a:	bf00      	nop
 800069c:	3720      	adds	r7, #32
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}

080006a2 <ILI9341_DrawChar>:
void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Background_Colour)
{
 80006a2:	b590      	push	{r4, r7, lr}
 80006a4:	b08d      	sub	sp, #52	; 0x34
 80006a6:	af02      	add	r7, sp, #8
 80006a8:	60b9      	str	r1, [r7, #8]
 80006aa:	4611      	mov	r1, r2
 80006ac:	461a      	mov	r2, r3
 80006ae:	4603      	mov	r3, r0
 80006b0:	73fb      	strb	r3, [r7, #15]
 80006b2:	460b      	mov	r3, r1
 80006b4:	81bb      	strh	r3, [r7, #12]
 80006b6:	4613      	mov	r3, r2
 80006b8:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 80006ba:	7bfb      	ldrb	r3, [r7, #15]
 80006bc:	2b1e      	cmp	r3, #30
 80006be:	d96a      	bls.n	8000796 <ILI9341_DrawChar+0xf4>
 80006c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	db66      	blt.n	8000796 <ILI9341_DrawChar+0xf4>

	uint16_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	83fb      	strh	r3, [r7, #30]
	//fOffset=337;
	fWidth = font[1];
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	3301      	adds	r3, #1
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	83bb      	strh	r3, [r7, #28]
	fHeight = font[2];
 80006d6:	68bb      	ldr	r3, [r7, #8]
 80006d8:	3302      	adds	r3, #2
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	837b      	strh	r3, [r7, #26]
	fBPL = font[3];
 80006de:	68bb      	ldr	r3, [r7, #8]
 80006e0:	3303      	adds	r3, #3
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	833b      	strh	r3, [r7, #24]
	uint16_t temp;

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 80006e6:	7bfb      	ldrb	r3, [r7, #15]
 80006e8:	3b20      	subs	r3, #32
 80006ea:	8bfa      	ldrh	r2, [r7, #30]
 80006ec:	fb02 f303 	mul.w	r3, r2, r3
 80006f0:	3304      	adds	r3, #4
 80006f2:	68ba      	ldr	r2, [r7, #8]
 80006f4:	4413      	add	r3, r2
 80006f6:	617b      	str	r3, [r7, #20]

	/* Clear background first */
	ILI9341_Draw_Rectangle(X, Y, fWidth+4, fHeight, Background_Colour);
 80006f8:	8bbb      	ldrh	r3, [r7, #28]
 80006fa:	3304      	adds	r3, #4
 80006fc:	b29a      	uxth	r2, r3
 80006fe:	8b7c      	ldrh	r4, [r7, #26]
 8000700:	88f9      	ldrh	r1, [r7, #6]
 8000702:	89b8      	ldrh	r0, [r7, #12]
 8000704:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000706:	9300      	str	r3, [sp, #0]
 8000708:	4623      	mov	r3, r4
 800070a:	f000 fcf3 	bl	80010f4 <ILI9341_Draw_Rectangle>

	for (int j=0; j < fHeight; j++)
 800070e:	2300      	movs	r3, #0
 8000710:	627b      	str	r3, [r7, #36]	; 0x24
 8000712:	e03b      	b.n	800078c <ILI9341_DrawChar+0xea>
	{
		for (int i=0; i < fWidth; i++)
 8000714:	2300      	movs	r3, #0
 8000716:	623b      	str	r3, [r7, #32]
 8000718:	e031      	b.n	800077e <ILI9341_DrawChar+0xdc>
		{temp=fBPL * i + ((j & 0xF8) >> 3);
 800071a:	6a3b      	ldr	r3, [r7, #32]
 800071c:	b29b      	uxth	r3, r3
 800071e:	8b3a      	ldrh	r2, [r7, #24]
 8000720:	fb02 f303 	mul.w	r3, r2, r3
 8000724:	b29a      	uxth	r2, r3
 8000726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000728:	10db      	asrs	r3, r3, #3
 800072a:	b29b      	uxth	r3, r3
 800072c:	f003 031f 	and.w	r3, r3, #31
 8000730:	b29b      	uxth	r3, r3
 8000732:	4413      	add	r3, r2
 8000734:	827b      	strh	r3, [r7, #18]
			uint8_t z =  tempChar[ temp  + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 8000736:	8a7b      	ldrh	r3, [r7, #18]
 8000738:	3301      	adds	r3, #1
 800073a:	697a      	ldr	r2, [r7, #20]
 800073c:	4413      	add	r3, r2
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	747b      	strb	r3, [r7, #17]
			uint8_t b = 1 << (j & 0x07);
 8000742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000744:	f003 0307 	and.w	r3, r3, #7
 8000748:	2201      	movs	r2, #1
 800074a:	fa02 f303 	lsl.w	r3, r2, r3
 800074e:	743b      	strb	r3, [r7, #16]
			if (( z & b ) != 0x00)
 8000750:	7c7a      	ldrb	r2, [r7, #17]
 8000752:	7c3b      	ldrb	r3, [r7, #16]
 8000754:	4013      	ands	r3, r2
 8000756:	b2db      	uxtb	r3, r3
 8000758:	2b00      	cmp	r3, #0
 800075a:	d00d      	beq.n	8000778 <ILI9341_DrawChar+0xd6>
			{
				ILI9341_Draw_Pixel(X+i, Y+j, Colour);
 800075c:	6a3b      	ldr	r3, [r7, #32]
 800075e:	b29a      	uxth	r2, r3
 8000760:	89bb      	ldrh	r3, [r7, #12]
 8000762:	4413      	add	r3, r2
 8000764:	b298      	uxth	r0, r3
 8000766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000768:	b29a      	uxth	r2, r3
 800076a:	88fb      	ldrh	r3, [r7, #6]
 800076c:	4413      	add	r3, r2
 800076e:	b29b      	uxth	r3, r3
 8000770:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8000772:	4619      	mov	r1, r3
 8000774:	f000 fbe4 	bl	8000f40 <ILI9341_Draw_Pixel>
		for (int i=0; i < fWidth; i++)
 8000778:	6a3b      	ldr	r3, [r7, #32]
 800077a:	3301      	adds	r3, #1
 800077c:	623b      	str	r3, [r7, #32]
 800077e:	8bbb      	ldrh	r3, [r7, #28]
 8000780:	6a3a      	ldr	r2, [r7, #32]
 8000782:	429a      	cmp	r2, r3
 8000784:	dbc9      	blt.n	800071a <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 8000786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000788:	3301      	adds	r3, #1
 800078a:	627b      	str	r3, [r7, #36]	; 0x24
 800078c:	8b7b      	ldrh	r3, [r7, #26]
 800078e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000790:	429a      	cmp	r2, r3
 8000792:	dbbf      	blt.n	8000714 <ILI9341_DrawChar+0x72>
 8000794:	e000      	b.n	8000798 <ILI9341_DrawChar+0xf6>
	if ((ch < 31) || (ch > 127)) return;
 8000796:	bf00      	nop
			}
		}
	}
}
 8000798:	372c      	adds	r7, #44	; 0x2c
 800079a:	46bd      	mov	sp, r7
 800079c:	bd90      	pop	{r4, r7, pc}

0800079e <ILI9341_DrawBigNumber>:

void ILI9341_DrawBigNumber(const char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Background_Colour)
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	b08a      	sub	sp, #40	; 0x28
 80007a2:	af02      	add	r7, sp, #8
 80007a4:	60f8      	str	r0, [r7, #12]
 80007a6:	60b9      	str	r1, [r7, #8]
 80007a8:	4611      	mov	r1, r2
 80007aa:	461a      	mov	r2, r3
 80007ac:	460b      	mov	r3, r1
 80007ae:	80fb      	strh	r3, [r7, #6]
 80007b0:	4613      	mov	r3, r2
 80007b2:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint16_t fOffset = (font[0]<<8)+font[1];	/* Offset of character */
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	b29b      	uxth	r3, r3
 80007ba:	021b      	lsls	r3, r3, #8
 80007bc:	b29a      	uxth	r2, r3
 80007be:	68bb      	ldr	r3, [r7, #8]
 80007c0:	3301      	adds	r3, #1
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	4413      	add	r3, r2
 80007c8:	83fb      	strh	r3, [r7, #30]
	uint8_t fWidth = font[2];	/* Width of font */
 80007ca:	68bb      	ldr	r3, [r7, #8]
 80007cc:	789b      	ldrb	r3, [r3, #2]
 80007ce:	777b      	strb	r3, [r7, #29]

	while (*str)
 80007d0:	e02d      	b.n	800082e <ILI9341_DrawBigNumber+0x90>
	{
		ILI9341_DrawBigNumericalCharakter(*str, font, X, Y, Colour, Background_Colour);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	7818      	ldrb	r0, [r3, #0]
 80007d6:	88b9      	ldrh	r1, [r7, #4]
 80007d8:	88fa      	ldrh	r2, [r7, #6]
 80007da:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80007dc:	9301      	str	r3, [sp, #4]
 80007de:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80007e0:	9300      	str	r3, [sp, #0]
 80007e2:	460b      	mov	r3, r1
 80007e4:	68b9      	ldr	r1, [r7, #8]
 80007e6:	f000 f82a 	bl	800083e <ILI9341_DrawBigNumericalCharakter>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x30) * fOffset) + 5];
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	3b30      	subs	r3, #48	; 0x30
 80007f0:	8bfa      	ldrh	r2, [r7, #30]
 80007f2:	fb02 f303 	mul.w	r3, r2, r3
 80007f6:	3305      	adds	r3, #5
 80007f8:	68ba      	ldr	r2, [r7, #8]
 80007fa:	4413      	add	r3, r2
 80007fc:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 80007fe:	69bb      	ldr	r3, [r7, #24]
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8000804:	7dfb      	ldrb	r3, [r7, #23]
 8000806:	1c9a      	adds	r2, r3, #2
 8000808:	7f7b      	ldrb	r3, [r7, #29]
 800080a:	429a      	cmp	r2, r3
 800080c:	da07      	bge.n	800081e <ILI9341_DrawBigNumber+0x80>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 800080e:	7dfb      	ldrb	r3, [r7, #23]
 8000810:	b29a      	uxth	r2, r3
 8000812:	88fb      	ldrh	r3, [r7, #6]
 8000814:	4413      	add	r3, r2
 8000816:	b29b      	uxth	r3, r3
 8000818:	3302      	adds	r3, #2
 800081a:	80fb      	strh	r3, [r7, #6]
 800081c:	e004      	b.n	8000828 <ILI9341_DrawBigNumber+0x8a>
		}
		else
		{
			X += fWidth;
 800081e:	7f7b      	ldrb	r3, [r7, #29]
 8000820:	b29a      	uxth	r2, r3
 8000822:	88fb      	ldrh	r3, [r7, #6]
 8000824:	4413      	add	r3, r2
 8000826:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	3301      	adds	r3, #1
 800082c:	60fb      	str	r3, [r7, #12]
	while (*str)
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d1cd      	bne.n	80007d2 <ILI9341_DrawBigNumber+0x34>
	}
}
 8000836:	bf00      	nop
 8000838:	3720      	adds	r7, #32
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}

0800083e <ILI9341_DrawBigNumericalCharakter>:

void ILI9341_DrawBigNumericalCharakter(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Background_Colour)
{
 800083e:	b590      	push	{r4, r7, lr}
 8000840:	b08f      	sub	sp, #60	; 0x3c
 8000842:	af02      	add	r7, sp, #8
 8000844:	60b9      	str	r1, [r7, #8]
 8000846:	4611      	mov	r1, r2
 8000848:	461a      	mov	r2, r3
 800084a:	4603      	mov	r3, r0
 800084c:	73fb      	strb	r3, [r7, #15]
 800084e:	460b      	mov	r3, r1
 8000850:	81bb      	strh	r3, [r7, #12]
 8000852:	4613      	mov	r3, r2
 8000854:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 8000856:	7bfb      	ldrb	r3, [r7, #15]
 8000858:	2b1e      	cmp	r3, #30
 800085a:	d973      	bls.n	8000944 <ILI9341_DrawBigNumericalCharakter+0x106>
 800085c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000860:	2b00      	cmp	r3, #0
 8000862:	db6f      	blt.n	8000944 <ILI9341_DrawBigNumericalCharakter+0x106>

	uint16_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = (font[0]<<8)+font[1];
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	b29b      	uxth	r3, r3
 800086a:	021b      	lsls	r3, r3, #8
 800086c:	b29a      	uxth	r2, r3
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	3301      	adds	r3, #1
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	b29b      	uxth	r3, r3
 8000876:	4413      	add	r3, r2
 8000878:	83fb      	strh	r3, [r7, #30]

	fWidth = font[2];
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	3302      	adds	r3, #2
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	83bb      	strh	r3, [r7, #28]
	fHeight = font[3];
 8000882:	68bb      	ldr	r3, [r7, #8]
 8000884:	3303      	adds	r3, #3
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	837b      	strh	r3, [r7, #26]
	fBPL = font[4];
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	3304      	adds	r3, #4
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	833b      	strh	r3, [r7, #24]


	tempChar = (uint8_t*)&font[((ch - 0x30) * fOffset) + 6]; // Current Character = Meta + (Character Index * Offset) Zeiger auf das gewünschte Zeichen
 8000892:	7bfb      	ldrb	r3, [r7, #15]
 8000894:	3b30      	subs	r3, #48	; 0x30
 8000896:	8bfa      	ldrh	r2, [r7, #30]
 8000898:	fb02 f303 	mul.w	r3, r2, r3
 800089c:	3306      	adds	r3, #6
 800089e:	68ba      	ldr	r2, [r7, #8]
 80008a0:	4413      	add	r3, r2
 80008a2:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Clear background first */
	ILI9341_Draw_Rectangle(X, Y, fWidth+4, fHeight, Background_Colour);
 80008a4:	8bbb      	ldrh	r3, [r7, #28]
 80008a6:	3304      	adds	r3, #4
 80008a8:	b29a      	uxth	r2, r3
 80008aa:	8b7c      	ldrh	r4, [r7, #26]
 80008ac:	88f9      	ldrh	r1, [r7, #6]
 80008ae:	89b8      	ldrh	r0, [r7, #12]
 80008b0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80008b4:	9300      	str	r3, [sp, #0]
 80008b6:	4623      	mov	r3, r4
 80008b8:	f000 fc1c 	bl	80010f4 <ILI9341_Draw_Rectangle>
			uint8_t z =  tempChar[i]; // (j & 0xF8) >> 3, increase one by 8-bits
			uint8_t b = 1 << (j & 0x07);
			*/

	//Idee: Spaltenweise abarbeiten
	for (int i=0; i < fWidth; i++){
 80008bc:	2300      	movs	r3, #0
 80008be:	62bb      	str	r3, [r7, #40]	; 0x28
 80008c0:	e03b      	b.n	800093a <ILI9341_DrawBigNumericalCharakter+0xfc>
		for(int j=0; j < fBPL; j++){
 80008c2:	2300      	movs	r3, #0
 80008c4:	627b      	str	r3, [r7, #36]	; 0x24
 80008c6:	e02d      	b.n	8000924 <ILI9341_DrawBigNumericalCharakter+0xe6>
			uint8_t z =  tempChar[j];
 80008c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80008cc:	4413      	add	r3, r2
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	75fb      	strb	r3, [r7, #23]
			for(int k=0; k < 8; k++){
 80008d2:	2300      	movs	r3, #0
 80008d4:	623b      	str	r3, [r7, #32]
 80008d6:	e01f      	b.n	8000918 <ILI9341_DrawBigNumericalCharakter+0xda>
				 if ((z>>k)&1)
 80008d8:	7dfa      	ldrb	r2, [r7, #23]
 80008da:	6a3b      	ldr	r3, [r7, #32]
 80008dc:	fa42 f303 	asr.w	r3, r2, r3
 80008e0:	f003 0301 	and.w	r3, r3, #1
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d014      	beq.n	8000912 <ILI9341_DrawBigNumericalCharakter+0xd4>
				{
					ILI9341_Draw_Pixel(X+i, Y+8*j+k, Colour);
 80008e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008ea:	b29a      	uxth	r2, r3
 80008ec:	89bb      	ldrh	r3, [r7, #12]
 80008ee:	4413      	add	r3, r2
 80008f0:	b298      	uxth	r0, r3
 80008f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	00db      	lsls	r3, r3, #3
 80008f8:	b29a      	uxth	r2, r3
 80008fa:	88fb      	ldrh	r3, [r7, #6]
 80008fc:	4413      	add	r3, r2
 80008fe:	b29a      	uxth	r2, r3
 8000900:	6a3b      	ldr	r3, [r7, #32]
 8000902:	b29b      	uxth	r3, r3
 8000904:	4413      	add	r3, r2
 8000906:	b29b      	uxth	r3, r3
 8000908:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800090c:	4619      	mov	r1, r3
 800090e:	f000 fb17 	bl	8000f40 <ILI9341_Draw_Pixel>
			for(int k=0; k < 8; k++){
 8000912:	6a3b      	ldr	r3, [r7, #32]
 8000914:	3301      	adds	r3, #1
 8000916:	623b      	str	r3, [r7, #32]
 8000918:	6a3b      	ldr	r3, [r7, #32]
 800091a:	2b07      	cmp	r3, #7
 800091c:	dddc      	ble.n	80008d8 <ILI9341_DrawBigNumericalCharakter+0x9a>
		for(int j=0; j < fBPL; j++){
 800091e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000920:	3301      	adds	r3, #1
 8000922:	627b      	str	r3, [r7, #36]	; 0x24
 8000924:	8b3b      	ldrh	r3, [r7, #24]
 8000926:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000928:	429a      	cmp	r2, r3
 800092a:	dbcd      	blt.n	80008c8 <ILI9341_DrawBigNumericalCharakter+0x8a>
				}
			}
		}
		tempChar += fBPL;
 800092c:	8b3b      	ldrh	r3, [r7, #24]
 800092e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000930:	4413      	add	r3, r2
 8000932:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (int i=0; i < fWidth; i++){
 8000934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000936:	3301      	adds	r3, #1
 8000938:	62bb      	str	r3, [r7, #40]	; 0x28
 800093a:	8bbb      	ldrh	r3, [r7, #28]
 800093c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800093e:	429a      	cmp	r2, r3
 8000940:	dbbf      	blt.n	80008c2 <ILI9341_DrawBigNumericalCharakter+0x84>
 8000942:	e000      	b.n	8000946 <ILI9341_DrawBigNumericalCharakter+0x108>
	if ((ch < 31) || (ch > 127)) return;
 8000944:	bf00      	nop
	}
}
 8000946:	3734      	adds	r7, #52	; 0x34
 8000948:	46bd      	mov	sp, r7
 800094a:	bd90      	pop	{r4, r7, pc}

0800094c <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
MX_SPI2_Init();																							//SPI INIT
 8000950:	f001 f914 	bl	8001b7c <MX_SPI2_Init>
MX_GPIO_Init();																							//GPIO INIT
 8000954:	f000 fd48 	bl	80013e8 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8000958:	2200      	movs	r2, #0
 800095a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800095e:	4802      	ldr	r0, [pc, #8]	; (8000968 <ILI9341_SPI_Init+0x1c>)
 8000960:	f002 fa45 	bl	8002dee <HAL_GPIO_WritePin>
}
 8000964:	bf00      	nop
 8000966:	bd80      	pop	{r7, pc}
 8000968:	40010c00 	.word	0x40010c00

0800096c <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	4603      	mov	r3, r0
 8000974:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 8000976:	1df9      	adds	r1, r7, #7
 8000978:	2301      	movs	r3, #1
 800097a:	2201      	movs	r2, #1
 800097c:	4803      	ldr	r0, [pc, #12]	; (800098c <ILI9341_SPI_Send+0x20>)
 800097e:	f003 fdcb 	bl	8004518 <HAL_SPI_Transmit>
}
 8000982:	bf00      	nop
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000168 	.word	0x20000168

08000990 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800099a:	2200      	movs	r2, #0
 800099c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009a0:	480b      	ldr	r0, [pc, #44]	; (80009d0 <ILI9341_Write_Command+0x40>)
 80009a2:	f002 fa24 	bl	8002dee <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80009a6:	2200      	movs	r2, #0
 80009a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009ac:	4808      	ldr	r0, [pc, #32]	; (80009d0 <ILI9341_Write_Command+0x40>)
 80009ae:	f002 fa1e 	bl	8002dee <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	4618      	mov	r0, r3
 80009b6:	f7ff ffd9 	bl	800096c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80009ba:	2201      	movs	r2, #1
 80009bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009c0:	4803      	ldr	r0, [pc, #12]	; (80009d0 <ILI9341_Write_Command+0x40>)
 80009c2:	f002 fa14 	bl	8002dee <HAL_GPIO_WritePin>
}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	40010c00 	.word	0x40010c00

080009d4 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	4603      	mov	r3, r0
 80009dc:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80009de:	2201      	movs	r2, #1
 80009e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009e4:	480b      	ldr	r0, [pc, #44]	; (8000a14 <ILI9341_Write_Data+0x40>)
 80009e6:	f002 fa02 	bl	8002dee <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80009ea:	2200      	movs	r2, #0
 80009ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009f0:	4808      	ldr	r0, [pc, #32]	; (8000a14 <ILI9341_Write_Data+0x40>)
 80009f2:	f002 f9fc 	bl	8002dee <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 80009f6:	79fb      	ldrb	r3, [r7, #7]
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff ffb7 	bl	800096c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80009fe:	2201      	movs	r2, #1
 8000a00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a04:	4803      	ldr	r0, [pc, #12]	; (8000a14 <ILI9341_Write_Data+0x40>)
 8000a06:	f002 f9f2 	bl	8002dee <HAL_GPIO_WritePin>
}
 8000a0a:	bf00      	nop
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40010c00 	.word	0x40010c00

08000a18 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8000a18:	b590      	push	{r4, r7, lr}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4604      	mov	r4, r0
 8000a20:	4608      	mov	r0, r1
 8000a22:	4611      	mov	r1, r2
 8000a24:	461a      	mov	r2, r3
 8000a26:	4623      	mov	r3, r4
 8000a28:	80fb      	strh	r3, [r7, #6]
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	80bb      	strh	r3, [r7, #4]
 8000a2e:	460b      	mov	r3, r1
 8000a30:	807b      	strh	r3, [r7, #2]
 8000a32:	4613      	mov	r3, r2
 8000a34:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8000a36:	202a      	movs	r0, #42	; 0x2a
 8000a38:	f7ff ffaa 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8000a3c:	88fb      	ldrh	r3, [r7, #6]
 8000a3e:	0a1b      	lsrs	r3, r3, #8
 8000a40:	b29b      	uxth	r3, r3
 8000a42:	b2db      	uxtb	r3, r3
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff ffc5 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8000a4a:	88fb      	ldrh	r3, [r7, #6]
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff ffc0 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8000a54:	887b      	ldrh	r3, [r7, #2]
 8000a56:	0a1b      	lsrs	r3, r3, #8
 8000a58:	b29b      	uxth	r3, r3
 8000a5a:	b2db      	uxtb	r3, r3
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff ffb9 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8000a62:	887b      	ldrh	r3, [r7, #2]
 8000a64:	b2db      	uxtb	r3, r3
 8000a66:	4618      	mov	r0, r3
 8000a68:	f7ff ffb4 	bl	80009d4 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8000a6c:	202b      	movs	r0, #43	; 0x2b
 8000a6e:	f7ff ff8f 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8000a72:	88bb      	ldrh	r3, [r7, #4]
 8000a74:	0a1b      	lsrs	r3, r3, #8
 8000a76:	b29b      	uxth	r3, r3
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff ffaa 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8000a80:	88bb      	ldrh	r3, [r7, #4]
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff ffa5 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8000a8a:	883b      	ldrh	r3, [r7, #0]
 8000a8c:	0a1b      	lsrs	r3, r3, #8
 8000a8e:	b29b      	uxth	r3, r3
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff ff9e 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8000a98:	883b      	ldrh	r3, [r7, #0]
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ff99 	bl	80009d4 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8000aa2:	202c      	movs	r0, #44	; 0x2c
 8000aa4:	f7ff ff74 	bl	8000990 <ILI9341_Write_Command>
}
 8000aa8:	bf00      	nop
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd90      	pop	{r4, r7, pc}

08000ab0 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	480a      	ldr	r0, [pc, #40]	; (8000ae4 <ILI9341_Reset+0x34>)
 8000aba:	f002 f998 	bl	8002dee <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000abe:	20c8      	movs	r0, #200	; 0xc8
 8000ac0:	f001 fae4 	bl	800208c <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aca:	4806      	ldr	r0, [pc, #24]	; (8000ae4 <ILI9341_Reset+0x34>)
 8000acc:	f002 f98f 	bl	8002dee <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000ad0:	20c8      	movs	r0, #200	; 0xc8
 8000ad2:	f001 fadb 	bl	800208c <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	2101      	movs	r1, #1
 8000ada:	4802      	ldr	r0, [pc, #8]	; (8000ae4 <ILI9341_Reset+0x34>)
 8000adc:	f002 f987 	bl	8002dee <HAL_GPIO_WritePin>
}
 8000ae0:	bf00      	nop
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40010c00 	.word	0x40010c00

08000ae8 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	4603      	mov	r3, r0
 8000af0:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8000af6:	2036      	movs	r0, #54	; 0x36
 8000af8:	f7ff ff4a 	bl	8000990 <ILI9341_Write_Command>
HAL_Delay(1);
 8000afc:	2001      	movs	r0, #1
 8000afe:	f001 fac5 	bl	800208c <HAL_Delay>
	
switch(screen_rotation) 
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	2b03      	cmp	r3, #3
 8000b06:	d837      	bhi.n	8000b78 <ILI9341_Set_Rotation+0x90>
 8000b08:	a201      	add	r2, pc, #4	; (adr r2, 8000b10 <ILI9341_Set_Rotation+0x28>)
 8000b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b0e:	bf00      	nop
 8000b10:	08000b21 	.word	0x08000b21
 8000b14:	08000b37 	.word	0x08000b37
 8000b18:	08000b4d 	.word	0x08000b4d
 8000b1c:	08000b63 	.word	0x08000b63
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8000b20:	2048      	movs	r0, #72	; 0x48
 8000b22:	f7ff ff57 	bl	80009d4 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8000b26:	4b17      	ldr	r3, [pc, #92]	; (8000b84 <ILI9341_Set_Rotation+0x9c>)
 8000b28:	22f0      	movs	r2, #240	; 0xf0
 8000b2a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000b2c:	4b16      	ldr	r3, [pc, #88]	; (8000b88 <ILI9341_Set_Rotation+0xa0>)
 8000b2e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000b32:	801a      	strh	r2, [r3, #0]
			break;
 8000b34:	e021      	b.n	8000b7a <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8000b36:	2028      	movs	r0, #40	; 0x28
 8000b38:	f7ff ff4c 	bl	80009d4 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000b3c:	4b11      	ldr	r3, [pc, #68]	; (8000b84 <ILI9341_Set_Rotation+0x9c>)
 8000b3e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000b42:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8000b44:	4b10      	ldr	r3, [pc, #64]	; (8000b88 <ILI9341_Set_Rotation+0xa0>)
 8000b46:	22f0      	movs	r2, #240	; 0xf0
 8000b48:	801a      	strh	r2, [r3, #0]
			break;
 8000b4a:	e016      	b.n	8000b7a <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8000b4c:	2088      	movs	r0, #136	; 0x88
 8000b4e:	f7ff ff41 	bl	80009d4 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8000b52:	4b0c      	ldr	r3, [pc, #48]	; (8000b84 <ILI9341_Set_Rotation+0x9c>)
 8000b54:	22f0      	movs	r2, #240	; 0xf0
 8000b56:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000b58:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <ILI9341_Set_Rotation+0xa0>)
 8000b5a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000b5e:	801a      	strh	r2, [r3, #0]
			break;
 8000b60:	e00b      	b.n	8000b7a <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8000b62:	20e8      	movs	r0, #232	; 0xe8
 8000b64:	f7ff ff36 	bl	80009d4 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000b68:	4b06      	ldr	r3, [pc, #24]	; (8000b84 <ILI9341_Set_Rotation+0x9c>)
 8000b6a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000b6e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8000b70:	4b05      	ldr	r3, [pc, #20]	; (8000b88 <ILI9341_Set_Rotation+0xa0>)
 8000b72:	22f0      	movs	r2, #240	; 0xf0
 8000b74:	801a      	strh	r2, [r3, #0]
			break;
 8000b76:	e000      	b.n	8000b7a <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8000b78:	bf00      	nop
	}
}
 8000b7a:	bf00      	nop
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000002 	.word	0x20000002
 8000b88:	20000000 	.word	0x20000000

08000b8c <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8000b90:	2201      	movs	r2, #1
 8000b92:	2101      	movs	r1, #1
 8000b94:	4802      	ldr	r0, [pc, #8]	; (8000ba0 <ILI9341_Enable+0x14>)
 8000b96:	f002 f92a 	bl	8002dee <HAL_GPIO_WritePin>
}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40010c00 	.word	0x40010c00

08000ba4 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8000ba8:	f7ff fff0 	bl	8000b8c <ILI9341_Enable>
ILI9341_SPI_Init();
 8000bac:	f7ff fece 	bl	800094c <ILI9341_SPI_Init>
ILI9341_Reset();
 8000bb0:	f7ff ff7e 	bl	8000ab0 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8000bb4:	2001      	movs	r0, #1
 8000bb6:	f7ff feeb 	bl	8000990 <ILI9341_Write_Command>
HAL_Delay(1000);
 8000bba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bbe:	f001 fa65 	bl	800208c <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8000bc2:	20cb      	movs	r0, #203	; 0xcb
 8000bc4:	f7ff fee4 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8000bc8:	2039      	movs	r0, #57	; 0x39
 8000bca:	f7ff ff03 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8000bce:	202c      	movs	r0, #44	; 0x2c
 8000bd0:	f7ff ff00 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	f7ff fefd 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8000bda:	2034      	movs	r0, #52	; 0x34
 8000bdc:	f7ff fefa 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8000be0:	2002      	movs	r0, #2
 8000be2:	f7ff fef7 	bl	80009d4 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8000be6:	20cf      	movs	r0, #207	; 0xcf
 8000be8:	f7ff fed2 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000bec:	2000      	movs	r0, #0
 8000bee:	f7ff fef1 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000bf2:	20c1      	movs	r0, #193	; 0xc1
 8000bf4:	f7ff feee 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8000bf8:	2030      	movs	r0, #48	; 0x30
 8000bfa:	f7ff feeb 	bl	80009d4 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8000bfe:	20e8      	movs	r0, #232	; 0xe8
 8000c00:	f7ff fec6 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8000c04:	2085      	movs	r0, #133	; 0x85
 8000c06:	f7ff fee5 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000c0a:	2000      	movs	r0, #0
 8000c0c:	f7ff fee2 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8000c10:	2078      	movs	r0, #120	; 0x78
 8000c12:	f7ff fedf 	bl	80009d4 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8000c16:	20ea      	movs	r0, #234	; 0xea
 8000c18:	f7ff feba 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	f7ff fed9 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000c22:	2000      	movs	r0, #0
 8000c24:	f7ff fed6 	bl	80009d4 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8000c28:	20ed      	movs	r0, #237	; 0xed
 8000c2a:	f7ff feb1 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8000c2e:	2064      	movs	r0, #100	; 0x64
 8000c30:	f7ff fed0 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000c34:	2003      	movs	r0, #3
 8000c36:	f7ff fecd 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8000c3a:	2012      	movs	r0, #18
 8000c3c:	f7ff feca 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8000c40:	2081      	movs	r0, #129	; 0x81
 8000c42:	f7ff fec7 	bl	80009d4 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8000c46:	20f7      	movs	r0, #247	; 0xf7
 8000c48:	f7ff fea2 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8000c4c:	2020      	movs	r0, #32
 8000c4e:	f7ff fec1 	bl	80009d4 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8000c52:	20c0      	movs	r0, #192	; 0xc0
 8000c54:	f7ff fe9c 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8000c58:	2023      	movs	r0, #35	; 0x23
 8000c5a:	f7ff febb 	bl	80009d4 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8000c5e:	20c1      	movs	r0, #193	; 0xc1
 8000c60:	f7ff fe96 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8000c64:	2010      	movs	r0, #16
 8000c66:	f7ff feb5 	bl	80009d4 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8000c6a:	20c5      	movs	r0, #197	; 0xc5
 8000c6c:	f7ff fe90 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8000c70:	203e      	movs	r0, #62	; 0x3e
 8000c72:	f7ff feaf 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8000c76:	2028      	movs	r0, #40	; 0x28
 8000c78:	f7ff feac 	bl	80009d4 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8000c7c:	20c7      	movs	r0, #199	; 0xc7
 8000c7e:	f7ff fe87 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8000c82:	2086      	movs	r0, #134	; 0x86
 8000c84:	f7ff fea6 	bl	80009d4 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8000c88:	2036      	movs	r0, #54	; 0x36
 8000c8a:	f7ff fe81 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8000c8e:	2048      	movs	r0, #72	; 0x48
 8000c90:	f7ff fea0 	bl	80009d4 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8000c94:	203a      	movs	r0, #58	; 0x3a
 8000c96:	f7ff fe7b 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8000c9a:	2055      	movs	r0, #85	; 0x55
 8000c9c:	f7ff fe9a 	bl	80009d4 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8000ca0:	20b1      	movs	r0, #177	; 0xb1
 8000ca2:	f7ff fe75 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	f7ff fe94 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8000cac:	2018      	movs	r0, #24
 8000cae:	f7ff fe91 	bl	80009d4 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8000cb2:	20b6      	movs	r0, #182	; 0xb6
 8000cb4:	f7ff fe6c 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8000cb8:	2008      	movs	r0, #8
 8000cba:	f7ff fe8b 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8000cbe:	2082      	movs	r0, #130	; 0x82
 8000cc0:	f7ff fe88 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8000cc4:	2027      	movs	r0, #39	; 0x27
 8000cc6:	f7ff fe85 	bl	80009d4 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8000cca:	20f2      	movs	r0, #242	; 0xf2
 8000ccc:	f7ff fe60 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000cd0:	2000      	movs	r0, #0
 8000cd2:	f7ff fe7f 	bl	80009d4 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8000cd6:	2026      	movs	r0, #38	; 0x26
 8000cd8:	f7ff fe5a 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8000cdc:	2001      	movs	r0, #1
 8000cde:	f7ff fe79 	bl	80009d4 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8000ce2:	20e0      	movs	r0, #224	; 0xe0
 8000ce4:	f7ff fe54 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8000ce8:	200f      	movs	r0, #15
 8000cea:	f7ff fe73 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000cee:	2031      	movs	r0, #49	; 0x31
 8000cf0:	f7ff fe70 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8000cf4:	202b      	movs	r0, #43	; 0x2b
 8000cf6:	f7ff fe6d 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000cfa:	200c      	movs	r0, #12
 8000cfc:	f7ff fe6a 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000d00:	200e      	movs	r0, #14
 8000d02:	f7ff fe67 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000d06:	2008      	movs	r0, #8
 8000d08:	f7ff fe64 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8000d0c:	204e      	movs	r0, #78	; 0x4e
 8000d0e:	f7ff fe61 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8000d12:	20f1      	movs	r0, #241	; 0xf1
 8000d14:	f7ff fe5e 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8000d18:	2037      	movs	r0, #55	; 0x37
 8000d1a:	f7ff fe5b 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000d1e:	2007      	movs	r0, #7
 8000d20:	f7ff fe58 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8000d24:	2010      	movs	r0, #16
 8000d26:	f7ff fe55 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000d2a:	2003      	movs	r0, #3
 8000d2c:	f7ff fe52 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000d30:	200e      	movs	r0, #14
 8000d32:	f7ff fe4f 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8000d36:	2009      	movs	r0, #9
 8000d38:	f7ff fe4c 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	f7ff fe49 	bl	80009d4 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8000d42:	20e1      	movs	r0, #225	; 0xe1
 8000d44:	f7ff fe24 	bl	8000990 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000d48:	2000      	movs	r0, #0
 8000d4a:	f7ff fe43 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000d4e:	200e      	movs	r0, #14
 8000d50:	f7ff fe40 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8000d54:	2014      	movs	r0, #20
 8000d56:	f7ff fe3d 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000d5a:	2003      	movs	r0, #3
 8000d5c:	f7ff fe3a 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8000d60:	2011      	movs	r0, #17
 8000d62:	f7ff fe37 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000d66:	2007      	movs	r0, #7
 8000d68:	f7ff fe34 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000d6c:	2031      	movs	r0, #49	; 0x31
 8000d6e:	f7ff fe31 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000d72:	20c1      	movs	r0, #193	; 0xc1
 8000d74:	f7ff fe2e 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8000d78:	2048      	movs	r0, #72	; 0x48
 8000d7a:	f7ff fe2b 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000d7e:	2008      	movs	r0, #8
 8000d80:	f7ff fe28 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000d84:	200f      	movs	r0, #15
 8000d86:	f7ff fe25 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000d8a:	200c      	movs	r0, #12
 8000d8c:	f7ff fe22 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000d90:	2031      	movs	r0, #49	; 0x31
 8000d92:	f7ff fe1f 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8000d96:	2036      	movs	r0, #54	; 0x36
 8000d98:	f7ff fe1c 	bl	80009d4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000d9c:	200f      	movs	r0, #15
 8000d9e:	f7ff fe19 	bl	80009d4 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8000da2:	2011      	movs	r0, #17
 8000da4:	f7ff fdf4 	bl	8000990 <ILI9341_Write_Command>
HAL_Delay(120);
 8000da8:	2078      	movs	r0, #120	; 0x78
 8000daa:	f001 f96f 	bl	800208c <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8000dae:	2029      	movs	r0, #41	; 0x29
 8000db0:	f7ff fdee 	bl	8000990 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000db4:	2000      	movs	r0, #0
 8000db6:	f7ff fe97 	bl	8000ae8 <ILI9341_Set_Rotation>
}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
	...

08000dc0 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8000dc0:	b5b0      	push	{r4, r5, r7, lr}
 8000dc2:	b08c      	sub	sp, #48	; 0x30
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	6039      	str	r1, [r7, #0]
 8000dca:	80fb      	strh	r3, [r7, #6]
 8000dcc:	466b      	mov	r3, sp
 8000dce:	461d      	mov	r5, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000ddc:	d202      	bcs.n	8000de4 <ILI9341_Draw_Colour_Burst+0x24>
{
	Buffer_Size = Size;
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	627b      	str	r3, [r7, #36]	; 0x24
 8000de2:	e002      	b.n	8000dea <ILI9341_Draw_Colour_Burst+0x2a>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8000de4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000de8:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000dea:	2201      	movs	r2, #1
 8000dec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000df0:	483e      	ldr	r0, [pc, #248]	; (8000eec <ILI9341_Draw_Colour_Burst+0x12c>)
 8000df2:	f001 fffc 	bl	8002dee <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000df6:	2200      	movs	r2, #0
 8000df8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dfc:	483b      	ldr	r0, [pc, #236]	; (8000eec <ILI9341_Draw_Colour_Burst+0x12c>)
 8000dfe:	f001 fff6 	bl	8002dee <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8000e02:	88fb      	ldrh	r3, [r7, #6]
 8000e04:	0a1b      	lsrs	r3, r3, #8
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8000e0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000e0e:	4603      	mov	r3, r0
 8000e10:	3b01      	subs	r3, #1
 8000e12:	61fb      	str	r3, [r7, #28]
 8000e14:	4601      	mov	r1, r0
 8000e16:	f04f 0200 	mov.w	r2, #0
 8000e1a:	f04f 0300 	mov.w	r3, #0
 8000e1e:	f04f 0400 	mov.w	r4, #0
 8000e22:	00d4      	lsls	r4, r2, #3
 8000e24:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000e28:	00cb      	lsls	r3, r1, #3
 8000e2a:	4601      	mov	r1, r0
 8000e2c:	f04f 0200 	mov.w	r2, #0
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	f04f 0400 	mov.w	r4, #0
 8000e38:	00d4      	lsls	r4, r2, #3
 8000e3a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000e3e:	00cb      	lsls	r3, r1, #3
 8000e40:	1dc3      	adds	r3, r0, #7
 8000e42:	08db      	lsrs	r3, r3, #3
 8000e44:	00db      	lsls	r3, r3, #3
 8000e46:	ebad 0d03 	sub.w	sp, sp, r3
 8000e4a:	466b      	mov	r3, sp
 8000e4c:	3300      	adds	r3, #0
 8000e4e:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000e50:	2300      	movs	r3, #0
 8000e52:	62bb      	str	r3, [r7, #40]	; 0x28
 8000e54:	e00e      	b.n	8000e74 <ILI9341_Draw_Colour_Burst+0xb4>
	{
		burst_buffer[j] = 	chifted;
 8000e56:	69ba      	ldr	r2, [r7, #24]
 8000e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e5a:	4413      	add	r3, r2
 8000e5c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000e60:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8000e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e64:	3301      	adds	r3, #1
 8000e66:	88fa      	ldrh	r2, [r7, #6]
 8000e68:	b2d1      	uxtb	r1, r2
 8000e6a:	69ba      	ldr	r2, [r7, #24]
 8000e6c:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e70:	3302      	adds	r3, #2
 8000e72:	62bb      	str	r3, [r7, #40]	; 0x28
 8000e74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d3ec      	bcc.n	8000e56 <ILI9341_Draw_Colour_Burst+0x96>
	}

uint32_t Sending_Size = Size*2;
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8000e82:	697a      	ldr	r2, [r7, #20]
 8000e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e8a:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e90:	fbb3 f2f2 	udiv	r2, r3, r2
 8000e94:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000e96:	fb01 f202 	mul.w	r2, r1, r2
 8000e9a:	1a9b      	subs	r3, r3, r2
 8000e9c:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d010      	beq.n	8000ec6 <ILI9341_Draw_Colour_Burst+0x106>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ea8:	e009      	b.n	8000ebe <ILI9341_Draw_Colour_Burst+0xfe>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8000eaa:	69b9      	ldr	r1, [r7, #24]
 8000eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eae:	b29a      	uxth	r2, r3
 8000eb0:	230a      	movs	r3, #10
 8000eb2:	480f      	ldr	r0, [pc, #60]	; (8000ef0 <ILI9341_Draw_Colour_Burst+0x130>)
 8000eb4:	f003 fb30 	bl	8004518 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eba:	3301      	adds	r3, #1
 8000ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ebe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d3f1      	bcc.n	8000eaa <ILI9341_Draw_Colour_Burst+0xea>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8000ec6:	69b9      	ldr	r1, [r7, #24]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	b29a      	uxth	r2, r3
 8000ecc:	230a      	movs	r3, #10
 8000ece:	4808      	ldr	r0, [pc, #32]	; (8000ef0 <ILI9341_Draw_Colour_Burst+0x130>)
 8000ed0:	f003 fb22 	bl	8004518 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000eda:	4804      	ldr	r0, [pc, #16]	; (8000eec <ILI9341_Draw_Colour_Burst+0x12c>)
 8000edc:	f001 ff87 	bl	8002dee <HAL_GPIO_WritePin>
 8000ee0:	46ad      	mov	sp, r5
}
 8000ee2:	bf00      	nop
 8000ee4:	3730      	adds	r7, #48	; 0x30
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bdb0      	pop	{r4, r5, r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40010c00 	.word	0x40010c00
 8000ef0:	20000168 	.word	0x20000168

08000ef4 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8000efe:	4b0e      	ldr	r3, [pc, #56]	; (8000f38 <ILI9341_Fill_Screen+0x44>)
 8000f00:	881b      	ldrh	r3, [r3, #0]
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	4b0d      	ldr	r3, [pc, #52]	; (8000f3c <ILI9341_Fill_Screen+0x48>)
 8000f06:	881b      	ldrh	r3, [r3, #0]
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	2000      	movs	r0, #0
 8000f0e:	f7ff fd83 	bl	8000a18 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8000f12:	4b09      	ldr	r3, [pc, #36]	; (8000f38 <ILI9341_Fill_Screen+0x44>)
 8000f14:	881b      	ldrh	r3, [r3, #0]
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	461a      	mov	r2, r3
 8000f1a:	4b08      	ldr	r3, [pc, #32]	; (8000f3c <ILI9341_Fill_Screen+0x48>)
 8000f1c:	881b      	ldrh	r3, [r3, #0]
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	fb03 f302 	mul.w	r3, r3, r2
 8000f24:	461a      	mov	r2, r3
 8000f26:	88fb      	ldrh	r3, [r7, #6]
 8000f28:	4611      	mov	r1, r2
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff ff48 	bl	8000dc0 <ILI9341_Draw_Colour_Burst>
}
 8000f30:	bf00      	nop
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000002 	.word	0x20000002
 8000f3c:	20000000 	.word	0x20000000

08000f40 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	80fb      	strh	r3, [r7, #6]
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	80bb      	strh	r3, [r7, #4]
 8000f4e:	4613      	mov	r3, r2
 8000f50:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000f52:	4b64      	ldr	r3, [pc, #400]	; (80010e4 <ILI9341_Draw_Pixel+0x1a4>)
 8000f54:	881b      	ldrh	r3, [r3, #0]
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	88fa      	ldrh	r2, [r7, #6]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	f080 80be 	bcs.w	80010dc <ILI9341_Draw_Pixel+0x19c>
 8000f60:	4b61      	ldr	r3, [pc, #388]	; (80010e8 <ILI9341_Draw_Pixel+0x1a8>)
 8000f62:	881b      	ldrh	r3, [r3, #0]
 8000f64:	b29b      	uxth	r3, r3
 8000f66:	88ba      	ldrh	r2, [r7, #4]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	f080 80b7 	bcs.w	80010dc <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000f6e:	2200      	movs	r2, #0
 8000f70:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f74:	485d      	ldr	r0, [pc, #372]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 8000f76:	f001 ff3a 	bl	8002dee <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f80:	485a      	ldr	r0, [pc, #360]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 8000f82:	f001 ff34 	bl	8002dee <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8000f86:	202a      	movs	r0, #42	; 0x2a
 8000f88:	f7ff fcf0 	bl	800096c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f92:	4856      	ldr	r0, [pc, #344]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 8000f94:	f001 ff2b 	bl	8002dee <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000f98:	2201      	movs	r2, #1
 8000f9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f9e:	4853      	ldr	r0, [pc, #332]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 8000fa0:	f001 ff25 	bl	8002dee <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000faa:	4850      	ldr	r0, [pc, #320]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 8000fac:	f001 ff1f 	bl	8002dee <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8000fb0:	88fb      	ldrh	r3, [r7, #6]
 8000fb2:	0a1b      	lsrs	r3, r3, #8
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	753b      	strb	r3, [r7, #20]
 8000fba:	88fb      	ldrh	r3, [r7, #6]
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	757b      	strb	r3, [r7, #21]
 8000fc0:	88fb      	ldrh	r3, [r7, #6]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	121b      	asrs	r3, r3, #8
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	75bb      	strb	r3, [r7, #22]
 8000fca:	88fb      	ldrh	r3, [r7, #6]
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	3301      	adds	r3, #1
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8000fd4:	f107 0114 	add.w	r1, r7, #20
 8000fd8:	2301      	movs	r3, #1
 8000fda:	2204      	movs	r2, #4
 8000fdc:	4844      	ldr	r0, [pc, #272]	; (80010f0 <ILI9341_Draw_Pixel+0x1b0>)
 8000fde:	f003 fa9b 	bl	8004518 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fe8:	4840      	ldr	r0, [pc, #256]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 8000fea:	f001 ff00 	bl	8002dee <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ff4:	483d      	ldr	r0, [pc, #244]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 8000ff6:	f001 fefa 	bl	8002dee <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001000:	483a      	ldr	r0, [pc, #232]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 8001002:	f001 fef4 	bl	8002dee <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8001006:	202b      	movs	r0, #43	; 0x2b
 8001008:	f7ff fcb0 	bl	800096c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 800100c:	2201      	movs	r2, #1
 800100e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001012:	4836      	ldr	r0, [pc, #216]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 8001014:	f001 feeb 	bl	8002dee <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8001018:	2201      	movs	r2, #1
 800101a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800101e:	4833      	ldr	r0, [pc, #204]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 8001020:	f001 fee5 	bl	8002dee <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800102a:	4830      	ldr	r0, [pc, #192]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 800102c:	f001 fedf 	bl	8002dee <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8001030:	88bb      	ldrh	r3, [r7, #4]
 8001032:	0a1b      	lsrs	r3, r3, #8
 8001034:	b29b      	uxth	r3, r3
 8001036:	b2db      	uxtb	r3, r3
 8001038:	743b      	strb	r3, [r7, #16]
 800103a:	88bb      	ldrh	r3, [r7, #4]
 800103c:	b2db      	uxtb	r3, r3
 800103e:	747b      	strb	r3, [r7, #17]
 8001040:	88bb      	ldrh	r3, [r7, #4]
 8001042:	3301      	adds	r3, #1
 8001044:	121b      	asrs	r3, r3, #8
 8001046:	b2db      	uxtb	r3, r3
 8001048:	74bb      	strb	r3, [r7, #18]
 800104a:	88bb      	ldrh	r3, [r7, #4]
 800104c:	b2db      	uxtb	r3, r3
 800104e:	3301      	adds	r3, #1
 8001050:	b2db      	uxtb	r3, r3
 8001052:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8001054:	f107 0110 	add.w	r1, r7, #16
 8001058:	2301      	movs	r3, #1
 800105a:	2204      	movs	r2, #4
 800105c:	4824      	ldr	r0, [pc, #144]	; (80010f0 <ILI9341_Draw_Pixel+0x1b0>)
 800105e:	f003 fa5b 	bl	8004518 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001062:	2201      	movs	r2, #1
 8001064:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001068:	4820      	ldr	r0, [pc, #128]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 800106a:	f001 fec0 	bl	8002dee <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800106e:	2200      	movs	r2, #0
 8001070:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001074:	481d      	ldr	r0, [pc, #116]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 8001076:	f001 feba 	bl	8002dee <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 800107a:	2200      	movs	r2, #0
 800107c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001080:	481a      	ldr	r0, [pc, #104]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 8001082:	f001 feb4 	bl	8002dee <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8001086:	202c      	movs	r0, #44	; 0x2c
 8001088:	f7ff fc70 	bl	800096c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 800108c:	2201      	movs	r2, #1
 800108e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001092:	4816      	ldr	r0, [pc, #88]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 8001094:	f001 feab 	bl	8002dee <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8001098:	2201      	movs	r2, #1
 800109a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800109e:	4813      	ldr	r0, [pc, #76]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 80010a0:	f001 fea5 	bl	8002dee <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80010a4:	2200      	movs	r2, #0
 80010a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010aa:	4810      	ldr	r0, [pc, #64]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 80010ac:	f001 fe9f 	bl	8002dee <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 80010b0:	887b      	ldrh	r3, [r7, #2]
 80010b2:	0a1b      	lsrs	r3, r3, #8
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	733b      	strb	r3, [r7, #12]
 80010ba:	887b      	ldrh	r3, [r7, #2]
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 80010c0:	f107 010c 	add.w	r1, r7, #12
 80010c4:	2301      	movs	r3, #1
 80010c6:	2202      	movs	r2, #2
 80010c8:	4809      	ldr	r0, [pc, #36]	; (80010f0 <ILI9341_Draw_Pixel+0x1b0>)
 80010ca:	f003 fa25 	bl	8004518 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80010ce:	2201      	movs	r2, #1
 80010d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010d4:	4805      	ldr	r0, [pc, #20]	; (80010ec <ILI9341_Draw_Pixel+0x1ac>)
 80010d6:	f001 fe8a 	bl	8002dee <HAL_GPIO_WritePin>
 80010da:	e000      	b.n	80010de <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80010dc:	bf00      	nop
	
}
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000002 	.word	0x20000002
 80010e8:	20000000 	.word	0x20000000
 80010ec:	40010c00 	.word	0x40010c00
 80010f0:	20000168 	.word	0x20000168

080010f4 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 80010f4:	b590      	push	{r4, r7, lr}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4604      	mov	r4, r0
 80010fc:	4608      	mov	r0, r1
 80010fe:	4611      	mov	r1, r2
 8001100:	461a      	mov	r2, r3
 8001102:	4623      	mov	r3, r4
 8001104:	80fb      	strh	r3, [r7, #6]
 8001106:	4603      	mov	r3, r0
 8001108:	80bb      	strh	r3, [r7, #4]
 800110a:	460b      	mov	r3, r1
 800110c:	807b      	strh	r3, [r7, #2]
 800110e:	4613      	mov	r3, r2
 8001110:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001112:	4b25      	ldr	r3, [pc, #148]	; (80011a8 <ILI9341_Draw_Rectangle+0xb4>)
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	b29b      	uxth	r3, r3
 8001118:	88fa      	ldrh	r2, [r7, #6]
 800111a:	429a      	cmp	r2, r3
 800111c:	d23f      	bcs.n	800119e <ILI9341_Draw_Rectangle+0xaa>
 800111e:	4b23      	ldr	r3, [pc, #140]	; (80011ac <ILI9341_Draw_Rectangle+0xb8>)
 8001120:	881b      	ldrh	r3, [r3, #0]
 8001122:	b29b      	uxth	r3, r3
 8001124:	88ba      	ldrh	r2, [r7, #4]
 8001126:	429a      	cmp	r2, r3
 8001128:	d239      	bcs.n	800119e <ILI9341_Draw_Rectangle+0xaa>
if((X+Width-1)>=LCD_WIDTH)
 800112a:	88fa      	ldrh	r2, [r7, #6]
 800112c:	887b      	ldrh	r3, [r7, #2]
 800112e:	4413      	add	r3, r2
 8001130:	3b01      	subs	r3, #1
 8001132:	4a1d      	ldr	r2, [pc, #116]	; (80011a8 <ILI9341_Draw_Rectangle+0xb4>)
 8001134:	8812      	ldrh	r2, [r2, #0]
 8001136:	b292      	uxth	r2, r2
 8001138:	4293      	cmp	r3, r2
 800113a:	db05      	blt.n	8001148 <ILI9341_Draw_Rectangle+0x54>
	{
		Width=LCD_WIDTH-X;
 800113c:	4b1a      	ldr	r3, [pc, #104]	; (80011a8 <ILI9341_Draw_Rectangle+0xb4>)
 800113e:	881b      	ldrh	r3, [r3, #0]
 8001140:	b29a      	uxth	r2, r3
 8001142:	88fb      	ldrh	r3, [r7, #6]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8001148:	88ba      	ldrh	r2, [r7, #4]
 800114a:	883b      	ldrh	r3, [r7, #0]
 800114c:	4413      	add	r3, r2
 800114e:	3b01      	subs	r3, #1
 8001150:	4a16      	ldr	r2, [pc, #88]	; (80011ac <ILI9341_Draw_Rectangle+0xb8>)
 8001152:	8812      	ldrh	r2, [r2, #0]
 8001154:	b292      	uxth	r2, r2
 8001156:	4293      	cmp	r3, r2
 8001158:	db05      	blt.n	8001166 <ILI9341_Draw_Rectangle+0x72>
	{
		Height=LCD_HEIGHT-Y;
 800115a:	4b14      	ldr	r3, [pc, #80]	; (80011ac <ILI9341_Draw_Rectangle+0xb8>)
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	b29a      	uxth	r2, r3
 8001160:	88bb      	ldrh	r3, [r7, #4]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8001166:	88fa      	ldrh	r2, [r7, #6]
 8001168:	887b      	ldrh	r3, [r7, #2]
 800116a:	4413      	add	r3, r2
 800116c:	b29b      	uxth	r3, r3
 800116e:	3b01      	subs	r3, #1
 8001170:	b29c      	uxth	r4, r3
 8001172:	88ba      	ldrh	r2, [r7, #4]
 8001174:	883b      	ldrh	r3, [r7, #0]
 8001176:	4413      	add	r3, r2
 8001178:	b29b      	uxth	r3, r3
 800117a:	3b01      	subs	r3, #1
 800117c:	b29b      	uxth	r3, r3
 800117e:	88b9      	ldrh	r1, [r7, #4]
 8001180:	88f8      	ldrh	r0, [r7, #6]
 8001182:	4622      	mov	r2, r4
 8001184:	f7ff fc48 	bl	8000a18 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8001188:	883b      	ldrh	r3, [r7, #0]
 800118a:	887a      	ldrh	r2, [r7, #2]
 800118c:	fb02 f303 	mul.w	r3, r2, r3
 8001190:	461a      	mov	r2, r3
 8001192:	8b3b      	ldrh	r3, [r7, #24]
 8001194:	4611      	mov	r1, r2
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff fe12 	bl	8000dc0 <ILI9341_Draw_Colour_Burst>
 800119c:	e000      	b.n	80011a0 <ILI9341_Draw_Rectangle+0xac>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 800119e:	bf00      	nop
}
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd90      	pop	{r4, r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000002 	.word	0x20000002
 80011ac:	20000000 	.word	0x20000000

080011b0 <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Colour)
{
 80011b0:	b590      	push	{r4, r7, lr}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4604      	mov	r4, r0
 80011b8:	4608      	mov	r0, r1
 80011ba:	4611      	mov	r1, r2
 80011bc:	461a      	mov	r2, r3
 80011be:	4623      	mov	r3, r4
 80011c0:	80fb      	strh	r3, [r7, #6]
 80011c2:	4603      	mov	r3, r0
 80011c4:	80bb      	strh	r3, [r7, #4]
 80011c6:	460b      	mov	r3, r1
 80011c8:	807b      	strh	r3, [r7, #2]
 80011ca:	4613      	mov	r3, r2
 80011cc:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80011ce:	4b18      	ldr	r3, [pc, #96]	; (8001230 <ILI9341_Draw_Horizontal_Line+0x80>)
 80011d0:	881b      	ldrh	r3, [r3, #0]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	88fa      	ldrh	r2, [r7, #6]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d226      	bcs.n	8001228 <ILI9341_Draw_Horizontal_Line+0x78>
 80011da:	4b16      	ldr	r3, [pc, #88]	; (8001234 <ILI9341_Draw_Horizontal_Line+0x84>)
 80011dc:	881b      	ldrh	r3, [r3, #0]
 80011de:	b29b      	uxth	r3, r3
 80011e0:	88ba      	ldrh	r2, [r7, #4]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d220      	bcs.n	8001228 <ILI9341_Draw_Horizontal_Line+0x78>
if((X+Width-1)>=LCD_WIDTH)
 80011e6:	88fa      	ldrh	r2, [r7, #6]
 80011e8:	887b      	ldrh	r3, [r7, #2]
 80011ea:	4413      	add	r3, r2
 80011ec:	3b01      	subs	r3, #1
 80011ee:	4a10      	ldr	r2, [pc, #64]	; (8001230 <ILI9341_Draw_Horizontal_Line+0x80>)
 80011f0:	8812      	ldrh	r2, [r2, #0]
 80011f2:	b292      	uxth	r2, r2
 80011f4:	4293      	cmp	r3, r2
 80011f6:	db05      	blt.n	8001204 <ILI9341_Draw_Horizontal_Line+0x54>
	{
		Width=LCD_WIDTH-X;
 80011f8:	4b0d      	ldr	r3, [pc, #52]	; (8001230 <ILI9341_Draw_Horizontal_Line+0x80>)
 80011fa:	881b      	ldrh	r3, [r3, #0]
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	88fb      	ldrh	r3, [r7, #6]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	807b      	strh	r3, [r7, #2]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y);
 8001204:	88fa      	ldrh	r2, [r7, #6]
 8001206:	887b      	ldrh	r3, [r7, #2]
 8001208:	4413      	add	r3, r2
 800120a:	b29b      	uxth	r3, r3
 800120c:	3b01      	subs	r3, #1
 800120e:	b29a      	uxth	r2, r3
 8001210:	88bb      	ldrh	r3, [r7, #4]
 8001212:	88b9      	ldrh	r1, [r7, #4]
 8001214:	88f8      	ldrh	r0, [r7, #6]
 8001216:	f7ff fbff 	bl	8000a18 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Width);
 800121a:	887a      	ldrh	r2, [r7, #2]
 800121c:	883b      	ldrh	r3, [r7, #0]
 800121e:	4611      	mov	r1, r2
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff fdcd 	bl	8000dc0 <ILI9341_Draw_Colour_Burst>
 8001226:	e000      	b.n	800122a <ILI9341_Draw_Horizontal_Line+0x7a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001228:	bf00      	nop
}
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	bd90      	pop	{r4, r7, pc}
 8001230:	20000002 	.word	0x20000002
 8001234:	20000000 	.word	0x20000000

08001238 <ILI9341_Draw_Vertical_Line>:

//DRAW LINE FROM X,Y LOCATION to X,Y+Height LOCATION
void ILI9341_Draw_Vertical_Line(uint16_t X, uint16_t Y, uint16_t Height, uint16_t Colour)
{
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	4604      	mov	r4, r0
 8001240:	4608      	mov	r0, r1
 8001242:	4611      	mov	r1, r2
 8001244:	461a      	mov	r2, r3
 8001246:	4623      	mov	r3, r4
 8001248:	80fb      	strh	r3, [r7, #6]
 800124a:	4603      	mov	r3, r0
 800124c:	80bb      	strh	r3, [r7, #4]
 800124e:	460b      	mov	r3, r1
 8001250:	807b      	strh	r3, [r7, #2]
 8001252:	4613      	mov	r3, r2
 8001254:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001256:	4b18      	ldr	r3, [pc, #96]	; (80012b8 <ILI9341_Draw_Vertical_Line+0x80>)
 8001258:	881b      	ldrh	r3, [r3, #0]
 800125a:	b29b      	uxth	r3, r3
 800125c:	88fa      	ldrh	r2, [r7, #6]
 800125e:	429a      	cmp	r2, r3
 8001260:	d226      	bcs.n	80012b0 <ILI9341_Draw_Vertical_Line+0x78>
 8001262:	4b16      	ldr	r3, [pc, #88]	; (80012bc <ILI9341_Draw_Vertical_Line+0x84>)
 8001264:	881b      	ldrh	r3, [r3, #0]
 8001266:	b29b      	uxth	r3, r3
 8001268:	88ba      	ldrh	r2, [r7, #4]
 800126a:	429a      	cmp	r2, r3
 800126c:	d220      	bcs.n	80012b0 <ILI9341_Draw_Vertical_Line+0x78>
if((Y+Height-1)>=LCD_HEIGHT)
 800126e:	88ba      	ldrh	r2, [r7, #4]
 8001270:	887b      	ldrh	r3, [r7, #2]
 8001272:	4413      	add	r3, r2
 8001274:	3b01      	subs	r3, #1
 8001276:	4a11      	ldr	r2, [pc, #68]	; (80012bc <ILI9341_Draw_Vertical_Line+0x84>)
 8001278:	8812      	ldrh	r2, [r2, #0]
 800127a:	b292      	uxth	r2, r2
 800127c:	4293      	cmp	r3, r2
 800127e:	db05      	blt.n	800128c <ILI9341_Draw_Vertical_Line+0x54>
	{
		Height=LCD_HEIGHT-Y;
 8001280:	4b0e      	ldr	r3, [pc, #56]	; (80012bc <ILI9341_Draw_Vertical_Line+0x84>)
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	b29a      	uxth	r2, r3
 8001286:	88bb      	ldrh	r3, [r7, #4]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	807b      	strh	r3, [r7, #2]
	}
ILI9341_Set_Address(X, Y, X, Y+Height-1);
 800128c:	88ba      	ldrh	r2, [r7, #4]
 800128e:	887b      	ldrh	r3, [r7, #2]
 8001290:	4413      	add	r3, r2
 8001292:	b29b      	uxth	r3, r3
 8001294:	3b01      	subs	r3, #1
 8001296:	b29b      	uxth	r3, r3
 8001298:	88fa      	ldrh	r2, [r7, #6]
 800129a:	88b9      	ldrh	r1, [r7, #4]
 800129c:	88f8      	ldrh	r0, [r7, #6]
 800129e:	f7ff fbbb 	bl	8000a18 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height);
 80012a2:	887a      	ldrh	r2, [r7, #2]
 80012a4:	883b      	ldrh	r3, [r7, #0]
 80012a6:	4611      	mov	r1, r2
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff fd89 	bl	8000dc0 <ILI9341_Draw_Colour_Burst>
 80012ae:	e000      	b.n	80012b2 <ILI9341_Draw_Vertical_Line+0x7a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80012b0:	bf00      	nop
}
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd90      	pop	{r4, r7, pc}
 80012b8:	20000002 	.word	0x20000002
 80012bc:	20000000 	.word	0x20000000

080012c0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012d0:	4b18      	ldr	r3, [pc, #96]	; (8001334 <MX_ADC1_Init+0x74>)
 80012d2:	4a19      	ldr	r2, [pc, #100]	; (8001338 <MX_ADC1_Init+0x78>)
 80012d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012d6:	4b17      	ldr	r3, [pc, #92]	; (8001334 <MX_ADC1_Init+0x74>)
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012dc:	4b15      	ldr	r3, [pc, #84]	; (8001334 <MX_ADC1_Init+0x74>)
 80012de:	2200      	movs	r2, #0
 80012e0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012e2:	4b14      	ldr	r3, [pc, #80]	; (8001334 <MX_ADC1_Init+0x74>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012e8:	4b12      	ldr	r3, [pc, #72]	; (8001334 <MX_ADC1_Init+0x74>)
 80012ea:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80012ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012f0:	4b10      	ldr	r3, [pc, #64]	; (8001334 <MX_ADC1_Init+0x74>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80012f6:	4b0f      	ldr	r3, [pc, #60]	; (8001334 <MX_ADC1_Init+0x74>)
 80012f8:	2201      	movs	r2, #1
 80012fa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012fc:	480d      	ldr	r0, [pc, #52]	; (8001334 <MX_ADC1_Init+0x74>)
 80012fe:	f000 fee7 	bl	80020d0 <HAL_ADC_Init>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001308:	f000 fbc6 	bl	8001a98 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800130c:	2300      	movs	r3, #0
 800130e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001310:	2301      	movs	r3, #1
 8001312:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	4619      	mov	r1, r3
 800131c:	4805      	ldr	r0, [pc, #20]	; (8001334 <MX_ADC1_Init+0x74>)
 800131e:	f001 f963 	bl	80025e8 <HAL_ADC_ConfigChannel>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001328:	f000 fbb6 	bl	8001a98 <Error_Handler>
  }

}
 800132c:	bf00      	nop
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	200000f4 	.word	0x200000f4
 8001338:	40012400 	.word	0x40012400

0800133c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b088      	sub	sp, #32
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001344:	f107 0310 	add.w	r3, r7, #16
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a14      	ldr	r2, [pc, #80]	; (80013a8 <HAL_ADC_MspInit+0x6c>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d121      	bne.n	80013a0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800135c:	4b13      	ldr	r3, [pc, #76]	; (80013ac <HAL_ADC_MspInit+0x70>)
 800135e:	699b      	ldr	r3, [r3, #24]
 8001360:	4a12      	ldr	r2, [pc, #72]	; (80013ac <HAL_ADC_MspInit+0x70>)
 8001362:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001366:	6193      	str	r3, [r2, #24]
 8001368:	4b10      	ldr	r3, [pc, #64]	; (80013ac <HAL_ADC_MspInit+0x70>)
 800136a:	699b      	ldr	r3, [r3, #24]
 800136c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001370:	60fb      	str	r3, [r7, #12]
 8001372:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001374:	4b0d      	ldr	r3, [pc, #52]	; (80013ac <HAL_ADC_MspInit+0x70>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4a0c      	ldr	r2, [pc, #48]	; (80013ac <HAL_ADC_MspInit+0x70>)
 800137a:	f043 0304 	orr.w	r3, r3, #4
 800137e:	6193      	str	r3, [r2, #24]
 8001380:	4b0a      	ldr	r3, [pc, #40]	; (80013ac <HAL_ADC_MspInit+0x70>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f003 0304 	and.w	r3, r3, #4
 8001388:	60bb      	str	r3, [r7, #8]
 800138a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Voltage_Pin;
 800138c:	2301      	movs	r3, #1
 800138e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001390:	2303      	movs	r3, #3
 8001392:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Voltage_GPIO_Port, &GPIO_InitStruct);
 8001394:	f107 0310 	add.w	r3, r7, #16
 8001398:	4619      	mov	r1, r3
 800139a:	4805      	ldr	r0, [pc, #20]	; (80013b0 <HAL_ADC_MspInit+0x74>)
 800139c:	f001 fbb6 	bl	8002b0c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80013a0:	bf00      	nop
 80013a2:	3720      	adds	r7, #32
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40012400 	.word	0x40012400
 80013ac:	40021000 	.word	0x40021000
 80013b0:	40010800 	.word	0x40010800

080013b4 <button_processing>:
#include "main.h"

uint16_t button_processing(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
	static int state;
	  if(!HAL_GPIO_ReadPin (Up_Button_GPIO_Port, Up_Button_Pin))
 80013b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013bc:	4808      	ldr	r0, [pc, #32]	; (80013e0 <button_processing+0x2c>)
 80013be:	f001 fcff 	bl	8002dc0 <HAL_GPIO_ReadPin>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d103      	bne.n	80013d0 <button_processing+0x1c>
	  {

		  state = 1;
 80013c8:	4b06      	ldr	r3, [pc, #24]	; (80013e4 <button_processing+0x30>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	e002      	b.n	80013d6 <button_processing+0x22>
	  }
	  else
	  {
		  state = 0;
 80013d0:	4b04      	ldr	r3, [pc, #16]	; (80013e4 <button_processing+0x30>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
	  }
	  return state;
 80013d6:	4b03      	ldr	r3, [pc, #12]	; (80013e4 <button_processing+0x30>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	b29b      	uxth	r3, r3
}
 80013dc:	4618      	mov	r0, r3
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40010800 	.word	0x40010800
 80013e4:	20000098 	.word	0x20000098

080013e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b088      	sub	sp, #32
 80013ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ee:	f107 0310 	add.w	r3, r7, #16
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fc:	4b2a      	ldr	r3, [pc, #168]	; (80014a8 <MX_GPIO_Init+0xc0>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	4a29      	ldr	r2, [pc, #164]	; (80014a8 <MX_GPIO_Init+0xc0>)
 8001402:	f043 0310 	orr.w	r3, r3, #16
 8001406:	6193      	str	r3, [r2, #24]
 8001408:	4b27      	ldr	r3, [pc, #156]	; (80014a8 <MX_GPIO_Init+0xc0>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	f003 0310 	and.w	r3, r3, #16
 8001410:	60fb      	str	r3, [r7, #12]
 8001412:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001414:	4b24      	ldr	r3, [pc, #144]	; (80014a8 <MX_GPIO_Init+0xc0>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	4a23      	ldr	r2, [pc, #140]	; (80014a8 <MX_GPIO_Init+0xc0>)
 800141a:	f043 0320 	orr.w	r3, r3, #32
 800141e:	6193      	str	r3, [r2, #24]
 8001420:	4b21      	ldr	r3, [pc, #132]	; (80014a8 <MX_GPIO_Init+0xc0>)
 8001422:	699b      	ldr	r3, [r3, #24]
 8001424:	f003 0320 	and.w	r3, r3, #32
 8001428:	60bb      	str	r3, [r7, #8]
 800142a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800142c:	4b1e      	ldr	r3, [pc, #120]	; (80014a8 <MX_GPIO_Init+0xc0>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	4a1d      	ldr	r2, [pc, #116]	; (80014a8 <MX_GPIO_Init+0xc0>)
 8001432:	f043 0304 	orr.w	r3, r3, #4
 8001436:	6193      	str	r3, [r2, #24]
 8001438:	4b1b      	ldr	r3, [pc, #108]	; (80014a8 <MX_GPIO_Init+0xc0>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	f003 0304 	and.w	r3, r3, #4
 8001440:	607b      	str	r3, [r7, #4]
 8001442:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001444:	4b18      	ldr	r3, [pc, #96]	; (80014a8 <MX_GPIO_Init+0xc0>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	4a17      	ldr	r2, [pc, #92]	; (80014a8 <MX_GPIO_Init+0xc0>)
 800144a:	f043 0308 	orr.w	r3, r3, #8
 800144e:	6193      	str	r3, [r2, #24]
 8001450:	4b15      	ldr	r3, [pc, #84]	; (80014a8 <MX_GPIO_Init+0xc0>)
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	f003 0308 	and.w	r3, r3, #8
 8001458:	603b      	str	r3, [r7, #0]
 800145a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RST_Pin|CS_Pin|DC_Pin, GPIO_PIN_RESET);
 800145c:	2200      	movs	r2, #0
 800145e:	f245 0101 	movw	r1, #20481	; 0x5001
 8001462:	4812      	ldr	r0, [pc, #72]	; (80014ac <MX_GPIO_Init+0xc4>)
 8001464:	f001 fcc3 	bl	8002dee <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RST_Pin|CS_Pin|DC_Pin;
 8001468:	f245 0301 	movw	r3, #20481	; 0x5001
 800146c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146e:	2301      	movs	r3, #1
 8001470:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001472:	2300      	movs	r3, #0
 8001474:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001476:	2302      	movs	r3, #2
 8001478:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800147a:	f107 0310 	add.w	r3, r7, #16
 800147e:	4619      	mov	r1, r3
 8001480:	480a      	ldr	r0, [pc, #40]	; (80014ac <MX_GPIO_Init+0xc4>)
 8001482:	f001 fb43 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Power_Button_Pin|Light_Button_Pin|Up_Button_Pin|Down_Button_Pin;
 8001486:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800148a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800148c:	2300      	movs	r3, #0
 800148e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001490:	2301      	movs	r3, #1
 8001492:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001494:	f107 0310 	add.w	r3, r7, #16
 8001498:	4619      	mov	r1, r3
 800149a:	4805      	ldr	r0, [pc, #20]	; (80014b0 <MX_GPIO_Init+0xc8>)
 800149c:	f001 fb36 	bl	8002b0c <HAL_GPIO_Init>

}
 80014a0:	bf00      	nop
 80014a2:	3720      	adds	r7, #32
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40021000 	.word	0x40021000
 80014ac:	40010c00 	.word	0x40010c00
 80014b0:	40010800 	.word	0x40010800

080014b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ba:	f000 fd85 	bl	8001fc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014be:	f000 f87b 	bl	80015b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014c2:	f7ff ff91 	bl	80013e8 <MX_GPIO_Init>
  MX_SPI2_Init();
 80014c6:	f000 fb59 	bl	8001b7c <MX_SPI2_Init>
  MX_ADC1_Init();
 80014ca:	f7ff fef9 	bl	80012c0 <MX_ADC1_Init>
  MX_RTC_Init();
 80014ce:	f000 fae7 	bl	8001aa0 <MX_RTC_Init>
  MX_TIM1_Init();
 80014d2:	f000 fc69 	bl	8001da8 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80014d6:	f000 fcdd 	bl	8001e94 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();//initial driver setup to drive ili9341
 80014da:	f7ff fb63 	bl	8000ba4 <ILI9341_Init>
  ILI9341_Fill_Screen(BLACK);
 80014de:	2000      	movs	r0, #0
 80014e0:	f7ff fd08 	bl	8000ef4 <ILI9341_Fill_Screen>
  ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 80014e4:	2000      	movs	r0, #0
 80014e6:	f7ff faff 	bl	8000ae8 <ILI9341_Set_Rotation>
  ILI9341_DrawText("EBiCS Display", FONT3, 10, 25, WHITE, BLACK); //DrawText uses Fonts from fonts.h / fonts.c
 80014ea:	2300      	movs	r3, #0
 80014ec:	9301      	str	r3, [sp, #4]
 80014ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	2319      	movs	r3, #25
 80014f6:	220a      	movs	r2, #10
 80014f8:	4926      	ldr	r1, [pc, #152]	; (8001594 <main+0xe0>)
 80014fa:	4827      	ldr	r0, [pc, #156]	; (8001598 <main+0xe4>)
 80014fc:	f7ff f889 	bl	8000612 <ILI9341_DrawText>
  ILI9341_DrawBigNumber("456", BIGFONT,10, 50, WHITE, BLACK);
 8001500:	2300      	movs	r3, #0
 8001502:	9301      	str	r3, [sp, #4]
 8001504:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001508:	9300      	str	r3, [sp, #0]
 800150a:	2332      	movs	r3, #50	; 0x32
 800150c:	220a      	movs	r2, #10
 800150e:	4923      	ldr	r1, [pc, #140]	; (800159c <main+0xe8>)
 8001510:	4823      	ldr	r0, [pc, #140]	; (80015a0 <main+0xec>)
 8001512:	f7ff f944 	bl	800079e <ILI9341_DrawBigNumber>
  //ILI9341_DrawText("123", BIGFONT, 10, 40, WHITE, BLACK);
  //ILI9341_Draw_Text("Size 1 Test", 10, 55, WHITE, 1, BLACK); //Draw_Text uses 5x5_font.h
 // ILI9341_Draw_Text("Size 2 Test", 10, 70, WHITE, 2, BLACK);

  // Start Timer 1
     if(HAL_TIM_Base_Start_IT(&htim1) != HAL_OK)
 8001516:	4823      	ldr	r0, [pc, #140]	; (80015a4 <main+0xf0>)
 8001518:	f003 fa30 	bl	800497c <HAL_TIM_Base_Start_IT>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <main+0x72>
       {
         /* Counter Enable Error */
         Error_Handler();
 8001522:	f000 fab9 	bl	8001a98 <Error_Handler>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(timer1_counter>500){
 8001526:	4b20      	ldr	r3, [pc, #128]	; (80015a8 <main+0xf4>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800152e:	d906      	bls.n	800153e <main+0x8a>
	  clock();
 8001530:	f000 fa12 	bl	8001958 <clock>
	  checkBattery();
 8001534:	f000 f906 	bl	8001744 <checkBattery>
	  timer1_counter=0;
 8001538:	4b1b      	ldr	r3, [pc, #108]	; (80015a8 <main+0xf4>)
 800153a:	2200      	movs	r2, #0
 800153c:	801a      	strh	r2, [r3, #0]
	}

	if(button_processing()){
 800153e:	f7ff ff39 	bl	80013b4 <button_processing>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d012      	beq.n	800156e <main+0xba>
		if(!button_state_old)ILI9341_DrawBigNumber("1", BIGFONT,10, 150, WHITE, BLACK);
 8001548:	4b18      	ldr	r3, [pc, #96]	; (80015ac <main+0xf8>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d10a      	bne.n	8001566 <main+0xb2>
 8001550:	2300      	movs	r3, #0
 8001552:	9301      	str	r3, [sp, #4]
 8001554:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	2396      	movs	r3, #150	; 0x96
 800155c:	220a      	movs	r2, #10
 800155e:	490f      	ldr	r1, [pc, #60]	; (800159c <main+0xe8>)
 8001560:	4813      	ldr	r0, [pc, #76]	; (80015b0 <main+0xfc>)
 8001562:	f7ff f91c 	bl	800079e <ILI9341_DrawBigNumber>
		button_state_old=1;
 8001566:	4b11      	ldr	r3, [pc, #68]	; (80015ac <main+0xf8>)
 8001568:	2201      	movs	r2, #1
 800156a:	701a      	strb	r2, [r3, #0]
 800156c:	e7db      	b.n	8001526 <main+0x72>
	}
	else{
		if(button_state_old)ILI9341_DrawBigNumber("0", BIGFONT,10, 150, WHITE, BLACK);
 800156e:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <main+0xf8>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d00a      	beq.n	800158c <main+0xd8>
 8001576:	2300      	movs	r3, #0
 8001578:	9301      	str	r3, [sp, #4]
 800157a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800157e:	9300      	str	r3, [sp, #0]
 8001580:	2396      	movs	r3, #150	; 0x96
 8001582:	220a      	movs	r2, #10
 8001584:	4905      	ldr	r1, [pc, #20]	; (800159c <main+0xe8>)
 8001586:	480b      	ldr	r0, [pc, #44]	; (80015b4 <main+0x100>)
 8001588:	f7ff f909 	bl	800079e <ILI9341_DrawBigNumber>
		button_state_old=0;
 800158c:	4b07      	ldr	r3, [pc, #28]	; (80015ac <main+0xf8>)
 800158e:	2200      	movs	r2, #0
 8001590:	701a      	strb	r2, [r3, #0]
	if(timer1_counter>500){
 8001592:	e7c8      	b.n	8001526 <main+0x72>
 8001594:	08005bb4 	.word	0x08005bb4
 8001598:	08005b38 	.word	0x08005b38
 800159c:	0800765c 	.word	0x0800765c
 80015a0:	08005b48 	.word	0x08005b48
 80015a4:	200001c0 	.word	0x200001c0
 80015a8:	20000126 	.word	0x20000126
 80015ac:	200000a4 	.word	0x200000a4
 80015b0:	08005b4c 	.word	0x08005b4c
 80015b4:	08005b50 	.word	0x08005b50

080015b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b094      	sub	sp, #80	; 0x50
 80015bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015c2:	2228      	movs	r2, #40	; 0x28
 80015c4:	2100      	movs	r1, #0
 80015c6:	4618      	mov	r0, r3
 80015c8:	f003 fe7c 	bl	80052c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015cc:	f107 0314 	add.w	r3, r7, #20
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
 80015da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015dc:	1d3b      	adds	r3, r7, #4
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	609a      	str	r2, [r3, #8]
 80015e6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80015e8:	2305      	movs	r3, #5
 80015ea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80015f2:	2300      	movs	r3, #0
 80015f4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80015f6:	2301      	movs	r3, #1
 80015f8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015fa:	2301      	movs	r3, #1
 80015fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015fe:	2302      	movs	r3, #2
 8001600:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001602:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001606:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001608:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800160c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800160e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001612:	4618      	mov	r0, r3
 8001614:	f001 fc10 	bl	8002e38 <HAL_RCC_OscConfig>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800161e:	f000 fa3b 	bl	8001a98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001622:	230f      	movs	r3, #15
 8001624:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001626:	2302      	movs	r3, #2
 8001628:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800162e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001632:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001634:	2300      	movs	r3, #0
 8001636:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001638:	f107 0314 	add.w	r3, r7, #20
 800163c:	2102      	movs	r1, #2
 800163e:	4618      	mov	r0, r3
 8001640:	f001 fe7a 	bl	8003338 <HAL_RCC_ClockConfig>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800164a:	f000 fa25 	bl	8001a98 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 800164e:	2303      	movs	r3, #3
 8001650:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001652:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001656:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001658:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800165c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800165e:	1d3b      	adds	r3, r7, #4
 8001660:	4618      	mov	r0, r3
 8001662:	f002 f805 	bl	8003670 <HAL_RCCEx_PeriphCLKConfig>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800166c:	f000 fa14 	bl	8001a98 <Error_Handler>
  }
}
 8001670:	bf00      	nop
 8001672:	3750      	adds	r7, #80	; 0x50
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <map>:

/* USER CODE BEGIN 4 */
int16_t map (int16_t x, int16_t in_min, int16_t in_max, int16_t out_min, int16_t out_max)
{
 8001678:	b490      	push	{r4, r7}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	4604      	mov	r4, r0
 8001680:	4608      	mov	r0, r1
 8001682:	4611      	mov	r1, r2
 8001684:	461a      	mov	r2, r3
 8001686:	4623      	mov	r3, r4
 8001688:	80fb      	strh	r3, [r7, #6]
 800168a:	4603      	mov	r3, r0
 800168c:	80bb      	strh	r3, [r7, #4]
 800168e:	460b      	mov	r3, r1
 8001690:	807b      	strh	r3, [r7, #2]
 8001692:	4613      	mov	r3, r2
 8001694:	803b      	strh	r3, [r7, #0]
  // if input is smaller/bigger than expected return the min/max out ranges value
  if (x < in_min)
 8001696:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800169a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800169e:	429a      	cmp	r2, r3
 80016a0:	da02      	bge.n	80016a8 <map+0x30>
    return out_min;
 80016a2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80016a6:	e047      	b.n	8001738 <map+0xc0>
  else if (x > in_max)
 80016a8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016ac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	dd02      	ble.n	80016ba <map+0x42>
    return out_max;
 80016b4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80016b8:	e03e      	b.n	8001738 <map+0xc0>

  // map the input to the output range.
  // round up if mapping bigger ranges to smaller ranges
  else  if ((in_max - in_min) > (out_max - out_min))
 80016ba:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80016be:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016c2:	1ad2      	subs	r2, r2, r3
 80016c4:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 80016c8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80016cc:	1acb      	subs	r3, r1, r3
 80016ce:	429a      	cmp	r2, r3
 80016d0:	dd1a      	ble.n	8001708 <map+0x90>
    return (x - in_min) * (out_max - out_min + 1) / (in_max - in_min + 1) + out_min;
 80016d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016d6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 80016e0:	f9b7 2000 	ldrsh.w	r2, [r7]
 80016e4:	1a8a      	subs	r2, r1, r2
 80016e6:	3201      	adds	r2, #1
 80016e8:	fb02 f203 	mul.w	r2, r2, r3
 80016ec:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80016f0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016f4:	1acb      	subs	r3, r1, r3
 80016f6:	3301      	adds	r3, #1
 80016f8:	fb92 f3f3 	sdiv	r3, r2, r3
 80016fc:	b29a      	uxth	r2, r3
 80016fe:	883b      	ldrh	r3, [r7, #0]
 8001700:	4413      	add	r3, r2
 8001702:	b29b      	uxth	r3, r3
 8001704:	b21b      	sxth	r3, r3
 8001706:	e017      	b.n	8001738 <map+0xc0>
  // round down if mapping smaller ranges to bigger ranges
  else
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001708:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800170c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001716:	f9b7 2000 	ldrsh.w	r2, [r7]
 800171a:	1a8a      	subs	r2, r1, r2
 800171c:	fb02 f203 	mul.w	r2, r2, r3
 8001720:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8001724:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001728:	1acb      	subs	r3, r1, r3
 800172a:	fb92 f3f3 	sdiv	r3, r2, r3
 800172e:	b29a      	uxth	r2, r3
 8001730:	883b      	ldrh	r3, [r7, #0]
 8001732:	4413      	add	r3, r2
 8001734:	b29b      	uxth	r3, r3
 8001736:	b21b      	sxth	r3, r3
}
 8001738:	4618      	mov	r0, r3
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bc90      	pop	{r4, r7}
 8001740:	4770      	bx	lr
	...

08001744 <checkBattery>:

void checkBattery()
{
 8001744:	b590      	push	{r4, r7, lr}
 8001746:	b083      	sub	sp, #12
 8001748:	af02      	add	r7, sp, #8
	HAL_ADC_Start(&hadc1); // запу�?каем преобразование �?игнала �?ЦП
 800174a:	4878      	ldr	r0, [pc, #480]	; (800192c <checkBattery+0x1e8>)
 800174c:	f000 fd98 	bl	8002280 <HAL_ADC_Start>
	          HAL_ADC_PollForConversion(&hadc1, 100); // ожидаем окончани�? преобразовани�?
 8001750:	2164      	movs	r1, #100	; 0x64
 8001752:	4876      	ldr	r0, [pc, #472]	; (800192c <checkBattery+0x1e8>)
 8001754:	f000 fe42 	bl	80023dc <HAL_ADC_PollForConversion>
	          adc = HAL_ADC_GetValue(&hadc1); // читаем полученное значение в переменную adc
 8001758:	4874      	ldr	r0, [pc, #464]	; (800192c <checkBattery+0x1e8>)
 800175a:	f000 ff39 	bl	80025d0 <HAL_ADC_GetValue>
 800175e:	4603      	mov	r3, r0
 8001760:	b29a      	uxth	r2, r3
 8001762:	4b73      	ldr	r3, [pc, #460]	; (8001930 <checkBattery+0x1ec>)
 8001764:	801a      	strh	r2, [r3, #0]
	          //HAL_ADC_Stop(&hadc1); // о�?танавливаем �?ЦП
	          j = map(adc, 0, 4096, batsympos[0]+4, batsympos[0]+38); //(adc, 0, 4096, 256, 290);
 8001766:	4b72      	ldr	r3, [pc, #456]	; (8001930 <checkBattery+0x1ec>)
 8001768:	881b      	ldrh	r3, [r3, #0]
 800176a:	b218      	sxth	r0, r3
 800176c:	4b71      	ldr	r3, [pc, #452]	; (8001934 <checkBattery+0x1f0>)
 800176e:	881b      	ldrh	r3, [r3, #0]
 8001770:	3304      	adds	r3, #4
 8001772:	b29b      	uxth	r3, r3
 8001774:	b21a      	sxth	r2, r3
 8001776:	4b6f      	ldr	r3, [pc, #444]	; (8001934 <checkBattery+0x1f0>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	3326      	adds	r3, #38	; 0x26
 800177c:	b29b      	uxth	r3, r3
 800177e:	b21b      	sxth	r3, r3
 8001780:	9300      	str	r3, [sp, #0]
 8001782:	4613      	mov	r3, r2
 8001784:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001788:	2100      	movs	r1, #0
 800178a:	f7ff ff75 	bl	8001678 <map>
 800178e:	4603      	mov	r3, r0
 8001790:	b29a      	uxth	r2, r3
 8001792:	4b69      	ldr	r3, [pc, #420]	; (8001938 <checkBattery+0x1f4>)
 8001794:	801a      	strh	r2, [r3, #0]
	          percent = map(adc, 0, 4096, 0, 100);
 8001796:	4b66      	ldr	r3, [pc, #408]	; (8001930 <checkBattery+0x1ec>)
 8001798:	881b      	ldrh	r3, [r3, #0]
 800179a:	b218      	sxth	r0, r3
 800179c:	2364      	movs	r3, #100	; 0x64
 800179e:	9300      	str	r3, [sp, #0]
 80017a0:	2300      	movs	r3, #0
 80017a2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017a6:	2100      	movs	r1, #0
 80017a8:	f7ff ff66 	bl	8001678 <map>
 80017ac:	4603      	mov	r3, r0
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	4b62      	ldr	r3, [pc, #392]	; (800193c <checkBattery+0x1f8>)
 80017b2:	801a      	strh	r2, [r3, #0]
	         if(j<=273 && j>=260){i=ORANGE;};
 80017b4:	4b60      	ldr	r3, [pc, #384]	; (8001938 <checkBattery+0x1f4>)
 80017b6:	881b      	ldrh	r3, [r3, #0]
 80017b8:	f5b3 7f89 	cmp.w	r3, #274	; 0x112
 80017bc:	d208      	bcs.n	80017d0 <checkBattery+0x8c>
 80017be:	4b5e      	ldr	r3, [pc, #376]	; (8001938 <checkBattery+0x1f4>)
 80017c0:	881b      	ldrh	r3, [r3, #0]
 80017c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80017c6:	d303      	bcc.n	80017d0 <checkBattery+0x8c>
 80017c8:	4b5d      	ldr	r3, [pc, #372]	; (8001940 <checkBattery+0x1fc>)
 80017ca:	f64f 5220 	movw	r2, #64800	; 0xfd20
 80017ce:	801a      	strh	r2, [r3, #0]
	         if(j>273){i= GREEN;}
 80017d0:	4b59      	ldr	r3, [pc, #356]	; (8001938 <checkBattery+0x1f4>)
 80017d2:	881b      	ldrh	r3, [r3, #0]
 80017d4:	f5b3 7f89 	cmp.w	r3, #274	; 0x112
 80017d8:	d303      	bcc.n	80017e2 <checkBattery+0x9e>
 80017da:	4b59      	ldr	r3, [pc, #356]	; (8001940 <checkBattery+0x1fc>)
 80017dc:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80017e0:	801a      	strh	r2, [r3, #0]
	         if(j<260){i= RED;}
 80017e2:	4b55      	ldr	r3, [pc, #340]	; (8001938 <checkBattery+0x1f4>)
 80017e4:	881b      	ldrh	r3, [r3, #0]
 80017e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80017ea:	d203      	bcs.n	80017f4 <checkBattery+0xb0>
 80017ec:	4b54      	ldr	r3, [pc, #336]	; (8001940 <checkBattery+0x1fc>)
 80017ee:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80017f2:	801a      	strh	r2, [r3, #0]
	snprintf(trans_str, 63, "%d\n", percent);
 80017f4:	4b51      	ldr	r3, [pc, #324]	; (800193c <checkBattery+0x1f8>)
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	4a52      	ldr	r2, [pc, #328]	; (8001944 <checkBattery+0x200>)
 80017fa:	213f      	movs	r1, #63	; 0x3f
 80017fc:	4852      	ldr	r0, [pc, #328]	; (8001948 <checkBattery+0x204>)
 80017fe:	f003 fd69 	bl	80052d4 <sniprintf>
	ILI9341_Draw_Hollow_Rectangle_Coord(batsympos[0], batsympos[1], batsympos[0]+39, batsympos[1]+14, WHITE);  //(252, 4, 291, 18, WHITE);
 8001802:	4b4c      	ldr	r3, [pc, #304]	; (8001934 <checkBattery+0x1f0>)
 8001804:	8818      	ldrh	r0, [r3, #0]
 8001806:	4b4b      	ldr	r3, [pc, #300]	; (8001934 <checkBattery+0x1f0>)
 8001808:	8859      	ldrh	r1, [r3, #2]
 800180a:	4b4a      	ldr	r3, [pc, #296]	; (8001934 <checkBattery+0x1f0>)
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	3327      	adds	r3, #39	; 0x27
 8001810:	b29a      	uxth	r2, r3
 8001812:	4b48      	ldr	r3, [pc, #288]	; (8001934 <checkBattery+0x1f0>)
 8001814:	885b      	ldrh	r3, [r3, #2]
 8001816:	330e      	adds	r3, #14
 8001818:	b29c      	uxth	r4, r3
 800181a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	4623      	mov	r3, r4
 8001822:	f7fe fe17 	bl	8000454 <ILI9341_Draw_Hollow_Rectangle_Coord>
			ILI9341_Draw_Hollow_Rectangle_Coord(batsympos[0]+1, batsympos[1]+1, batsympos[0]+38, batsympos[1]+13, WHITE); //(253, 5, 290, 17, WHITE);
 8001826:	4b43      	ldr	r3, [pc, #268]	; (8001934 <checkBattery+0x1f0>)
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	3301      	adds	r3, #1
 800182c:	b298      	uxth	r0, r3
 800182e:	4b41      	ldr	r3, [pc, #260]	; (8001934 <checkBattery+0x1f0>)
 8001830:	885b      	ldrh	r3, [r3, #2]
 8001832:	3301      	adds	r3, #1
 8001834:	b299      	uxth	r1, r3
 8001836:	4b3f      	ldr	r3, [pc, #252]	; (8001934 <checkBattery+0x1f0>)
 8001838:	881b      	ldrh	r3, [r3, #0]
 800183a:	3326      	adds	r3, #38	; 0x26
 800183c:	b29a      	uxth	r2, r3
 800183e:	4b3d      	ldr	r3, [pc, #244]	; (8001934 <checkBattery+0x1f0>)
 8001840:	885b      	ldrh	r3, [r3, #2]
 8001842:	330d      	adds	r3, #13
 8001844:	b29c      	uxth	r4, r3
 8001846:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800184a:	9300      	str	r3, [sp, #0]
 800184c:	4623      	mov	r3, r4
 800184e:	f7fe fe01 	bl	8000454 <ILI9341_Draw_Hollow_Rectangle_Coord>
			ILI9341_Draw_Filled_Rectangle_Coord(batsympos[0]+40, batsympos[1]+4, batsympos[0]+43, batsympos[1]+11, WHITE); //(292, 8, 295, 15, WHITE);
 8001852:	4b38      	ldr	r3, [pc, #224]	; (8001934 <checkBattery+0x1f0>)
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	3328      	adds	r3, #40	; 0x28
 8001858:	b298      	uxth	r0, r3
 800185a:	4b36      	ldr	r3, [pc, #216]	; (8001934 <checkBattery+0x1f0>)
 800185c:	885b      	ldrh	r3, [r3, #2]
 800185e:	3304      	adds	r3, #4
 8001860:	b299      	uxth	r1, r3
 8001862:	4b34      	ldr	r3, [pc, #208]	; (8001934 <checkBattery+0x1f0>)
 8001864:	881b      	ldrh	r3, [r3, #0]
 8001866:	332b      	adds	r3, #43	; 0x2b
 8001868:	b29a      	uxth	r2, r3
 800186a:	4b32      	ldr	r3, [pc, #200]	; (8001934 <checkBattery+0x1f0>)
 800186c:	885b      	ldrh	r3, [r3, #2]
 800186e:	330b      	adds	r3, #11
 8001870:	b29c      	uxth	r4, r3
 8001872:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001876:	9300      	str	r3, [sp, #0]
 8001878:	4623      	mov	r3, r4
 800187a:	f7fe fe6c 	bl	8000556 <ILI9341_Draw_Filled_Rectangle_Coord>
	if(tempPercent!=percent){
 800187e:	4b33      	ldr	r3, [pc, #204]	; (800194c <checkBattery+0x208>)
 8001880:	881a      	ldrh	r2, [r3, #0]
 8001882:	4b2e      	ldr	r3, [pc, #184]	; (800193c <checkBattery+0x1f8>)
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	429a      	cmp	r2, r3
 8001888:	d04c      	beq.n	8001924 <checkBattery+0x1e0>
		ILI9341_Draw_Filled_Rectangle_Coord(batsympos[0]+2, batsympos[1]+2, batsympos[0]+38, batsympos[1]+13, i);//(254, 6, 290, 17, i);
 800188a:	4b2a      	ldr	r3, [pc, #168]	; (8001934 <checkBattery+0x1f0>)
 800188c:	881b      	ldrh	r3, [r3, #0]
 800188e:	3302      	adds	r3, #2
 8001890:	b298      	uxth	r0, r3
 8001892:	4b28      	ldr	r3, [pc, #160]	; (8001934 <checkBattery+0x1f0>)
 8001894:	885b      	ldrh	r3, [r3, #2]
 8001896:	3302      	adds	r3, #2
 8001898:	b299      	uxth	r1, r3
 800189a:	4b26      	ldr	r3, [pc, #152]	; (8001934 <checkBattery+0x1f0>)
 800189c:	881b      	ldrh	r3, [r3, #0]
 800189e:	3326      	adds	r3, #38	; 0x26
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	4b24      	ldr	r3, [pc, #144]	; (8001934 <checkBattery+0x1f0>)
 80018a4:	885b      	ldrh	r3, [r3, #2]
 80018a6:	330d      	adds	r3, #13
 80018a8:	b29c      	uxth	r4, r3
 80018aa:	4b25      	ldr	r3, [pc, #148]	; (8001940 <checkBattery+0x1fc>)
 80018ac:	881b      	ldrh	r3, [r3, #0]
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	4623      	mov	r3, r4
 80018b2:	f7fe fe50 	bl	8000556 <ILI9341_Draw_Filled_Rectangle_Coord>
		ILI9341_Draw_Filled_Rectangle_Coord(j, batsympos[1]+13, batsympos[0]+38, batsympos[1]+2, BLACK);//(j, 17, 290, 6, BLACK);
 80018b6:	4b20      	ldr	r3, [pc, #128]	; (8001938 <checkBattery+0x1f4>)
 80018b8:	8818      	ldrh	r0, [r3, #0]
 80018ba:	4b1e      	ldr	r3, [pc, #120]	; (8001934 <checkBattery+0x1f0>)
 80018bc:	885b      	ldrh	r3, [r3, #2]
 80018be:	330d      	adds	r3, #13
 80018c0:	b299      	uxth	r1, r3
 80018c2:	4b1c      	ldr	r3, [pc, #112]	; (8001934 <checkBattery+0x1f0>)
 80018c4:	881b      	ldrh	r3, [r3, #0]
 80018c6:	3326      	adds	r3, #38	; 0x26
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	4b1a      	ldr	r3, [pc, #104]	; (8001934 <checkBattery+0x1f0>)
 80018cc:	885b      	ldrh	r3, [r3, #2]
 80018ce:	3302      	adds	r3, #2
 80018d0:	b29c      	uxth	r4, r3
 80018d2:	2300      	movs	r3, #0
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	4623      	mov	r3, r4
 80018d8:	f7fe fe3d 	bl	8000556 <ILI9341_Draw_Filled_Rectangle_Coord>
		tempPercent=percent;
 80018dc:	4b17      	ldr	r3, [pc, #92]	; (800193c <checkBattery+0x1f8>)
 80018de:	881a      	ldrh	r2, [r3, #0]
 80018e0:	4b1a      	ldr	r3, [pc, #104]	; (800194c <checkBattery+0x208>)
 80018e2:	801a      	strh	r2, [r3, #0]
		ILI9341_DrawText(trans_str, FONT3, batsympos[0]-35, batsympos[1], WHITE, BLACK);
 80018e4:	4b13      	ldr	r3, [pc, #76]	; (8001934 <checkBattery+0x1f0>)
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	3b23      	subs	r3, #35	; 0x23
 80018ea:	b29a      	uxth	r2, r3
 80018ec:	4b11      	ldr	r3, [pc, #68]	; (8001934 <checkBattery+0x1f0>)
 80018ee:	8859      	ldrh	r1, [r3, #2]
 80018f0:	2300      	movs	r3, #0
 80018f2:	9301      	str	r3, [sp, #4]
 80018f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018f8:	9300      	str	r3, [sp, #0]
 80018fa:	460b      	mov	r3, r1
 80018fc:	4914      	ldr	r1, [pc, #80]	; (8001950 <checkBattery+0x20c>)
 80018fe:	4812      	ldr	r0, [pc, #72]	; (8001948 <checkBattery+0x204>)
 8001900:	f7fe fe87 	bl	8000612 <ILI9341_DrawText>
		ILI9341_DrawText("%", FONT3, batsympos[0]-20,  batsympos[1], WHITE, BLACK);
 8001904:	4b0b      	ldr	r3, [pc, #44]	; (8001934 <checkBattery+0x1f0>)
 8001906:	881b      	ldrh	r3, [r3, #0]
 8001908:	3b14      	subs	r3, #20
 800190a:	b29a      	uxth	r2, r3
 800190c:	4b09      	ldr	r3, [pc, #36]	; (8001934 <checkBattery+0x1f0>)
 800190e:	8859      	ldrh	r1, [r3, #2]
 8001910:	2300      	movs	r3, #0
 8001912:	9301      	str	r3, [sp, #4]
 8001914:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001918:	9300      	str	r3, [sp, #0]
 800191a:	460b      	mov	r3, r1
 800191c:	490c      	ldr	r1, [pc, #48]	; (8001950 <checkBattery+0x20c>)
 800191e:	480d      	ldr	r0, [pc, #52]	; (8001954 <checkBattery+0x210>)
 8001920:	f7fe fe77 	bl	8000612 <ILI9341_DrawText>
	}
}
 8001924:	bf00      	nop
 8001926:	3704      	adds	r7, #4
 8001928:	46bd      	mov	sp, r7
 800192a:	bd90      	pop	{r4, r7, pc}
 800192c:	200000f4 	.word	0x200000f4
 8001930:	200000a0 	.word	0x200000a0
 8001934:	20000008 	.word	0x20000008
 8001938:	20000004 	.word	0x20000004
 800193c:	200000a2 	.word	0x200000a2
 8001940:	20000124 	.word	0x20000124
 8001944:	08005b54 	.word	0x08005b54
 8001948:	200000a8 	.word	0x200000a8
 800194c:	20000150 	.word	0x20000150
 8001950:	08005bb4 	.word	0x08005bb4
 8001954:	08005b58 	.word	0x08005b58

08001958 <clock>:
void clock()
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af02      	add	r7, sp, #8
	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); // RTC_FORMAT_BIN , RTC_FORMAT_BCD
 800195e:	2200      	movs	r2, #0
 8001960:	4938      	ldr	r1, [pc, #224]	; (8001a44 <clock+0xec>)
 8001962:	4839      	ldr	r0, [pc, #228]	; (8001a48 <clock+0xf0>)
 8001964:	f002 f924 	bl	8003bb0 <HAL_RTC_GetTime>
	 if(sTime.Minutes<10){
 8001968:	4b36      	ldr	r3, [pc, #216]	; (8001a44 <clock+0xec>)
 800196a:	785b      	ldrb	r3, [r3, #1]
 800196c:	2b09      	cmp	r3, #9
 800196e:	d80f      	bhi.n	8001990 <clock+0x38>
		 snprintf(trans_str, 62, "%d:0%d:%d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001970:	4b34      	ldr	r3, [pc, #208]	; (8001a44 <clock+0xec>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	4619      	mov	r1, r3
 8001976:	4b33      	ldr	r3, [pc, #204]	; (8001a44 <clock+0xec>)
 8001978:	785b      	ldrb	r3, [r3, #1]
 800197a:	461a      	mov	r2, r3
 800197c:	4b31      	ldr	r3, [pc, #196]	; (8001a44 <clock+0xec>)
 800197e:	789b      	ldrb	r3, [r3, #2]
 8001980:	9301      	str	r3, [sp, #4]
 8001982:	9200      	str	r2, [sp, #0]
 8001984:	460b      	mov	r3, r1
 8001986:	4a31      	ldr	r2, [pc, #196]	; (8001a4c <clock+0xf4>)
 8001988:	213e      	movs	r1, #62	; 0x3e
 800198a:	4831      	ldr	r0, [pc, #196]	; (8001a50 <clock+0xf8>)
 800198c:	f003 fca2 	bl	80052d4 <sniprintf>
	 }
	 if(sTime.Seconds<10){
 8001990:	4b2c      	ldr	r3, [pc, #176]	; (8001a44 <clock+0xec>)
 8001992:	789b      	ldrb	r3, [r3, #2]
 8001994:	2b09      	cmp	r3, #9
 8001996:	d80f      	bhi.n	80019b8 <clock+0x60>
		 snprintf(trans_str, 62, "%d:%d:0%d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001998:	4b2a      	ldr	r3, [pc, #168]	; (8001a44 <clock+0xec>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	4619      	mov	r1, r3
 800199e:	4b29      	ldr	r3, [pc, #164]	; (8001a44 <clock+0xec>)
 80019a0:	785b      	ldrb	r3, [r3, #1]
 80019a2:	461a      	mov	r2, r3
 80019a4:	4b27      	ldr	r3, [pc, #156]	; (8001a44 <clock+0xec>)
 80019a6:	789b      	ldrb	r3, [r3, #2]
 80019a8:	9301      	str	r3, [sp, #4]
 80019aa:	9200      	str	r2, [sp, #0]
 80019ac:	460b      	mov	r3, r1
 80019ae:	4a29      	ldr	r2, [pc, #164]	; (8001a54 <clock+0xfc>)
 80019b0:	213e      	movs	r1, #62	; 0x3e
 80019b2:	4827      	ldr	r0, [pc, #156]	; (8001a50 <clock+0xf8>)
 80019b4:	f003 fc8e 	bl	80052d4 <sniprintf>
		 }

	 if(sTime.Hours<10){
 80019b8:	4b22      	ldr	r3, [pc, #136]	; (8001a44 <clock+0xec>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b09      	cmp	r3, #9
 80019be:	d80f      	bhi.n	80019e0 <clock+0x88>
		 snprintf(trans_str, 62, "0%d:%d:%d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
 80019c0:	4b20      	ldr	r3, [pc, #128]	; (8001a44 <clock+0xec>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	4619      	mov	r1, r3
 80019c6:	4b1f      	ldr	r3, [pc, #124]	; (8001a44 <clock+0xec>)
 80019c8:	785b      	ldrb	r3, [r3, #1]
 80019ca:	461a      	mov	r2, r3
 80019cc:	4b1d      	ldr	r3, [pc, #116]	; (8001a44 <clock+0xec>)
 80019ce:	789b      	ldrb	r3, [r3, #2]
 80019d0:	9301      	str	r3, [sp, #4]
 80019d2:	9200      	str	r2, [sp, #0]
 80019d4:	460b      	mov	r3, r1
 80019d6:	4a20      	ldr	r2, [pc, #128]	; (8001a58 <clock+0x100>)
 80019d8:	213e      	movs	r1, #62	; 0x3e
 80019da:	481d      	ldr	r0, [pc, #116]	; (8001a50 <clock+0xf8>)
 80019dc:	f003 fc7a 	bl	80052d4 <sniprintf>
			 }

	 if((sTime.Hours<10)&&(sTime.Minutes<10)){
 80019e0:	4b18      	ldr	r3, [pc, #96]	; (8001a44 <clock+0xec>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b09      	cmp	r3, #9
 80019e6:	d813      	bhi.n	8001a10 <clock+0xb8>
 80019e8:	4b16      	ldr	r3, [pc, #88]	; (8001a44 <clock+0xec>)
 80019ea:	785b      	ldrb	r3, [r3, #1]
 80019ec:	2b09      	cmp	r3, #9
 80019ee:	d80f      	bhi.n	8001a10 <clock+0xb8>
	 		 snprintf(trans_str, 62, "0%d:0%d:%d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
 80019f0:	4b14      	ldr	r3, [pc, #80]	; (8001a44 <clock+0xec>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	4619      	mov	r1, r3
 80019f6:	4b13      	ldr	r3, [pc, #76]	; (8001a44 <clock+0xec>)
 80019f8:	785b      	ldrb	r3, [r3, #1]
 80019fa:	461a      	mov	r2, r3
 80019fc:	4b11      	ldr	r3, [pc, #68]	; (8001a44 <clock+0xec>)
 80019fe:	789b      	ldrb	r3, [r3, #2]
 8001a00:	9301      	str	r3, [sp, #4]
 8001a02:	9200      	str	r2, [sp, #0]
 8001a04:	460b      	mov	r3, r1
 8001a06:	4a15      	ldr	r2, [pc, #84]	; (8001a5c <clock+0x104>)
 8001a08:	213e      	movs	r1, #62	; 0x3e
 8001a0a:	4811      	ldr	r0, [pc, #68]	; (8001a50 <clock+0xf8>)
 8001a0c:	f003 fc62 	bl	80052d4 <sniprintf>
	 			 }
		         //snprintf(trans_str, 62, "%d:%d:%d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
		         //ILI9341_DrawText(trans_str, 10, 10, WHITE, 2, BLACK);
		         if(tempClock!=sTime.Seconds){
 8001a10:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <clock+0xec>)
 8001a12:	789b      	ldrb	r3, [r3, #2]
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	4b12      	ldr	r3, [pc, #72]	; (8001a60 <clock+0x108>)
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d00f      	beq.n	8001a3e <clock+0xe6>
		        	 tempClock=sTime.Seconds;
 8001a1e:	4b09      	ldr	r3, [pc, #36]	; (8001a44 <clock+0xec>)
 8001a20:	789b      	ldrb	r3, [r3, #2]
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	4b0e      	ldr	r3, [pc, #56]	; (8001a60 <clock+0x108>)
 8001a26:	801a      	strh	r2, [r3, #0]
		        	 ILI9341_DrawText(trans_str, FONT4, 0, 0, WHITE, BLACK);}
 8001a28:	2300      	movs	r3, #0
 8001a2a:	9301      	str	r3, [sp, #4]
 8001a2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a30:	9300      	str	r3, [sp, #0]
 8001a32:	2300      	movs	r3, #0
 8001a34:	2200      	movs	r2, #0
 8001a36:	490b      	ldr	r1, [pc, #44]	; (8001a64 <clock+0x10c>)
 8001a38:	4805      	ldr	r0, [pc, #20]	; (8001a50 <clock+0xf8>)
 8001a3a:	f7fe fdea 	bl	8000612 <ILI9341_DrawText>
		         }
		        //  HAL_RTC_GetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN);
		       //  snprintf(trans_str, 63, "Date %d-%d-20%d\n", DateToUpdate.Date, DateToUpdate.Month, DateToUpdate.Year);
		       //  ILI9341_Draw_Text(trans_str, 10, 30, WHITE, 2, BLACK);
		         //HAL_Delay(1000);
}
 8001a3e:	bf00      	nop
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	2000009c 	.word	0x2000009c
 8001a48:	20000154 	.word	0x20000154
 8001a4c:	08005b5c 	.word	0x08005b5c
 8001a50:	200000a8 	.word	0x200000a8
 8001a54:	08005b68 	.word	0x08005b68
 8001a58:	08005b74 	.word	0x08005b74
 8001a5c:	08005b80 	.word	0x08005b80
 8001a60:	20000152 	.word	0x20000152
 8001a64:	08006518 	.word	0x08006518

08001a68 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	4a07      	ldr	r2, [pc, #28]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d105      	bne.n	8001a84 <HAL_TIM_PeriodElapsedCallback+0x1c>
		timer1_counter++;
 8001a78:	4b06      	ldr	r3, [pc, #24]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001a7a:	881b      	ldrh	r3, [r3, #0]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	b29a      	uxth	r2, r3
 8001a80:	4b04      	ldr	r3, [pc, #16]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001a82:	801a      	strh	r2, [r3, #0]
		//ILI9341_DrawBigNumber("1", BIGFONT,10, 150, WHITE, BLACK);
	}
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bc80      	pop	{r7}
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	200001c0 	.word	0x200001c0
 8001a94:	20000126 	.word	0x20000126

08001a98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a9c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a9e:	e7fe      	b.n	8001a9e <Error_Handler+0x6>

08001aa0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 8001aa6:	1d3b      	adds	r3, r7, #4
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	460a      	mov	r2, r1
 8001aac:	801a      	strh	r2, [r3, #0]
 8001aae:	460a      	mov	r2, r1
 8001ab0:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001ab6:	4b1d      	ldr	r3, [pc, #116]	; (8001b2c <MX_RTC_Init+0x8c>)
 8001ab8:	4a1d      	ldr	r2, [pc, #116]	; (8001b30 <MX_RTC_Init+0x90>)
 8001aba:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001abc:	4b1b      	ldr	r3, [pc, #108]	; (8001b2c <MX_RTC_Init+0x8c>)
 8001abe:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac2:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8001ac4:	4b19      	ldr	r3, [pc, #100]	; (8001b2c <MX_RTC_Init+0x8c>)
 8001ac6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001aca:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001acc:	4817      	ldr	r0, [pc, #92]	; (8001b2c <MX_RTC_Init+0x8c>)
 8001ace:	f001 ff41 	bl	8003954 <HAL_RTC_Init>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8001ad8:	f7ff ffde 	bl	8001a98 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001adc:	2300      	movs	r3, #0
 8001ade:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001ae8:	1d3b      	adds	r3, r7, #4
 8001aea:	2201      	movs	r2, #1
 8001aec:	4619      	mov	r1, r3
 8001aee:	480f      	ldr	r0, [pc, #60]	; (8001b2c <MX_RTC_Init+0x8c>)
 8001af0:	f001 ffc6 	bl	8003a80 <HAL_RTC_SetTime>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8001afa:	f7ff ffcd 	bl	8001a98 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001afe:	2301      	movs	r3, #1
 8001b00:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001b02:	2301      	movs	r3, #1
 8001b04:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8001b06:	2301      	movs	r3, #1
 8001b08:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001b0e:	463b      	mov	r3, r7
 8001b10:	2201      	movs	r2, #1
 8001b12:	4619      	mov	r1, r3
 8001b14:	4805      	ldr	r0, [pc, #20]	; (8001b2c <MX_RTC_Init+0x8c>)
 8001b16:	f002 f923 	bl	8003d60 <HAL_RTC_SetDate>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8001b20:	f7ff ffba 	bl	8001a98 <Error_Handler>
  }

}
 8001b24:	bf00      	nop
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	20000154 	.word	0x20000154
 8001b30:	40002800 	.word	0x40002800

08001b34 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a0b      	ldr	r2, [pc, #44]	; (8001b70 <HAL_RTC_MspInit+0x3c>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d110      	bne.n	8001b68 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001b46:	f001 f96b 	bl	8002e20 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001b4a:	4b0a      	ldr	r3, [pc, #40]	; (8001b74 <HAL_RTC_MspInit+0x40>)
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	4a09      	ldr	r2, [pc, #36]	; (8001b74 <HAL_RTC_MspInit+0x40>)
 8001b50:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001b54:	61d3      	str	r3, [r2, #28]
 8001b56:	4b07      	ldr	r3, [pc, #28]	; (8001b74 <HAL_RTC_MspInit+0x40>)
 8001b58:	69db      	ldr	r3, [r3, #28]
 8001b5a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001b62:	4b05      	ldr	r3, [pc, #20]	; (8001b78 <HAL_RTC_MspInit+0x44>)
 8001b64:	2201      	movs	r2, #1
 8001b66:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001b68:	bf00      	nop
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40002800 	.word	0x40002800
 8001b74:	40021000 	.word	0x40021000
 8001b78:	4242043c 	.word	0x4242043c

08001b7c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001b80:	4b17      	ldr	r3, [pc, #92]	; (8001be0 <MX_SPI2_Init+0x64>)
 8001b82:	4a18      	ldr	r2, [pc, #96]	; (8001be4 <MX_SPI2_Init+0x68>)
 8001b84:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001b86:	4b16      	ldr	r3, [pc, #88]	; (8001be0 <MX_SPI2_Init+0x64>)
 8001b88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b8c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001b8e:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <MX_SPI2_Init+0x64>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b94:	4b12      	ldr	r3, [pc, #72]	; (8001be0 <MX_SPI2_Init+0x64>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b9a:	4b11      	ldr	r3, [pc, #68]	; (8001be0 <MX_SPI2_Init+0x64>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ba0:	4b0f      	ldr	r3, [pc, #60]	; (8001be0 <MX_SPI2_Init+0x64>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001ba6:	4b0e      	ldr	r3, [pc, #56]	; (8001be0 <MX_SPI2_Init+0x64>)
 8001ba8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bac:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001bae:	4b0c      	ldr	r3, [pc, #48]	; (8001be0 <MX_SPI2_Init+0x64>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bb4:	4b0a      	ldr	r3, [pc, #40]	; (8001be0 <MX_SPI2_Init+0x64>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bba:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <MX_SPI2_Init+0x64>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bc0:	4b07      	ldr	r3, [pc, #28]	; (8001be0 <MX_SPI2_Init+0x64>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001bc6:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <MX_SPI2_Init+0x64>)
 8001bc8:	220a      	movs	r2, #10
 8001bca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001bcc:	4804      	ldr	r0, [pc, #16]	; (8001be0 <MX_SPI2_Init+0x64>)
 8001bce:	f002 fc1f 	bl	8004410 <HAL_SPI_Init>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001bd8:	f7ff ff5e 	bl	8001a98 <Error_Handler>
  }

}
 8001bdc:	bf00      	nop
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20000168 	.word	0x20000168
 8001be4:	40003800 	.word	0x40003800

08001be8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b088      	sub	sp, #32
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 0310 	add.w	r3, r7, #16
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a16      	ldr	r2, [pc, #88]	; (8001c5c <HAL_SPI_MspInit+0x74>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d124      	bne.n	8001c52 <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001c08:	4b15      	ldr	r3, [pc, #84]	; (8001c60 <HAL_SPI_MspInit+0x78>)
 8001c0a:	69db      	ldr	r3, [r3, #28]
 8001c0c:	4a14      	ldr	r2, [pc, #80]	; (8001c60 <HAL_SPI_MspInit+0x78>)
 8001c0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c12:	61d3      	str	r3, [r2, #28]
 8001c14:	4b12      	ldr	r3, [pc, #72]	; (8001c60 <HAL_SPI_MspInit+0x78>)
 8001c16:	69db      	ldr	r3, [r3, #28]
 8001c18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c20:	4b0f      	ldr	r3, [pc, #60]	; (8001c60 <HAL_SPI_MspInit+0x78>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	4a0e      	ldr	r2, [pc, #56]	; (8001c60 <HAL_SPI_MspInit+0x78>)
 8001c26:	f043 0308 	orr.w	r3, r3, #8
 8001c2a:	6193      	str	r3, [r2, #24]
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	; (8001c60 <HAL_SPI_MspInit+0x78>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	f003 0308 	and.w	r3, r3, #8
 8001c34:	60bb      	str	r3, [r7, #8]
 8001c36:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001c38:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001c3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c42:	2303      	movs	r3, #3
 8001c44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c46:	f107 0310 	add.w	r3, r7, #16
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4805      	ldr	r0, [pc, #20]	; (8001c64 <HAL_SPI_MspInit+0x7c>)
 8001c4e:	f000 ff5d 	bl	8002b0c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001c52:	bf00      	nop
 8001c54:	3720      	adds	r7, #32
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40003800 	.word	0x40003800
 8001c60:	40021000 	.word	0x40021000
 8001c64:	40010c00 	.word	0x40010c00

08001c68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c6e:	4b15      	ldr	r3, [pc, #84]	; (8001cc4 <HAL_MspInit+0x5c>)
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	4a14      	ldr	r2, [pc, #80]	; (8001cc4 <HAL_MspInit+0x5c>)
 8001c74:	f043 0301 	orr.w	r3, r3, #1
 8001c78:	6193      	str	r3, [r2, #24]
 8001c7a:	4b12      	ldr	r3, [pc, #72]	; (8001cc4 <HAL_MspInit+0x5c>)
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	60bb      	str	r3, [r7, #8]
 8001c84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c86:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <HAL_MspInit+0x5c>)
 8001c88:	69db      	ldr	r3, [r3, #28]
 8001c8a:	4a0e      	ldr	r2, [pc, #56]	; (8001cc4 <HAL_MspInit+0x5c>)
 8001c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c90:	61d3      	str	r3, [r2, #28]
 8001c92:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <HAL_MspInit+0x5c>)
 8001c94:	69db      	ldr	r3, [r3, #28]
 8001c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c9a:	607b      	str	r3, [r7, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	; (8001cc8 <HAL_MspInit+0x60>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	4a04      	ldr	r2, [pc, #16]	; (8001cc8 <HAL_MspInit+0x60>)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	3714      	adds	r7, #20
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bc80      	pop	{r7}
 8001cc2:	4770      	bx	lr
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	40010000 	.word	0x40010000

08001ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cd0:	e7fe      	b.n	8001cd0 <NMI_Handler+0x4>

08001cd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cd6:	e7fe      	b.n	8001cd6 <HardFault_Handler+0x4>

08001cd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cdc:	e7fe      	b.n	8001cdc <MemManage_Handler+0x4>

08001cde <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ce2:	e7fe      	b.n	8001ce2 <BusFault_Handler+0x4>

08001ce4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce8:	e7fe      	b.n	8001ce8 <UsageFault_Handler+0x4>

08001cea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bc80      	pop	{r7}
 8001cf4:	4770      	bx	lr

08001cf6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr

08001d02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d02:	b480      	push	{r7}
 8001d04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr

08001d0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d12:	f000 f99f 	bl	8002054 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}
	...

08001d1c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d20:	4802      	ldr	r0, [pc, #8]	; (8001d2c <TIM1_UP_IRQHandler+0x10>)
 8001d22:	f002 fe7d 	bl	8004a20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	200001c0 	.word	0x200001c0

08001d30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d38:	4a14      	ldr	r2, [pc, #80]	; (8001d8c <_sbrk+0x5c>)
 8001d3a:	4b15      	ldr	r3, [pc, #84]	; (8001d90 <_sbrk+0x60>)
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d44:	4b13      	ldr	r3, [pc, #76]	; (8001d94 <_sbrk+0x64>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d102      	bne.n	8001d52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d4c:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <_sbrk+0x64>)
 8001d4e:	4a12      	ldr	r2, [pc, #72]	; (8001d98 <_sbrk+0x68>)
 8001d50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d52:	4b10      	ldr	r3, [pc, #64]	; (8001d94 <_sbrk+0x64>)
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4413      	add	r3, r2
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d207      	bcs.n	8001d70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d60:	f003 fa86 	bl	8005270 <__errno>
 8001d64:	4602      	mov	r2, r0
 8001d66:	230c      	movs	r3, #12
 8001d68:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d6e:	e009      	b.n	8001d84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d70:	4b08      	ldr	r3, [pc, #32]	; (8001d94 <_sbrk+0x64>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d76:	4b07      	ldr	r3, [pc, #28]	; (8001d94 <_sbrk+0x64>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	4a05      	ldr	r2, [pc, #20]	; (8001d94 <_sbrk+0x64>)
 8001d80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d82:	68fb      	ldr	r3, [r7, #12]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3718      	adds	r7, #24
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	20005000 	.word	0x20005000
 8001d90:	00000400 	.word	0x00000400
 8001d94:	200000e8 	.word	0x200000e8
 8001d98:	20000250 	.word	0x20000250

08001d9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bc80      	pop	{r7}
 8001da6:	4770      	bx	lr

08001da8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dae:	f107 0308 	add.w	r3, r7, #8
 8001db2:	2200      	movs	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	605a      	str	r2, [r3, #4]
 8001db8:	609a      	str	r2, [r3, #8]
 8001dba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dbc:	463b      	mov	r3, r7
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8001dc4:	4b1e      	ldr	r3, [pc, #120]	; (8001e40 <MX_TIM1_Init+0x98>)
 8001dc6:	4a1f      	ldr	r2, [pc, #124]	; (8001e44 <MX_TIM1_Init+0x9c>)
 8001dc8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 24;
 8001dca:	4b1d      	ldr	r3, [pc, #116]	; (8001e40 <MX_TIM1_Init+0x98>)
 8001dcc:	2218      	movs	r2, #24
 8001dce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd0:	4b1b      	ldr	r3, [pc, #108]	; (8001e40 <MX_TIM1_Init+0x98>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3000;
 8001dd6:	4b1a      	ldr	r3, [pc, #104]	; (8001e40 <MX_TIM1_Init+0x98>)
 8001dd8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001ddc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dde:	4b18      	ldr	r3, [pc, #96]	; (8001e40 <MX_TIM1_Init+0x98>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001de4:	4b16      	ldr	r3, [pc, #88]	; (8001e40 <MX_TIM1_Init+0x98>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dea:	4b15      	ldr	r3, [pc, #84]	; (8001e40 <MX_TIM1_Init+0x98>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001df0:	4813      	ldr	r0, [pc, #76]	; (8001e40 <MX_TIM1_Init+0x98>)
 8001df2:	f002 fd73 	bl	80048dc <HAL_TIM_Base_Init>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001dfc:	f7ff fe4c 	bl	8001a98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e06:	f107 0308 	add.w	r3, r7, #8
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	480c      	ldr	r0, [pc, #48]	; (8001e40 <MX_TIM1_Init+0x98>)
 8001e0e:	f002 ff0f 	bl	8004c30 <HAL_TIM_ConfigClockSource>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001e18:	f7ff fe3e 	bl	8001a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e20:	2300      	movs	r3, #0
 8001e22:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e24:	463b      	mov	r3, r7
 8001e26:	4619      	mov	r1, r3
 8001e28:	4805      	ldr	r0, [pc, #20]	; (8001e40 <MX_TIM1_Init+0x98>)
 8001e2a:	f003 f8d5 	bl	8004fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001e34:	f7ff fe30 	bl	8001a98 <Error_Handler>
  }

}
 8001e38:	bf00      	nop
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	200001c0 	.word	0x200001c0
 8001e44:	40012c00 	.word	0x40012c00

08001e48 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a0d      	ldr	r2, [pc, #52]	; (8001e8c <HAL_TIM_Base_MspInit+0x44>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d113      	bne.n	8001e82 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e5a:	4b0d      	ldr	r3, [pc, #52]	; (8001e90 <HAL_TIM_Base_MspInit+0x48>)
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	4a0c      	ldr	r2, [pc, #48]	; (8001e90 <HAL_TIM_Base_MspInit+0x48>)
 8001e60:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e64:	6193      	str	r3, [r2, #24]
 8001e66:	4b0a      	ldr	r3, [pc, #40]	; (8001e90 <HAL_TIM_Base_MspInit+0x48>)
 8001e68:	699b      	ldr	r3, [r3, #24]
 8001e6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e6e:	60fb      	str	r3, [r7, #12]
 8001e70:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001e72:	2200      	movs	r2, #0
 8001e74:	2100      	movs	r1, #0
 8001e76:	2019      	movs	r0, #25
 8001e78:	f000 fe11 	bl	8002a9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001e7c:	2019      	movs	r0, #25
 8001e7e:	f000 fe2a 	bl	8002ad6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40012c00 	.word	0x40012c00
 8001e90:	40021000 	.word	0x40021000

08001e94 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001e98:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <MX_USART2_UART_Init+0x4c>)
 8001e9a:	4a12      	ldr	r2, [pc, #72]	; (8001ee4 <MX_USART2_UART_Init+0x50>)
 8001e9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e9e:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <MX_USART2_UART_Init+0x4c>)
 8001ea0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ea4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ea6:	4b0e      	ldr	r3, [pc, #56]	; (8001ee0 <MX_USART2_UART_Init+0x4c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001eac:	4b0c      	ldr	r3, [pc, #48]	; (8001ee0 <MX_USART2_UART_Init+0x4c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001eb2:	4b0b      	ldr	r3, [pc, #44]	; (8001ee0 <MX_USART2_UART_Init+0x4c>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001eb8:	4b09      	ldr	r3, [pc, #36]	; (8001ee0 <MX_USART2_UART_Init+0x4c>)
 8001eba:	220c      	movs	r2, #12
 8001ebc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ebe:	4b08      	ldr	r3, [pc, #32]	; (8001ee0 <MX_USART2_UART_Init+0x4c>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ec4:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <MX_USART2_UART_Init+0x4c>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001eca:	4805      	ldr	r0, [pc, #20]	; (8001ee0 <MX_USART2_UART_Init+0x4c>)
 8001ecc:	f003 f8f4 	bl	80050b8 <HAL_UART_Init>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ed6:	f7ff fddf 	bl	8001a98 <Error_Handler>
  }

}
 8001eda:	bf00      	nop
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000208 	.word	0x20000208
 8001ee4:	40004400 	.word	0x40004400

08001ee8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b088      	sub	sp, #32
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef0:	f107 0310 	add.w	r3, r7, #16
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	605a      	str	r2, [r3, #4]
 8001efa:	609a      	str	r2, [r3, #8]
 8001efc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a1b      	ldr	r2, [pc, #108]	; (8001f70 <HAL_UART_MspInit+0x88>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d12f      	bne.n	8001f68 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f08:	4b1a      	ldr	r3, [pc, #104]	; (8001f74 <HAL_UART_MspInit+0x8c>)
 8001f0a:	69db      	ldr	r3, [r3, #28]
 8001f0c:	4a19      	ldr	r2, [pc, #100]	; (8001f74 <HAL_UART_MspInit+0x8c>)
 8001f0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f12:	61d3      	str	r3, [r2, #28]
 8001f14:	4b17      	ldr	r3, [pc, #92]	; (8001f74 <HAL_UART_MspInit+0x8c>)
 8001f16:	69db      	ldr	r3, [r3, #28]
 8001f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f20:	4b14      	ldr	r3, [pc, #80]	; (8001f74 <HAL_UART_MspInit+0x8c>)
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	4a13      	ldr	r2, [pc, #76]	; (8001f74 <HAL_UART_MspInit+0x8c>)
 8001f26:	f043 0304 	orr.w	r3, r3, #4
 8001f2a:	6193      	str	r3, [r2, #24]
 8001f2c:	4b11      	ldr	r3, [pc, #68]	; (8001f74 <HAL_UART_MspInit+0x8c>)
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	60bb      	str	r3, [r7, #8]
 8001f36:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001f38:	2304      	movs	r3, #4
 8001f3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f40:	2303      	movs	r3, #3
 8001f42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f44:	f107 0310 	add.w	r3, r7, #16
 8001f48:	4619      	mov	r1, r3
 8001f4a:	480b      	ldr	r0, [pc, #44]	; (8001f78 <HAL_UART_MspInit+0x90>)
 8001f4c:	f000 fdde 	bl	8002b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001f50:	2308      	movs	r3, #8
 8001f52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f54:	2300      	movs	r3, #0
 8001f56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f5c:	f107 0310 	add.w	r3, r7, #16
 8001f60:	4619      	mov	r1, r3
 8001f62:	4805      	ldr	r0, [pc, #20]	; (8001f78 <HAL_UART_MspInit+0x90>)
 8001f64:	f000 fdd2 	bl	8002b0c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f68:	bf00      	nop
 8001f6a:	3720      	adds	r7, #32
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	40004400 	.word	0x40004400
 8001f74:	40021000 	.word	0x40021000
 8001f78:	40010800 	.word	0x40010800

08001f7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001f7c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001f7e:	e003      	b.n	8001f88 <LoopCopyDataInit>

08001f80 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001f80:	4b0b      	ldr	r3, [pc, #44]	; (8001fb0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001f82:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001f84:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001f86:	3104      	adds	r1, #4

08001f88 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001f88:	480a      	ldr	r0, [pc, #40]	; (8001fb4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001f8a:	4b0b      	ldr	r3, [pc, #44]	; (8001fb8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001f8c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001f8e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001f90:	d3f6      	bcc.n	8001f80 <CopyDataInit>
  ldr r2, =_sbss
 8001f92:	4a0a      	ldr	r2, [pc, #40]	; (8001fbc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001f94:	e002      	b.n	8001f9c <LoopFillZerobss>

08001f96 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001f96:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001f98:	f842 3b04 	str.w	r3, [r2], #4

08001f9c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001f9c:	4b08      	ldr	r3, [pc, #32]	; (8001fc0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001f9e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001fa0:	d3f9      	bcc.n	8001f96 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001fa2:	f7ff fefb 	bl	8001d9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fa6:	f003 f969 	bl	800527c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001faa:	f7ff fa83 	bl	80014b4 <main>
  bx lr
 8001fae:	4770      	bx	lr
  ldr r3, =_sidata
 8001fb0:	08008950 	.word	0x08008950
  ldr r0, =_sdata
 8001fb4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001fb8:	2000007c 	.word	0x2000007c
  ldr r2, =_sbss
 8001fbc:	2000007c 	.word	0x2000007c
  ldr r3, = _ebss
 8001fc0:	20000250 	.word	0x20000250

08001fc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fc4:	e7fe      	b.n	8001fc4 <ADC1_2_IRQHandler>
	...

08001fc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fcc:	4b08      	ldr	r3, [pc, #32]	; (8001ff0 <HAL_Init+0x28>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a07      	ldr	r2, [pc, #28]	; (8001ff0 <HAL_Init+0x28>)
 8001fd2:	f043 0310 	orr.w	r3, r3, #16
 8001fd6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fd8:	2003      	movs	r0, #3
 8001fda:	f000 fd55 	bl	8002a88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fde:	2000      	movs	r0, #0
 8001fe0:	f000 f808 	bl	8001ff4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fe4:	f7ff fe40 	bl	8001c68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40022000 	.word	0x40022000

08001ff4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ffc:	4b12      	ldr	r3, [pc, #72]	; (8002048 <HAL_InitTick+0x54>)
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	4b12      	ldr	r3, [pc, #72]	; (800204c <HAL_InitTick+0x58>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	4619      	mov	r1, r3
 8002006:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800200a:	fbb3 f3f1 	udiv	r3, r3, r1
 800200e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002012:	4618      	mov	r0, r3
 8002014:	f000 fd6d 	bl	8002af2 <HAL_SYSTICK_Config>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e00e      	b.n	8002040 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b0f      	cmp	r3, #15
 8002026:	d80a      	bhi.n	800203e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002028:	2200      	movs	r2, #0
 800202a:	6879      	ldr	r1, [r7, #4]
 800202c:	f04f 30ff 	mov.w	r0, #4294967295
 8002030:	f000 fd35 	bl	8002a9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002034:	4a06      	ldr	r2, [pc, #24]	; (8002050 <HAL_InitTick+0x5c>)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800203a:	2300      	movs	r3, #0
 800203c:	e000      	b.n	8002040 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
}
 8002040:	4618      	mov	r0, r3
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	2000000c 	.word	0x2000000c
 800204c:	20000014 	.word	0x20000014
 8002050:	20000010 	.word	0x20000010

08002054 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002058:	4b05      	ldr	r3, [pc, #20]	; (8002070 <HAL_IncTick+0x1c>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	461a      	mov	r2, r3
 800205e:	4b05      	ldr	r3, [pc, #20]	; (8002074 <HAL_IncTick+0x20>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4413      	add	r3, r2
 8002064:	4a03      	ldr	r2, [pc, #12]	; (8002074 <HAL_IncTick+0x20>)
 8002066:	6013      	str	r3, [r2, #0]
}
 8002068:	bf00      	nop
 800206a:	46bd      	mov	sp, r7
 800206c:	bc80      	pop	{r7}
 800206e:	4770      	bx	lr
 8002070:	20000014 	.word	0x20000014
 8002074:	20000248 	.word	0x20000248

08002078 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return uwTick;
 800207c:	4b02      	ldr	r3, [pc, #8]	; (8002088 <HAL_GetTick+0x10>)
 800207e:	681b      	ldr	r3, [r3, #0]
}
 8002080:	4618      	mov	r0, r3
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr
 8002088:	20000248 	.word	0x20000248

0800208c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002094:	f7ff fff0 	bl	8002078 <HAL_GetTick>
 8002098:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020a4:	d005      	beq.n	80020b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020a6:	4b09      	ldr	r3, [pc, #36]	; (80020cc <HAL_Delay+0x40>)
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	461a      	mov	r2, r3
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	4413      	add	r3, r2
 80020b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020b2:	bf00      	nop
 80020b4:	f7ff ffe0 	bl	8002078 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d8f7      	bhi.n	80020b4 <HAL_Delay+0x28>
  {
  }
}
 80020c4:	bf00      	nop
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	20000014 	.word	0x20000014

080020d0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020d8:	2300      	movs	r3, #0
 80020da:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80020dc:	2300      	movs	r3, #0
 80020de:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80020e0:	2300      	movs	r3, #0
 80020e2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e0be      	b.n	8002270 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d109      	bne.n	8002114 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7ff f914 	bl	800133c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 fbb1 	bl	800287c <ADC_ConversionStop_Disable>
 800211a:	4603      	mov	r3, r0
 800211c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002122:	f003 0310 	and.w	r3, r3, #16
 8002126:	2b00      	cmp	r3, #0
 8002128:	f040 8099 	bne.w	800225e <HAL_ADC_Init+0x18e>
 800212c:	7dfb      	ldrb	r3, [r7, #23]
 800212e:	2b00      	cmp	r3, #0
 8002130:	f040 8095 	bne.w	800225e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002138:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800213c:	f023 0302 	bic.w	r3, r3, #2
 8002140:	f043 0202 	orr.w	r2, r3, #2
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002150:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	7b1b      	ldrb	r3, [r3, #12]
 8002156:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002158:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800215a:	68ba      	ldr	r2, [r7, #8]
 800215c:	4313      	orrs	r3, r2
 800215e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002168:	d003      	beq.n	8002172 <HAL_ADC_Init+0xa2>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d102      	bne.n	8002178 <HAL_ADC_Init+0xa8>
 8002172:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002176:	e000      	b.n	800217a <HAL_ADC_Init+0xaa>
 8002178:	2300      	movs	r3, #0
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	4313      	orrs	r3, r2
 800217e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	7d1b      	ldrb	r3, [r3, #20]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d119      	bne.n	80021bc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	7b1b      	ldrb	r3, [r3, #12]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d109      	bne.n	80021a4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	699b      	ldr	r3, [r3, #24]
 8002194:	3b01      	subs	r3, #1
 8002196:	035a      	lsls	r2, r3, #13
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	4313      	orrs	r3, r2
 800219c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021a0:	613b      	str	r3, [r7, #16]
 80021a2:	e00b      	b.n	80021bc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a8:	f043 0220 	orr.w	r2, r3, #32
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b4:	f043 0201 	orr.w	r2, r3, #1
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	4b28      	ldr	r3, [pc, #160]	; (8002278 <HAL_ADC_Init+0x1a8>)
 80021d8:	4013      	ands	r3, r2
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	6812      	ldr	r2, [r2, #0]
 80021de:	68b9      	ldr	r1, [r7, #8]
 80021e0:	430b      	orrs	r3, r1
 80021e2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021ec:	d003      	beq.n	80021f6 <HAL_ADC_Init+0x126>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d104      	bne.n	8002200 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	691b      	ldr	r3, [r3, #16]
 80021fa:	3b01      	subs	r3, #1
 80021fc:	051b      	lsls	r3, r3, #20
 80021fe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002206:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68fa      	ldr	r2, [r7, #12]
 8002210:	430a      	orrs	r2, r1
 8002212:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	689a      	ldr	r2, [r3, #8]
 800221a:	4b18      	ldr	r3, [pc, #96]	; (800227c <HAL_ADC_Init+0x1ac>)
 800221c:	4013      	ands	r3, r2
 800221e:	68ba      	ldr	r2, [r7, #8]
 8002220:	429a      	cmp	r2, r3
 8002222:	d10b      	bne.n	800223c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800222e:	f023 0303 	bic.w	r3, r3, #3
 8002232:	f043 0201 	orr.w	r2, r3, #1
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800223a:	e018      	b.n	800226e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002240:	f023 0312 	bic.w	r3, r3, #18
 8002244:	f043 0210 	orr.w	r2, r3, #16
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002250:	f043 0201 	orr.w	r2, r3, #1
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800225c:	e007      	b.n	800226e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002262:	f043 0210 	orr.w	r2, r3, #16
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800226e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002270:	4618      	mov	r0, r3
 8002272:	3718      	adds	r7, #24
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	ffe1f7fd 	.word	0xffe1f7fd
 800227c:	ff1f0efe 	.word	0xff1f0efe

08002280 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002288:	2300      	movs	r3, #0
 800228a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002292:	2b01      	cmp	r3, #1
 8002294:	d101      	bne.n	800229a <HAL_ADC_Start+0x1a>
 8002296:	2302      	movs	r3, #2
 8002298:	e098      	b.n	80023cc <HAL_ADC_Start+0x14c>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2201      	movs	r2, #1
 800229e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 fa98 	bl	80027d8 <ADC_Enable>
 80022a8:	4603      	mov	r3, r0
 80022aa:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80022ac:	7bfb      	ldrb	r3, [r7, #15]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	f040 8087 	bne.w	80023c2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022bc:	f023 0301 	bic.w	r3, r3, #1
 80022c0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a41      	ldr	r2, [pc, #260]	; (80023d4 <HAL_ADC_Start+0x154>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d105      	bne.n	80022de <HAL_ADC_Start+0x5e>
 80022d2:	4b41      	ldr	r3, [pc, #260]	; (80023d8 <HAL_ADC_Start+0x158>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d115      	bne.n	800230a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d026      	beq.n	8002346 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002300:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002308:	e01d      	b.n	8002346 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a2f      	ldr	r2, [pc, #188]	; (80023d8 <HAL_ADC_Start+0x158>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d004      	beq.n	800232a <HAL_ADC_Start+0xaa>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a2b      	ldr	r2, [pc, #172]	; (80023d4 <HAL_ADC_Start+0x154>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d10d      	bne.n	8002346 <HAL_ADC_Start+0xc6>
 800232a:	4b2b      	ldr	r3, [pc, #172]	; (80023d8 <HAL_ADC_Start+0x158>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002332:	2b00      	cmp	r3, #0
 8002334:	d007      	beq.n	8002346 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800233a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800233e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800234a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d006      	beq.n	8002360 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002356:	f023 0206 	bic.w	r2, r3, #6
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	62da      	str	r2, [r3, #44]	; 0x2c
 800235e:	e002      	b.n	8002366 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f06f 0202 	mvn.w	r2, #2
 8002376:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002382:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002386:	d113      	bne.n	80023b0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800238c:	4a11      	ldr	r2, [pc, #68]	; (80023d4 <HAL_ADC_Start+0x154>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d105      	bne.n	800239e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002392:	4b11      	ldr	r3, [pc, #68]	; (80023d8 <HAL_ADC_Start+0x158>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800239a:	2b00      	cmp	r3, #0
 800239c:	d108      	bne.n	80023b0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80023ac:	609a      	str	r2, [r3, #8]
 80023ae:	e00c      	b.n	80023ca <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	e003      	b.n	80023ca <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80023ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3710      	adds	r7, #16
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40012800 	.word	0x40012800
 80023d8:	40012400 	.word	0x40012400

080023dc <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80023dc:	b590      	push	{r4, r7, lr}
 80023de:	b087      	sub	sp, #28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80023e6:	2300      	movs	r3, #0
 80023e8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80023ee:	2300      	movs	r3, #0
 80023f0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80023f2:	f7ff fe41 	bl	8002078 <HAL_GetTick>
 80023f6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002402:	2b00      	cmp	r3, #0
 8002404:	d00b      	beq.n	800241e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800240a:	f043 0220 	orr.w	r2, r3, #32
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e0c8      	b.n	80025b0 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002428:	2b00      	cmp	r3, #0
 800242a:	d12a      	bne.n	8002482 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002432:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002436:	2b00      	cmp	r3, #0
 8002438:	d123      	bne.n	8002482 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800243a:	e01a      	b.n	8002472 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002442:	d016      	beq.n	8002472 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d007      	beq.n	800245a <HAL_ADC_PollForConversion+0x7e>
 800244a:	f7ff fe15 	bl	8002078 <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	429a      	cmp	r2, r3
 8002458:	d20b      	bcs.n	8002472 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800245e:	f043 0204 	orr.w	r2, r3, #4
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e09e      	b.n	80025b0 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0302 	and.w	r3, r3, #2
 800247c:	2b00      	cmp	r3, #0
 800247e:	d0dd      	beq.n	800243c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002480:	e06c      	b.n	800255c <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002482:	4b4d      	ldr	r3, [pc, #308]	; (80025b8 <HAL_ADC_PollForConversion+0x1dc>)
 8002484:	681c      	ldr	r4, [r3, #0]
 8002486:	2002      	movs	r0, #2
 8002488:	f001 f9a8 	bl	80037dc <HAL_RCCEx_GetPeriphCLKFreq>
 800248c:	4603      	mov	r3, r0
 800248e:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6919      	ldr	r1, [r3, #16]
 8002498:	4b48      	ldr	r3, [pc, #288]	; (80025bc <HAL_ADC_PollForConversion+0x1e0>)
 800249a:	400b      	ands	r3, r1
 800249c:	2b00      	cmp	r3, #0
 800249e:	d118      	bne.n	80024d2 <HAL_ADC_PollForConversion+0xf6>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68d9      	ldr	r1, [r3, #12]
 80024a6:	4b46      	ldr	r3, [pc, #280]	; (80025c0 <HAL_ADC_PollForConversion+0x1e4>)
 80024a8:	400b      	ands	r3, r1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d111      	bne.n	80024d2 <HAL_ADC_PollForConversion+0xf6>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	6919      	ldr	r1, [r3, #16]
 80024b4:	4b43      	ldr	r3, [pc, #268]	; (80025c4 <HAL_ADC_PollForConversion+0x1e8>)
 80024b6:	400b      	ands	r3, r1
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d108      	bne.n	80024ce <HAL_ADC_PollForConversion+0xf2>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	68d9      	ldr	r1, [r3, #12]
 80024c2:	4b41      	ldr	r3, [pc, #260]	; (80025c8 <HAL_ADC_PollForConversion+0x1ec>)
 80024c4:	400b      	ands	r3, r1
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d101      	bne.n	80024ce <HAL_ADC_PollForConversion+0xf2>
 80024ca:	2314      	movs	r3, #20
 80024cc:	e020      	b.n	8002510 <HAL_ADC_PollForConversion+0x134>
 80024ce:	2329      	movs	r3, #41	; 0x29
 80024d0:	e01e      	b.n	8002510 <HAL_ADC_PollForConversion+0x134>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	6919      	ldr	r1, [r3, #16]
 80024d8:	4b3a      	ldr	r3, [pc, #232]	; (80025c4 <HAL_ADC_PollForConversion+0x1e8>)
 80024da:	400b      	ands	r3, r1
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d106      	bne.n	80024ee <HAL_ADC_PollForConversion+0x112>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68d9      	ldr	r1, [r3, #12]
 80024e6:	4b38      	ldr	r3, [pc, #224]	; (80025c8 <HAL_ADC_PollForConversion+0x1ec>)
 80024e8:	400b      	ands	r3, r1
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d00d      	beq.n	800250a <HAL_ADC_PollForConversion+0x12e>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	6919      	ldr	r1, [r3, #16]
 80024f4:	4b35      	ldr	r3, [pc, #212]	; (80025cc <HAL_ADC_PollForConversion+0x1f0>)
 80024f6:	400b      	ands	r3, r1
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d108      	bne.n	800250e <HAL_ADC_PollForConversion+0x132>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	68d9      	ldr	r1, [r3, #12]
 8002502:	4b32      	ldr	r3, [pc, #200]	; (80025cc <HAL_ADC_PollForConversion+0x1f0>)
 8002504:	400b      	ands	r3, r1
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_ADC_PollForConversion+0x132>
 800250a:	2354      	movs	r3, #84	; 0x54
 800250c:	e000      	b.n	8002510 <HAL_ADC_PollForConversion+0x134>
 800250e:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002510:	fb02 f303 	mul.w	r3, r2, r3
 8002514:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002516:	e01d      	b.n	8002554 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800251e:	d016      	beq.n	800254e <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d007      	beq.n	8002536 <HAL_ADC_PollForConversion+0x15a>
 8002526:	f7ff fda7 	bl	8002078 <HAL_GetTick>
 800252a:	4602      	mov	r2, r0
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	683a      	ldr	r2, [r7, #0]
 8002532:	429a      	cmp	r2, r3
 8002534:	d20b      	bcs.n	800254e <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253a:	f043 0204 	orr.w	r2, r3, #4
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e030      	b.n	80025b0 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	3301      	adds	r3, #1
 8002552:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	693a      	ldr	r2, [r7, #16]
 8002558:	429a      	cmp	r2, r3
 800255a:	d8dd      	bhi.n	8002518 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f06f 0212 	mvn.w	r2, #18
 8002564:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800256a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800257c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002580:	d115      	bne.n	80025ae <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002586:	2b00      	cmp	r3, #0
 8002588:	d111      	bne.n	80025ae <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800258e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800259a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d105      	bne.n	80025ae <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a6:	f043 0201 	orr.w	r2, r3, #1
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	371c      	adds	r7, #28
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd90      	pop	{r4, r7, pc}
 80025b8:	2000000c 	.word	0x2000000c
 80025bc:	24924924 	.word	0x24924924
 80025c0:	00924924 	.word	0x00924924
 80025c4:	12492492 	.word	0x12492492
 80025c8:	00492492 	.word	0x00492492
 80025cc:	00249249 	.word	0x00249249

080025d0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80025de:	4618      	mov	r0, r3
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr

080025e8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025f2:	2300      	movs	r3, #0
 80025f4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80025f6:	2300      	movs	r3, #0
 80025f8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002600:	2b01      	cmp	r3, #1
 8002602:	d101      	bne.n	8002608 <HAL_ADC_ConfigChannel+0x20>
 8002604:	2302      	movs	r3, #2
 8002606:	e0dc      	b.n	80027c2 <HAL_ADC_ConfigChannel+0x1da>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	2b06      	cmp	r3, #6
 8002616:	d81c      	bhi.n	8002652 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685a      	ldr	r2, [r3, #4]
 8002622:	4613      	mov	r3, r2
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	4413      	add	r3, r2
 8002628:	3b05      	subs	r3, #5
 800262a:	221f      	movs	r2, #31
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	43db      	mvns	r3, r3
 8002632:	4019      	ands	r1, r3
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	6818      	ldr	r0, [r3, #0]
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685a      	ldr	r2, [r3, #4]
 800263c:	4613      	mov	r3, r2
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	4413      	add	r3, r2
 8002642:	3b05      	subs	r3, #5
 8002644:	fa00 f203 	lsl.w	r2, r0, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	430a      	orrs	r2, r1
 800264e:	635a      	str	r2, [r3, #52]	; 0x34
 8002650:	e03c      	b.n	80026cc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2b0c      	cmp	r3, #12
 8002658:	d81c      	bhi.n	8002694 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685a      	ldr	r2, [r3, #4]
 8002664:	4613      	mov	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4413      	add	r3, r2
 800266a:	3b23      	subs	r3, #35	; 0x23
 800266c:	221f      	movs	r2, #31
 800266e:	fa02 f303 	lsl.w	r3, r2, r3
 8002672:	43db      	mvns	r3, r3
 8002674:	4019      	ands	r1, r3
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	6818      	ldr	r0, [r3, #0]
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685a      	ldr	r2, [r3, #4]
 800267e:	4613      	mov	r3, r2
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	4413      	add	r3, r2
 8002684:	3b23      	subs	r3, #35	; 0x23
 8002686:	fa00 f203 	lsl.w	r2, r0, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	430a      	orrs	r2, r1
 8002690:	631a      	str	r2, [r3, #48]	; 0x30
 8002692:	e01b      	b.n	80026cc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	4613      	mov	r3, r2
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	4413      	add	r3, r2
 80026a4:	3b41      	subs	r3, #65	; 0x41
 80026a6:	221f      	movs	r2, #31
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43db      	mvns	r3, r3
 80026ae:	4019      	ands	r1, r3
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	6818      	ldr	r0, [r3, #0]
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685a      	ldr	r2, [r3, #4]
 80026b8:	4613      	mov	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	4413      	add	r3, r2
 80026be:	3b41      	subs	r3, #65	; 0x41
 80026c0:	fa00 f203 	lsl.w	r2, r0, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	430a      	orrs	r2, r1
 80026ca:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2b09      	cmp	r3, #9
 80026d2:	d91c      	bls.n	800270e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68d9      	ldr	r1, [r3, #12]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	4613      	mov	r3, r2
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	4413      	add	r3, r2
 80026e4:	3b1e      	subs	r3, #30
 80026e6:	2207      	movs	r2, #7
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43db      	mvns	r3, r3
 80026ee:	4019      	ands	r1, r3
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	6898      	ldr	r0, [r3, #8]
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	4613      	mov	r3, r2
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	4413      	add	r3, r2
 80026fe:	3b1e      	subs	r3, #30
 8002700:	fa00 f203 	lsl.w	r2, r0, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	60da      	str	r2, [r3, #12]
 800270c:	e019      	b.n	8002742 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6919      	ldr	r1, [r3, #16]
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	4613      	mov	r3, r2
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	4413      	add	r3, r2
 800271e:	2207      	movs	r2, #7
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	43db      	mvns	r3, r3
 8002726:	4019      	ands	r1, r3
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	6898      	ldr	r0, [r3, #8]
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	4613      	mov	r3, r2
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	4413      	add	r3, r2
 8002736:	fa00 f203 	lsl.w	r2, r0, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	430a      	orrs	r2, r1
 8002740:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2b10      	cmp	r3, #16
 8002748:	d003      	beq.n	8002752 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800274e:	2b11      	cmp	r3, #17
 8002750:	d132      	bne.n	80027b8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a1d      	ldr	r2, [pc, #116]	; (80027cc <HAL_ADC_ConfigChannel+0x1e4>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d125      	bne.n	80027a8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d126      	bne.n	80027b8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	689a      	ldr	r2, [r3, #8]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002778:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2b10      	cmp	r3, #16
 8002780:	d11a      	bne.n	80027b8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002782:	4b13      	ldr	r3, [pc, #76]	; (80027d0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a13      	ldr	r2, [pc, #76]	; (80027d4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002788:	fba2 2303 	umull	r2, r3, r2, r3
 800278c:	0c9a      	lsrs	r2, r3, #18
 800278e:	4613      	mov	r3, r2
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	4413      	add	r3, r2
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002798:	e002      	b.n	80027a0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	3b01      	subs	r3, #1
 800279e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1f9      	bne.n	800279a <HAL_ADC_ConfigChannel+0x1b2>
 80027a6:	e007      	b.n	80027b8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ac:	f043 0220 	orr.w	r2, r3, #32
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80027c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3714      	adds	r7, #20
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bc80      	pop	{r7}
 80027ca:	4770      	bx	lr
 80027cc:	40012400 	.word	0x40012400
 80027d0:	2000000c 	.word	0x2000000c
 80027d4:	431bde83 	.word	0x431bde83

080027d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027e0:	2300      	movs	r3, #0
 80027e2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d039      	beq.n	800286a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	689a      	ldr	r2, [r3, #8]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f042 0201 	orr.w	r2, r2, #1
 8002804:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002806:	4b1b      	ldr	r3, [pc, #108]	; (8002874 <ADC_Enable+0x9c>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a1b      	ldr	r2, [pc, #108]	; (8002878 <ADC_Enable+0xa0>)
 800280c:	fba2 2303 	umull	r2, r3, r2, r3
 8002810:	0c9b      	lsrs	r3, r3, #18
 8002812:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002814:	e002      	b.n	800281c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	3b01      	subs	r3, #1
 800281a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1f9      	bne.n	8002816 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002822:	f7ff fc29 	bl	8002078 <HAL_GetTick>
 8002826:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002828:	e018      	b.n	800285c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800282a:	f7ff fc25 	bl	8002078 <HAL_GetTick>
 800282e:	4602      	mov	r2, r0
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	2b02      	cmp	r3, #2
 8002836:	d911      	bls.n	800285c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800283c:	f043 0210 	orr.w	r2, r3, #16
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002848:	f043 0201 	orr.w	r2, r3, #1
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e007      	b.n	800286c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f003 0301 	and.w	r3, r3, #1
 8002866:	2b01      	cmp	r3, #1
 8002868:	d1df      	bne.n	800282a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800286a:	2300      	movs	r3, #0
}
 800286c:	4618      	mov	r0, r3
 800286e:	3710      	adds	r7, #16
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	2000000c 	.word	0x2000000c
 8002878:	431bde83 	.word	0x431bde83

0800287c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002884:	2300      	movs	r3, #0
 8002886:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b01      	cmp	r3, #1
 8002894:	d127      	bne.n	80028e6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f022 0201 	bic.w	r2, r2, #1
 80028a4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028a6:	f7ff fbe7 	bl	8002078 <HAL_GetTick>
 80028aa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80028ac:	e014      	b.n	80028d8 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80028ae:	f7ff fbe3 	bl	8002078 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	d90d      	bls.n	80028d8 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c0:	f043 0210 	orr.w	r2, r3, #16
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028cc:	f043 0201 	orr.w	r2, r3, #1
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e007      	b.n	80028e8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d0e3      	beq.n	80028ae <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b085      	sub	sp, #20
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002900:	4b0c      	ldr	r3, [pc, #48]	; (8002934 <__NVIC_SetPriorityGrouping+0x44>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002906:	68ba      	ldr	r2, [r7, #8]
 8002908:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800290c:	4013      	ands	r3, r2
 800290e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002918:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800291c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002922:	4a04      	ldr	r2, [pc, #16]	; (8002934 <__NVIC_SetPriorityGrouping+0x44>)
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	60d3      	str	r3, [r2, #12]
}
 8002928:	bf00      	nop
 800292a:	3714      	adds	r7, #20
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	e000ed00 	.word	0xe000ed00

08002938 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800293c:	4b04      	ldr	r3, [pc, #16]	; (8002950 <__NVIC_GetPriorityGrouping+0x18>)
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	0a1b      	lsrs	r3, r3, #8
 8002942:	f003 0307 	and.w	r3, r3, #7
}
 8002946:	4618      	mov	r0, r3
 8002948:	46bd      	mov	sp, r7
 800294a:	bc80      	pop	{r7}
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	e000ed00 	.word	0xe000ed00

08002954 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800295e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002962:	2b00      	cmp	r3, #0
 8002964:	db0b      	blt.n	800297e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002966:	79fb      	ldrb	r3, [r7, #7]
 8002968:	f003 021f 	and.w	r2, r3, #31
 800296c:	4906      	ldr	r1, [pc, #24]	; (8002988 <__NVIC_EnableIRQ+0x34>)
 800296e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002972:	095b      	lsrs	r3, r3, #5
 8002974:	2001      	movs	r0, #1
 8002976:	fa00 f202 	lsl.w	r2, r0, r2
 800297a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800297e:	bf00      	nop
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr
 8002988:	e000e100 	.word	0xe000e100

0800298c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	6039      	str	r1, [r7, #0]
 8002996:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299c:	2b00      	cmp	r3, #0
 800299e:	db0a      	blt.n	80029b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	b2da      	uxtb	r2, r3
 80029a4:	490c      	ldr	r1, [pc, #48]	; (80029d8 <__NVIC_SetPriority+0x4c>)
 80029a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029aa:	0112      	lsls	r2, r2, #4
 80029ac:	b2d2      	uxtb	r2, r2
 80029ae:	440b      	add	r3, r1
 80029b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029b4:	e00a      	b.n	80029cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	4908      	ldr	r1, [pc, #32]	; (80029dc <__NVIC_SetPriority+0x50>)
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	f003 030f 	and.w	r3, r3, #15
 80029c2:	3b04      	subs	r3, #4
 80029c4:	0112      	lsls	r2, r2, #4
 80029c6:	b2d2      	uxtb	r2, r2
 80029c8:	440b      	add	r3, r1
 80029ca:	761a      	strb	r2, [r3, #24]
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bc80      	pop	{r7}
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	e000e100 	.word	0xe000e100
 80029dc:	e000ed00 	.word	0xe000ed00

080029e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b089      	sub	sp, #36	; 0x24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	f1c3 0307 	rsb	r3, r3, #7
 80029fa:	2b04      	cmp	r3, #4
 80029fc:	bf28      	it	cs
 80029fe:	2304      	movcs	r3, #4
 8002a00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	3304      	adds	r3, #4
 8002a06:	2b06      	cmp	r3, #6
 8002a08:	d902      	bls.n	8002a10 <NVIC_EncodePriority+0x30>
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3b03      	subs	r3, #3
 8002a0e:	e000      	b.n	8002a12 <NVIC_EncodePriority+0x32>
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a14:	f04f 32ff 	mov.w	r2, #4294967295
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	43da      	mvns	r2, r3
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	401a      	ands	r2, r3
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a28:	f04f 31ff 	mov.w	r1, #4294967295
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a32:	43d9      	mvns	r1, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a38:	4313      	orrs	r3, r2
         );
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3724      	adds	r7, #36	; 0x24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bc80      	pop	{r7}
 8002a42:	4770      	bx	lr

08002a44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	3b01      	subs	r3, #1
 8002a50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a54:	d301      	bcc.n	8002a5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a56:	2301      	movs	r3, #1
 8002a58:	e00f      	b.n	8002a7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a5a:	4a0a      	ldr	r2, [pc, #40]	; (8002a84 <SysTick_Config+0x40>)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a62:	210f      	movs	r1, #15
 8002a64:	f04f 30ff 	mov.w	r0, #4294967295
 8002a68:	f7ff ff90 	bl	800298c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a6c:	4b05      	ldr	r3, [pc, #20]	; (8002a84 <SysTick_Config+0x40>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a72:	4b04      	ldr	r3, [pc, #16]	; (8002a84 <SysTick_Config+0x40>)
 8002a74:	2207      	movs	r2, #7
 8002a76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	e000e010 	.word	0xe000e010

08002a88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f7ff ff2d 	bl	80028f0 <__NVIC_SetPriorityGrouping>
}
 8002a96:	bf00      	nop
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b086      	sub	sp, #24
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	60b9      	str	r1, [r7, #8]
 8002aa8:	607a      	str	r2, [r7, #4]
 8002aaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002aac:	2300      	movs	r3, #0
 8002aae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ab0:	f7ff ff42 	bl	8002938 <__NVIC_GetPriorityGrouping>
 8002ab4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	68b9      	ldr	r1, [r7, #8]
 8002aba:	6978      	ldr	r0, [r7, #20]
 8002abc:	f7ff ff90 	bl	80029e0 <NVIC_EncodePriority>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ac6:	4611      	mov	r1, r2
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff ff5f 	bl	800298c <__NVIC_SetPriority>
}
 8002ace:	bf00      	nop
 8002ad0:	3718      	adds	r7, #24
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b082      	sub	sp, #8
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	4603      	mov	r3, r0
 8002ade:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff ff35 	bl	8002954 <__NVIC_EnableIRQ>
}
 8002aea:	bf00      	nop
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b082      	sub	sp, #8
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f7ff ffa2 	bl	8002a44 <SysTick_Config>
 8002b00:	4603      	mov	r3, r0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3708      	adds	r7, #8
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
	...

08002b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b08b      	sub	sp, #44	; 0x2c
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b16:	2300      	movs	r3, #0
 8002b18:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b1e:	e127      	b.n	8002d70 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b20:	2201      	movs	r2, #1
 8002b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	69fa      	ldr	r2, [r7, #28]
 8002b30:	4013      	ands	r3, r2
 8002b32:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	f040 8116 	bne.w	8002d6a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	2b12      	cmp	r3, #18
 8002b44:	d034      	beq.n	8002bb0 <HAL_GPIO_Init+0xa4>
 8002b46:	2b12      	cmp	r3, #18
 8002b48:	d80d      	bhi.n	8002b66 <HAL_GPIO_Init+0x5a>
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d02b      	beq.n	8002ba6 <HAL_GPIO_Init+0x9a>
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d804      	bhi.n	8002b5c <HAL_GPIO_Init+0x50>
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d031      	beq.n	8002bba <HAL_GPIO_Init+0xae>
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d01c      	beq.n	8002b94 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b5a:	e048      	b.n	8002bee <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002b5c:	2b03      	cmp	r3, #3
 8002b5e:	d043      	beq.n	8002be8 <HAL_GPIO_Init+0xdc>
 8002b60:	2b11      	cmp	r3, #17
 8002b62:	d01b      	beq.n	8002b9c <HAL_GPIO_Init+0x90>
          break;
 8002b64:	e043      	b.n	8002bee <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002b66:	4a89      	ldr	r2, [pc, #548]	; (8002d8c <HAL_GPIO_Init+0x280>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d026      	beq.n	8002bba <HAL_GPIO_Init+0xae>
 8002b6c:	4a87      	ldr	r2, [pc, #540]	; (8002d8c <HAL_GPIO_Init+0x280>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d806      	bhi.n	8002b80 <HAL_GPIO_Init+0x74>
 8002b72:	4a87      	ldr	r2, [pc, #540]	; (8002d90 <HAL_GPIO_Init+0x284>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d020      	beq.n	8002bba <HAL_GPIO_Init+0xae>
 8002b78:	4a86      	ldr	r2, [pc, #536]	; (8002d94 <HAL_GPIO_Init+0x288>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d01d      	beq.n	8002bba <HAL_GPIO_Init+0xae>
          break;
 8002b7e:	e036      	b.n	8002bee <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002b80:	4a85      	ldr	r2, [pc, #532]	; (8002d98 <HAL_GPIO_Init+0x28c>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d019      	beq.n	8002bba <HAL_GPIO_Init+0xae>
 8002b86:	4a85      	ldr	r2, [pc, #532]	; (8002d9c <HAL_GPIO_Init+0x290>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d016      	beq.n	8002bba <HAL_GPIO_Init+0xae>
 8002b8c:	4a84      	ldr	r2, [pc, #528]	; (8002da0 <HAL_GPIO_Init+0x294>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d013      	beq.n	8002bba <HAL_GPIO_Init+0xae>
          break;
 8002b92:	e02c      	b.n	8002bee <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	623b      	str	r3, [r7, #32]
          break;
 8002b9a:	e028      	b.n	8002bee <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	623b      	str	r3, [r7, #32]
          break;
 8002ba4:	e023      	b.n	8002bee <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	3308      	adds	r3, #8
 8002bac:	623b      	str	r3, [r7, #32]
          break;
 8002bae:	e01e      	b.n	8002bee <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	330c      	adds	r3, #12
 8002bb6:	623b      	str	r3, [r7, #32]
          break;
 8002bb8:	e019      	b.n	8002bee <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d102      	bne.n	8002bc8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002bc2:	2304      	movs	r3, #4
 8002bc4:	623b      	str	r3, [r7, #32]
          break;
 8002bc6:	e012      	b.n	8002bee <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d105      	bne.n	8002bdc <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002bd0:	2308      	movs	r3, #8
 8002bd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	69fa      	ldr	r2, [r7, #28]
 8002bd8:	611a      	str	r2, [r3, #16]
          break;
 8002bda:	e008      	b.n	8002bee <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002bdc:	2308      	movs	r3, #8
 8002bde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	69fa      	ldr	r2, [r7, #28]
 8002be4:	615a      	str	r2, [r3, #20]
          break;
 8002be6:	e002      	b.n	8002bee <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002be8:	2300      	movs	r3, #0
 8002bea:	623b      	str	r3, [r7, #32]
          break;
 8002bec:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	2bff      	cmp	r3, #255	; 0xff
 8002bf2:	d801      	bhi.n	8002bf8 <HAL_GPIO_Init+0xec>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	e001      	b.n	8002bfc <HAL_GPIO_Init+0xf0>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3304      	adds	r3, #4
 8002bfc:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	2bff      	cmp	r3, #255	; 0xff
 8002c02:	d802      	bhi.n	8002c0a <HAL_GPIO_Init+0xfe>
 8002c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	e002      	b.n	8002c10 <HAL_GPIO_Init+0x104>
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c0c:	3b08      	subs	r3, #8
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	210f      	movs	r1, #15
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	401a      	ands	r2, r3
 8002c22:	6a39      	ldr	r1, [r7, #32]
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	fa01 f303 	lsl.w	r3, r1, r3
 8002c2a:	431a      	orrs	r2, r3
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f000 8096 	beq.w	8002d6a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c3e:	4b59      	ldr	r3, [pc, #356]	; (8002da4 <HAL_GPIO_Init+0x298>)
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	4a58      	ldr	r2, [pc, #352]	; (8002da4 <HAL_GPIO_Init+0x298>)
 8002c44:	f043 0301 	orr.w	r3, r3, #1
 8002c48:	6193      	str	r3, [r2, #24]
 8002c4a:	4b56      	ldr	r3, [pc, #344]	; (8002da4 <HAL_GPIO_Init+0x298>)
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	60bb      	str	r3, [r7, #8]
 8002c54:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c56:	4a54      	ldr	r2, [pc, #336]	; (8002da8 <HAL_GPIO_Init+0x29c>)
 8002c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5a:	089b      	lsrs	r3, r3, #2
 8002c5c:	3302      	adds	r3, #2
 8002c5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c62:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c66:	f003 0303 	and.w	r3, r3, #3
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	220f      	movs	r2, #15
 8002c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c72:	43db      	mvns	r3, r3
 8002c74:	68fa      	ldr	r2, [r7, #12]
 8002c76:	4013      	ands	r3, r2
 8002c78:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a4b      	ldr	r2, [pc, #300]	; (8002dac <HAL_GPIO_Init+0x2a0>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d013      	beq.n	8002caa <HAL_GPIO_Init+0x19e>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a4a      	ldr	r2, [pc, #296]	; (8002db0 <HAL_GPIO_Init+0x2a4>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d00d      	beq.n	8002ca6 <HAL_GPIO_Init+0x19a>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a49      	ldr	r2, [pc, #292]	; (8002db4 <HAL_GPIO_Init+0x2a8>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d007      	beq.n	8002ca2 <HAL_GPIO_Init+0x196>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a48      	ldr	r2, [pc, #288]	; (8002db8 <HAL_GPIO_Init+0x2ac>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d101      	bne.n	8002c9e <HAL_GPIO_Init+0x192>
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e006      	b.n	8002cac <HAL_GPIO_Init+0x1a0>
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	e004      	b.n	8002cac <HAL_GPIO_Init+0x1a0>
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	e002      	b.n	8002cac <HAL_GPIO_Init+0x1a0>
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e000      	b.n	8002cac <HAL_GPIO_Init+0x1a0>
 8002caa:	2300      	movs	r3, #0
 8002cac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cae:	f002 0203 	and.w	r2, r2, #3
 8002cb2:	0092      	lsls	r2, r2, #2
 8002cb4:	4093      	lsls	r3, r2
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002cbc:	493a      	ldr	r1, [pc, #232]	; (8002da8 <HAL_GPIO_Init+0x29c>)
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc0:	089b      	lsrs	r3, r3, #2
 8002cc2:	3302      	adds	r3, #2
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d006      	beq.n	8002ce4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002cd6:	4b39      	ldr	r3, [pc, #228]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	4938      	ldr	r1, [pc, #224]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	600b      	str	r3, [r1, #0]
 8002ce2:	e006      	b.n	8002cf2 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ce4:	4b35      	ldr	r3, [pc, #212]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	43db      	mvns	r3, r3
 8002cec:	4933      	ldr	r1, [pc, #204]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002cee:	4013      	ands	r3, r2
 8002cf0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d006      	beq.n	8002d0c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002cfe:	4b2f      	ldr	r3, [pc, #188]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	492e      	ldr	r1, [pc, #184]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	604b      	str	r3, [r1, #4]
 8002d0a:	e006      	b.n	8002d1a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d0c:	4b2b      	ldr	r3, [pc, #172]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002d0e:	685a      	ldr	r2, [r3, #4]
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	43db      	mvns	r3, r3
 8002d14:	4929      	ldr	r1, [pc, #164]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002d16:	4013      	ands	r3, r2
 8002d18:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d006      	beq.n	8002d34 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d26:	4b25      	ldr	r3, [pc, #148]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002d28:	689a      	ldr	r2, [r3, #8]
 8002d2a:	4924      	ldr	r1, [pc, #144]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	608b      	str	r3, [r1, #8]
 8002d32:	e006      	b.n	8002d42 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d34:	4b21      	ldr	r3, [pc, #132]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	43db      	mvns	r3, r3
 8002d3c:	491f      	ldr	r1, [pc, #124]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002d3e:	4013      	ands	r3, r2
 8002d40:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d006      	beq.n	8002d5c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d4e:	4b1b      	ldr	r3, [pc, #108]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002d50:	68da      	ldr	r2, [r3, #12]
 8002d52:	491a      	ldr	r1, [pc, #104]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	60cb      	str	r3, [r1, #12]
 8002d5a:	e006      	b.n	8002d6a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d5c:	4b17      	ldr	r3, [pc, #92]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002d5e:	68da      	ldr	r2, [r3, #12]
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	43db      	mvns	r3, r3
 8002d64:	4915      	ldr	r1, [pc, #84]	; (8002dbc <HAL_GPIO_Init+0x2b0>)
 8002d66:	4013      	ands	r3, r2
 8002d68:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d76:	fa22 f303 	lsr.w	r3, r2, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f47f aed0 	bne.w	8002b20 <HAL_GPIO_Init+0x14>
  }
}
 8002d80:	bf00      	nop
 8002d82:	372c      	adds	r7, #44	; 0x2c
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bc80      	pop	{r7}
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	10210000 	.word	0x10210000
 8002d90:	10110000 	.word	0x10110000
 8002d94:	10120000 	.word	0x10120000
 8002d98:	10310000 	.word	0x10310000
 8002d9c:	10320000 	.word	0x10320000
 8002da0:	10220000 	.word	0x10220000
 8002da4:	40021000 	.word	0x40021000
 8002da8:	40010000 	.word	0x40010000
 8002dac:	40010800 	.word	0x40010800
 8002db0:	40010c00 	.word	0x40010c00
 8002db4:	40011000 	.word	0x40011000
 8002db8:	40011400 	.word	0x40011400
 8002dbc:	40010400 	.word	0x40010400

08002dc0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	460b      	mov	r3, r1
 8002dca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689a      	ldr	r2, [r3, #8]
 8002dd0:	887b      	ldrh	r3, [r7, #2]
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d002      	beq.n	8002dde <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	73fb      	strb	r3, [r7, #15]
 8002ddc:	e001      	b.n	8002de2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dde:	2300      	movs	r3, #0
 8002de0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002de2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3714      	adds	r7, #20
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bc80      	pop	{r7}
 8002dec:	4770      	bx	lr

08002dee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b083      	sub	sp, #12
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
 8002df6:	460b      	mov	r3, r1
 8002df8:	807b      	strh	r3, [r7, #2]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002dfe:	787b      	ldrb	r3, [r7, #1]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d003      	beq.n	8002e0c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e04:	887a      	ldrh	r2, [r7, #2]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e0a:	e003      	b.n	8002e14 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e0c:	887b      	ldrh	r3, [r7, #2]
 8002e0e:	041a      	lsls	r2, r3, #16
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	611a      	str	r2, [r3, #16]
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc80      	pop	{r7}
 8002e1c:	4770      	bx	lr
	...

08002e20 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002e24:	4b03      	ldr	r3, [pc, #12]	; (8002e34 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002e26:	2201      	movs	r2, #1
 8002e28:	601a      	str	r2, [r3, #0]
}
 8002e2a:	bf00      	nop
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bc80      	pop	{r7}
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	420e0020 	.word	0x420e0020

08002e38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e26c      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	f000 8087 	beq.w	8002f66 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e58:	4b92      	ldr	r3, [pc, #584]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f003 030c 	and.w	r3, r3, #12
 8002e60:	2b04      	cmp	r3, #4
 8002e62:	d00c      	beq.n	8002e7e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e64:	4b8f      	ldr	r3, [pc, #572]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f003 030c 	and.w	r3, r3, #12
 8002e6c:	2b08      	cmp	r3, #8
 8002e6e:	d112      	bne.n	8002e96 <HAL_RCC_OscConfig+0x5e>
 8002e70:	4b8c      	ldr	r3, [pc, #560]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e7c:	d10b      	bne.n	8002e96 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e7e:	4b89      	ldr	r3, [pc, #548]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d06c      	beq.n	8002f64 <HAL_RCC_OscConfig+0x12c>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d168      	bne.n	8002f64 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e246      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e9e:	d106      	bne.n	8002eae <HAL_RCC_OscConfig+0x76>
 8002ea0:	4b80      	ldr	r3, [pc, #512]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a7f      	ldr	r2, [pc, #508]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002ea6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eaa:	6013      	str	r3, [r2, #0]
 8002eac:	e02e      	b.n	8002f0c <HAL_RCC_OscConfig+0xd4>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d10c      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x98>
 8002eb6:	4b7b      	ldr	r3, [pc, #492]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a7a      	ldr	r2, [pc, #488]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002ebc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ec0:	6013      	str	r3, [r2, #0]
 8002ec2:	4b78      	ldr	r3, [pc, #480]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a77      	ldr	r2, [pc, #476]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002ec8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ecc:	6013      	str	r3, [r2, #0]
 8002ece:	e01d      	b.n	8002f0c <HAL_RCC_OscConfig+0xd4>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ed8:	d10c      	bne.n	8002ef4 <HAL_RCC_OscConfig+0xbc>
 8002eda:	4b72      	ldr	r3, [pc, #456]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a71      	ldr	r2, [pc, #452]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002ee0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ee4:	6013      	str	r3, [r2, #0]
 8002ee6:	4b6f      	ldr	r3, [pc, #444]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a6e      	ldr	r2, [pc, #440]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002eec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ef0:	6013      	str	r3, [r2, #0]
 8002ef2:	e00b      	b.n	8002f0c <HAL_RCC_OscConfig+0xd4>
 8002ef4:	4b6b      	ldr	r3, [pc, #428]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a6a      	ldr	r2, [pc, #424]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002efa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002efe:	6013      	str	r3, [r2, #0]
 8002f00:	4b68      	ldr	r3, [pc, #416]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a67      	ldr	r2, [pc, #412]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002f06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f0a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d013      	beq.n	8002f3c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f14:	f7ff f8b0 	bl	8002078 <HAL_GetTick>
 8002f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f1a:	e008      	b.n	8002f2e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f1c:	f7ff f8ac 	bl	8002078 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b64      	cmp	r3, #100	; 0x64
 8002f28:	d901      	bls.n	8002f2e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e1fa      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f2e:	4b5d      	ldr	r3, [pc, #372]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d0f0      	beq.n	8002f1c <HAL_RCC_OscConfig+0xe4>
 8002f3a:	e014      	b.n	8002f66 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f3c:	f7ff f89c 	bl	8002078 <HAL_GetTick>
 8002f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f42:	e008      	b.n	8002f56 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f44:	f7ff f898 	bl	8002078 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b64      	cmp	r3, #100	; 0x64
 8002f50:	d901      	bls.n	8002f56 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e1e6      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f56:	4b53      	ldr	r3, [pc, #332]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d1f0      	bne.n	8002f44 <HAL_RCC_OscConfig+0x10c>
 8002f62:	e000      	b.n	8002f66 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d063      	beq.n	800303a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f72:	4b4c      	ldr	r3, [pc, #304]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f003 030c 	and.w	r3, r3, #12
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d00b      	beq.n	8002f96 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f7e:	4b49      	ldr	r3, [pc, #292]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	f003 030c 	and.w	r3, r3, #12
 8002f86:	2b08      	cmp	r3, #8
 8002f88:	d11c      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x18c>
 8002f8a:	4b46      	ldr	r3, [pc, #280]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d116      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f96:	4b43      	ldr	r3, [pc, #268]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d005      	beq.n	8002fae <HAL_RCC_OscConfig+0x176>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d001      	beq.n	8002fae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e1ba      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fae:	4b3d      	ldr	r3, [pc, #244]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	695b      	ldr	r3, [r3, #20]
 8002fba:	00db      	lsls	r3, r3, #3
 8002fbc:	4939      	ldr	r1, [pc, #228]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fc2:	e03a      	b.n	800303a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	691b      	ldr	r3, [r3, #16]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d020      	beq.n	800300e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fcc:	4b36      	ldr	r3, [pc, #216]	; (80030a8 <HAL_RCC_OscConfig+0x270>)
 8002fce:	2201      	movs	r2, #1
 8002fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd2:	f7ff f851 	bl	8002078 <HAL_GetTick>
 8002fd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fd8:	e008      	b.n	8002fec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fda:	f7ff f84d 	bl	8002078 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d901      	bls.n	8002fec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e19b      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fec:	4b2d      	ldr	r3, [pc, #180]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d0f0      	beq.n	8002fda <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ff8:	4b2a      	ldr	r3, [pc, #168]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	00db      	lsls	r3, r3, #3
 8003006:	4927      	ldr	r1, [pc, #156]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8003008:	4313      	orrs	r3, r2
 800300a:	600b      	str	r3, [r1, #0]
 800300c:	e015      	b.n	800303a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800300e:	4b26      	ldr	r3, [pc, #152]	; (80030a8 <HAL_RCC_OscConfig+0x270>)
 8003010:	2200      	movs	r2, #0
 8003012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003014:	f7ff f830 	bl	8002078 <HAL_GetTick>
 8003018:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800301a:	e008      	b.n	800302e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800301c:	f7ff f82c 	bl	8002078 <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	2b02      	cmp	r3, #2
 8003028:	d901      	bls.n	800302e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	e17a      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800302e:	4b1d      	ldr	r3, [pc, #116]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d1f0      	bne.n	800301c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0308 	and.w	r3, r3, #8
 8003042:	2b00      	cmp	r3, #0
 8003044:	d03a      	beq.n	80030bc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d019      	beq.n	8003082 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800304e:	4b17      	ldr	r3, [pc, #92]	; (80030ac <HAL_RCC_OscConfig+0x274>)
 8003050:	2201      	movs	r2, #1
 8003052:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003054:	f7ff f810 	bl	8002078 <HAL_GetTick>
 8003058:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800305a:	e008      	b.n	800306e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800305c:	f7ff f80c 	bl	8002078 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b02      	cmp	r3, #2
 8003068:	d901      	bls.n	800306e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e15a      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800306e:	4b0d      	ldr	r3, [pc, #52]	; (80030a4 <HAL_RCC_OscConfig+0x26c>)
 8003070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d0f0      	beq.n	800305c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800307a:	2001      	movs	r0, #1
 800307c:	f000 fada 	bl	8003634 <RCC_Delay>
 8003080:	e01c      	b.n	80030bc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003082:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <HAL_RCC_OscConfig+0x274>)
 8003084:	2200      	movs	r2, #0
 8003086:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003088:	f7fe fff6 	bl	8002078 <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800308e:	e00f      	b.n	80030b0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003090:	f7fe fff2 	bl	8002078 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b02      	cmp	r3, #2
 800309c:	d908      	bls.n	80030b0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e140      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
 80030a2:	bf00      	nop
 80030a4:	40021000 	.word	0x40021000
 80030a8:	42420000 	.word	0x42420000
 80030ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b0:	4b9e      	ldr	r3, [pc, #632]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 80030b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d1e9      	bne.n	8003090 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0304 	and.w	r3, r3, #4
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	f000 80a6 	beq.w	8003216 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ca:	2300      	movs	r3, #0
 80030cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030ce:	4b97      	ldr	r3, [pc, #604]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 80030d0:	69db      	ldr	r3, [r3, #28]
 80030d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d10d      	bne.n	80030f6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030da:	4b94      	ldr	r3, [pc, #592]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	4a93      	ldr	r2, [pc, #588]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 80030e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030e4:	61d3      	str	r3, [r2, #28]
 80030e6:	4b91      	ldr	r3, [pc, #580]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ee:	60bb      	str	r3, [r7, #8]
 80030f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030f2:	2301      	movs	r3, #1
 80030f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030f6:	4b8e      	ldr	r3, [pc, #568]	; (8003330 <HAL_RCC_OscConfig+0x4f8>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d118      	bne.n	8003134 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003102:	4b8b      	ldr	r3, [pc, #556]	; (8003330 <HAL_RCC_OscConfig+0x4f8>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a8a      	ldr	r2, [pc, #552]	; (8003330 <HAL_RCC_OscConfig+0x4f8>)
 8003108:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800310c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800310e:	f7fe ffb3 	bl	8002078 <HAL_GetTick>
 8003112:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003114:	e008      	b.n	8003128 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003116:	f7fe ffaf 	bl	8002078 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b64      	cmp	r3, #100	; 0x64
 8003122:	d901      	bls.n	8003128 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e0fd      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003128:	4b81      	ldr	r3, [pc, #516]	; (8003330 <HAL_RCC_OscConfig+0x4f8>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003130:	2b00      	cmp	r3, #0
 8003132:	d0f0      	beq.n	8003116 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d106      	bne.n	800314a <HAL_RCC_OscConfig+0x312>
 800313c:	4b7b      	ldr	r3, [pc, #492]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 800313e:	6a1b      	ldr	r3, [r3, #32]
 8003140:	4a7a      	ldr	r2, [pc, #488]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003142:	f043 0301 	orr.w	r3, r3, #1
 8003146:	6213      	str	r3, [r2, #32]
 8003148:	e02d      	b.n	80031a6 <HAL_RCC_OscConfig+0x36e>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10c      	bne.n	800316c <HAL_RCC_OscConfig+0x334>
 8003152:	4b76      	ldr	r3, [pc, #472]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003154:	6a1b      	ldr	r3, [r3, #32]
 8003156:	4a75      	ldr	r2, [pc, #468]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003158:	f023 0301 	bic.w	r3, r3, #1
 800315c:	6213      	str	r3, [r2, #32]
 800315e:	4b73      	ldr	r3, [pc, #460]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003160:	6a1b      	ldr	r3, [r3, #32]
 8003162:	4a72      	ldr	r2, [pc, #456]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003164:	f023 0304 	bic.w	r3, r3, #4
 8003168:	6213      	str	r3, [r2, #32]
 800316a:	e01c      	b.n	80031a6 <HAL_RCC_OscConfig+0x36e>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	2b05      	cmp	r3, #5
 8003172:	d10c      	bne.n	800318e <HAL_RCC_OscConfig+0x356>
 8003174:	4b6d      	ldr	r3, [pc, #436]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003176:	6a1b      	ldr	r3, [r3, #32]
 8003178:	4a6c      	ldr	r2, [pc, #432]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 800317a:	f043 0304 	orr.w	r3, r3, #4
 800317e:	6213      	str	r3, [r2, #32]
 8003180:	4b6a      	ldr	r3, [pc, #424]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	4a69      	ldr	r2, [pc, #420]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003186:	f043 0301 	orr.w	r3, r3, #1
 800318a:	6213      	str	r3, [r2, #32]
 800318c:	e00b      	b.n	80031a6 <HAL_RCC_OscConfig+0x36e>
 800318e:	4b67      	ldr	r3, [pc, #412]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003190:	6a1b      	ldr	r3, [r3, #32]
 8003192:	4a66      	ldr	r2, [pc, #408]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003194:	f023 0301 	bic.w	r3, r3, #1
 8003198:	6213      	str	r3, [r2, #32]
 800319a:	4b64      	ldr	r3, [pc, #400]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	4a63      	ldr	r2, [pc, #396]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 80031a0:	f023 0304 	bic.w	r3, r3, #4
 80031a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d015      	beq.n	80031da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ae:	f7fe ff63 	bl	8002078 <HAL_GetTick>
 80031b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031b4:	e00a      	b.n	80031cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031b6:	f7fe ff5f 	bl	8002078 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d901      	bls.n	80031cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	e0ab      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031cc:	4b57      	ldr	r3, [pc, #348]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 80031ce:	6a1b      	ldr	r3, [r3, #32]
 80031d0:	f003 0302 	and.w	r3, r3, #2
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d0ee      	beq.n	80031b6 <HAL_RCC_OscConfig+0x37e>
 80031d8:	e014      	b.n	8003204 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031da:	f7fe ff4d 	bl	8002078 <HAL_GetTick>
 80031de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031e0:	e00a      	b.n	80031f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031e2:	f7fe ff49 	bl	8002078 <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d901      	bls.n	80031f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80031f4:	2303      	movs	r3, #3
 80031f6:	e095      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031f8:	4b4c      	ldr	r3, [pc, #304]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 80031fa:	6a1b      	ldr	r3, [r3, #32]
 80031fc:	f003 0302 	and.w	r3, r3, #2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d1ee      	bne.n	80031e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003204:	7dfb      	ldrb	r3, [r7, #23]
 8003206:	2b01      	cmp	r3, #1
 8003208:	d105      	bne.n	8003216 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800320a:	4b48      	ldr	r3, [pc, #288]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 800320c:	69db      	ldr	r3, [r3, #28]
 800320e:	4a47      	ldr	r2, [pc, #284]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003210:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003214:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	69db      	ldr	r3, [r3, #28]
 800321a:	2b00      	cmp	r3, #0
 800321c:	f000 8081 	beq.w	8003322 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003220:	4b42      	ldr	r3, [pc, #264]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f003 030c 	and.w	r3, r3, #12
 8003228:	2b08      	cmp	r3, #8
 800322a:	d061      	beq.n	80032f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	69db      	ldr	r3, [r3, #28]
 8003230:	2b02      	cmp	r3, #2
 8003232:	d146      	bne.n	80032c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003234:	4b3f      	ldr	r3, [pc, #252]	; (8003334 <HAL_RCC_OscConfig+0x4fc>)
 8003236:	2200      	movs	r2, #0
 8003238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800323a:	f7fe ff1d 	bl	8002078 <HAL_GetTick>
 800323e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003240:	e008      	b.n	8003254 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003242:	f7fe ff19 	bl	8002078 <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b02      	cmp	r3, #2
 800324e:	d901      	bls.n	8003254 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e067      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003254:	4b35      	ldr	r3, [pc, #212]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d1f0      	bne.n	8003242 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a1b      	ldr	r3, [r3, #32]
 8003264:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003268:	d108      	bne.n	800327c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800326a:	4b30      	ldr	r3, [pc, #192]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	492d      	ldr	r1, [pc, #180]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003278:	4313      	orrs	r3, r2
 800327a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800327c:	4b2b      	ldr	r3, [pc, #172]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a19      	ldr	r1, [r3, #32]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328c:	430b      	orrs	r3, r1
 800328e:	4927      	ldr	r1, [pc, #156]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 8003290:	4313      	orrs	r3, r2
 8003292:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003294:	4b27      	ldr	r3, [pc, #156]	; (8003334 <HAL_RCC_OscConfig+0x4fc>)
 8003296:	2201      	movs	r2, #1
 8003298:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800329a:	f7fe feed 	bl	8002078 <HAL_GetTick>
 800329e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032a0:	e008      	b.n	80032b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a2:	f7fe fee9 	bl	8002078 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d901      	bls.n	80032b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e037      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032b4:	4b1d      	ldr	r3, [pc, #116]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d0f0      	beq.n	80032a2 <HAL_RCC_OscConfig+0x46a>
 80032c0:	e02f      	b.n	8003322 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c2:	4b1c      	ldr	r3, [pc, #112]	; (8003334 <HAL_RCC_OscConfig+0x4fc>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c8:	f7fe fed6 	bl	8002078 <HAL_GetTick>
 80032cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032d0:	f7fe fed2 	bl	8002078 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e020      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032e2:	4b12      	ldr	r3, [pc, #72]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1f0      	bne.n	80032d0 <HAL_RCC_OscConfig+0x498>
 80032ee:	e018      	b.n	8003322 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	69db      	ldr	r3, [r3, #28]
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d101      	bne.n	80032fc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e013      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80032fc:	4b0b      	ldr	r3, [pc, #44]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a1b      	ldr	r3, [r3, #32]
 800330c:	429a      	cmp	r2, r3
 800330e:	d106      	bne.n	800331e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800331a:	429a      	cmp	r2, r3
 800331c:	d001      	beq.n	8003322 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e000      	b.n	8003324 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003322:	2300      	movs	r3, #0
}
 8003324:	4618      	mov	r0, r3
 8003326:	3718      	adds	r7, #24
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	40021000 	.word	0x40021000
 8003330:	40007000 	.word	0x40007000
 8003334:	42420060 	.word	0x42420060

08003338 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d101      	bne.n	800334c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e0d0      	b.n	80034ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800334c:	4b6a      	ldr	r3, [pc, #424]	; (80034f8 <HAL_RCC_ClockConfig+0x1c0>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0307 	and.w	r3, r3, #7
 8003354:	683a      	ldr	r2, [r7, #0]
 8003356:	429a      	cmp	r2, r3
 8003358:	d910      	bls.n	800337c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800335a:	4b67      	ldr	r3, [pc, #412]	; (80034f8 <HAL_RCC_ClockConfig+0x1c0>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f023 0207 	bic.w	r2, r3, #7
 8003362:	4965      	ldr	r1, [pc, #404]	; (80034f8 <HAL_RCC_ClockConfig+0x1c0>)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	4313      	orrs	r3, r2
 8003368:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800336a:	4b63      	ldr	r3, [pc, #396]	; (80034f8 <HAL_RCC_ClockConfig+0x1c0>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0307 	and.w	r3, r3, #7
 8003372:	683a      	ldr	r2, [r7, #0]
 8003374:	429a      	cmp	r2, r3
 8003376:	d001      	beq.n	800337c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e0b8      	b.n	80034ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b00      	cmp	r3, #0
 8003386:	d020      	beq.n	80033ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0304 	and.w	r3, r3, #4
 8003390:	2b00      	cmp	r3, #0
 8003392:	d005      	beq.n	80033a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003394:	4b59      	ldr	r3, [pc, #356]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	4a58      	ldr	r2, [pc, #352]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 800339a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800339e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0308 	and.w	r3, r3, #8
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d005      	beq.n	80033b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033ac:	4b53      	ldr	r3, [pc, #332]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	4a52      	ldr	r2, [pc, #328]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 80033b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80033b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033b8:	4b50      	ldr	r3, [pc, #320]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	494d      	ldr	r1, [pc, #308]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d040      	beq.n	8003458 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d107      	bne.n	80033ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033de:	4b47      	ldr	r3, [pc, #284]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d115      	bne.n	8003416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e07f      	b.n	80034ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d107      	bne.n	8003406 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033f6:	4b41      	ldr	r3, [pc, #260]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d109      	bne.n	8003416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e073      	b.n	80034ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003406:	4b3d      	ldr	r3, [pc, #244]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d101      	bne.n	8003416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e06b      	b.n	80034ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003416:	4b39      	ldr	r3, [pc, #228]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f023 0203 	bic.w	r2, r3, #3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	4936      	ldr	r1, [pc, #216]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 8003424:	4313      	orrs	r3, r2
 8003426:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003428:	f7fe fe26 	bl	8002078 <HAL_GetTick>
 800342c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800342e:	e00a      	b.n	8003446 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003430:	f7fe fe22 	bl	8002078 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	f241 3288 	movw	r2, #5000	; 0x1388
 800343e:	4293      	cmp	r3, r2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e053      	b.n	80034ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003446:	4b2d      	ldr	r3, [pc, #180]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f003 020c 	and.w	r2, r3, #12
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	429a      	cmp	r2, r3
 8003456:	d1eb      	bne.n	8003430 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003458:	4b27      	ldr	r3, [pc, #156]	; (80034f8 <HAL_RCC_ClockConfig+0x1c0>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0307 	and.w	r3, r3, #7
 8003460:	683a      	ldr	r2, [r7, #0]
 8003462:	429a      	cmp	r2, r3
 8003464:	d210      	bcs.n	8003488 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003466:	4b24      	ldr	r3, [pc, #144]	; (80034f8 <HAL_RCC_ClockConfig+0x1c0>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f023 0207 	bic.w	r2, r3, #7
 800346e:	4922      	ldr	r1, [pc, #136]	; (80034f8 <HAL_RCC_ClockConfig+0x1c0>)
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	4313      	orrs	r3, r2
 8003474:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003476:	4b20      	ldr	r3, [pc, #128]	; (80034f8 <HAL_RCC_ClockConfig+0x1c0>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0307 	and.w	r3, r3, #7
 800347e:	683a      	ldr	r2, [r7, #0]
 8003480:	429a      	cmp	r2, r3
 8003482:	d001      	beq.n	8003488 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e032      	b.n	80034ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0304 	and.w	r3, r3, #4
 8003490:	2b00      	cmp	r3, #0
 8003492:	d008      	beq.n	80034a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003494:	4b19      	ldr	r3, [pc, #100]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	4916      	ldr	r1, [pc, #88]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0308 	and.w	r3, r3, #8
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d009      	beq.n	80034c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80034b2:	4b12      	ldr	r3, [pc, #72]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	00db      	lsls	r3, r3, #3
 80034c0:	490e      	ldr	r1, [pc, #56]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 80034c2:	4313      	orrs	r3, r2
 80034c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034c6:	f000 f821 	bl	800350c <HAL_RCC_GetSysClockFreq>
 80034ca:	4601      	mov	r1, r0
 80034cc:	4b0b      	ldr	r3, [pc, #44]	; (80034fc <HAL_RCC_ClockConfig+0x1c4>)
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	091b      	lsrs	r3, r3, #4
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	4a0a      	ldr	r2, [pc, #40]	; (8003500 <HAL_RCC_ClockConfig+0x1c8>)
 80034d8:	5cd3      	ldrb	r3, [r2, r3]
 80034da:	fa21 f303 	lsr.w	r3, r1, r3
 80034de:	4a09      	ldr	r2, [pc, #36]	; (8003504 <HAL_RCC_ClockConfig+0x1cc>)
 80034e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80034e2:	4b09      	ldr	r3, [pc, #36]	; (8003508 <HAL_RCC_ClockConfig+0x1d0>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7fe fd84 	bl	8001ff4 <HAL_InitTick>

  return HAL_OK;
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3710      	adds	r7, #16
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	40022000 	.word	0x40022000
 80034fc:	40021000 	.word	0x40021000
 8003500:	080088fc 	.word	0x080088fc
 8003504:	2000000c 	.word	0x2000000c
 8003508:	20000010 	.word	0x20000010

0800350c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800350c:	b490      	push	{r4, r7}
 800350e:	b08a      	sub	sp, #40	; 0x28
 8003510:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003512:	4b2a      	ldr	r3, [pc, #168]	; (80035bc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003514:	1d3c      	adds	r4, r7, #4
 8003516:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003518:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800351c:	4b28      	ldr	r3, [pc, #160]	; (80035c0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003522:	2300      	movs	r3, #0
 8003524:	61fb      	str	r3, [r7, #28]
 8003526:	2300      	movs	r3, #0
 8003528:	61bb      	str	r3, [r7, #24]
 800352a:	2300      	movs	r3, #0
 800352c:	627b      	str	r3, [r7, #36]	; 0x24
 800352e:	2300      	movs	r3, #0
 8003530:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003532:	2300      	movs	r3, #0
 8003534:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003536:	4b23      	ldr	r3, [pc, #140]	; (80035c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	f003 030c 	and.w	r3, r3, #12
 8003542:	2b04      	cmp	r3, #4
 8003544:	d002      	beq.n	800354c <HAL_RCC_GetSysClockFreq+0x40>
 8003546:	2b08      	cmp	r3, #8
 8003548:	d003      	beq.n	8003552 <HAL_RCC_GetSysClockFreq+0x46>
 800354a:	e02d      	b.n	80035a8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800354c:	4b1e      	ldr	r3, [pc, #120]	; (80035c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800354e:	623b      	str	r3, [r7, #32]
      break;
 8003550:	e02d      	b.n	80035ae <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	0c9b      	lsrs	r3, r3, #18
 8003556:	f003 030f 	and.w	r3, r3, #15
 800355a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800355e:	4413      	add	r3, r2
 8003560:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003564:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d013      	beq.n	8003598 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003570:	4b14      	ldr	r3, [pc, #80]	; (80035c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	0c5b      	lsrs	r3, r3, #17
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800357e:	4413      	add	r3, r2
 8003580:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003584:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	4a0f      	ldr	r2, [pc, #60]	; (80035c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800358a:	fb02 f203 	mul.w	r2, r2, r3
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	fbb2 f3f3 	udiv	r3, r2, r3
 8003594:	627b      	str	r3, [r7, #36]	; 0x24
 8003596:	e004      	b.n	80035a2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	4a0c      	ldr	r2, [pc, #48]	; (80035cc <HAL_RCC_GetSysClockFreq+0xc0>)
 800359c:	fb02 f303 	mul.w	r3, r2, r3
 80035a0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80035a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a4:	623b      	str	r3, [r7, #32]
      break;
 80035a6:	e002      	b.n	80035ae <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035a8:	4b07      	ldr	r3, [pc, #28]	; (80035c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80035aa:	623b      	str	r3, [r7, #32]
      break;
 80035ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035ae:	6a3b      	ldr	r3, [r7, #32]
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3728      	adds	r7, #40	; 0x28
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bc90      	pop	{r4, r7}
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	08005b8c 	.word	0x08005b8c
 80035c0:	08005b9c 	.word	0x08005b9c
 80035c4:	40021000 	.word	0x40021000
 80035c8:	007a1200 	.word	0x007a1200
 80035cc:	003d0900 	.word	0x003d0900

080035d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035d4:	4b02      	ldr	r3, [pc, #8]	; (80035e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80035d6:	681b      	ldr	r3, [r3, #0]
}
 80035d8:	4618      	mov	r0, r3
 80035da:	46bd      	mov	sp, r7
 80035dc:	bc80      	pop	{r7}
 80035de:	4770      	bx	lr
 80035e0:	2000000c 	.word	0x2000000c

080035e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80035e8:	f7ff fff2 	bl	80035d0 <HAL_RCC_GetHCLKFreq>
 80035ec:	4601      	mov	r1, r0
 80035ee:	4b05      	ldr	r3, [pc, #20]	; (8003604 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	0a1b      	lsrs	r3, r3, #8
 80035f4:	f003 0307 	and.w	r3, r3, #7
 80035f8:	4a03      	ldr	r2, [pc, #12]	; (8003608 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035fa:	5cd3      	ldrb	r3, [r2, r3]
 80035fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003600:	4618      	mov	r0, r3
 8003602:	bd80      	pop	{r7, pc}
 8003604:	40021000 	.word	0x40021000
 8003608:	0800890c 	.word	0x0800890c

0800360c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003610:	f7ff ffde 	bl	80035d0 <HAL_RCC_GetHCLKFreq>
 8003614:	4601      	mov	r1, r0
 8003616:	4b05      	ldr	r3, [pc, #20]	; (800362c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	0adb      	lsrs	r3, r3, #11
 800361c:	f003 0307 	and.w	r3, r3, #7
 8003620:	4a03      	ldr	r2, [pc, #12]	; (8003630 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003622:	5cd3      	ldrb	r3, [r2, r3]
 8003624:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003628:	4618      	mov	r0, r3
 800362a:	bd80      	pop	{r7, pc}
 800362c:	40021000 	.word	0x40021000
 8003630:	0800890c 	.word	0x0800890c

08003634 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800363c:	4b0a      	ldr	r3, [pc, #40]	; (8003668 <RCC_Delay+0x34>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a0a      	ldr	r2, [pc, #40]	; (800366c <RCC_Delay+0x38>)
 8003642:	fba2 2303 	umull	r2, r3, r2, r3
 8003646:	0a5b      	lsrs	r3, r3, #9
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	fb02 f303 	mul.w	r3, r2, r3
 800364e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003650:	bf00      	nop
  }
  while (Delay --);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	1e5a      	subs	r2, r3, #1
 8003656:	60fa      	str	r2, [r7, #12]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d1f9      	bne.n	8003650 <RCC_Delay+0x1c>
}
 800365c:	bf00      	nop
 800365e:	3714      	adds	r7, #20
 8003660:	46bd      	mov	sp, r7
 8003662:	bc80      	pop	{r7}
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	2000000c 	.word	0x2000000c
 800366c:	10624dd3 	.word	0x10624dd3

08003670 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003678:	2300      	movs	r3, #0
 800367a:	613b      	str	r3, [r7, #16]
 800367c:	2300      	movs	r3, #0
 800367e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b00      	cmp	r3, #0
 800368a:	d07d      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800368c:	2300      	movs	r3, #0
 800368e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003690:	4b4f      	ldr	r3, [pc, #316]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003692:	69db      	ldr	r3, [r3, #28]
 8003694:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d10d      	bne.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800369c:	4b4c      	ldr	r3, [pc, #304]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800369e:	69db      	ldr	r3, [r3, #28]
 80036a0:	4a4b      	ldr	r2, [pc, #300]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036a6:	61d3      	str	r3, [r2, #28]
 80036a8:	4b49      	ldr	r3, [pc, #292]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036aa:	69db      	ldr	r3, [r3, #28]
 80036ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036b0:	60bb      	str	r3, [r7, #8]
 80036b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036b4:	2301      	movs	r3, #1
 80036b6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036b8:	4b46      	ldr	r3, [pc, #280]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d118      	bne.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036c4:	4b43      	ldr	r3, [pc, #268]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a42      	ldr	r2, [pc, #264]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036d0:	f7fe fcd2 	bl	8002078 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036d6:	e008      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036d8:	f7fe fcce 	bl	8002078 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b64      	cmp	r3, #100	; 0x64
 80036e4:	d901      	bls.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e06d      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ea:	4b3a      	ldr	r3, [pc, #232]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d0f0      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80036f6:	4b36      	ldr	r3, [pc, #216]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036f8:	6a1b      	ldr	r3, [r3, #32]
 80036fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036fe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d02e      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	429a      	cmp	r2, r3
 8003712:	d027      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003714:	4b2e      	ldr	r3, [pc, #184]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800371c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800371e:	4b2e      	ldr	r3, [pc, #184]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003720:	2201      	movs	r2, #1
 8003722:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003724:	4b2c      	ldr	r3, [pc, #176]	; (80037d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003726:	2200      	movs	r2, #0
 8003728:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800372a:	4a29      	ldr	r2, [pc, #164]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	2b00      	cmp	r3, #0
 8003738:	d014      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800373a:	f7fe fc9d 	bl	8002078 <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003740:	e00a      	b.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003742:	f7fe fc99 	bl	8002078 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003750:	4293      	cmp	r3, r2
 8003752:	d901      	bls.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e036      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003758:	4b1d      	ldr	r3, [pc, #116]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0ee      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003764:	4b1a      	ldr	r3, [pc, #104]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003766:	6a1b      	ldr	r3, [r3, #32]
 8003768:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	4917      	ldr	r1, [pc, #92]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003772:	4313      	orrs	r3, r2
 8003774:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003776:	7dfb      	ldrb	r3, [r7, #23]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d105      	bne.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800377c:	4b14      	ldr	r3, [pc, #80]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800377e:	69db      	ldr	r3, [r3, #28]
 8003780:	4a13      	ldr	r2, [pc, #76]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003782:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003786:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d008      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003794:	4b0e      	ldr	r3, [pc, #56]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	490b      	ldr	r1, [pc, #44]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0310 	and.w	r3, r3, #16
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d008      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037b2:	4b07      	ldr	r3, [pc, #28]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	4904      	ldr	r1, [pc, #16]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3718      	adds	r7, #24
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	40021000 	.word	0x40021000
 80037d4:	40007000 	.word	0x40007000
 80037d8:	42420440 	.word	0x42420440

080037dc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80037dc:	b590      	push	{r4, r7, lr}
 80037de:	b08d      	sub	sp, #52	; 0x34
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80037e4:	4b55      	ldr	r3, [pc, #340]	; (800393c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80037e6:	f107 040c 	add.w	r4, r7, #12
 80037ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80037f0:	4b53      	ldr	r3, [pc, #332]	; (8003940 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80037f2:	881b      	ldrh	r3, [r3, #0]
 80037f4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	627b      	str	r3, [r7, #36]	; 0x24
 80037fa:	2300      	movs	r3, #0
 80037fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037fe:	2300      	movs	r3, #0
 8003800:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003802:	2300      	movs	r3, #0
 8003804:	61fb      	str	r3, [r7, #28]
 8003806:	2300      	movs	r3, #0
 8003808:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b02      	cmp	r3, #2
 800380e:	d07f      	beq.n	8003910 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8003810:	2b10      	cmp	r3, #16
 8003812:	d002      	beq.n	800381a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8003814:	2b01      	cmp	r3, #1
 8003816:	d048      	beq.n	80038aa <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003818:	e08b      	b.n	8003932 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 800381a:	4b4a      	ldr	r3, [pc, #296]	; (8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003820:	4b48      	ldr	r3, [pc, #288]	; (8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d07f      	beq.n	800392c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	0c9b      	lsrs	r3, r3, #18
 8003830:	f003 030f 	and.w	r3, r3, #15
 8003834:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003838:	4413      	add	r3, r2
 800383a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800383e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d018      	beq.n	800387c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800384a:	4b3e      	ldr	r3, [pc, #248]	; (8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	0c5b      	lsrs	r3, r3, #17
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003858:	4413      	add	r3, r2
 800385a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800385e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00d      	beq.n	8003886 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800386a:	4a37      	ldr	r2, [pc, #220]	; (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800386c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003872:	6a3b      	ldr	r3, [r7, #32]
 8003874:	fb02 f303 	mul.w	r3, r2, r3
 8003878:	62fb      	str	r3, [r7, #44]	; 0x2c
 800387a:	e004      	b.n	8003886 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800387c:	6a3b      	ldr	r3, [r7, #32]
 800387e:	4a33      	ldr	r2, [pc, #204]	; (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003880:	fb02 f303 	mul.w	r3, r2, r3
 8003884:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003886:	4b2f      	ldr	r3, [pc, #188]	; (8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800388e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003892:	d102      	bne.n	800389a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8003894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003896:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003898:	e048      	b.n	800392c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 800389a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	4a2c      	ldr	r2, [pc, #176]	; (8003950 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80038a0:	fba2 2303 	umull	r2, r3, r2, r3
 80038a4:	085b      	lsrs	r3, r3, #1
 80038a6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80038a8:	e040      	b.n	800392c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 80038aa:	4b26      	ldr	r3, [pc, #152]	; (8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80038ac:	6a1b      	ldr	r3, [r3, #32]
 80038ae:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038ba:	d108      	bne.n	80038ce <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d003      	beq.n	80038ce <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 80038c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80038cc:	e01f      	b.n	800390e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038d8:	d109      	bne.n	80038ee <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 80038da:	4b1a      	ldr	r3, [pc, #104]	; (8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80038dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d003      	beq.n	80038ee <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 80038e6:	f649 4340 	movw	r3, #40000	; 0x9c40
 80038ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80038ec:	e00f      	b.n	800390e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038f8:	d11a      	bne.n	8003930 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80038fa:	4b12      	ldr	r3, [pc, #72]	; (8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d014      	beq.n	8003930 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8003906:	f24f 4324 	movw	r3, #62500	; 0xf424
 800390a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800390c:	e010      	b.n	8003930 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800390e:	e00f      	b.n	8003930 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003910:	f7ff fe7c 	bl	800360c <HAL_RCC_GetPCLK2Freq>
 8003914:	4602      	mov	r2, r0
 8003916:	4b0b      	ldr	r3, [pc, #44]	; (8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	0b9b      	lsrs	r3, r3, #14
 800391c:	f003 0303 	and.w	r3, r3, #3
 8003920:	3301      	adds	r3, #1
 8003922:	005b      	lsls	r3, r3, #1
 8003924:	fbb2 f3f3 	udiv	r3, r2, r3
 8003928:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800392a:	e002      	b.n	8003932 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 800392c:	bf00      	nop
 800392e:	e000      	b.n	8003932 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003930:	bf00      	nop
    }
  }
  return (frequency);
 8003932:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003934:	4618      	mov	r0, r3
 8003936:	3734      	adds	r7, #52	; 0x34
 8003938:	46bd      	mov	sp, r7
 800393a:	bd90      	pop	{r4, r7, pc}
 800393c:	08005ba0 	.word	0x08005ba0
 8003940:	08005bb0 	.word	0x08005bb0
 8003944:	40021000 	.word	0x40021000
 8003948:	007a1200 	.word	0x007a1200
 800394c:	003d0900 	.word	0x003d0900
 8003950:	aaaaaaab 	.word	0xaaaaaaab

08003954 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e084      	b.n	8003a74 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	7c5b      	ldrb	r3, [r3, #17]
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	d105      	bne.n	8003980 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f7fe f8da 	bl	8001b34 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2202      	movs	r2, #2
 8003984:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 faa0 	bl	8003ecc <HAL_RTC_WaitForSynchro>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d004      	beq.n	800399c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2204      	movs	r2, #4
 8003996:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e06b      	b.n	8003a74 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800399c:	6878      	ldr	r0, [r7, #4]
 800399e:	f000 fb59 	bl	8004054 <RTC_EnterInitMode>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d004      	beq.n	80039b2 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2204      	movs	r2, #4
 80039ac:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e060      	b.n	8003a74 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	685a      	ldr	r2, [r3, #4]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 0207 	bic.w	r2, r2, #7
 80039c0:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d005      	beq.n	80039d6 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80039ca:	4b2c      	ldr	r3, [pc, #176]	; (8003a7c <HAL_RTC_Init+0x128>)
 80039cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ce:	4a2b      	ldr	r2, [pc, #172]	; (8003a7c <HAL_RTC_Init+0x128>)
 80039d0:	f023 0301 	bic.w	r3, r3, #1
 80039d4:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80039d6:	4b29      	ldr	r3, [pc, #164]	; (8003a7c <HAL_RTC_Init+0x128>)
 80039d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039da:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	4926      	ldr	r1, [pc, #152]	; (8003a7c <HAL_RTC_Init+0x128>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f0:	d003      	beq.n	80039fa <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	e00e      	b.n	8003a18 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80039fa:	2001      	movs	r0, #1
 80039fc:	f7ff feee 	bl	80037dc <HAL_RCCEx_GetPeriphCLKFreq>
 8003a00:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d104      	bne.n	8003a12 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2204      	movs	r2, #4
 8003a0c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e030      	b.n	8003a74 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	3b01      	subs	r3, #1
 8003a16:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f023 010f 	bic.w	r1, r3, #15
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	0c1a      	lsrs	r2, r3, #16
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	0c1b      	lsrs	r3, r3, #16
 8003a36:	041b      	lsls	r3, r3, #16
 8003a38:	68fa      	ldr	r2, [r7, #12]
 8003a3a:	b291      	uxth	r1, r2
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	6812      	ldr	r2, [r2, #0]
 8003a40:	430b      	orrs	r3, r1
 8003a42:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f000 fb2d 	bl	80040a4 <RTC_ExitInitMode>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d004      	beq.n	8003a5a <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2204      	movs	r2, #4
 8003a54:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e00c      	b.n	8003a74 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003a72:	2300      	movs	r3, #0
  }
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	40006c00 	.word	0x40006c00

08003a80 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003a80:	b590      	push	{r4, r7, lr}
 8003a82:	b087      	sub	sp, #28
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	617b      	str	r3, [r7, #20]
 8003a90:	2300      	movs	r3, #0
 8003a92:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d002      	beq.n	8003aa0 <HAL_RTC_SetTime+0x20>
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d101      	bne.n	8003aa4 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e080      	b.n	8003ba6 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	7c1b      	ldrb	r3, [r3, #16]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d101      	bne.n	8003ab0 <HAL_RTC_SetTime+0x30>
 8003aac:	2302      	movs	r3, #2
 8003aae:	e07a      	b.n	8003ba6 <HAL_RTC_SetTime+0x126>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2202      	movs	r2, #2
 8003aba:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d113      	bne.n	8003aea <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003acc:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	785b      	ldrb	r3, [r3, #1]
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	460b      	mov	r3, r1
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	1a5b      	subs	r3, r3, r1
 8003adc:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003ade:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003ae0:	68ba      	ldr	r2, [r7, #8]
 8003ae2:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003ae4:	4413      	add	r3, r2
 8003ae6:	617b      	str	r3, [r7, #20]
 8003ae8:	e01e      	b.n	8003b28 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	4618      	mov	r0, r3
 8003af0:	f000 fb1d 	bl	800412e <RTC_Bcd2ToByte>
 8003af4:	4603      	mov	r3, r0
 8003af6:	461a      	mov	r2, r3
 8003af8:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003afc:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	785b      	ldrb	r3, [r3, #1]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f000 fb12 	bl	800412e <RTC_Bcd2ToByte>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	4613      	mov	r3, r2
 8003b10:	011b      	lsls	r3, r3, #4
 8003b12:	1a9b      	subs	r3, r3, r2
 8003b14:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003b16:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	789b      	ldrb	r3, [r3, #2]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f000 fb06 	bl	800412e <RTC_Bcd2ToByte>
 8003b22:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003b24:	4423      	add	r3, r4
 8003b26:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003b28:	6979      	ldr	r1, [r7, #20]
 8003b2a:	68f8      	ldr	r0, [r7, #12]
 8003b2c:	f000 fa2b 	bl	8003f86 <RTC_WriteTimeCounter>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d007      	beq.n	8003b46 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2204      	movs	r2, #4
 8003b3a:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e02f      	b.n	8003ba6 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	685a      	ldr	r2, [r3, #4]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 0205 	bic.w	r2, r2, #5
 8003b54:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f000 fa3c 	bl	8003fd4 <RTC_ReadAlarmCounter>
 8003b5c:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b64:	d018      	beq.n	8003b98 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d214      	bcs.n	8003b98 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003b74:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003b78:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003b7a:	6939      	ldr	r1, [r7, #16]
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f000 fa42 	bl	8004006 <RTC_WriteAlarmCounter>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d007      	beq.n	8003b98 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2204      	movs	r2, #4
 8003b8c:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e006      	b.n	8003ba6 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
  }
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	371c      	adds	r7, #28
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd90      	pop	{r4, r7, pc}
	...

08003bb0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b088      	sub	sp, #32
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	61bb      	str	r3, [r7, #24]
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	61fb      	str	r3, [r7, #28]
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	617b      	str	r3, [r7, #20]
 8003bc8:	2300      	movs	r3, #0
 8003bca:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d002      	beq.n	8003bd8 <HAL_RTC_GetTime+0x28>
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d101      	bne.n	8003bdc <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e0b5      	b.n	8003d48 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f003 0304 	and.w	r3, r3, #4
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e0ac      	b.n	8003d48 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	f000 f999 	bl	8003f26 <RTC_ReadTimeCounter>
 8003bf4:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003bf6:	69bb      	ldr	r3, [r7, #24]
 8003bf8:	4a55      	ldr	r2, [pc, #340]	; (8003d50 <HAL_RTC_GetTime+0x1a0>)
 8003bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003bfe:	0adb      	lsrs	r3, r3, #11
 8003c00:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	4b52      	ldr	r3, [pc, #328]	; (8003d50 <HAL_RTC_GetTime+0x1a0>)
 8003c06:	fba3 1302 	umull	r1, r3, r3, r2
 8003c0a:	0adb      	lsrs	r3, r3, #11
 8003c0c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003c10:	fb01 f303 	mul.w	r3, r1, r3
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	4a4f      	ldr	r2, [pc, #316]	; (8003d54 <HAL_RTC_GetTime+0x1a4>)
 8003c18:	fba2 2303 	umull	r2, r3, r2, r3
 8003c1c:	095b      	lsrs	r3, r3, #5
 8003c1e:	b2da      	uxtb	r2, r3
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	4a4a      	ldr	r2, [pc, #296]	; (8003d50 <HAL_RTC_GetTime+0x1a0>)
 8003c28:	fba2 1203 	umull	r1, r2, r2, r3
 8003c2c:	0ad2      	lsrs	r2, r2, #11
 8003c2e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003c32:	fb01 f202 	mul.w	r2, r1, r2
 8003c36:	1a9a      	subs	r2, r3, r2
 8003c38:	4b46      	ldr	r3, [pc, #280]	; (8003d54 <HAL_RTC_GetTime+0x1a4>)
 8003c3a:	fba3 1302 	umull	r1, r3, r3, r2
 8003c3e:	0959      	lsrs	r1, r3, #5
 8003c40:	460b      	mov	r3, r1
 8003c42:	011b      	lsls	r3, r3, #4
 8003c44:	1a5b      	subs	r3, r3, r1
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	1ad1      	subs	r1, r2, r3
 8003c4a:	b2ca      	uxtb	r2, r1
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	2b17      	cmp	r3, #23
 8003c54:	d955      	bls.n	8003d02 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	4a3f      	ldr	r2, [pc, #252]	; (8003d58 <HAL_RTC_GetTime+0x1a8>)
 8003c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c5e:	091b      	lsrs	r3, r3, #4
 8003c60:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8003c62:	6939      	ldr	r1, [r7, #16]
 8003c64:	4b3c      	ldr	r3, [pc, #240]	; (8003d58 <HAL_RTC_GetTime+0x1a8>)
 8003c66:	fba3 2301 	umull	r2, r3, r3, r1
 8003c6a:	091a      	lsrs	r2, r3, #4
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	005b      	lsls	r3, r3, #1
 8003c70:	4413      	add	r3, r2
 8003c72:	00db      	lsls	r3, r3, #3
 8003c74:	1aca      	subs	r2, r1, r3
 8003c76:	b2d2      	uxtb	r2, r2
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f000 f9a9 	bl	8003fd4 <RTC_ReadAlarmCounter>
 8003c82:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c8a:	d008      	beq.n	8003c9e <HAL_RTC_GetTime+0xee>
 8003c8c:	69fa      	ldr	r2, [r7, #28]
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d904      	bls.n	8003c9e <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8003c94:	69fa      	ldr	r2, [r7, #28]
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	61fb      	str	r3, [r7, #28]
 8003c9c:	e002      	b.n	8003ca4 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8003c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8003ca2:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	4a2d      	ldr	r2, [pc, #180]	; (8003d5c <HAL_RTC_GetTime+0x1ac>)
 8003ca8:	fb02 f303 	mul.w	r3, r2, r3
 8003cac:	69ba      	ldr	r2, [r7, #24]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003cb2:	69b9      	ldr	r1, [r7, #24]
 8003cb4:	68f8      	ldr	r0, [r7, #12]
 8003cb6:	f000 f966 	bl	8003f86 <RTC_WriteTimeCounter>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d001      	beq.n	8003cc4 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e041      	b.n	8003d48 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cca:	d00c      	beq.n	8003ce6 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003ccc:	69fa      	ldr	r2, [r7, #28]
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	4413      	add	r3, r2
 8003cd2:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003cd4:	69f9      	ldr	r1, [r7, #28]
 8003cd6:	68f8      	ldr	r0, [r7, #12]
 8003cd8:	f000 f995 	bl	8004006 <RTC_WriteAlarmCounter>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00a      	beq.n	8003cf8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e030      	b.n	8003d48 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003ce6:	69f9      	ldr	r1, [r7, #28]
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f000 f98c 	bl	8004006 <RTC_WriteAlarmCounter>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d001      	beq.n	8003cf8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e027      	b.n	8003d48 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003cf8:	6979      	ldr	r1, [r7, #20]
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f000 fa34 	bl	8004168 <RTC_DateUpdate>
 8003d00:	e003      	b.n	8003d0a <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	b2da      	uxtb	r2, r3
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d01a      	beq.n	8003d46 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f000 f9ed 	bl	80040f4 <RTC_ByteToBcd2>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	785b      	ldrb	r3, [r3, #1]
 8003d26:	4618      	mov	r0, r3
 8003d28:	f000 f9e4 	bl	80040f4 <RTC_ByteToBcd2>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	461a      	mov	r2, r3
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	789b      	ldrb	r3, [r3, #2]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f000 f9db 	bl	80040f4 <RTC_ByteToBcd2>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	461a      	mov	r2, r3
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3720      	adds	r7, #32
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	91a2b3c5 	.word	0x91a2b3c5
 8003d54:	88888889 	.word	0x88888889
 8003d58:	aaaaaaab 	.word	0xaaaaaaab
 8003d5c:	00015180 	.word	0x00015180

08003d60 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b088      	sub	sp, #32
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	60b9      	str	r1, [r7, #8]
 8003d6a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	61fb      	str	r3, [r7, #28]
 8003d70:	2300      	movs	r3, #0
 8003d72:	61bb      	str	r3, [r7, #24]
 8003d74:	2300      	movs	r3, #0
 8003d76:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d002      	beq.n	8003d84 <HAL_RTC_SetDate+0x24>
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d101      	bne.n	8003d88 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e097      	b.n	8003eb8 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	7c1b      	ldrb	r3, [r3, #16]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d101      	bne.n	8003d94 <HAL_RTC_SetDate+0x34>
 8003d90:	2302      	movs	r3, #2
 8003d92:	e091      	b.n	8003eb8 <HAL_RTC_SetDate+0x158>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2201      	movs	r2, #1
 8003d98:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d10c      	bne.n	8003dc0 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	78da      	ldrb	r2, [r3, #3]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	785a      	ldrb	r2, [r3, #1]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	789a      	ldrb	r2, [r3, #2]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	739a      	strb	r2, [r3, #14]
 8003dbe:	e01a      	b.n	8003df6 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	78db      	ldrb	r3, [r3, #3]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f000 f9b2 	bl	800412e <RTC_Bcd2ToByte>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	461a      	mov	r2, r3
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	785b      	ldrb	r3, [r3, #1]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f000 f9a9 	bl	800412e <RTC_Bcd2ToByte>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	461a      	mov	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	789b      	ldrb	r3, [r3, #2]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f000 f9a0 	bl	800412e <RTC_Bcd2ToByte>
 8003dee:	4603      	mov	r3, r0
 8003df0:	461a      	mov	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	7bdb      	ldrb	r3, [r3, #15]
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	7b59      	ldrb	r1, [r3, #13]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	7b9b      	ldrb	r3, [r3, #14]
 8003e04:	461a      	mov	r2, r3
 8003e06:	f000 fa8b 	bl	8004320 <RTC_WeekDayNum>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	7b1a      	ldrb	r2, [r3, #12]
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	f000 f883 	bl	8003f26 <RTC_ReadTimeCounter>
 8003e20:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	4a26      	ldr	r2, [pc, #152]	; (8003ec0 <HAL_RTC_SetDate+0x160>)
 8003e26:	fba2 2303 	umull	r2, r3, r2, r3
 8003e2a:	0adb      	lsrs	r3, r3, #11
 8003e2c:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	2b18      	cmp	r3, #24
 8003e32:	d93a      	bls.n	8003eaa <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	4a23      	ldr	r2, [pc, #140]	; (8003ec4 <HAL_RTC_SetDate+0x164>)
 8003e38:	fba2 2303 	umull	r2, r3, r2, r3
 8003e3c:	091b      	lsrs	r3, r3, #4
 8003e3e:	4a22      	ldr	r2, [pc, #136]	; (8003ec8 <HAL_RTC_SetDate+0x168>)
 8003e40:	fb02 f303 	mul.w	r3, r2, r3
 8003e44:	69fa      	ldr	r2, [r7, #28]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003e4a:	69f9      	ldr	r1, [r7, #28]
 8003e4c:	68f8      	ldr	r0, [r7, #12]
 8003e4e:	f000 f89a 	bl	8003f86 <RTC_WriteTimeCounter>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d007      	beq.n	8003e68 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2204      	movs	r2, #4
 8003e5c:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e027      	b.n	8003eb8 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003e68:	68f8      	ldr	r0, [r7, #12]
 8003e6a:	f000 f8b3 	bl	8003fd4 <RTC_ReadAlarmCounter>
 8003e6e:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e76:	d018      	beq.n	8003eaa <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d214      	bcs.n	8003eaa <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003e86:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003e8a:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003e8c:	69b9      	ldr	r1, [r7, #24]
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f000 f8b9 	bl	8004006 <RTC_WriteAlarmCounter>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d007      	beq.n	8003eaa <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2204      	movs	r2, #4
 8003e9e:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e006      	b.n	8003eb8 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2201      	movs	r2, #1
 8003eae:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3720      	adds	r7, #32
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	91a2b3c5 	.word	0x91a2b3c5
 8003ec4:	aaaaaaab 	.word	0xaaaaaaab
 8003ec8:	00015180 	.word	0x00015180

08003ecc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d101      	bne.n	8003ee2 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e01d      	b.n	8003f1e <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	685a      	ldr	r2, [r3, #4]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f022 0208 	bic.w	r2, r2, #8
 8003ef0:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003ef2:	f7fe f8c1 	bl	8002078 <HAL_GetTick>
 8003ef6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003ef8:	e009      	b.n	8003f0e <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003efa:	f7fe f8bd 	bl	8002078 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f08:	d901      	bls.n	8003f0e <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e007      	b.n	8003f1e <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f003 0308 	and.w	r3, r3, #8
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d0ee      	beq.n	8003efa <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8003f26:	b480      	push	{r7}
 8003f28:	b087      	sub	sp, #28
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	827b      	strh	r3, [r7, #18]
 8003f32:	2300      	movs	r3, #0
 8003f34:	823b      	strh	r3, [r7, #16]
 8003f36:	2300      	movs	r3, #0
 8003f38:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	699b      	ldr	r3, [r3, #24]
 8003f54:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8003f56:	8a7a      	ldrh	r2, [r7, #18]
 8003f58:	8a3b      	ldrh	r3, [r7, #16]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d008      	beq.n	8003f70 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8003f5e:	8a3b      	ldrh	r3, [r7, #16]
 8003f60:	041a      	lsls	r2, r3, #16
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	69db      	ldr	r3, [r3, #28]
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	617b      	str	r3, [r7, #20]
 8003f6e:	e004      	b.n	8003f7a <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8003f70:	8a7b      	ldrh	r3, [r7, #18]
 8003f72:	041a      	lsls	r2, r3, #16
 8003f74:	89fb      	ldrh	r3, [r7, #14]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8003f7a:	697b      	ldr	r3, [r7, #20]
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	371c      	adds	r7, #28
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bc80      	pop	{r7}
 8003f84:	4770      	bx	lr

08003f86 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b084      	sub	sp, #16
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
 8003f8e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f90:	2300      	movs	r3, #0
 8003f92:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f000 f85d 	bl	8004054 <RTC_EnterInitMode>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d002      	beq.n	8003fa6 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	73fb      	strb	r3, [r7, #15]
 8003fa4:	e011      	b.n	8003fca <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	683a      	ldr	r2, [r7, #0]
 8003fac:	0c12      	lsrs	r2, r2, #16
 8003fae:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	683a      	ldr	r2, [r7, #0]
 8003fb6:	b292      	uxth	r2, r2
 8003fb8:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 f872 	bl	80040a4 <RTC_ExitInitMode>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d001      	beq.n	8003fca <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3710      	adds	r7, #16
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b085      	sub	sp, #20
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	81fb      	strh	r3, [r7, #14]
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
 8003fea:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff2:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8003ff4:	89fb      	ldrh	r3, [r7, #14]
 8003ff6:	041a      	lsls	r2, r3, #16
 8003ff8:	89bb      	ldrh	r3, [r7, #12]
 8003ffa:	4313      	orrs	r3, r2
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	bc80      	pop	{r7}
 8004004:	4770      	bx	lr

08004006 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b084      	sub	sp, #16
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
 800400e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004010:	2300      	movs	r3, #0
 8004012:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f000 f81d 	bl	8004054 <RTC_EnterInitMode>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d002      	beq.n	8004026 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	73fb      	strb	r3, [r7, #15]
 8004024:	e011      	b.n	800404a <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	683a      	ldr	r2, [r7, #0]
 800402c:	0c12      	lsrs	r2, r2, #16
 800402e:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	b292      	uxth	r2, r2
 8004038:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f832 	bl	80040a4 <RTC_ExitInitMode>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d001      	beq.n	800404a <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800404a:	7bfb      	ldrb	r3, [r7, #15]
}
 800404c:	4618      	mov	r0, r3
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800405c:	2300      	movs	r3, #0
 800405e:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8004060:	f7fe f80a 	bl	8002078 <HAL_GetTick>
 8004064:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004066:	e009      	b.n	800407c <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004068:	f7fe f806 	bl	8002078 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004076:	d901      	bls.n	800407c <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8004078:	2303      	movs	r3, #3
 800407a:	e00f      	b.n	800409c <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f003 0320 	and.w	r3, r3, #32
 8004086:	2b00      	cmp	r3, #0
 8004088:	d0ee      	beq.n	8004068 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f042 0210 	orr.w	r2, r2, #16
 8004098:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	3710      	adds	r7, #16
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040ac:	2300      	movs	r3, #0
 80040ae:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	685a      	ldr	r2, [r3, #4]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 0210 	bic.w	r2, r2, #16
 80040be:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80040c0:	f7fd ffda 	bl	8002078 <HAL_GetTick>
 80040c4:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80040c6:	e009      	b.n	80040dc <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80040c8:	f7fd ffd6 	bl	8002078 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040d6:	d901      	bls.n	80040dc <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e007      	b.n	80040ec <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f003 0320 	and.w	r3, r3, #32
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d0ee      	beq.n	80040c8 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3710      	adds	r7, #16
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b085      	sub	sp, #20
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	4603      	mov	r3, r0
 80040fc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80040fe:	2300      	movs	r3, #0
 8004100:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8004102:	e005      	b.n	8004110 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	3301      	adds	r3, #1
 8004108:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800410a:	79fb      	ldrb	r3, [r7, #7]
 800410c:	3b0a      	subs	r3, #10
 800410e:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8004110:	79fb      	ldrb	r3, [r7, #7]
 8004112:	2b09      	cmp	r3, #9
 8004114:	d8f6      	bhi.n	8004104 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	b2db      	uxtb	r3, r3
 800411a:	011b      	lsls	r3, r3, #4
 800411c:	b2da      	uxtb	r2, r3
 800411e:	79fb      	ldrb	r3, [r7, #7]
 8004120:	4313      	orrs	r3, r2
 8004122:	b2db      	uxtb	r3, r3
}
 8004124:	4618      	mov	r0, r3
 8004126:	3714      	adds	r7, #20
 8004128:	46bd      	mov	sp, r7
 800412a:	bc80      	pop	{r7}
 800412c:	4770      	bx	lr

0800412e <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800412e:	b480      	push	{r7}
 8004130:	b085      	sub	sp, #20
 8004132:	af00      	add	r7, sp, #0
 8004134:	4603      	mov	r3, r0
 8004136:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8004138:	2300      	movs	r3, #0
 800413a:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800413c:	79fb      	ldrb	r3, [r7, #7]
 800413e:	091b      	lsrs	r3, r3, #4
 8004140:	b2db      	uxtb	r3, r3
 8004142:	461a      	mov	r2, r3
 8004144:	4613      	mov	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	4413      	add	r3, r2
 800414a:	005b      	lsls	r3, r3, #1
 800414c:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800414e:	79fb      	ldrb	r3, [r7, #7]
 8004150:	f003 030f 	and.w	r3, r3, #15
 8004154:	b2da      	uxtb	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	b2db      	uxtb	r3, r3
 800415a:	4413      	add	r3, r2
 800415c:	b2db      	uxtb	r3, r3
}
 800415e:	4618      	mov	r0, r3
 8004160:	3714      	adds	r7, #20
 8004162:	46bd      	mov	sp, r7
 8004164:	bc80      	pop	{r7}
 8004166:	4770      	bx	lr

08004168 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8004172:	2300      	movs	r3, #0
 8004174:	617b      	str	r3, [r7, #20]
 8004176:	2300      	movs	r3, #0
 8004178:	613b      	str	r3, [r7, #16]
 800417a:	2300      	movs	r3, #0
 800417c:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800417e:	2300      	movs	r3, #0
 8004180:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	7bdb      	ldrb	r3, [r3, #15]
 8004186:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	7b5b      	ldrb	r3, [r3, #13]
 800418c:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	7b9b      	ldrb	r3, [r3, #14]
 8004192:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8004194:	2300      	movs	r3, #0
 8004196:	60bb      	str	r3, [r7, #8]
 8004198:	e06f      	b.n	800427a <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d011      	beq.n	80041c4 <RTC_DateUpdate+0x5c>
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	2b03      	cmp	r3, #3
 80041a4:	d00e      	beq.n	80041c4 <RTC_DateUpdate+0x5c>
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	2b05      	cmp	r3, #5
 80041aa:	d00b      	beq.n	80041c4 <RTC_DateUpdate+0x5c>
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	2b07      	cmp	r3, #7
 80041b0:	d008      	beq.n	80041c4 <RTC_DateUpdate+0x5c>
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	2b08      	cmp	r3, #8
 80041b6:	d005      	beq.n	80041c4 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	2b0a      	cmp	r3, #10
 80041bc:	d002      	beq.n	80041c4 <RTC_DateUpdate+0x5c>
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	2b0c      	cmp	r3, #12
 80041c2:	d117      	bne.n	80041f4 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2b1e      	cmp	r3, #30
 80041c8:	d803      	bhi.n	80041d2 <RTC_DateUpdate+0x6a>
      {
        day++;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	3301      	adds	r3, #1
 80041ce:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80041d0:	e050      	b.n	8004274 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	2b0c      	cmp	r3, #12
 80041d6:	d005      	beq.n	80041e4 <RTC_DateUpdate+0x7c>
        {
          month++;
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	3301      	adds	r3, #1
 80041dc:	613b      	str	r3, [r7, #16]
          day = 1U;
 80041de:	2301      	movs	r3, #1
 80041e0:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80041e2:	e047      	b.n	8004274 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80041e4:	2301      	movs	r3, #1
 80041e6:	613b      	str	r3, [r7, #16]
          day = 1U;
 80041e8:	2301      	movs	r3, #1
 80041ea:	60fb      	str	r3, [r7, #12]
          year++;
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	3301      	adds	r3, #1
 80041f0:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80041f2:	e03f      	b.n	8004274 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	2b04      	cmp	r3, #4
 80041f8:	d008      	beq.n	800420c <RTC_DateUpdate+0xa4>
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	2b06      	cmp	r3, #6
 80041fe:	d005      	beq.n	800420c <RTC_DateUpdate+0xa4>
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	2b09      	cmp	r3, #9
 8004204:	d002      	beq.n	800420c <RTC_DateUpdate+0xa4>
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	2b0b      	cmp	r3, #11
 800420a:	d10c      	bne.n	8004226 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2b1d      	cmp	r3, #29
 8004210:	d803      	bhi.n	800421a <RTC_DateUpdate+0xb2>
      {
        day++;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	3301      	adds	r3, #1
 8004216:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8004218:	e02c      	b.n	8004274 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	3301      	adds	r3, #1
 800421e:	613b      	str	r3, [r7, #16]
        day = 1U;
 8004220:	2301      	movs	r3, #1
 8004222:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8004224:	e026      	b.n	8004274 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	2b02      	cmp	r3, #2
 800422a:	d123      	bne.n	8004274 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2b1b      	cmp	r3, #27
 8004230:	d803      	bhi.n	800423a <RTC_DateUpdate+0xd2>
      {
        day++;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	3301      	adds	r3, #1
 8004236:	60fb      	str	r3, [r7, #12]
 8004238:	e01c      	b.n	8004274 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2b1c      	cmp	r3, #28
 800423e:	d111      	bne.n	8004264 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	b29b      	uxth	r3, r3
 8004244:	4618      	mov	r0, r3
 8004246:	f000 f839 	bl	80042bc <RTC_IsLeapYear>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d003      	beq.n	8004258 <RTC_DateUpdate+0xf0>
        {
          day++;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	3301      	adds	r3, #1
 8004254:	60fb      	str	r3, [r7, #12]
 8004256:	e00d      	b.n	8004274 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	3301      	adds	r3, #1
 800425c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800425e:	2301      	movs	r3, #1
 8004260:	60fb      	str	r3, [r7, #12]
 8004262:	e007      	b.n	8004274 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2b1d      	cmp	r3, #29
 8004268:	d104      	bne.n	8004274 <RTC_DateUpdate+0x10c>
      {
        month++;
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	3301      	adds	r3, #1
 800426e:	613b      	str	r3, [r7, #16]
        day = 1U;
 8004270:	2301      	movs	r3, #1
 8004272:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	3301      	adds	r3, #1
 8004278:	60bb      	str	r3, [r7, #8]
 800427a:	68ba      	ldr	r2, [r7, #8]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	429a      	cmp	r2, r3
 8004280:	d38b      	bcc.n	800419a <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	b2da      	uxtb	r2, r3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	b2da      	uxtb	r2, r3
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	b2da      	uxtb	r2, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	b2db      	uxtb	r3, r3
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	b2d2      	uxtb	r2, r2
 80042a2:	4619      	mov	r1, r3
 80042a4:	6978      	ldr	r0, [r7, #20]
 80042a6:	f000 f83b 	bl	8004320 <RTC_WeekDayNum>
 80042aa:	4603      	mov	r3, r0
 80042ac:	461a      	mov	r2, r3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	731a      	strb	r2, [r3, #12]
}
 80042b2:	bf00      	nop
 80042b4:	3718      	adds	r7, #24
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
	...

080042bc <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	4603      	mov	r3, r0
 80042c4:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80042c6:	88fb      	ldrh	r3, [r7, #6]
 80042c8:	f003 0303 	and.w	r3, r3, #3
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d001      	beq.n	80042d6 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80042d2:	2300      	movs	r3, #0
 80042d4:	e01d      	b.n	8004312 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80042d6:	88fb      	ldrh	r3, [r7, #6]
 80042d8:	4a10      	ldr	r2, [pc, #64]	; (800431c <RTC_IsLeapYear+0x60>)
 80042da:	fba2 1203 	umull	r1, r2, r2, r3
 80042de:	0952      	lsrs	r2, r2, #5
 80042e0:	2164      	movs	r1, #100	; 0x64
 80042e2:	fb01 f202 	mul.w	r2, r1, r2
 80042e6:	1a9b      	subs	r3, r3, r2
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d001      	beq.n	80042f2 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e00f      	b.n	8004312 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80042f2:	88fb      	ldrh	r3, [r7, #6]
 80042f4:	4a09      	ldr	r2, [pc, #36]	; (800431c <RTC_IsLeapYear+0x60>)
 80042f6:	fba2 1203 	umull	r1, r2, r2, r3
 80042fa:	09d2      	lsrs	r2, r2, #7
 80042fc:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8004300:	fb01 f202 	mul.w	r2, r1, r2
 8004304:	1a9b      	subs	r3, r3, r2
 8004306:	b29b      	uxth	r3, r3
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 800430c:	2301      	movs	r3, #1
 800430e:	e000      	b.n	8004312 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8004310:	2300      	movs	r3, #0
  }
}
 8004312:	4618      	mov	r0, r3
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	bc80      	pop	{r7}
 800431a:	4770      	bx	lr
 800431c:	51eb851f 	.word	0x51eb851f

08004320 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8004320:	b480      	push	{r7}
 8004322:	b085      	sub	sp, #20
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	460b      	mov	r3, r1
 800432a:	70fb      	strb	r3, [r7, #3]
 800432c:	4613      	mov	r3, r2
 800432e:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8004330:	2300      	movs	r3, #0
 8004332:	60bb      	str	r3, [r7, #8]
 8004334:	2300      	movs	r3, #0
 8004336:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800433e:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8004340:	78fb      	ldrb	r3, [r7, #3]
 8004342:	2b02      	cmp	r3, #2
 8004344:	d82d      	bhi.n	80043a2 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8004346:	78fa      	ldrb	r2, [r7, #3]
 8004348:	4613      	mov	r3, r2
 800434a:	005b      	lsls	r3, r3, #1
 800434c:	4413      	add	r3, r2
 800434e:	00db      	lsls	r3, r3, #3
 8004350:	1a9b      	subs	r3, r3, r2
 8004352:	4a2c      	ldr	r2, [pc, #176]	; (8004404 <RTC_WeekDayNum+0xe4>)
 8004354:	fba2 2303 	umull	r2, r3, r2, r3
 8004358:	085a      	lsrs	r2, r3, #1
 800435a:	78bb      	ldrb	r3, [r7, #2]
 800435c:	441a      	add	r2, r3
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	441a      	add	r2, r3
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	3b01      	subs	r3, #1
 8004366:	089b      	lsrs	r3, r3, #2
 8004368:	441a      	add	r2, r3
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	3b01      	subs	r3, #1
 800436e:	4926      	ldr	r1, [pc, #152]	; (8004408 <RTC_WeekDayNum+0xe8>)
 8004370:	fba1 1303 	umull	r1, r3, r1, r3
 8004374:	095b      	lsrs	r3, r3, #5
 8004376:	1ad2      	subs	r2, r2, r3
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	3b01      	subs	r3, #1
 800437c:	4922      	ldr	r1, [pc, #136]	; (8004408 <RTC_WeekDayNum+0xe8>)
 800437e:	fba1 1303 	umull	r1, r3, r1, r3
 8004382:	09db      	lsrs	r3, r3, #7
 8004384:	4413      	add	r3, r2
 8004386:	1d1a      	adds	r2, r3, #4
 8004388:	4b20      	ldr	r3, [pc, #128]	; (800440c <RTC_WeekDayNum+0xec>)
 800438a:	fba3 1302 	umull	r1, r3, r3, r2
 800438e:	1ad1      	subs	r1, r2, r3
 8004390:	0849      	lsrs	r1, r1, #1
 8004392:	440b      	add	r3, r1
 8004394:	0899      	lsrs	r1, r3, #2
 8004396:	460b      	mov	r3, r1
 8004398:	00db      	lsls	r3, r3, #3
 800439a:	1a5b      	subs	r3, r3, r1
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	60fb      	str	r3, [r7, #12]
 80043a0:	e029      	b.n	80043f6 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80043a2:	78fa      	ldrb	r2, [r7, #3]
 80043a4:	4613      	mov	r3, r2
 80043a6:	005b      	lsls	r3, r3, #1
 80043a8:	4413      	add	r3, r2
 80043aa:	00db      	lsls	r3, r3, #3
 80043ac:	1a9b      	subs	r3, r3, r2
 80043ae:	4a15      	ldr	r2, [pc, #84]	; (8004404 <RTC_WeekDayNum+0xe4>)
 80043b0:	fba2 2303 	umull	r2, r3, r2, r3
 80043b4:	085a      	lsrs	r2, r3, #1
 80043b6:	78bb      	ldrb	r3, [r7, #2]
 80043b8:	441a      	add	r2, r3
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	441a      	add	r2, r3
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	089b      	lsrs	r3, r3, #2
 80043c2:	441a      	add	r2, r3
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	4910      	ldr	r1, [pc, #64]	; (8004408 <RTC_WeekDayNum+0xe8>)
 80043c8:	fba1 1303 	umull	r1, r3, r1, r3
 80043cc:	095b      	lsrs	r3, r3, #5
 80043ce:	1ad2      	subs	r2, r2, r3
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	490d      	ldr	r1, [pc, #52]	; (8004408 <RTC_WeekDayNum+0xe8>)
 80043d4:	fba1 1303 	umull	r1, r3, r1, r3
 80043d8:	09db      	lsrs	r3, r3, #7
 80043da:	4413      	add	r3, r2
 80043dc:	1c9a      	adds	r2, r3, #2
 80043de:	4b0b      	ldr	r3, [pc, #44]	; (800440c <RTC_WeekDayNum+0xec>)
 80043e0:	fba3 1302 	umull	r1, r3, r3, r2
 80043e4:	1ad1      	subs	r1, r2, r3
 80043e6:	0849      	lsrs	r1, r1, #1
 80043e8:	440b      	add	r3, r1
 80043ea:	0899      	lsrs	r1, r3, #2
 80043ec:	460b      	mov	r3, r1
 80043ee:	00db      	lsls	r3, r3, #3
 80043f0:	1a5b      	subs	r3, r3, r1
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	b2db      	uxtb	r3, r3
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3714      	adds	r7, #20
 80043fe:	46bd      	mov	sp, r7
 8004400:	bc80      	pop	{r7}
 8004402:	4770      	bx	lr
 8004404:	38e38e39 	.word	0x38e38e39
 8004408:	51eb851f 	.word	0x51eb851f
 800440c:	24924925 	.word	0x24924925

08004410 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e076      	b.n	8004510 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004426:	2b00      	cmp	r3, #0
 8004428:	d108      	bne.n	800443c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004432:	d009      	beq.n	8004448 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	61da      	str	r2, [r3, #28]
 800443a:	e005      	b.n	8004448 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b00      	cmp	r3, #0
 8004458:	d106      	bne.n	8004468 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f7fd fbc0 	bl	8001be8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2202      	movs	r2, #2
 800446c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800447e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004490:	431a      	orrs	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800449a:	431a      	orrs	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	431a      	orrs	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	431a      	orrs	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	699b      	ldr	r3, [r3, #24]
 80044b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044b8:	431a      	orrs	r2, r3
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80044c2:	431a      	orrs	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044cc:	ea42 0103 	orr.w	r1, r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	430a      	orrs	r2, r1
 80044de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	0c1a      	lsrs	r2, r3, #16
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f002 0204 	and.w	r2, r2, #4
 80044ee:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	69da      	ldr	r2, [r3, #28]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044fe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2201      	movs	r2, #1
 800450a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800450e:	2300      	movs	r3, #0
}
 8004510:	4618      	mov	r0, r3
 8004512:	3708      	adds	r7, #8
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b088      	sub	sp, #32
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	603b      	str	r3, [r7, #0]
 8004524:	4613      	mov	r3, r2
 8004526:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004528:	2300      	movs	r3, #0
 800452a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004532:	2b01      	cmp	r3, #1
 8004534:	d101      	bne.n	800453a <HAL_SPI_Transmit+0x22>
 8004536:	2302      	movs	r3, #2
 8004538:	e126      	b.n	8004788 <HAL_SPI_Transmit+0x270>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2201      	movs	r2, #1
 800453e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004542:	f7fd fd99 	bl	8002078 <HAL_GetTick>
 8004546:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004548:	88fb      	ldrh	r3, [r7, #6]
 800454a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004552:	b2db      	uxtb	r3, r3
 8004554:	2b01      	cmp	r3, #1
 8004556:	d002      	beq.n	800455e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004558:	2302      	movs	r3, #2
 800455a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800455c:	e10b      	b.n	8004776 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d002      	beq.n	800456a <HAL_SPI_Transmit+0x52>
 8004564:	88fb      	ldrh	r3, [r7, #6]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d102      	bne.n	8004570 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800456e:	e102      	b.n	8004776 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2203      	movs	r2, #3
 8004574:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	68ba      	ldr	r2, [r7, #8]
 8004582:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	88fa      	ldrh	r2, [r7, #6]
 8004588:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	88fa      	ldrh	r2, [r7, #6]
 800458e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2200      	movs	r2, #0
 8004594:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2200      	movs	r2, #0
 800459a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2200      	movs	r2, #0
 80045a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045b6:	d10f      	bne.n	80045d8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045c6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045d6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045e2:	2b40      	cmp	r3, #64	; 0x40
 80045e4:	d007      	beq.n	80045f6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045f4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045fe:	d14b      	bne.n	8004698 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d002      	beq.n	800460e <HAL_SPI_Transmit+0xf6>
 8004608:	8afb      	ldrh	r3, [r7, #22]
 800460a:	2b01      	cmp	r3, #1
 800460c:	d13e      	bne.n	800468c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004612:	881a      	ldrh	r2, [r3, #0]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461e:	1c9a      	adds	r2, r3, #2
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004628:	b29b      	uxth	r3, r3
 800462a:	3b01      	subs	r3, #1
 800462c:	b29a      	uxth	r2, r3
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004632:	e02b      	b.n	800468c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	2b02      	cmp	r3, #2
 8004640:	d112      	bne.n	8004668 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004646:	881a      	ldrh	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004652:	1c9a      	adds	r2, r3, #2
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800465c:	b29b      	uxth	r3, r3
 800465e:	3b01      	subs	r3, #1
 8004660:	b29a      	uxth	r2, r3
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	86da      	strh	r2, [r3, #54]	; 0x36
 8004666:	e011      	b.n	800468c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004668:	f7fd fd06 	bl	8002078 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	429a      	cmp	r2, r3
 8004676:	d803      	bhi.n	8004680 <HAL_SPI_Transmit+0x168>
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467e:	d102      	bne.n	8004686 <HAL_SPI_Transmit+0x16e>
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d102      	bne.n	800468c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	77fb      	strb	r3, [r7, #31]
          goto error;
 800468a:	e074      	b.n	8004776 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004690:	b29b      	uxth	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d1ce      	bne.n	8004634 <HAL_SPI_Transmit+0x11c>
 8004696:	e04c      	b.n	8004732 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d002      	beq.n	80046a6 <HAL_SPI_Transmit+0x18e>
 80046a0:	8afb      	ldrh	r3, [r7, #22]
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d140      	bne.n	8004728 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	330c      	adds	r3, #12
 80046b0:	7812      	ldrb	r2, [r2, #0]
 80046b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b8:	1c5a      	adds	r2, r3, #1
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	3b01      	subs	r3, #1
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80046cc:	e02c      	b.n	8004728 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f003 0302 	and.w	r3, r3, #2
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d113      	bne.n	8004704 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	330c      	adds	r3, #12
 80046e6:	7812      	ldrb	r2, [r2, #0]
 80046e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ee:	1c5a      	adds	r2, r3, #1
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	3b01      	subs	r3, #1
 80046fc:	b29a      	uxth	r2, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	86da      	strh	r2, [r3, #54]	; 0x36
 8004702:	e011      	b.n	8004728 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004704:	f7fd fcb8 	bl	8002078 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	69bb      	ldr	r3, [r7, #24]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	683a      	ldr	r2, [r7, #0]
 8004710:	429a      	cmp	r2, r3
 8004712:	d803      	bhi.n	800471c <HAL_SPI_Transmit+0x204>
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800471a:	d102      	bne.n	8004722 <HAL_SPI_Transmit+0x20a>
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d102      	bne.n	8004728 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004726:	e026      	b.n	8004776 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800472c:	b29b      	uxth	r3, r3
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1cd      	bne.n	80046ce <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004732:	69ba      	ldr	r2, [r7, #24]
 8004734:	6839      	ldr	r1, [r7, #0]
 8004736:	68f8      	ldr	r0, [r7, #12]
 8004738:	f000 f8b2 	bl	80048a0 <SPI_EndRxTxTransaction>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d002      	beq.n	8004748 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2220      	movs	r2, #32
 8004746:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d10a      	bne.n	8004766 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004750:	2300      	movs	r3, #0
 8004752:	613b      	str	r3, [r7, #16]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	68db      	ldr	r3, [r3, #12]
 800475a:	613b      	str	r3, [r7, #16]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	613b      	str	r3, [r7, #16]
 8004764:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800476a:	2b00      	cmp	r3, #0
 800476c:	d002      	beq.n	8004774 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	77fb      	strb	r3, [r7, #31]
 8004772:	e000      	b.n	8004776 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004774:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004786:	7ffb      	ldrb	r3, [r7, #31]
}
 8004788:	4618      	mov	r0, r3
 800478a:	3720      	adds	r7, #32
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b088      	sub	sp, #32
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	603b      	str	r3, [r7, #0]
 800479c:	4613      	mov	r3, r2
 800479e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80047a0:	f7fd fc6a 	bl	8002078 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a8:	1a9b      	subs	r3, r3, r2
 80047aa:	683a      	ldr	r2, [r7, #0]
 80047ac:	4413      	add	r3, r2
 80047ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80047b0:	f7fd fc62 	bl	8002078 <HAL_GetTick>
 80047b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047b6:	4b39      	ldr	r3, [pc, #228]	; (800489c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	015b      	lsls	r3, r3, #5
 80047bc:	0d1b      	lsrs	r3, r3, #20
 80047be:	69fa      	ldr	r2, [r7, #28]
 80047c0:	fb02 f303 	mul.w	r3, r2, r3
 80047c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047c6:	e054      	b.n	8004872 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ce:	d050      	beq.n	8004872 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047d0:	f7fd fc52 	bl	8002078 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	69fa      	ldr	r2, [r7, #28]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d902      	bls.n	80047e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d13d      	bne.n	8004862 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	685a      	ldr	r2, [r3, #4]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80047f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047fe:	d111      	bne.n	8004824 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004808:	d004      	beq.n	8004814 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004812:	d107      	bne.n	8004824 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004822:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004828:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800482c:	d10f      	bne.n	800484e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800483c:	601a      	str	r2, [r3, #0]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800484c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e017      	b.n	8004892 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d101      	bne.n	800486c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004868:	2300      	movs	r3, #0
 800486a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	3b01      	subs	r3, #1
 8004870:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689a      	ldr	r2, [r3, #8]
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	4013      	ands	r3, r2
 800487c:	68ba      	ldr	r2, [r7, #8]
 800487e:	429a      	cmp	r2, r3
 8004880:	bf0c      	ite	eq
 8004882:	2301      	moveq	r3, #1
 8004884:	2300      	movne	r3, #0
 8004886:	b2db      	uxtb	r3, r3
 8004888:	461a      	mov	r2, r3
 800488a:	79fb      	ldrb	r3, [r7, #7]
 800488c:	429a      	cmp	r2, r3
 800488e:	d19b      	bne.n	80047c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3720      	adds	r7, #32
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	2000000c 	.word	0x2000000c

080048a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af02      	add	r7, sp, #8
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	2200      	movs	r2, #0
 80048b4:	2180      	movs	r1, #128	; 0x80
 80048b6:	68f8      	ldr	r0, [r7, #12]
 80048b8:	f7ff ff6a 	bl	8004790 <SPI_WaitFlagStateUntilTimeout>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d007      	beq.n	80048d2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048c6:	f043 0220 	orr.w	r2, r3, #32
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e000      	b.n	80048d4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3710      	adds	r7, #16
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b082      	sub	sp, #8
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d101      	bne.n	80048ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e041      	b.n	8004972 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d106      	bne.n	8004908 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f7fd faa0 	bl	8001e48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2202      	movs	r2, #2
 800490c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	3304      	adds	r3, #4
 8004918:	4619      	mov	r1, r3
 800491a:	4610      	mov	r0, r2
 800491c:	f000 fa64 	bl	8004de8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3708      	adds	r7, #8
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
	...

0800497c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800497c:	b480      	push	{r7}
 800497e:	b085      	sub	sp, #20
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800498a:	b2db      	uxtb	r3, r3
 800498c:	2b01      	cmp	r3, #1
 800498e:	d001      	beq.n	8004994 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e03a      	b.n	8004a0a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2202      	movs	r2, #2
 8004998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	68da      	ldr	r2, [r3, #12]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f042 0201 	orr.w	r2, r2, #1
 80049aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a18      	ldr	r2, [pc, #96]	; (8004a14 <HAL_TIM_Base_Start_IT+0x98>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d00e      	beq.n	80049d4 <HAL_TIM_Base_Start_IT+0x58>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049be:	d009      	beq.n	80049d4 <HAL_TIM_Base_Start_IT+0x58>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a14      	ldr	r2, [pc, #80]	; (8004a18 <HAL_TIM_Base_Start_IT+0x9c>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d004      	beq.n	80049d4 <HAL_TIM_Base_Start_IT+0x58>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a13      	ldr	r2, [pc, #76]	; (8004a1c <HAL_TIM_Base_Start_IT+0xa0>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d111      	bne.n	80049f8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f003 0307 	and.w	r3, r3, #7
 80049de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2b06      	cmp	r3, #6
 80049e4:	d010      	beq.n	8004a08 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f042 0201 	orr.w	r2, r2, #1
 80049f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049f6:	e007      	b.n	8004a08 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f042 0201 	orr.w	r2, r2, #1
 8004a06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3714      	adds	r7, #20
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bc80      	pop	{r7}
 8004a12:	4770      	bx	lr
 8004a14:	40012c00 	.word	0x40012c00
 8004a18:	40000400 	.word	0x40000400
 8004a1c:	40000800 	.word	0x40000800

08004a20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	f003 0302 	and.w	r3, r3, #2
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d122      	bne.n	8004a7c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d11b      	bne.n	8004a7c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f06f 0202 	mvn.w	r2, #2
 8004a4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2201      	movs	r2, #1
 8004a52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	f003 0303 	and.w	r3, r3, #3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 f9a4 	bl	8004db0 <HAL_TIM_IC_CaptureCallback>
 8004a68:	e005      	b.n	8004a76 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f997 	bl	8004d9e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f9a6 	bl	8004dc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	f003 0304 	and.w	r3, r3, #4
 8004a86:	2b04      	cmp	r3, #4
 8004a88:	d122      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	f003 0304 	and.w	r3, r3, #4
 8004a94:	2b04      	cmp	r3, #4
 8004a96:	d11b      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f06f 0204 	mvn.w	r2, #4
 8004aa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2202      	movs	r2, #2
 8004aa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	699b      	ldr	r3, [r3, #24]
 8004aae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 f97a 	bl	8004db0 <HAL_TIM_IC_CaptureCallback>
 8004abc:	e005      	b.n	8004aca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f96d 	bl	8004d9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 f97c 	bl	8004dc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	f003 0308 	and.w	r3, r3, #8
 8004ada:	2b08      	cmp	r3, #8
 8004adc:	d122      	bne.n	8004b24 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	f003 0308 	and.w	r3, r3, #8
 8004ae8:	2b08      	cmp	r3, #8
 8004aea:	d11b      	bne.n	8004b24 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f06f 0208 	mvn.w	r2, #8
 8004af4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2204      	movs	r2, #4
 8004afa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	69db      	ldr	r3, [r3, #28]
 8004b02:	f003 0303 	and.w	r3, r3, #3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d003      	beq.n	8004b12 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f000 f950 	bl	8004db0 <HAL_TIM_IC_CaptureCallback>
 8004b10:	e005      	b.n	8004b1e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f000 f943 	bl	8004d9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b18:	6878      	ldr	r0, [r7, #4]
 8004b1a:	f000 f952 	bl	8004dc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	f003 0310 	and.w	r3, r3, #16
 8004b2e:	2b10      	cmp	r3, #16
 8004b30:	d122      	bne.n	8004b78 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	f003 0310 	and.w	r3, r3, #16
 8004b3c:	2b10      	cmp	r3, #16
 8004b3e:	d11b      	bne.n	8004b78 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f06f 0210 	mvn.w	r2, #16
 8004b48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2208      	movs	r2, #8
 8004b4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d003      	beq.n	8004b66 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 f926 	bl	8004db0 <HAL_TIM_IC_CaptureCallback>
 8004b64:	e005      	b.n	8004b72 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 f919 	bl	8004d9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f000 f928 	bl	8004dc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	f003 0301 	and.w	r3, r3, #1
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d10e      	bne.n	8004ba4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	f003 0301 	and.w	r3, r3, #1
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d107      	bne.n	8004ba4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f06f 0201 	mvn.w	r2, #1
 8004b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f7fc ff62 	bl	8001a68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bae:	2b80      	cmp	r3, #128	; 0x80
 8004bb0:	d10e      	bne.n	8004bd0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bbc:	2b80      	cmp	r3, #128	; 0x80
 8004bbe:	d107      	bne.n	8004bd0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f000 fa6b 	bl	80050a6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bda:	2b40      	cmp	r3, #64	; 0x40
 8004bdc:	d10e      	bne.n	8004bfc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be8:	2b40      	cmp	r3, #64	; 0x40
 8004bea:	d107      	bne.n	8004bfc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004bf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 f8ec 	bl	8004dd4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	f003 0320 	and.w	r3, r3, #32
 8004c06:	2b20      	cmp	r3, #32
 8004c08:	d10e      	bne.n	8004c28 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	f003 0320 	and.w	r3, r3, #32
 8004c14:	2b20      	cmp	r3, #32
 8004c16:	d107      	bne.n	8004c28 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f06f 0220 	mvn.w	r2, #32
 8004c20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 fa36 	bl	8005094 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c28:	bf00      	nop
 8004c2a:	3708      	adds	r7, #8
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d101      	bne.n	8004c48 <HAL_TIM_ConfigClockSource+0x18>
 8004c44:	2302      	movs	r3, #2
 8004c46:	e0a6      	b.n	8004d96 <HAL_TIM_ConfigClockSource+0x166>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c66:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c6e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2b40      	cmp	r3, #64	; 0x40
 8004c7e:	d067      	beq.n	8004d50 <HAL_TIM_ConfigClockSource+0x120>
 8004c80:	2b40      	cmp	r3, #64	; 0x40
 8004c82:	d80b      	bhi.n	8004c9c <HAL_TIM_ConfigClockSource+0x6c>
 8004c84:	2b10      	cmp	r3, #16
 8004c86:	d073      	beq.n	8004d70 <HAL_TIM_ConfigClockSource+0x140>
 8004c88:	2b10      	cmp	r3, #16
 8004c8a:	d802      	bhi.n	8004c92 <HAL_TIM_ConfigClockSource+0x62>
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d06f      	beq.n	8004d70 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004c90:	e078      	b.n	8004d84 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004c92:	2b20      	cmp	r3, #32
 8004c94:	d06c      	beq.n	8004d70 <HAL_TIM_ConfigClockSource+0x140>
 8004c96:	2b30      	cmp	r3, #48	; 0x30
 8004c98:	d06a      	beq.n	8004d70 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004c9a:	e073      	b.n	8004d84 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004c9c:	2b70      	cmp	r3, #112	; 0x70
 8004c9e:	d00d      	beq.n	8004cbc <HAL_TIM_ConfigClockSource+0x8c>
 8004ca0:	2b70      	cmp	r3, #112	; 0x70
 8004ca2:	d804      	bhi.n	8004cae <HAL_TIM_ConfigClockSource+0x7e>
 8004ca4:	2b50      	cmp	r3, #80	; 0x50
 8004ca6:	d033      	beq.n	8004d10 <HAL_TIM_ConfigClockSource+0xe0>
 8004ca8:	2b60      	cmp	r3, #96	; 0x60
 8004caa:	d041      	beq.n	8004d30 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004cac:	e06a      	b.n	8004d84 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004cae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cb2:	d066      	beq.n	8004d82 <HAL_TIM_ConfigClockSource+0x152>
 8004cb4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cb8:	d017      	beq.n	8004cea <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004cba:	e063      	b.n	8004d84 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6818      	ldr	r0, [r3, #0]
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	6899      	ldr	r1, [r3, #8]
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685a      	ldr	r2, [r3, #4]
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	f000 f965 	bl	8004f9a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004cde:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	68fa      	ldr	r2, [r7, #12]
 8004ce6:	609a      	str	r2, [r3, #8]
      break;
 8004ce8:	e04c      	b.n	8004d84 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6818      	ldr	r0, [r3, #0]
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	6899      	ldr	r1, [r3, #8]
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	685a      	ldr	r2, [r3, #4]
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	f000 f94e 	bl	8004f9a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	689a      	ldr	r2, [r3, #8]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d0c:	609a      	str	r2, [r3, #8]
      break;
 8004d0e:	e039      	b.n	8004d84 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6818      	ldr	r0, [r3, #0]
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	6859      	ldr	r1, [r3, #4]
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	f000 f8c5 	bl	8004eac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	2150      	movs	r1, #80	; 0x50
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f000 f91c 	bl	8004f66 <TIM_ITRx_SetConfig>
      break;
 8004d2e:	e029      	b.n	8004d84 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6818      	ldr	r0, [r3, #0]
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	6859      	ldr	r1, [r3, #4]
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	f000 f8e3 	bl	8004f08 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2160      	movs	r1, #96	; 0x60
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f000 f90c 	bl	8004f66 <TIM_ITRx_SetConfig>
      break;
 8004d4e:	e019      	b.n	8004d84 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6818      	ldr	r0, [r3, #0]
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	6859      	ldr	r1, [r3, #4]
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	f000 f8a5 	bl	8004eac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	2140      	movs	r1, #64	; 0x40
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f000 f8fc 	bl	8004f66 <TIM_ITRx_SetConfig>
      break;
 8004d6e:	e009      	b.n	8004d84 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4619      	mov	r1, r3
 8004d7a:	4610      	mov	r0, r2
 8004d7c:	f000 f8f3 	bl	8004f66 <TIM_ITRx_SetConfig>
        break;
 8004d80:	e000      	b.n	8004d84 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004d82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3710      	adds	r7, #16
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}

08004d9e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d9e:	b480      	push	{r7}
 8004da0:	b083      	sub	sp, #12
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004da6:	bf00      	nop
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bc80      	pop	{r7}
 8004dae:	4770      	bx	lr

08004db0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004db8:	bf00      	nop
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bc80      	pop	{r7}
 8004dc0:	4770      	bx	lr

08004dc2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004dc2:	b480      	push	{r7}
 8004dc4:	b083      	sub	sp, #12
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004dca:	bf00      	nop
 8004dcc:	370c      	adds	r7, #12
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bc80      	pop	{r7}
 8004dd2:	4770      	bx	lr

08004dd4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ddc:	bf00      	nop
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bc80      	pop	{r7}
 8004de4:	4770      	bx	lr
	...

08004de8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4a29      	ldr	r2, [pc, #164]	; (8004ea0 <TIM_Base_SetConfig+0xb8>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d00b      	beq.n	8004e18 <TIM_Base_SetConfig+0x30>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e06:	d007      	beq.n	8004e18 <TIM_Base_SetConfig+0x30>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a26      	ldr	r2, [pc, #152]	; (8004ea4 <TIM_Base_SetConfig+0xbc>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d003      	beq.n	8004e18 <TIM_Base_SetConfig+0x30>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4a25      	ldr	r2, [pc, #148]	; (8004ea8 <TIM_Base_SetConfig+0xc0>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d108      	bne.n	8004e2a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	68fa      	ldr	r2, [r7, #12]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a1c      	ldr	r2, [pc, #112]	; (8004ea0 <TIM_Base_SetConfig+0xb8>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d00b      	beq.n	8004e4a <TIM_Base_SetConfig+0x62>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e38:	d007      	beq.n	8004e4a <TIM_Base_SetConfig+0x62>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a19      	ldr	r2, [pc, #100]	; (8004ea4 <TIM_Base_SetConfig+0xbc>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d003      	beq.n	8004e4a <TIM_Base_SetConfig+0x62>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a18      	ldr	r2, [pc, #96]	; (8004ea8 <TIM_Base_SetConfig+0xc0>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d108      	bne.n	8004e5c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	68fa      	ldr	r2, [r7, #12]
 8004e6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	689a      	ldr	r2, [r3, #8]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	4a07      	ldr	r2, [pc, #28]	; (8004ea0 <TIM_Base_SetConfig+0xb8>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d103      	bne.n	8004e90 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	691a      	ldr	r2, [r3, #16]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	615a      	str	r2, [r3, #20]
}
 8004e96:	bf00      	nop
 8004e98:	3714      	adds	r7, #20
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bc80      	pop	{r7}
 8004e9e:	4770      	bx	lr
 8004ea0:	40012c00 	.word	0x40012c00
 8004ea4:	40000400 	.word	0x40000400
 8004ea8:	40000800 	.word	0x40000800

08004eac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b087      	sub	sp, #28
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6a1b      	ldr	r3, [r3, #32]
 8004ebc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	f023 0201 	bic.w	r2, r3, #1
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	699b      	ldr	r3, [r3, #24]
 8004ece:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ed6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	011b      	lsls	r3, r3, #4
 8004edc:	693a      	ldr	r2, [r7, #16]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	f023 030a 	bic.w	r3, r3, #10
 8004ee8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	693a      	ldr	r2, [r7, #16]
 8004ef6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	621a      	str	r2, [r3, #32]
}
 8004efe:	bf00      	nop
 8004f00:	371c      	adds	r7, #28
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bc80      	pop	{r7}
 8004f06:	4770      	bx	lr

08004f08 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b087      	sub	sp, #28
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6a1b      	ldr	r3, [r3, #32]
 8004f18:	f023 0210 	bic.w	r2, r3, #16
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	699b      	ldr	r3, [r3, #24]
 8004f24:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6a1b      	ldr	r3, [r3, #32]
 8004f2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f32:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	031b      	lsls	r3, r3, #12
 8004f38:	697a      	ldr	r2, [r7, #20]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f44:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	011b      	lsls	r3, r3, #4
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	693a      	ldr	r2, [r7, #16]
 8004f5a:	621a      	str	r2, [r3, #32]
}
 8004f5c:	bf00      	nop
 8004f5e:	371c      	adds	r7, #28
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bc80      	pop	{r7}
 8004f64:	4770      	bx	lr

08004f66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f66:	b480      	push	{r7}
 8004f68:	b085      	sub	sp, #20
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
 8004f6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f7e:	683a      	ldr	r2, [r7, #0]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	f043 0307 	orr.w	r3, r3, #7
 8004f88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	609a      	str	r2, [r3, #8]
}
 8004f90:	bf00      	nop
 8004f92:	3714      	adds	r7, #20
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bc80      	pop	{r7}
 8004f98:	4770      	bx	lr

08004f9a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b087      	sub	sp, #28
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	60f8      	str	r0, [r7, #12]
 8004fa2:	60b9      	str	r1, [r7, #8]
 8004fa4:	607a      	str	r2, [r7, #4]
 8004fa6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fb4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	021a      	lsls	r2, r3, #8
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	431a      	orrs	r2, r3
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	697a      	ldr	r2, [r7, #20]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	609a      	str	r2, [r3, #8]
}
 8004fce:	bf00      	nop
 8004fd0:	371c      	adds	r7, #28
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bc80      	pop	{r7}
 8004fd6:	4770      	bx	lr

08004fd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b085      	sub	sp, #20
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d101      	bne.n	8004ff0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fec:	2302      	movs	r3, #2
 8004fee:	e046      	b.n	800507e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005016:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	4313      	orrs	r3, r2
 8005020:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a16      	ldr	r2, [pc, #88]	; (8005088 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d00e      	beq.n	8005052 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800503c:	d009      	beq.n	8005052 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a12      	ldr	r2, [pc, #72]	; (800508c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d004      	beq.n	8005052 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a10      	ldr	r2, [pc, #64]	; (8005090 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d10c      	bne.n	800506c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005058:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	68ba      	ldr	r2, [r7, #8]
 8005060:	4313      	orrs	r3, r2
 8005062:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	68ba      	ldr	r2, [r7, #8]
 800506a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800507c:	2300      	movs	r3, #0
}
 800507e:	4618      	mov	r0, r3
 8005080:	3714      	adds	r7, #20
 8005082:	46bd      	mov	sp, r7
 8005084:	bc80      	pop	{r7}
 8005086:	4770      	bx	lr
 8005088:	40012c00 	.word	0x40012c00
 800508c:	40000400 	.word	0x40000400
 8005090:	40000800 	.word	0x40000800

08005094 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800509c:	bf00      	nop
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bc80      	pop	{r7}
 80050a4:	4770      	bx	lr

080050a6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050a6:	b480      	push	{r7}
 80050a8:	b083      	sub	sp, #12
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050ae:	bf00      	nop
 80050b0:	370c      	adds	r7, #12
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bc80      	pop	{r7}
 80050b6:	4770      	bx	lr

080050b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d101      	bne.n	80050ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e03f      	b.n	800514a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d106      	bne.n	80050e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f7fc ff02 	bl	8001ee8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2224      	movs	r2, #36	; 0x24
 80050e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68da      	ldr	r2, [r3, #12]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f000 f829 	bl	8005154 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	691a      	ldr	r2, [r3, #16]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005110:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	695a      	ldr	r2, [r3, #20]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005120:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68da      	ldr	r2, [r3, #12]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005130:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2220      	movs	r2, #32
 800513c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2220      	movs	r2, #32
 8005144:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3708      	adds	r7, #8
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
	...

08005154 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	68da      	ldr	r2, [r3, #12]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	430a      	orrs	r2, r1
 8005170:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	689a      	ldr	r2, [r3, #8]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	695b      	ldr	r3, [r3, #20]
 8005180:	4313      	orrs	r3, r2
 8005182:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800518e:	f023 030c 	bic.w	r3, r3, #12
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	6812      	ldr	r2, [r2, #0]
 8005196:	68b9      	ldr	r1, [r7, #8]
 8005198:	430b      	orrs	r3, r1
 800519a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	695b      	ldr	r3, [r3, #20]
 80051a2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	699a      	ldr	r2, [r3, #24]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a2c      	ldr	r2, [pc, #176]	; (8005268 <UART_SetConfig+0x114>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d103      	bne.n	80051c4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80051bc:	f7fe fa26 	bl	800360c <HAL_RCC_GetPCLK2Freq>
 80051c0:	60f8      	str	r0, [r7, #12]
 80051c2:	e002      	b.n	80051ca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80051c4:	f7fe fa0e 	bl	80035e4 <HAL_RCC_GetPCLK1Freq>
 80051c8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051ca:	68fa      	ldr	r2, [r7, #12]
 80051cc:	4613      	mov	r3, r2
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	4413      	add	r3, r2
 80051d2:	009a      	lsls	r2, r3, #2
 80051d4:	441a      	add	r2, r3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e0:	4a22      	ldr	r2, [pc, #136]	; (800526c <UART_SetConfig+0x118>)
 80051e2:	fba2 2303 	umull	r2, r3, r2, r3
 80051e6:	095b      	lsrs	r3, r3, #5
 80051e8:	0119      	lsls	r1, r3, #4
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	4613      	mov	r3, r2
 80051ee:	009b      	lsls	r3, r3, #2
 80051f0:	4413      	add	r3, r2
 80051f2:	009a      	lsls	r2, r3, #2
 80051f4:	441a      	add	r2, r3
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005200:	4b1a      	ldr	r3, [pc, #104]	; (800526c <UART_SetConfig+0x118>)
 8005202:	fba3 0302 	umull	r0, r3, r3, r2
 8005206:	095b      	lsrs	r3, r3, #5
 8005208:	2064      	movs	r0, #100	; 0x64
 800520a:	fb00 f303 	mul.w	r3, r0, r3
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	011b      	lsls	r3, r3, #4
 8005212:	3332      	adds	r3, #50	; 0x32
 8005214:	4a15      	ldr	r2, [pc, #84]	; (800526c <UART_SetConfig+0x118>)
 8005216:	fba2 2303 	umull	r2, r3, r2, r3
 800521a:	095b      	lsrs	r3, r3, #5
 800521c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005220:	4419      	add	r1, r3
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	4613      	mov	r3, r2
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	4413      	add	r3, r2
 800522a:	009a      	lsls	r2, r3, #2
 800522c:	441a      	add	r2, r3
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	fbb2 f2f3 	udiv	r2, r2, r3
 8005238:	4b0c      	ldr	r3, [pc, #48]	; (800526c <UART_SetConfig+0x118>)
 800523a:	fba3 0302 	umull	r0, r3, r3, r2
 800523e:	095b      	lsrs	r3, r3, #5
 8005240:	2064      	movs	r0, #100	; 0x64
 8005242:	fb00 f303 	mul.w	r3, r0, r3
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	011b      	lsls	r3, r3, #4
 800524a:	3332      	adds	r3, #50	; 0x32
 800524c:	4a07      	ldr	r2, [pc, #28]	; (800526c <UART_SetConfig+0x118>)
 800524e:	fba2 2303 	umull	r2, r3, r2, r3
 8005252:	095b      	lsrs	r3, r3, #5
 8005254:	f003 020f 	and.w	r2, r3, #15
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	440a      	add	r2, r1
 800525e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005260:	bf00      	nop
 8005262:	3710      	adds	r7, #16
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	40013800 	.word	0x40013800
 800526c:	51eb851f 	.word	0x51eb851f

08005270 <__errno>:
 8005270:	4b01      	ldr	r3, [pc, #4]	; (8005278 <__errno+0x8>)
 8005272:	6818      	ldr	r0, [r3, #0]
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	20000018 	.word	0x20000018

0800527c <__libc_init_array>:
 800527c:	b570      	push	{r4, r5, r6, lr}
 800527e:	2500      	movs	r5, #0
 8005280:	4e0c      	ldr	r6, [pc, #48]	; (80052b4 <__libc_init_array+0x38>)
 8005282:	4c0d      	ldr	r4, [pc, #52]	; (80052b8 <__libc_init_array+0x3c>)
 8005284:	1ba4      	subs	r4, r4, r6
 8005286:	10a4      	asrs	r4, r4, #2
 8005288:	42a5      	cmp	r5, r4
 800528a:	d109      	bne.n	80052a0 <__libc_init_array+0x24>
 800528c:	f000 fc48 	bl	8005b20 <_init>
 8005290:	2500      	movs	r5, #0
 8005292:	4e0a      	ldr	r6, [pc, #40]	; (80052bc <__libc_init_array+0x40>)
 8005294:	4c0a      	ldr	r4, [pc, #40]	; (80052c0 <__libc_init_array+0x44>)
 8005296:	1ba4      	subs	r4, r4, r6
 8005298:	10a4      	asrs	r4, r4, #2
 800529a:	42a5      	cmp	r5, r4
 800529c:	d105      	bne.n	80052aa <__libc_init_array+0x2e>
 800529e:	bd70      	pop	{r4, r5, r6, pc}
 80052a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80052a4:	4798      	blx	r3
 80052a6:	3501      	adds	r5, #1
 80052a8:	e7ee      	b.n	8005288 <__libc_init_array+0xc>
 80052aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80052ae:	4798      	blx	r3
 80052b0:	3501      	adds	r5, #1
 80052b2:	e7f2      	b.n	800529a <__libc_init_array+0x1e>
 80052b4:	08008948 	.word	0x08008948
 80052b8:	08008948 	.word	0x08008948
 80052bc:	08008948 	.word	0x08008948
 80052c0:	0800894c 	.word	0x0800894c

080052c4 <memset>:
 80052c4:	4603      	mov	r3, r0
 80052c6:	4402      	add	r2, r0
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d100      	bne.n	80052ce <memset+0xa>
 80052cc:	4770      	bx	lr
 80052ce:	f803 1b01 	strb.w	r1, [r3], #1
 80052d2:	e7f9      	b.n	80052c8 <memset+0x4>

080052d4 <sniprintf>:
 80052d4:	b40c      	push	{r2, r3}
 80052d6:	b530      	push	{r4, r5, lr}
 80052d8:	4b17      	ldr	r3, [pc, #92]	; (8005338 <sniprintf+0x64>)
 80052da:	1e0c      	subs	r4, r1, #0
 80052dc:	b09d      	sub	sp, #116	; 0x74
 80052de:	681d      	ldr	r5, [r3, #0]
 80052e0:	da08      	bge.n	80052f4 <sniprintf+0x20>
 80052e2:	238b      	movs	r3, #139	; 0x8b
 80052e4:	f04f 30ff 	mov.w	r0, #4294967295
 80052e8:	602b      	str	r3, [r5, #0]
 80052ea:	b01d      	add	sp, #116	; 0x74
 80052ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80052f0:	b002      	add	sp, #8
 80052f2:	4770      	bx	lr
 80052f4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80052f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80052fc:	bf0c      	ite	eq
 80052fe:	4623      	moveq	r3, r4
 8005300:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005304:	9304      	str	r3, [sp, #16]
 8005306:	9307      	str	r3, [sp, #28]
 8005308:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800530c:	9002      	str	r0, [sp, #8]
 800530e:	9006      	str	r0, [sp, #24]
 8005310:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005314:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005316:	ab21      	add	r3, sp, #132	; 0x84
 8005318:	a902      	add	r1, sp, #8
 800531a:	4628      	mov	r0, r5
 800531c:	9301      	str	r3, [sp, #4]
 800531e:	f000 f867 	bl	80053f0 <_svfiprintf_r>
 8005322:	1c43      	adds	r3, r0, #1
 8005324:	bfbc      	itt	lt
 8005326:	238b      	movlt	r3, #139	; 0x8b
 8005328:	602b      	strlt	r3, [r5, #0]
 800532a:	2c00      	cmp	r4, #0
 800532c:	d0dd      	beq.n	80052ea <sniprintf+0x16>
 800532e:	2200      	movs	r2, #0
 8005330:	9b02      	ldr	r3, [sp, #8]
 8005332:	701a      	strb	r2, [r3, #0]
 8005334:	e7d9      	b.n	80052ea <sniprintf+0x16>
 8005336:	bf00      	nop
 8005338:	20000018 	.word	0x20000018

0800533c <__ssputs_r>:
 800533c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005340:	688e      	ldr	r6, [r1, #8]
 8005342:	4682      	mov	sl, r0
 8005344:	429e      	cmp	r6, r3
 8005346:	460c      	mov	r4, r1
 8005348:	4690      	mov	r8, r2
 800534a:	4699      	mov	r9, r3
 800534c:	d837      	bhi.n	80053be <__ssputs_r+0x82>
 800534e:	898a      	ldrh	r2, [r1, #12]
 8005350:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005354:	d031      	beq.n	80053ba <__ssputs_r+0x7e>
 8005356:	2302      	movs	r3, #2
 8005358:	6825      	ldr	r5, [r4, #0]
 800535a:	6909      	ldr	r1, [r1, #16]
 800535c:	1a6f      	subs	r7, r5, r1
 800535e:	6965      	ldr	r5, [r4, #20]
 8005360:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005364:	fb95 f5f3 	sdiv	r5, r5, r3
 8005368:	f109 0301 	add.w	r3, r9, #1
 800536c:	443b      	add	r3, r7
 800536e:	429d      	cmp	r5, r3
 8005370:	bf38      	it	cc
 8005372:	461d      	movcc	r5, r3
 8005374:	0553      	lsls	r3, r2, #21
 8005376:	d530      	bpl.n	80053da <__ssputs_r+0x9e>
 8005378:	4629      	mov	r1, r5
 800537a:	f000 fb37 	bl	80059ec <_malloc_r>
 800537e:	4606      	mov	r6, r0
 8005380:	b950      	cbnz	r0, 8005398 <__ssputs_r+0x5c>
 8005382:	230c      	movs	r3, #12
 8005384:	f04f 30ff 	mov.w	r0, #4294967295
 8005388:	f8ca 3000 	str.w	r3, [sl]
 800538c:	89a3      	ldrh	r3, [r4, #12]
 800538e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005392:	81a3      	strh	r3, [r4, #12]
 8005394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005398:	463a      	mov	r2, r7
 800539a:	6921      	ldr	r1, [r4, #16]
 800539c:	f000 fab6 	bl	800590c <memcpy>
 80053a0:	89a3      	ldrh	r3, [r4, #12]
 80053a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80053a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053aa:	81a3      	strh	r3, [r4, #12]
 80053ac:	6126      	str	r6, [r4, #16]
 80053ae:	443e      	add	r6, r7
 80053b0:	6026      	str	r6, [r4, #0]
 80053b2:	464e      	mov	r6, r9
 80053b4:	6165      	str	r5, [r4, #20]
 80053b6:	1bed      	subs	r5, r5, r7
 80053b8:	60a5      	str	r5, [r4, #8]
 80053ba:	454e      	cmp	r6, r9
 80053bc:	d900      	bls.n	80053c0 <__ssputs_r+0x84>
 80053be:	464e      	mov	r6, r9
 80053c0:	4632      	mov	r2, r6
 80053c2:	4641      	mov	r1, r8
 80053c4:	6820      	ldr	r0, [r4, #0]
 80053c6:	f000 faac 	bl	8005922 <memmove>
 80053ca:	68a3      	ldr	r3, [r4, #8]
 80053cc:	2000      	movs	r0, #0
 80053ce:	1b9b      	subs	r3, r3, r6
 80053d0:	60a3      	str	r3, [r4, #8]
 80053d2:	6823      	ldr	r3, [r4, #0]
 80053d4:	441e      	add	r6, r3
 80053d6:	6026      	str	r6, [r4, #0]
 80053d8:	e7dc      	b.n	8005394 <__ssputs_r+0x58>
 80053da:	462a      	mov	r2, r5
 80053dc:	f000 fb60 	bl	8005aa0 <_realloc_r>
 80053e0:	4606      	mov	r6, r0
 80053e2:	2800      	cmp	r0, #0
 80053e4:	d1e2      	bne.n	80053ac <__ssputs_r+0x70>
 80053e6:	6921      	ldr	r1, [r4, #16]
 80053e8:	4650      	mov	r0, sl
 80053ea:	f000 fab3 	bl	8005954 <_free_r>
 80053ee:	e7c8      	b.n	8005382 <__ssputs_r+0x46>

080053f0 <_svfiprintf_r>:
 80053f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053f4:	461d      	mov	r5, r3
 80053f6:	898b      	ldrh	r3, [r1, #12]
 80053f8:	b09d      	sub	sp, #116	; 0x74
 80053fa:	061f      	lsls	r7, r3, #24
 80053fc:	4680      	mov	r8, r0
 80053fe:	460c      	mov	r4, r1
 8005400:	4616      	mov	r6, r2
 8005402:	d50f      	bpl.n	8005424 <_svfiprintf_r+0x34>
 8005404:	690b      	ldr	r3, [r1, #16]
 8005406:	b96b      	cbnz	r3, 8005424 <_svfiprintf_r+0x34>
 8005408:	2140      	movs	r1, #64	; 0x40
 800540a:	f000 faef 	bl	80059ec <_malloc_r>
 800540e:	6020      	str	r0, [r4, #0]
 8005410:	6120      	str	r0, [r4, #16]
 8005412:	b928      	cbnz	r0, 8005420 <_svfiprintf_r+0x30>
 8005414:	230c      	movs	r3, #12
 8005416:	f8c8 3000 	str.w	r3, [r8]
 800541a:	f04f 30ff 	mov.w	r0, #4294967295
 800541e:	e0c8      	b.n	80055b2 <_svfiprintf_r+0x1c2>
 8005420:	2340      	movs	r3, #64	; 0x40
 8005422:	6163      	str	r3, [r4, #20]
 8005424:	2300      	movs	r3, #0
 8005426:	9309      	str	r3, [sp, #36]	; 0x24
 8005428:	2320      	movs	r3, #32
 800542a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800542e:	2330      	movs	r3, #48	; 0x30
 8005430:	f04f 0b01 	mov.w	fp, #1
 8005434:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005438:	9503      	str	r5, [sp, #12]
 800543a:	4637      	mov	r7, r6
 800543c:	463d      	mov	r5, r7
 800543e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005442:	b10b      	cbz	r3, 8005448 <_svfiprintf_r+0x58>
 8005444:	2b25      	cmp	r3, #37	; 0x25
 8005446:	d13e      	bne.n	80054c6 <_svfiprintf_r+0xd6>
 8005448:	ebb7 0a06 	subs.w	sl, r7, r6
 800544c:	d00b      	beq.n	8005466 <_svfiprintf_r+0x76>
 800544e:	4653      	mov	r3, sl
 8005450:	4632      	mov	r2, r6
 8005452:	4621      	mov	r1, r4
 8005454:	4640      	mov	r0, r8
 8005456:	f7ff ff71 	bl	800533c <__ssputs_r>
 800545a:	3001      	adds	r0, #1
 800545c:	f000 80a4 	beq.w	80055a8 <_svfiprintf_r+0x1b8>
 8005460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005462:	4453      	add	r3, sl
 8005464:	9309      	str	r3, [sp, #36]	; 0x24
 8005466:	783b      	ldrb	r3, [r7, #0]
 8005468:	2b00      	cmp	r3, #0
 800546a:	f000 809d 	beq.w	80055a8 <_svfiprintf_r+0x1b8>
 800546e:	2300      	movs	r3, #0
 8005470:	f04f 32ff 	mov.w	r2, #4294967295
 8005474:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005478:	9304      	str	r3, [sp, #16]
 800547a:	9307      	str	r3, [sp, #28]
 800547c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005480:	931a      	str	r3, [sp, #104]	; 0x68
 8005482:	462f      	mov	r7, r5
 8005484:	2205      	movs	r2, #5
 8005486:	f817 1b01 	ldrb.w	r1, [r7], #1
 800548a:	4850      	ldr	r0, [pc, #320]	; (80055cc <_svfiprintf_r+0x1dc>)
 800548c:	f000 fa30 	bl	80058f0 <memchr>
 8005490:	9b04      	ldr	r3, [sp, #16]
 8005492:	b9d0      	cbnz	r0, 80054ca <_svfiprintf_r+0xda>
 8005494:	06d9      	lsls	r1, r3, #27
 8005496:	bf44      	itt	mi
 8005498:	2220      	movmi	r2, #32
 800549a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800549e:	071a      	lsls	r2, r3, #28
 80054a0:	bf44      	itt	mi
 80054a2:	222b      	movmi	r2, #43	; 0x2b
 80054a4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80054a8:	782a      	ldrb	r2, [r5, #0]
 80054aa:	2a2a      	cmp	r2, #42	; 0x2a
 80054ac:	d015      	beq.n	80054da <_svfiprintf_r+0xea>
 80054ae:	462f      	mov	r7, r5
 80054b0:	2000      	movs	r0, #0
 80054b2:	250a      	movs	r5, #10
 80054b4:	9a07      	ldr	r2, [sp, #28]
 80054b6:	4639      	mov	r1, r7
 80054b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054bc:	3b30      	subs	r3, #48	; 0x30
 80054be:	2b09      	cmp	r3, #9
 80054c0:	d94d      	bls.n	800555e <_svfiprintf_r+0x16e>
 80054c2:	b1b8      	cbz	r0, 80054f4 <_svfiprintf_r+0x104>
 80054c4:	e00f      	b.n	80054e6 <_svfiprintf_r+0xf6>
 80054c6:	462f      	mov	r7, r5
 80054c8:	e7b8      	b.n	800543c <_svfiprintf_r+0x4c>
 80054ca:	4a40      	ldr	r2, [pc, #256]	; (80055cc <_svfiprintf_r+0x1dc>)
 80054cc:	463d      	mov	r5, r7
 80054ce:	1a80      	subs	r0, r0, r2
 80054d0:	fa0b f000 	lsl.w	r0, fp, r0
 80054d4:	4318      	orrs	r0, r3
 80054d6:	9004      	str	r0, [sp, #16]
 80054d8:	e7d3      	b.n	8005482 <_svfiprintf_r+0x92>
 80054da:	9a03      	ldr	r2, [sp, #12]
 80054dc:	1d11      	adds	r1, r2, #4
 80054de:	6812      	ldr	r2, [r2, #0]
 80054e0:	9103      	str	r1, [sp, #12]
 80054e2:	2a00      	cmp	r2, #0
 80054e4:	db01      	blt.n	80054ea <_svfiprintf_r+0xfa>
 80054e6:	9207      	str	r2, [sp, #28]
 80054e8:	e004      	b.n	80054f4 <_svfiprintf_r+0x104>
 80054ea:	4252      	negs	r2, r2
 80054ec:	f043 0302 	orr.w	r3, r3, #2
 80054f0:	9207      	str	r2, [sp, #28]
 80054f2:	9304      	str	r3, [sp, #16]
 80054f4:	783b      	ldrb	r3, [r7, #0]
 80054f6:	2b2e      	cmp	r3, #46	; 0x2e
 80054f8:	d10c      	bne.n	8005514 <_svfiprintf_r+0x124>
 80054fa:	787b      	ldrb	r3, [r7, #1]
 80054fc:	2b2a      	cmp	r3, #42	; 0x2a
 80054fe:	d133      	bne.n	8005568 <_svfiprintf_r+0x178>
 8005500:	9b03      	ldr	r3, [sp, #12]
 8005502:	3702      	adds	r7, #2
 8005504:	1d1a      	adds	r2, r3, #4
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	9203      	str	r2, [sp, #12]
 800550a:	2b00      	cmp	r3, #0
 800550c:	bfb8      	it	lt
 800550e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005512:	9305      	str	r3, [sp, #20]
 8005514:	4d2e      	ldr	r5, [pc, #184]	; (80055d0 <_svfiprintf_r+0x1e0>)
 8005516:	2203      	movs	r2, #3
 8005518:	7839      	ldrb	r1, [r7, #0]
 800551a:	4628      	mov	r0, r5
 800551c:	f000 f9e8 	bl	80058f0 <memchr>
 8005520:	b138      	cbz	r0, 8005532 <_svfiprintf_r+0x142>
 8005522:	2340      	movs	r3, #64	; 0x40
 8005524:	1b40      	subs	r0, r0, r5
 8005526:	fa03 f000 	lsl.w	r0, r3, r0
 800552a:	9b04      	ldr	r3, [sp, #16]
 800552c:	3701      	adds	r7, #1
 800552e:	4303      	orrs	r3, r0
 8005530:	9304      	str	r3, [sp, #16]
 8005532:	7839      	ldrb	r1, [r7, #0]
 8005534:	2206      	movs	r2, #6
 8005536:	4827      	ldr	r0, [pc, #156]	; (80055d4 <_svfiprintf_r+0x1e4>)
 8005538:	1c7e      	adds	r6, r7, #1
 800553a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800553e:	f000 f9d7 	bl	80058f0 <memchr>
 8005542:	2800      	cmp	r0, #0
 8005544:	d038      	beq.n	80055b8 <_svfiprintf_r+0x1c8>
 8005546:	4b24      	ldr	r3, [pc, #144]	; (80055d8 <_svfiprintf_r+0x1e8>)
 8005548:	bb13      	cbnz	r3, 8005590 <_svfiprintf_r+0x1a0>
 800554a:	9b03      	ldr	r3, [sp, #12]
 800554c:	3307      	adds	r3, #7
 800554e:	f023 0307 	bic.w	r3, r3, #7
 8005552:	3308      	adds	r3, #8
 8005554:	9303      	str	r3, [sp, #12]
 8005556:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005558:	444b      	add	r3, r9
 800555a:	9309      	str	r3, [sp, #36]	; 0x24
 800555c:	e76d      	b.n	800543a <_svfiprintf_r+0x4a>
 800555e:	fb05 3202 	mla	r2, r5, r2, r3
 8005562:	2001      	movs	r0, #1
 8005564:	460f      	mov	r7, r1
 8005566:	e7a6      	b.n	80054b6 <_svfiprintf_r+0xc6>
 8005568:	2300      	movs	r3, #0
 800556a:	250a      	movs	r5, #10
 800556c:	4619      	mov	r1, r3
 800556e:	3701      	adds	r7, #1
 8005570:	9305      	str	r3, [sp, #20]
 8005572:	4638      	mov	r0, r7
 8005574:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005578:	3a30      	subs	r2, #48	; 0x30
 800557a:	2a09      	cmp	r2, #9
 800557c:	d903      	bls.n	8005586 <_svfiprintf_r+0x196>
 800557e:	2b00      	cmp	r3, #0
 8005580:	d0c8      	beq.n	8005514 <_svfiprintf_r+0x124>
 8005582:	9105      	str	r1, [sp, #20]
 8005584:	e7c6      	b.n	8005514 <_svfiprintf_r+0x124>
 8005586:	fb05 2101 	mla	r1, r5, r1, r2
 800558a:	2301      	movs	r3, #1
 800558c:	4607      	mov	r7, r0
 800558e:	e7f0      	b.n	8005572 <_svfiprintf_r+0x182>
 8005590:	ab03      	add	r3, sp, #12
 8005592:	9300      	str	r3, [sp, #0]
 8005594:	4622      	mov	r2, r4
 8005596:	4b11      	ldr	r3, [pc, #68]	; (80055dc <_svfiprintf_r+0x1ec>)
 8005598:	a904      	add	r1, sp, #16
 800559a:	4640      	mov	r0, r8
 800559c:	f3af 8000 	nop.w
 80055a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80055a4:	4681      	mov	r9, r0
 80055a6:	d1d6      	bne.n	8005556 <_svfiprintf_r+0x166>
 80055a8:	89a3      	ldrh	r3, [r4, #12]
 80055aa:	065b      	lsls	r3, r3, #25
 80055ac:	f53f af35 	bmi.w	800541a <_svfiprintf_r+0x2a>
 80055b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80055b2:	b01d      	add	sp, #116	; 0x74
 80055b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055b8:	ab03      	add	r3, sp, #12
 80055ba:	9300      	str	r3, [sp, #0]
 80055bc:	4622      	mov	r2, r4
 80055be:	4b07      	ldr	r3, [pc, #28]	; (80055dc <_svfiprintf_r+0x1ec>)
 80055c0:	a904      	add	r1, sp, #16
 80055c2:	4640      	mov	r0, r8
 80055c4:	f000 f882 	bl	80056cc <_printf_i>
 80055c8:	e7ea      	b.n	80055a0 <_svfiprintf_r+0x1b0>
 80055ca:	bf00      	nop
 80055cc:	08008914 	.word	0x08008914
 80055d0:	0800891a 	.word	0x0800891a
 80055d4:	0800891e 	.word	0x0800891e
 80055d8:	00000000 	.word	0x00000000
 80055dc:	0800533d 	.word	0x0800533d

080055e0 <_printf_common>:
 80055e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055e4:	4691      	mov	r9, r2
 80055e6:	461f      	mov	r7, r3
 80055e8:	688a      	ldr	r2, [r1, #8]
 80055ea:	690b      	ldr	r3, [r1, #16]
 80055ec:	4606      	mov	r6, r0
 80055ee:	4293      	cmp	r3, r2
 80055f0:	bfb8      	it	lt
 80055f2:	4613      	movlt	r3, r2
 80055f4:	f8c9 3000 	str.w	r3, [r9]
 80055f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80055fc:	460c      	mov	r4, r1
 80055fe:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005602:	b112      	cbz	r2, 800560a <_printf_common+0x2a>
 8005604:	3301      	adds	r3, #1
 8005606:	f8c9 3000 	str.w	r3, [r9]
 800560a:	6823      	ldr	r3, [r4, #0]
 800560c:	0699      	lsls	r1, r3, #26
 800560e:	bf42      	ittt	mi
 8005610:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005614:	3302      	addmi	r3, #2
 8005616:	f8c9 3000 	strmi.w	r3, [r9]
 800561a:	6825      	ldr	r5, [r4, #0]
 800561c:	f015 0506 	ands.w	r5, r5, #6
 8005620:	d107      	bne.n	8005632 <_printf_common+0x52>
 8005622:	f104 0a19 	add.w	sl, r4, #25
 8005626:	68e3      	ldr	r3, [r4, #12]
 8005628:	f8d9 2000 	ldr.w	r2, [r9]
 800562c:	1a9b      	subs	r3, r3, r2
 800562e:	42ab      	cmp	r3, r5
 8005630:	dc29      	bgt.n	8005686 <_printf_common+0xa6>
 8005632:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005636:	6822      	ldr	r2, [r4, #0]
 8005638:	3300      	adds	r3, #0
 800563a:	bf18      	it	ne
 800563c:	2301      	movne	r3, #1
 800563e:	0692      	lsls	r2, r2, #26
 8005640:	d42e      	bmi.n	80056a0 <_printf_common+0xc0>
 8005642:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005646:	4639      	mov	r1, r7
 8005648:	4630      	mov	r0, r6
 800564a:	47c0      	blx	r8
 800564c:	3001      	adds	r0, #1
 800564e:	d021      	beq.n	8005694 <_printf_common+0xb4>
 8005650:	6823      	ldr	r3, [r4, #0]
 8005652:	68e5      	ldr	r5, [r4, #12]
 8005654:	f003 0306 	and.w	r3, r3, #6
 8005658:	2b04      	cmp	r3, #4
 800565a:	bf18      	it	ne
 800565c:	2500      	movne	r5, #0
 800565e:	f8d9 2000 	ldr.w	r2, [r9]
 8005662:	f04f 0900 	mov.w	r9, #0
 8005666:	bf08      	it	eq
 8005668:	1aad      	subeq	r5, r5, r2
 800566a:	68a3      	ldr	r3, [r4, #8]
 800566c:	6922      	ldr	r2, [r4, #16]
 800566e:	bf08      	it	eq
 8005670:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005674:	4293      	cmp	r3, r2
 8005676:	bfc4      	itt	gt
 8005678:	1a9b      	subgt	r3, r3, r2
 800567a:	18ed      	addgt	r5, r5, r3
 800567c:	341a      	adds	r4, #26
 800567e:	454d      	cmp	r5, r9
 8005680:	d11a      	bne.n	80056b8 <_printf_common+0xd8>
 8005682:	2000      	movs	r0, #0
 8005684:	e008      	b.n	8005698 <_printf_common+0xb8>
 8005686:	2301      	movs	r3, #1
 8005688:	4652      	mov	r2, sl
 800568a:	4639      	mov	r1, r7
 800568c:	4630      	mov	r0, r6
 800568e:	47c0      	blx	r8
 8005690:	3001      	adds	r0, #1
 8005692:	d103      	bne.n	800569c <_printf_common+0xbc>
 8005694:	f04f 30ff 	mov.w	r0, #4294967295
 8005698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800569c:	3501      	adds	r5, #1
 800569e:	e7c2      	b.n	8005626 <_printf_common+0x46>
 80056a0:	2030      	movs	r0, #48	; 0x30
 80056a2:	18e1      	adds	r1, r4, r3
 80056a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80056a8:	1c5a      	adds	r2, r3, #1
 80056aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80056ae:	4422      	add	r2, r4
 80056b0:	3302      	adds	r3, #2
 80056b2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80056b6:	e7c4      	b.n	8005642 <_printf_common+0x62>
 80056b8:	2301      	movs	r3, #1
 80056ba:	4622      	mov	r2, r4
 80056bc:	4639      	mov	r1, r7
 80056be:	4630      	mov	r0, r6
 80056c0:	47c0      	blx	r8
 80056c2:	3001      	adds	r0, #1
 80056c4:	d0e6      	beq.n	8005694 <_printf_common+0xb4>
 80056c6:	f109 0901 	add.w	r9, r9, #1
 80056ca:	e7d8      	b.n	800567e <_printf_common+0x9e>

080056cc <_printf_i>:
 80056cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80056d0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80056d4:	460c      	mov	r4, r1
 80056d6:	7e09      	ldrb	r1, [r1, #24]
 80056d8:	b085      	sub	sp, #20
 80056da:	296e      	cmp	r1, #110	; 0x6e
 80056dc:	4617      	mov	r7, r2
 80056de:	4606      	mov	r6, r0
 80056e0:	4698      	mov	r8, r3
 80056e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80056e4:	f000 80b3 	beq.w	800584e <_printf_i+0x182>
 80056e8:	d822      	bhi.n	8005730 <_printf_i+0x64>
 80056ea:	2963      	cmp	r1, #99	; 0x63
 80056ec:	d036      	beq.n	800575c <_printf_i+0x90>
 80056ee:	d80a      	bhi.n	8005706 <_printf_i+0x3a>
 80056f0:	2900      	cmp	r1, #0
 80056f2:	f000 80b9 	beq.w	8005868 <_printf_i+0x19c>
 80056f6:	2958      	cmp	r1, #88	; 0x58
 80056f8:	f000 8083 	beq.w	8005802 <_printf_i+0x136>
 80056fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005700:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005704:	e032      	b.n	800576c <_printf_i+0xa0>
 8005706:	2964      	cmp	r1, #100	; 0x64
 8005708:	d001      	beq.n	800570e <_printf_i+0x42>
 800570a:	2969      	cmp	r1, #105	; 0x69
 800570c:	d1f6      	bne.n	80056fc <_printf_i+0x30>
 800570e:	6820      	ldr	r0, [r4, #0]
 8005710:	6813      	ldr	r3, [r2, #0]
 8005712:	0605      	lsls	r5, r0, #24
 8005714:	f103 0104 	add.w	r1, r3, #4
 8005718:	d52a      	bpl.n	8005770 <_printf_i+0xa4>
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	6011      	str	r1, [r2, #0]
 800571e:	2b00      	cmp	r3, #0
 8005720:	da03      	bge.n	800572a <_printf_i+0x5e>
 8005722:	222d      	movs	r2, #45	; 0x2d
 8005724:	425b      	negs	r3, r3
 8005726:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800572a:	486f      	ldr	r0, [pc, #444]	; (80058e8 <_printf_i+0x21c>)
 800572c:	220a      	movs	r2, #10
 800572e:	e039      	b.n	80057a4 <_printf_i+0xd8>
 8005730:	2973      	cmp	r1, #115	; 0x73
 8005732:	f000 809d 	beq.w	8005870 <_printf_i+0x1a4>
 8005736:	d808      	bhi.n	800574a <_printf_i+0x7e>
 8005738:	296f      	cmp	r1, #111	; 0x6f
 800573a:	d020      	beq.n	800577e <_printf_i+0xb2>
 800573c:	2970      	cmp	r1, #112	; 0x70
 800573e:	d1dd      	bne.n	80056fc <_printf_i+0x30>
 8005740:	6823      	ldr	r3, [r4, #0]
 8005742:	f043 0320 	orr.w	r3, r3, #32
 8005746:	6023      	str	r3, [r4, #0]
 8005748:	e003      	b.n	8005752 <_printf_i+0x86>
 800574a:	2975      	cmp	r1, #117	; 0x75
 800574c:	d017      	beq.n	800577e <_printf_i+0xb2>
 800574e:	2978      	cmp	r1, #120	; 0x78
 8005750:	d1d4      	bne.n	80056fc <_printf_i+0x30>
 8005752:	2378      	movs	r3, #120	; 0x78
 8005754:	4865      	ldr	r0, [pc, #404]	; (80058ec <_printf_i+0x220>)
 8005756:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800575a:	e055      	b.n	8005808 <_printf_i+0x13c>
 800575c:	6813      	ldr	r3, [r2, #0]
 800575e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005762:	1d19      	adds	r1, r3, #4
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	6011      	str	r1, [r2, #0]
 8005768:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800576c:	2301      	movs	r3, #1
 800576e:	e08c      	b.n	800588a <_printf_i+0x1be>
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005776:	6011      	str	r1, [r2, #0]
 8005778:	bf18      	it	ne
 800577a:	b21b      	sxthne	r3, r3
 800577c:	e7cf      	b.n	800571e <_printf_i+0x52>
 800577e:	6813      	ldr	r3, [r2, #0]
 8005780:	6825      	ldr	r5, [r4, #0]
 8005782:	1d18      	adds	r0, r3, #4
 8005784:	6010      	str	r0, [r2, #0]
 8005786:	0628      	lsls	r0, r5, #24
 8005788:	d501      	bpl.n	800578e <_printf_i+0xc2>
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	e002      	b.n	8005794 <_printf_i+0xc8>
 800578e:	0668      	lsls	r0, r5, #25
 8005790:	d5fb      	bpl.n	800578a <_printf_i+0xbe>
 8005792:	881b      	ldrh	r3, [r3, #0]
 8005794:	296f      	cmp	r1, #111	; 0x6f
 8005796:	bf14      	ite	ne
 8005798:	220a      	movne	r2, #10
 800579a:	2208      	moveq	r2, #8
 800579c:	4852      	ldr	r0, [pc, #328]	; (80058e8 <_printf_i+0x21c>)
 800579e:	2100      	movs	r1, #0
 80057a0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80057a4:	6865      	ldr	r5, [r4, #4]
 80057a6:	2d00      	cmp	r5, #0
 80057a8:	60a5      	str	r5, [r4, #8]
 80057aa:	f2c0 8095 	blt.w	80058d8 <_printf_i+0x20c>
 80057ae:	6821      	ldr	r1, [r4, #0]
 80057b0:	f021 0104 	bic.w	r1, r1, #4
 80057b4:	6021      	str	r1, [r4, #0]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d13d      	bne.n	8005836 <_printf_i+0x16a>
 80057ba:	2d00      	cmp	r5, #0
 80057bc:	f040 808e 	bne.w	80058dc <_printf_i+0x210>
 80057c0:	4665      	mov	r5, ip
 80057c2:	2a08      	cmp	r2, #8
 80057c4:	d10b      	bne.n	80057de <_printf_i+0x112>
 80057c6:	6823      	ldr	r3, [r4, #0]
 80057c8:	07db      	lsls	r3, r3, #31
 80057ca:	d508      	bpl.n	80057de <_printf_i+0x112>
 80057cc:	6923      	ldr	r3, [r4, #16]
 80057ce:	6862      	ldr	r2, [r4, #4]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	bfde      	ittt	le
 80057d4:	2330      	movle	r3, #48	; 0x30
 80057d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80057da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80057de:	ebac 0305 	sub.w	r3, ip, r5
 80057e2:	6123      	str	r3, [r4, #16]
 80057e4:	f8cd 8000 	str.w	r8, [sp]
 80057e8:	463b      	mov	r3, r7
 80057ea:	aa03      	add	r2, sp, #12
 80057ec:	4621      	mov	r1, r4
 80057ee:	4630      	mov	r0, r6
 80057f0:	f7ff fef6 	bl	80055e0 <_printf_common>
 80057f4:	3001      	adds	r0, #1
 80057f6:	d14d      	bne.n	8005894 <_printf_i+0x1c8>
 80057f8:	f04f 30ff 	mov.w	r0, #4294967295
 80057fc:	b005      	add	sp, #20
 80057fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005802:	4839      	ldr	r0, [pc, #228]	; (80058e8 <_printf_i+0x21c>)
 8005804:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005808:	6813      	ldr	r3, [r2, #0]
 800580a:	6821      	ldr	r1, [r4, #0]
 800580c:	1d1d      	adds	r5, r3, #4
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6015      	str	r5, [r2, #0]
 8005812:	060a      	lsls	r2, r1, #24
 8005814:	d50b      	bpl.n	800582e <_printf_i+0x162>
 8005816:	07ca      	lsls	r2, r1, #31
 8005818:	bf44      	itt	mi
 800581a:	f041 0120 	orrmi.w	r1, r1, #32
 800581e:	6021      	strmi	r1, [r4, #0]
 8005820:	b91b      	cbnz	r3, 800582a <_printf_i+0x15e>
 8005822:	6822      	ldr	r2, [r4, #0]
 8005824:	f022 0220 	bic.w	r2, r2, #32
 8005828:	6022      	str	r2, [r4, #0]
 800582a:	2210      	movs	r2, #16
 800582c:	e7b7      	b.n	800579e <_printf_i+0xd2>
 800582e:	064d      	lsls	r5, r1, #25
 8005830:	bf48      	it	mi
 8005832:	b29b      	uxthmi	r3, r3
 8005834:	e7ef      	b.n	8005816 <_printf_i+0x14a>
 8005836:	4665      	mov	r5, ip
 8005838:	fbb3 f1f2 	udiv	r1, r3, r2
 800583c:	fb02 3311 	mls	r3, r2, r1, r3
 8005840:	5cc3      	ldrb	r3, [r0, r3]
 8005842:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005846:	460b      	mov	r3, r1
 8005848:	2900      	cmp	r1, #0
 800584a:	d1f5      	bne.n	8005838 <_printf_i+0x16c>
 800584c:	e7b9      	b.n	80057c2 <_printf_i+0xf6>
 800584e:	6813      	ldr	r3, [r2, #0]
 8005850:	6825      	ldr	r5, [r4, #0]
 8005852:	1d18      	adds	r0, r3, #4
 8005854:	6961      	ldr	r1, [r4, #20]
 8005856:	6010      	str	r0, [r2, #0]
 8005858:	0628      	lsls	r0, r5, #24
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	d501      	bpl.n	8005862 <_printf_i+0x196>
 800585e:	6019      	str	r1, [r3, #0]
 8005860:	e002      	b.n	8005868 <_printf_i+0x19c>
 8005862:	066a      	lsls	r2, r5, #25
 8005864:	d5fb      	bpl.n	800585e <_printf_i+0x192>
 8005866:	8019      	strh	r1, [r3, #0]
 8005868:	2300      	movs	r3, #0
 800586a:	4665      	mov	r5, ip
 800586c:	6123      	str	r3, [r4, #16]
 800586e:	e7b9      	b.n	80057e4 <_printf_i+0x118>
 8005870:	6813      	ldr	r3, [r2, #0]
 8005872:	1d19      	adds	r1, r3, #4
 8005874:	6011      	str	r1, [r2, #0]
 8005876:	681d      	ldr	r5, [r3, #0]
 8005878:	6862      	ldr	r2, [r4, #4]
 800587a:	2100      	movs	r1, #0
 800587c:	4628      	mov	r0, r5
 800587e:	f000 f837 	bl	80058f0 <memchr>
 8005882:	b108      	cbz	r0, 8005888 <_printf_i+0x1bc>
 8005884:	1b40      	subs	r0, r0, r5
 8005886:	6060      	str	r0, [r4, #4]
 8005888:	6863      	ldr	r3, [r4, #4]
 800588a:	6123      	str	r3, [r4, #16]
 800588c:	2300      	movs	r3, #0
 800588e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005892:	e7a7      	b.n	80057e4 <_printf_i+0x118>
 8005894:	6923      	ldr	r3, [r4, #16]
 8005896:	462a      	mov	r2, r5
 8005898:	4639      	mov	r1, r7
 800589a:	4630      	mov	r0, r6
 800589c:	47c0      	blx	r8
 800589e:	3001      	adds	r0, #1
 80058a0:	d0aa      	beq.n	80057f8 <_printf_i+0x12c>
 80058a2:	6823      	ldr	r3, [r4, #0]
 80058a4:	079b      	lsls	r3, r3, #30
 80058a6:	d413      	bmi.n	80058d0 <_printf_i+0x204>
 80058a8:	68e0      	ldr	r0, [r4, #12]
 80058aa:	9b03      	ldr	r3, [sp, #12]
 80058ac:	4298      	cmp	r0, r3
 80058ae:	bfb8      	it	lt
 80058b0:	4618      	movlt	r0, r3
 80058b2:	e7a3      	b.n	80057fc <_printf_i+0x130>
 80058b4:	2301      	movs	r3, #1
 80058b6:	464a      	mov	r2, r9
 80058b8:	4639      	mov	r1, r7
 80058ba:	4630      	mov	r0, r6
 80058bc:	47c0      	blx	r8
 80058be:	3001      	adds	r0, #1
 80058c0:	d09a      	beq.n	80057f8 <_printf_i+0x12c>
 80058c2:	3501      	adds	r5, #1
 80058c4:	68e3      	ldr	r3, [r4, #12]
 80058c6:	9a03      	ldr	r2, [sp, #12]
 80058c8:	1a9b      	subs	r3, r3, r2
 80058ca:	42ab      	cmp	r3, r5
 80058cc:	dcf2      	bgt.n	80058b4 <_printf_i+0x1e8>
 80058ce:	e7eb      	b.n	80058a8 <_printf_i+0x1dc>
 80058d0:	2500      	movs	r5, #0
 80058d2:	f104 0919 	add.w	r9, r4, #25
 80058d6:	e7f5      	b.n	80058c4 <_printf_i+0x1f8>
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d1ac      	bne.n	8005836 <_printf_i+0x16a>
 80058dc:	7803      	ldrb	r3, [r0, #0]
 80058de:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058e2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058e6:	e76c      	b.n	80057c2 <_printf_i+0xf6>
 80058e8:	08008925 	.word	0x08008925
 80058ec:	08008936 	.word	0x08008936

080058f0 <memchr>:
 80058f0:	b510      	push	{r4, lr}
 80058f2:	b2c9      	uxtb	r1, r1
 80058f4:	4402      	add	r2, r0
 80058f6:	4290      	cmp	r0, r2
 80058f8:	4603      	mov	r3, r0
 80058fa:	d101      	bne.n	8005900 <memchr+0x10>
 80058fc:	2300      	movs	r3, #0
 80058fe:	e003      	b.n	8005908 <memchr+0x18>
 8005900:	781c      	ldrb	r4, [r3, #0]
 8005902:	3001      	adds	r0, #1
 8005904:	428c      	cmp	r4, r1
 8005906:	d1f6      	bne.n	80058f6 <memchr+0x6>
 8005908:	4618      	mov	r0, r3
 800590a:	bd10      	pop	{r4, pc}

0800590c <memcpy>:
 800590c:	b510      	push	{r4, lr}
 800590e:	1e43      	subs	r3, r0, #1
 8005910:	440a      	add	r2, r1
 8005912:	4291      	cmp	r1, r2
 8005914:	d100      	bne.n	8005918 <memcpy+0xc>
 8005916:	bd10      	pop	{r4, pc}
 8005918:	f811 4b01 	ldrb.w	r4, [r1], #1
 800591c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005920:	e7f7      	b.n	8005912 <memcpy+0x6>

08005922 <memmove>:
 8005922:	4288      	cmp	r0, r1
 8005924:	b510      	push	{r4, lr}
 8005926:	eb01 0302 	add.w	r3, r1, r2
 800592a:	d807      	bhi.n	800593c <memmove+0x1a>
 800592c:	1e42      	subs	r2, r0, #1
 800592e:	4299      	cmp	r1, r3
 8005930:	d00a      	beq.n	8005948 <memmove+0x26>
 8005932:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005936:	f802 4f01 	strb.w	r4, [r2, #1]!
 800593a:	e7f8      	b.n	800592e <memmove+0xc>
 800593c:	4283      	cmp	r3, r0
 800593e:	d9f5      	bls.n	800592c <memmove+0xa>
 8005940:	1881      	adds	r1, r0, r2
 8005942:	1ad2      	subs	r2, r2, r3
 8005944:	42d3      	cmn	r3, r2
 8005946:	d100      	bne.n	800594a <memmove+0x28>
 8005948:	bd10      	pop	{r4, pc}
 800594a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800594e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005952:	e7f7      	b.n	8005944 <memmove+0x22>

08005954 <_free_r>:
 8005954:	b538      	push	{r3, r4, r5, lr}
 8005956:	4605      	mov	r5, r0
 8005958:	2900      	cmp	r1, #0
 800595a:	d043      	beq.n	80059e4 <_free_r+0x90>
 800595c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005960:	1f0c      	subs	r4, r1, #4
 8005962:	2b00      	cmp	r3, #0
 8005964:	bfb8      	it	lt
 8005966:	18e4      	addlt	r4, r4, r3
 8005968:	f000 f8d0 	bl	8005b0c <__malloc_lock>
 800596c:	4a1e      	ldr	r2, [pc, #120]	; (80059e8 <_free_r+0x94>)
 800596e:	6813      	ldr	r3, [r2, #0]
 8005970:	4610      	mov	r0, r2
 8005972:	b933      	cbnz	r3, 8005982 <_free_r+0x2e>
 8005974:	6063      	str	r3, [r4, #4]
 8005976:	6014      	str	r4, [r2, #0]
 8005978:	4628      	mov	r0, r5
 800597a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800597e:	f000 b8c6 	b.w	8005b0e <__malloc_unlock>
 8005982:	42a3      	cmp	r3, r4
 8005984:	d90b      	bls.n	800599e <_free_r+0x4a>
 8005986:	6821      	ldr	r1, [r4, #0]
 8005988:	1862      	adds	r2, r4, r1
 800598a:	4293      	cmp	r3, r2
 800598c:	bf01      	itttt	eq
 800598e:	681a      	ldreq	r2, [r3, #0]
 8005990:	685b      	ldreq	r3, [r3, #4]
 8005992:	1852      	addeq	r2, r2, r1
 8005994:	6022      	streq	r2, [r4, #0]
 8005996:	6063      	str	r3, [r4, #4]
 8005998:	6004      	str	r4, [r0, #0]
 800599a:	e7ed      	b.n	8005978 <_free_r+0x24>
 800599c:	4613      	mov	r3, r2
 800599e:	685a      	ldr	r2, [r3, #4]
 80059a0:	b10a      	cbz	r2, 80059a6 <_free_r+0x52>
 80059a2:	42a2      	cmp	r2, r4
 80059a4:	d9fa      	bls.n	800599c <_free_r+0x48>
 80059a6:	6819      	ldr	r1, [r3, #0]
 80059a8:	1858      	adds	r0, r3, r1
 80059aa:	42a0      	cmp	r0, r4
 80059ac:	d10b      	bne.n	80059c6 <_free_r+0x72>
 80059ae:	6820      	ldr	r0, [r4, #0]
 80059b0:	4401      	add	r1, r0
 80059b2:	1858      	adds	r0, r3, r1
 80059b4:	4282      	cmp	r2, r0
 80059b6:	6019      	str	r1, [r3, #0]
 80059b8:	d1de      	bne.n	8005978 <_free_r+0x24>
 80059ba:	6810      	ldr	r0, [r2, #0]
 80059bc:	6852      	ldr	r2, [r2, #4]
 80059be:	4401      	add	r1, r0
 80059c0:	6019      	str	r1, [r3, #0]
 80059c2:	605a      	str	r2, [r3, #4]
 80059c4:	e7d8      	b.n	8005978 <_free_r+0x24>
 80059c6:	d902      	bls.n	80059ce <_free_r+0x7a>
 80059c8:	230c      	movs	r3, #12
 80059ca:	602b      	str	r3, [r5, #0]
 80059cc:	e7d4      	b.n	8005978 <_free_r+0x24>
 80059ce:	6820      	ldr	r0, [r4, #0]
 80059d0:	1821      	adds	r1, r4, r0
 80059d2:	428a      	cmp	r2, r1
 80059d4:	bf01      	itttt	eq
 80059d6:	6811      	ldreq	r1, [r2, #0]
 80059d8:	6852      	ldreq	r2, [r2, #4]
 80059da:	1809      	addeq	r1, r1, r0
 80059dc:	6021      	streq	r1, [r4, #0]
 80059de:	6062      	str	r2, [r4, #4]
 80059e0:	605c      	str	r4, [r3, #4]
 80059e2:	e7c9      	b.n	8005978 <_free_r+0x24>
 80059e4:	bd38      	pop	{r3, r4, r5, pc}
 80059e6:	bf00      	nop
 80059e8:	200000ec 	.word	0x200000ec

080059ec <_malloc_r>:
 80059ec:	b570      	push	{r4, r5, r6, lr}
 80059ee:	1ccd      	adds	r5, r1, #3
 80059f0:	f025 0503 	bic.w	r5, r5, #3
 80059f4:	3508      	adds	r5, #8
 80059f6:	2d0c      	cmp	r5, #12
 80059f8:	bf38      	it	cc
 80059fa:	250c      	movcc	r5, #12
 80059fc:	2d00      	cmp	r5, #0
 80059fe:	4606      	mov	r6, r0
 8005a00:	db01      	blt.n	8005a06 <_malloc_r+0x1a>
 8005a02:	42a9      	cmp	r1, r5
 8005a04:	d903      	bls.n	8005a0e <_malloc_r+0x22>
 8005a06:	230c      	movs	r3, #12
 8005a08:	6033      	str	r3, [r6, #0]
 8005a0a:	2000      	movs	r0, #0
 8005a0c:	bd70      	pop	{r4, r5, r6, pc}
 8005a0e:	f000 f87d 	bl	8005b0c <__malloc_lock>
 8005a12:	4a21      	ldr	r2, [pc, #132]	; (8005a98 <_malloc_r+0xac>)
 8005a14:	6814      	ldr	r4, [r2, #0]
 8005a16:	4621      	mov	r1, r4
 8005a18:	b991      	cbnz	r1, 8005a40 <_malloc_r+0x54>
 8005a1a:	4c20      	ldr	r4, [pc, #128]	; (8005a9c <_malloc_r+0xb0>)
 8005a1c:	6823      	ldr	r3, [r4, #0]
 8005a1e:	b91b      	cbnz	r3, 8005a28 <_malloc_r+0x3c>
 8005a20:	4630      	mov	r0, r6
 8005a22:	f000 f863 	bl	8005aec <_sbrk_r>
 8005a26:	6020      	str	r0, [r4, #0]
 8005a28:	4629      	mov	r1, r5
 8005a2a:	4630      	mov	r0, r6
 8005a2c:	f000 f85e 	bl	8005aec <_sbrk_r>
 8005a30:	1c43      	adds	r3, r0, #1
 8005a32:	d124      	bne.n	8005a7e <_malloc_r+0x92>
 8005a34:	230c      	movs	r3, #12
 8005a36:	4630      	mov	r0, r6
 8005a38:	6033      	str	r3, [r6, #0]
 8005a3a:	f000 f868 	bl	8005b0e <__malloc_unlock>
 8005a3e:	e7e4      	b.n	8005a0a <_malloc_r+0x1e>
 8005a40:	680b      	ldr	r3, [r1, #0]
 8005a42:	1b5b      	subs	r3, r3, r5
 8005a44:	d418      	bmi.n	8005a78 <_malloc_r+0x8c>
 8005a46:	2b0b      	cmp	r3, #11
 8005a48:	d90f      	bls.n	8005a6a <_malloc_r+0x7e>
 8005a4a:	600b      	str	r3, [r1, #0]
 8005a4c:	18cc      	adds	r4, r1, r3
 8005a4e:	50cd      	str	r5, [r1, r3]
 8005a50:	4630      	mov	r0, r6
 8005a52:	f000 f85c 	bl	8005b0e <__malloc_unlock>
 8005a56:	f104 000b 	add.w	r0, r4, #11
 8005a5a:	1d23      	adds	r3, r4, #4
 8005a5c:	f020 0007 	bic.w	r0, r0, #7
 8005a60:	1ac3      	subs	r3, r0, r3
 8005a62:	d0d3      	beq.n	8005a0c <_malloc_r+0x20>
 8005a64:	425a      	negs	r2, r3
 8005a66:	50e2      	str	r2, [r4, r3]
 8005a68:	e7d0      	b.n	8005a0c <_malloc_r+0x20>
 8005a6a:	684b      	ldr	r3, [r1, #4]
 8005a6c:	428c      	cmp	r4, r1
 8005a6e:	bf16      	itet	ne
 8005a70:	6063      	strne	r3, [r4, #4]
 8005a72:	6013      	streq	r3, [r2, #0]
 8005a74:	460c      	movne	r4, r1
 8005a76:	e7eb      	b.n	8005a50 <_malloc_r+0x64>
 8005a78:	460c      	mov	r4, r1
 8005a7a:	6849      	ldr	r1, [r1, #4]
 8005a7c:	e7cc      	b.n	8005a18 <_malloc_r+0x2c>
 8005a7e:	1cc4      	adds	r4, r0, #3
 8005a80:	f024 0403 	bic.w	r4, r4, #3
 8005a84:	42a0      	cmp	r0, r4
 8005a86:	d005      	beq.n	8005a94 <_malloc_r+0xa8>
 8005a88:	1a21      	subs	r1, r4, r0
 8005a8a:	4630      	mov	r0, r6
 8005a8c:	f000 f82e 	bl	8005aec <_sbrk_r>
 8005a90:	3001      	adds	r0, #1
 8005a92:	d0cf      	beq.n	8005a34 <_malloc_r+0x48>
 8005a94:	6025      	str	r5, [r4, #0]
 8005a96:	e7db      	b.n	8005a50 <_malloc_r+0x64>
 8005a98:	200000ec 	.word	0x200000ec
 8005a9c:	200000f0 	.word	0x200000f0

08005aa0 <_realloc_r>:
 8005aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aa2:	4607      	mov	r7, r0
 8005aa4:	4614      	mov	r4, r2
 8005aa6:	460e      	mov	r6, r1
 8005aa8:	b921      	cbnz	r1, 8005ab4 <_realloc_r+0x14>
 8005aaa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005aae:	4611      	mov	r1, r2
 8005ab0:	f7ff bf9c 	b.w	80059ec <_malloc_r>
 8005ab4:	b922      	cbnz	r2, 8005ac0 <_realloc_r+0x20>
 8005ab6:	f7ff ff4d 	bl	8005954 <_free_r>
 8005aba:	4625      	mov	r5, r4
 8005abc:	4628      	mov	r0, r5
 8005abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ac0:	f000 f826 	bl	8005b10 <_malloc_usable_size_r>
 8005ac4:	42a0      	cmp	r0, r4
 8005ac6:	d20f      	bcs.n	8005ae8 <_realloc_r+0x48>
 8005ac8:	4621      	mov	r1, r4
 8005aca:	4638      	mov	r0, r7
 8005acc:	f7ff ff8e 	bl	80059ec <_malloc_r>
 8005ad0:	4605      	mov	r5, r0
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	d0f2      	beq.n	8005abc <_realloc_r+0x1c>
 8005ad6:	4631      	mov	r1, r6
 8005ad8:	4622      	mov	r2, r4
 8005ada:	f7ff ff17 	bl	800590c <memcpy>
 8005ade:	4631      	mov	r1, r6
 8005ae0:	4638      	mov	r0, r7
 8005ae2:	f7ff ff37 	bl	8005954 <_free_r>
 8005ae6:	e7e9      	b.n	8005abc <_realloc_r+0x1c>
 8005ae8:	4635      	mov	r5, r6
 8005aea:	e7e7      	b.n	8005abc <_realloc_r+0x1c>

08005aec <_sbrk_r>:
 8005aec:	b538      	push	{r3, r4, r5, lr}
 8005aee:	2300      	movs	r3, #0
 8005af0:	4c05      	ldr	r4, [pc, #20]	; (8005b08 <_sbrk_r+0x1c>)
 8005af2:	4605      	mov	r5, r0
 8005af4:	4608      	mov	r0, r1
 8005af6:	6023      	str	r3, [r4, #0]
 8005af8:	f7fc f91a 	bl	8001d30 <_sbrk>
 8005afc:	1c43      	adds	r3, r0, #1
 8005afe:	d102      	bne.n	8005b06 <_sbrk_r+0x1a>
 8005b00:	6823      	ldr	r3, [r4, #0]
 8005b02:	b103      	cbz	r3, 8005b06 <_sbrk_r+0x1a>
 8005b04:	602b      	str	r3, [r5, #0]
 8005b06:	bd38      	pop	{r3, r4, r5, pc}
 8005b08:	2000024c 	.word	0x2000024c

08005b0c <__malloc_lock>:
 8005b0c:	4770      	bx	lr

08005b0e <__malloc_unlock>:
 8005b0e:	4770      	bx	lr

08005b10 <_malloc_usable_size_r>:
 8005b10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b14:	1f18      	subs	r0, r3, #4
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	bfbc      	itt	lt
 8005b1a:	580b      	ldrlt	r3, [r1, r0]
 8005b1c:	18c0      	addlt	r0, r0, r3
 8005b1e:	4770      	bx	lr

08005b20 <_init>:
 8005b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b22:	bf00      	nop
 8005b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b26:	bc08      	pop	{r3}
 8005b28:	469e      	mov	lr, r3
 8005b2a:	4770      	bx	lr

08005b2c <_fini>:
 8005b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b2e:	bf00      	nop
 8005b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b32:	bc08      	pop	{r3}
 8005b34:	469e      	mov	lr, r3
 8005b36:	4770      	bx	lr
