// Seed: 3032592822
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always id_3 = 1'b0 + id_6 - id_9;
  wire id_15;
  xor primCall (id_12, id_6, id_15, id_3, id_9, id_1, id_10, id_8, id_13, id_5, id_4);
  assign id_12 = id_4;
  assign id_7  = 1;
  assign id_3  = id_1[1];
  assign id_7  = 1;
  module_0 modCall_1 (
      id_8,
      id_12
  );
  wire id_16 = id_9, id_17 = 1;
  wire id_18;
  wire id_19;
  id_20(
      id_17
  );
endmodule
