#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11f5480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11f5610 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x11ed4a0 .functor NOT 1, L_0x1225070, C4<0>, C4<0>, C4<0>;
L_0x1224dd0 .functor XOR 1, L_0x1224c70, L_0x1224d30, C4<0>, C4<0>;
L_0x1224f60 .functor XOR 1, L_0x1224dd0, L_0x1224e90, C4<0>, C4<0>;
v0x1222230_0 .net *"_ivl_10", 0 0, L_0x1224e90;  1 drivers
v0x1222330_0 .net *"_ivl_12", 0 0, L_0x1224f60;  1 drivers
v0x1222410_0 .net *"_ivl_2", 0 0, L_0x1224bd0;  1 drivers
v0x12224d0_0 .net *"_ivl_4", 0 0, L_0x1224c70;  1 drivers
v0x12225b0_0 .net *"_ivl_6", 0 0, L_0x1224d30;  1 drivers
v0x12226e0_0 .net *"_ivl_8", 0 0, L_0x1224dd0;  1 drivers
v0x12227c0_0 .var "clk", 0 0;
v0x1222860_0 .net "f_dut", 0 0, L_0x1224a70;  1 drivers
v0x1222900_0 .net "f_ref", 0 0, L_0x1223a70;  1 drivers
v0x1222a30_0 .var/2u "stats1", 159 0;
v0x1222ad0_0 .var/2u "strobe", 0 0;
v0x1222b70_0 .net "tb_match", 0 0, L_0x1225070;  1 drivers
v0x1222c30_0 .net "tb_mismatch", 0 0, L_0x11ed4a0;  1 drivers
v0x1222cf0_0 .net "wavedrom_enable", 0 0, v0x1220ac0_0;  1 drivers
v0x1222d90_0 .net "wavedrom_title", 511 0, v0x1220b80_0;  1 drivers
v0x1222e60_0 .net "x1", 0 0, v0x1220c40_0;  1 drivers
v0x1222f00_0 .net "x2", 0 0, v0x1220ce0_0;  1 drivers
v0x12230b0_0 .net "x3", 0 0, v0x1220dd0_0;  1 drivers
L_0x1224bd0 .concat [ 1 0 0 0], L_0x1223a70;
L_0x1224c70 .concat [ 1 0 0 0], L_0x1223a70;
L_0x1224d30 .concat [ 1 0 0 0], L_0x1224a70;
L_0x1224e90 .concat [ 1 0 0 0], L_0x1223a70;
L_0x1225070 .cmp/eeq 1, L_0x1224bd0, L_0x1224f60;
S_0x11f57a0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x11f5610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x11e1e70 .functor NOT 1, v0x1220dd0_0, C4<0>, C4<0>, C4<0>;
L_0x11f5ec0 .functor AND 1, L_0x11e1e70, v0x1220ce0_0, C4<1>, C4<1>;
L_0x11ed510 .functor NOT 1, v0x1220c40_0, C4<0>, C4<0>, C4<0>;
L_0x1223350 .functor AND 1, L_0x11f5ec0, L_0x11ed510, C4<1>, C4<1>;
L_0x1223420 .functor NOT 1, v0x1220dd0_0, C4<0>, C4<0>, C4<0>;
L_0x1223490 .functor AND 1, L_0x1223420, v0x1220ce0_0, C4<1>, C4<1>;
L_0x1223540 .functor AND 1, L_0x1223490, v0x1220c40_0, C4<1>, C4<1>;
L_0x1223600 .functor OR 1, L_0x1223350, L_0x1223540, C4<0>, C4<0>;
L_0x1223760 .functor NOT 1, v0x1220ce0_0, C4<0>, C4<0>, C4<0>;
L_0x12237d0 .functor AND 1, v0x1220dd0_0, L_0x1223760, C4<1>, C4<1>;
L_0x12238f0 .functor AND 1, L_0x12237d0, v0x1220c40_0, C4<1>, C4<1>;
L_0x1223960 .functor OR 1, L_0x1223600, L_0x12238f0, C4<0>, C4<0>;
L_0x1223ae0 .functor AND 1, v0x1220dd0_0, v0x1220ce0_0, C4<1>, C4<1>;
L_0x1223b50 .functor AND 1, L_0x1223ae0, v0x1220c40_0, C4<1>, C4<1>;
L_0x1223a70 .functor OR 1, L_0x1223960, L_0x1223b50, C4<0>, C4<0>;
v0x11ed710_0 .net *"_ivl_0", 0 0, L_0x11e1e70;  1 drivers
v0x11ed7b0_0 .net *"_ivl_10", 0 0, L_0x1223490;  1 drivers
v0x11e1ee0_0 .net *"_ivl_12", 0 0, L_0x1223540;  1 drivers
v0x121f420_0 .net *"_ivl_14", 0 0, L_0x1223600;  1 drivers
v0x121f500_0 .net *"_ivl_16", 0 0, L_0x1223760;  1 drivers
v0x121f630_0 .net *"_ivl_18", 0 0, L_0x12237d0;  1 drivers
v0x121f710_0 .net *"_ivl_2", 0 0, L_0x11f5ec0;  1 drivers
v0x121f7f0_0 .net *"_ivl_20", 0 0, L_0x12238f0;  1 drivers
v0x121f8d0_0 .net *"_ivl_22", 0 0, L_0x1223960;  1 drivers
v0x121fa40_0 .net *"_ivl_24", 0 0, L_0x1223ae0;  1 drivers
v0x121fb20_0 .net *"_ivl_26", 0 0, L_0x1223b50;  1 drivers
v0x121fc00_0 .net *"_ivl_4", 0 0, L_0x11ed510;  1 drivers
v0x121fce0_0 .net *"_ivl_6", 0 0, L_0x1223350;  1 drivers
v0x121fdc0_0 .net *"_ivl_8", 0 0, L_0x1223420;  1 drivers
v0x121fea0_0 .net "f", 0 0, L_0x1223a70;  alias, 1 drivers
v0x121ff60_0 .net "x1", 0 0, v0x1220c40_0;  alias, 1 drivers
v0x1220020_0 .net "x2", 0 0, v0x1220ce0_0;  alias, 1 drivers
v0x12200e0_0 .net "x3", 0 0, v0x1220dd0_0;  alias, 1 drivers
S_0x1220220 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x11f5610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1220a00_0 .net "clk", 0 0, v0x12227c0_0;  1 drivers
v0x1220ac0_0 .var "wavedrom_enable", 0 0;
v0x1220b80_0 .var "wavedrom_title", 511 0;
v0x1220c40_0 .var "x1", 0 0;
v0x1220ce0_0 .var "x2", 0 0;
v0x1220dd0_0 .var "x3", 0 0;
E_0x11f0360/0 .event negedge, v0x1220a00_0;
E_0x11f0360/1 .event posedge, v0x1220a00_0;
E_0x11f0360 .event/or E_0x11f0360/0, E_0x11f0360/1;
E_0x11f00f0 .event negedge, v0x1220a00_0;
E_0x11db9f0 .event posedge, v0x1220a00_0;
S_0x1220500 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1220220;
 .timescale -12 -12;
v0x1220700_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1220800 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1220220;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1220ed0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x11f5610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1223d80 .functor NOT 1, v0x1220dd0_0, C4<0>, C4<0>, C4<0>;
L_0x1223f00 .functor NOT 1, v0x1220ce0_0, C4<0>, C4<0>, C4<0>;
L_0x12240a0 .functor AND 1, L_0x1223d80, L_0x1223f00, C4<1>, C4<1>;
L_0x12241b0 .functor AND 1, L_0x12240a0, v0x1220c40_0, C4<1>, C4<1>;
L_0x12243b0 .functor NOT 1, v0x1220dd0_0, C4<0>, C4<0>, C4<0>;
L_0x1224420 .functor AND 1, L_0x12243b0, v0x1220ce0_0, C4<1>, C4<1>;
L_0x1224520 .functor AND 1, L_0x1224420, v0x1220c40_0, C4<1>, C4<1>;
L_0x12245e0 .functor OR 1, L_0x12241b0, L_0x1224520, C4<0>, C4<0>;
L_0x1224740 .functor NOT 1, v0x1220c40_0, C4<0>, C4<0>, C4<0>;
L_0x12247b0 .functor AND 1, v0x1220ce0_0, L_0x1224740, C4<1>, C4<1>;
L_0x12248d0 .functor OR 1, L_0x12245e0, L_0x12247b0, C4<0>, C4<0>;
L_0x1224990 .functor AND 1, v0x1220dd0_0, v0x1220c40_0, C4<1>, C4<1>;
L_0x1224a70 .functor OR 1, L_0x12248d0, L_0x1224990, C4<0>, C4<0>;
v0x12210e0_0 .net *"_ivl_0", 0 0, L_0x1223d80;  1 drivers
v0x12211c0_0 .net *"_ivl_10", 0 0, L_0x1224420;  1 drivers
v0x12212a0_0 .net *"_ivl_12", 0 0, L_0x1224520;  1 drivers
v0x1221390_0 .net *"_ivl_14", 0 0, L_0x12245e0;  1 drivers
v0x1221470_0 .net *"_ivl_16", 0 0, L_0x1224740;  1 drivers
v0x12215a0_0 .net *"_ivl_18", 0 0, L_0x12247b0;  1 drivers
v0x1221680_0 .net *"_ivl_2", 0 0, L_0x1223f00;  1 drivers
v0x1221760_0 .net *"_ivl_20", 0 0, L_0x12248d0;  1 drivers
v0x1221840_0 .net *"_ivl_22", 0 0, L_0x1224990;  1 drivers
v0x12219b0_0 .net *"_ivl_4", 0 0, L_0x12240a0;  1 drivers
v0x1221a90_0 .net *"_ivl_6", 0 0, L_0x12241b0;  1 drivers
v0x1221b70_0 .net *"_ivl_8", 0 0, L_0x12243b0;  1 drivers
v0x1221c50_0 .net "f", 0 0, L_0x1224a70;  alias, 1 drivers
v0x1221d10_0 .net "x1", 0 0, v0x1220c40_0;  alias, 1 drivers
v0x1221db0_0 .net "x2", 0 0, v0x1220ce0_0;  alias, 1 drivers
v0x1221ea0_0 .net "x3", 0 0, v0x1220dd0_0;  alias, 1 drivers
S_0x1222010 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x11f5610;
 .timescale -12 -12;
E_0x11f05b0 .event anyedge, v0x1222ad0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1222ad0_0;
    %nor/r;
    %assign/vec4 v0x1222ad0_0, 0;
    %wait E_0x11f05b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1220220;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1220c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1220ce0_0, 0;
    %assign/vec4 v0x1220dd0_0, 0;
    %wait E_0x11f00f0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11db9f0;
    %load/vec4 v0x1220dd0_0;
    %load/vec4 v0x1220ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1220c40_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1220c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1220ce0_0, 0;
    %assign/vec4 v0x1220dd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x11f00f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1220800;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11f0360;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1220c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1220ce0_0, 0;
    %assign/vec4 v0x1220dd0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x11f5610;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12227c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1222ad0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x11f5610;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12227c0_0;
    %inv;
    %store/vec4 v0x12227c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x11f5610;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1220a00_0, v0x1222c30_0, v0x12230b0_0, v0x1222f00_0, v0x1222e60_0, v0x1222900_0, v0x1222860_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x11f5610;
T_7 ;
    %load/vec4 v0x1222a30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1222a30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1222a30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1222a30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1222a30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1222a30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1222a30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x11f5610;
T_8 ;
    %wait E_0x11f0360;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1222a30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1222a30_0, 4, 32;
    %load/vec4 v0x1222b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1222a30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1222a30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1222a30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1222a30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1222900_0;
    %load/vec4 v0x1222900_0;
    %load/vec4 v0x1222860_0;
    %xor;
    %load/vec4 v0x1222900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1222a30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1222a30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1222a30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1222a30_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/truthtable1/iter8/response0/top_module.sv";
