Partition Merge report for DE10_NANO
Fri Sep 03 11:17:00 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge DSP Block Usage Summary
 12. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------------------------------+
; Partition Merge Summary                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------+
; Partition Merge Status          ; Successful - Fri Sep 03 11:17:00 2021                                 ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition ;
; Revision Name                   ; DE10_NANO                                                             ;
; Top-level Entity Name           ; DE10_NANO                                                             ;
; Family                          ; Cyclone V                                                             ;
; Logic utilization (in ALMs)     ; 5,569 / 41,910 ( 13 % )                                               ;
; Total registers                 ; 7633                                                                  ;
; Total pins                      ; 21 / 314 ( 7 % )                                                      ;
; Total virtual pins              ; 0                                                                     ;
; Total block memory bits         ; 1,065,856 / 5,662,720 ( 19 % )                                        ;
; Total DSP Blocks                ; 33 / 112 ( 29 % )                                                     ;
; Total HSSI RX PCSs              ; 0                                                                     ;
; Total HSSI PMA RX Deserializers ; 0                                                                     ;
; Total HSSI TX PCSs              ; 0                                                                     ;
; Total HSSI PMA TX Serializers   ; 0                                                                     ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                                        ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                                         ;
+---------------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 97.97% (13410 / 13688)         ; 97.97% (13410 / 13688)        ;       ;
; sld_hub:auto_hub               ; Engaged                ; 100.00% (431 / 431)            ; 100.00% (431 / 431)           ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 100.00% (3232 / 3232)          ; 100.00% (3232 / 3232)         ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (36 / 36)              ; 100.00% (36 / 36)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                       ;
+-----------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                      ; Number of Changed Nodes ;
+-----------------------------------------------------------------------------+-------------------------+
; |DE10_NANO|signal_processing:uSignal|first_order_lowpass:uPower_Calc_Filter ; 357                     ;
; |DE10_NANO|signal_processing:uSignal|first_order_lowpass:uVars_Calc_Filter  ; 191                     ;
+-----------------------------------------------------------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                     ;
+--------------------------------------+--------+----------------+----------------------------------+
; Modified Assignments                 ; Target ; Previous Value ; Current Value                    ;
+--------------------------------------+--------+----------------+----------------------------------+
; IP_TOOL_NAME                         ;        ; --             ; altera_pll                       ;
; IP_TOOL_ENV                          ;        ; --             ; mwpim                            ;
; IP_COMPONENT_NAME                    ;        ; --             ; bWFpbl9wbGw=                     ;
; IP_COMPONENT_DISPLAY_NAME            ;        ; --             ; UExMIEludGVsIEZQR0EgSVA=         ;
; IP_COMPONENT_DESCRIPTION             ;        ; --             ; SW50ZWwgUGhhc2UtTG9ja2VkIExvb3A= ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL     ;        ; MAXIMUM        ; --                               ;
; PLACEMENT_EFFORT_MULTIPLIER          ;        ; 4.0            ; --                               ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ;        ; ON             ; --                               ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ;        ; ON             ; --                               ;
; FITTER_EFFORT                        ;        ; STANDARD FIT   ; --                               ;
+--------------------------------------+--------+----------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                        ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                         ; Details ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------+---------+
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[0][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][0]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][0]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][1]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][1]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][2]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][2]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][3]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][3]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][4]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][4]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][5]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][5]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][6]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][6]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][7]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[10][7]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][0]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][0]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][1]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][1]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][2]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][2]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][3]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][3]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][4]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][4]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][5]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][5]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][6]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][6]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][7]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[11][7]                                            ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[1][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[2][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[3][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[4][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[5][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[6][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[7][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[8][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][0]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][1]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][2]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][3]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][4]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][5]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][6]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][7]                                             ; N/A     ;
; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NiosBase:u0|dma_receiver:dma_rx_0|stack[9][7]                                             ; N/A     ;
; uart_rx_atlantix:uUart|MCLK                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_pll:main_pll_inst|main_pll_0002:main_pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ; N/A     ;
; uart_rx_atlantix:uUart|i_RXD                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_9~input                                                                              ; N/A     ;
; uart_rx_atlantix:uUart|i_RXD                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_9~input                                                                              ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[0]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[0]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[1]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[1]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[2]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[2]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[3]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[3]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[4]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[4]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[5]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[5]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[6]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[6]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[7]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DATA[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DATA[7]                                                          ; N/A     ;
; uart_rx_atlantix:uUart|o_DONE                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DONE                                                             ; N/A     ;
; uart_rx_atlantix:uUart|o_DONE                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx_atlantix:uUart|o_DONE                                                             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                                                                                                                                                                                                       ; Partition ; Type          ; Location           ; Status                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; FPGA_CLK1_50                                                                                                                                                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- FPGA_CLK1_50                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- FPGA_CLK1_50~input                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; GPIO_11                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- GPIO_11                                                                                                                                                                                             ; Top       ; Output Pad    ; IOPAD_X84_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_11~output                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; GPIO_13                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- GPIO_13                                                                                                                                                                                             ; Top       ; Output Pad    ; IOPAD_X86_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_13~output                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X86_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; GPIO_15                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- GPIO_15                                                                                                                                                                                             ; Top       ; Output Pad    ; IOPAD_X78_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_15~output                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; GPIO_17                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- GPIO_17                                                                                                                                                                                             ; Top       ; Output Pad    ; IOPAD_X78_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_17~output                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; GPIO_19                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- GPIO_19                                                                                                                                                                                             ; Top       ; Output Pad    ; IOPAD_X74_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_19~output                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; GPIO_9                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- GPIO_9                                                                                                                                                                                              ; Top       ; Input Pad     ; IOPAD_X86_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_9~input                                                                                                                                                                                        ; Top       ; Input Buffer  ; IOIBUF_X86_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; KEY[0]                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[0]                                                                                                                                                                                              ; Top       ; Input Pad     ; IOPAD_X64_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[0]~input                                                                                                                                                                                        ; Top       ; Input Buffer  ; IOIBUF_X64_Y0_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; KEY[1]                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[1]                                                                                                                                                                                              ; Top       ; Input Pad     ; IOPAD_X64_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[1]~input                                                                                                                                                                                        ; Top       ; Input Buffer  ; IOIBUF_X64_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; LED[0]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[0]                                                                                                                                                                                              ; Top       ; Output Pad    ; IOPAD_X89_Y8_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[0]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X89_Y8_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; LED[1]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[1]                                                                                                                                                                                              ; Top       ; Output Pad    ; IOPAD_X89_Y9_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[1]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; LED[2]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[2]                                                                                                                                                                                              ; Top       ; Output Pad    ; IOPAD_X89_Y9_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[2]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; LED[3]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[3]                                                                                                                                                                                              ; Top       ; Output Pad    ; IOPAD_X89_Y9_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[3]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; LED[4]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[4]                                                                                                                                                                                              ; Top       ; Output Pad    ; IOPAD_X89_Y4_N77   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[4]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X89_Y4_N79  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; LED[5]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[5]                                                                                                                                                                                              ; Top       ; Output Pad    ; IOPAD_X89_Y4_N94   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[5]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X89_Y4_N96  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; LED[6]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[6]                                                                                                                                                                                              ; Top       ; Output Pad    ; IOPAD_X89_Y8_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[6]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X89_Y8_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; LED[7]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[7]                                                                                                                                                                                              ; Top       ; Output Pad    ; IOPAD_X89_Y9_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[7]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; SW[0]                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[0]                                                                                                                                                                                               ; Top       ; Input Pad     ; IOPAD_X89_Y25_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[0]~input                                                                                                                                                                                         ; Top       ; Input Buffer  ; IOIBUF_X89_Y25_N4  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; SW[1]                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[1]                                                                                                                                                                                               ; Top       ; Input Pad     ; IOPAD_X89_Y25_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[1]~input                                                                                                                                                                                         ; Top       ; Input Buffer  ; IOIBUF_X89_Y25_N21 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; SW[2]                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[2]                                                                                                                                                                                               ; Top       ; Input Pad     ; IOPAD_X89_Y23_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[2]~input                                                                                                                                                                                         ; Top       ; Input Buffer  ; IOIBUF_X89_Y23_N4  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; SW[3]                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[3]                                                                                                                                                                                               ; Top       ; Input Pad     ; IOPAD_X89_Y23_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[3]~input                                                                                                                                                                                         ; Top       ; Input Buffer  ; IOIBUF_X89_Y23_N21 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; altera_reserved_tck                                                                                                                                                                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                                                                                                                                                                 ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                                                                                           ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; altera_reserved_tdi                                                                                                                                                                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                                                                                                                                                                 ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                                                                                           ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; altera_reserved_tdo                                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; altera_reserved_tms                                                                                                                                                                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                                                                                                                                                                 ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                                                                                           ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_NiosBase_nios2_gen2_0_cpu_nios2_oci_the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper_NiosBase_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_0__0_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_0__1_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_0__2_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_0__3_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_0__4_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_0__5_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_0__6_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_0__7_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_10__0_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_10__1_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_10__2_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_10__3_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_10__4_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_10__5_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_10__6_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_10__7_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_11__0_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_11__1_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_11__2_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_11__3_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_11__4_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_11__5_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_11__6_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_11__7_                                                                                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_1__0_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_1__1_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_1__2_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_1__3_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_1__4_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_1__5_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_1__6_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_1__7_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_2__0_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_2__1_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_2__2_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_2__3_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_2__4_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_2__5_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_2__6_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_2__7_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_3__0_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_3__1_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_3__2_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_3__3_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_3__4_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_3__5_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_3__6_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_3__7_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_4__0_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_4__1_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_4__2_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_4__3_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_4__4_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_4__5_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_4__6_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_4__7_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_5__0_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_5__1_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_5__2_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_5__3_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_5__4_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_5__5_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_5__6_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_5__7_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_6__0_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_6__1_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_6__2_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_6__3_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_6__4_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_6__5_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_6__6_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_6__7_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_7__0_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_7__1_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_7__2_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_7__3_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_7__4_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_7__5_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_7__6_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_7__7_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_8__0_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_8__1_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_8__2_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_8__3_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_8__4_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_8__5_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_8__6_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_8__7_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_9__0_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_9__1_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_9__2_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_9__3_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_9__4_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_9__5_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_9__6_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_dma_rx_0_stack_9__7_                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.uUart_MCLK                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.uUart_i_RXD                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.uUart_o_DATA_0_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.uUart_o_DATA_1_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.uUart_o_DATA_2_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.uUart_o_DATA_3_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.uUart_o_DATA_4_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.uUart_o_DATA_5_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.uUart_o_DATA_6_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.uUart_o_DATA_7_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
; pre_syn.bp.uUart_o_DONE                                                                                                                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                            ;           ;               ;                    ;                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                          ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 6003                                                                                              ;
;                                             ;                                                                                                   ;
; Combinational ALUT usage for logic          ; 7090                                                                                              ;
;     -- 7 input functions                    ; 64                                                                                                ;
;     -- 6 input functions                    ; 1265                                                                                              ;
;     -- 5 input functions                    ; 821                                                                                               ;
;     -- 4 input functions                    ; 795                                                                                               ;
;     -- <=3 input functions                  ; 4145                                                                                              ;
;                                             ;                                                                                                   ;
; Dedicated logic registers                   ; 7633                                                                                              ;
;                                             ;                                                                                                   ;
; I/O pins                                    ; 21                                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                                 ;
; Total block memory bits                     ; 1065856                                                                                           ;
;                                             ;                                                                                                   ;
; Total DSP Blocks                            ; 33                                                                                                ;
;                                             ;                                                                                                   ;
; Total PLLs                                  ; 1                                                                                                 ;
;     -- Fractional PLLs                      ; 1                                                                                                 ;
;                                             ;                                                                                                   ;
; Maximum fan-out node                        ; main_pll:main_pll_inst|main_pll_0002:main_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 ;
; Maximum fan-out                             ; 6085                                                                                              ;
; Total fan-out                               ; 57047                                                                                             ;
; Average fan-out                             ; 3.48                                                                                              ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+
; NiosBase:u0|NiosBase_nios2_gen2_0:nios2_gen2_0|NiosBase_nios2_gen2_0_cpu:cpu|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                                             ;
; NiosBase:u0|NiosBase_nios2_gen2_0:nios2_gen2_0|NiosBase_nios2_gen2_0_cpu:cpu|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                             ;
; NiosBase:u0|NiosBase_nios2_gen2_0:nios2_gen2_0|NiosBase_nios2_gen2_0_cpu:cpu|NiosBase_nios2_gen2_0_cpu_register_bank_b_module:NiosBase_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                             ;
; NiosBase:u0|NiosBase_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lin1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; NiosBase_onchip_memory2_0.hex                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb84:auto_generated|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 106          ; 64           ; 106          ; 6784    ; None                                             ;
; three_phase:uSelfTest|CordicRotateNew:uCordic|ARCTAN_16bX12:Uatan|altsyncram:Ram0_rtl_0|altsyncram_udf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 32           ; 16           ; --           ; --           ; 512     ; db/DE10_NANO.rom0_ARCTAN_16bX12_a5b41650.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+


+-------------------------------------------------+
; Partition Merge DSP Block Usage Summary         ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 17          ;
; Independent 18x18 plus 36         ; 8           ;
; Sum of two 18x18                  ; 2           ;
; Independent 27x27                 ; 6           ;
; Total number of DSP blocks        ; 33          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 9           ;
; Fixed Point Unsigned Multiplier   ; 20          ;
; Fixed Point Mixed Sign Multiplier ; 6           ;
+-----------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Warning (125092): Tcl Script File software/CETBase/mem_init/meminit.qip not found
    Info (125063): set_global_assignment -name QIP_FILE software/CETBase/mem_init/meminit.qip
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition
    Info: Processing started: Fri Sep 03 11:16:47 2021
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO --merge=on --recompile=on
Warning (12799): Rapid Recompile may ignore certain project assignments or settings that have been added, modified or deleted since the previous compile.
    Info (12844): Assignment ROUTER_TIMING_OPTIMIZATION_LEVEL with value MAXIMUM was deleted.
    Info (12844): Assignment PLACEMENT_EFFORT_MULTIPLIER with value 4.0 was deleted.
    Info (12844): Assignment PHYSICAL_SYNTHESIS_COMBO_LOGIC with value ON was deleted.
    Info (12844): Assignment PHYSICAL_SYNTHESIS_REGISTER_RETIMING with value ON was deleted.
    Info (12844): Assignment FITTER_EFFORT with value STANDARD FIT was deleted.
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 245 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 11791 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 11590 logic cells
    Info (21064): Implemented 136 RAM segments
    Info (21062): Implemented 33 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5212 megabytes
    Info: Processing ended: Fri Sep 03 11:17:01 2021
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


