<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="A library to parse the x86 CPUID instruction, written in rust with no external dependencies. The implementation closely resembles the Intel CPUID manual description. The library works with no_std."><title>raw_cpuid - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="raw_cpuid" data-themes="" data-resource-suffix="" data-rustdoc-version="1.92.0-nightly (2300c2aef 2025-10-12)" data-channel="nightly" data-search-js="search-8d3311b9.js" data-stringdex-js="stringdex-828709d0.js" data-settings-js="settings-c38705f0.js" ><script src="../static.files/storage-e2aeef58.js"></script><script defer src="../crates.js"></script><script defer src="../static.files/main-ce535bd0.js"></script><noscript><link rel="stylesheet" href="../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-044be391.svg"></head><body class="rustdoc mod crate"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Crate raw_cpuid</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../raw_cpuid/index.html">raw_<wbr>cpuid</a><span class="version">11.6.0</span></h2></div><div class="sidebar-elems"><ul class="block"><li><a id="all-types" href="all.html">All Items</a></li></ul><section id="rustdoc-toc"><h3><a href="#">Sections</a></h3><ul class="block top-toc"><li><a href="#example" title="Example">Example</a></li><li><a href="#platform-support" title="Platform support">Platform support</a></li></ul><h3><a href="#reexports">Crate Items</a></h3><ul class="block"><li><a href="#reexports" title="Re-exports">Re-exports</a></li><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#macros" title="Macros">Macros</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#constants" title="Constants">Constants</a></li><li><a href="#traits" title="Traits">Traits</a></li></ul></section><div id="rustdoc-modnav"></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><h1>Crate <span>raw_<wbr>cpuid</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../src/raw_cpuid/lib.rs.html#1-6043">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>A library to parse the x86 CPUID instruction, written in rust with no
external dependencies. The implementation closely resembles the Intel CPUID
manual description. The library works with no_std.</p>
<h3 id="example"><a class="doc-anchor" href="#example">¬ß</a>Example</h3>
<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="kw">use </span>raw_cpuid::CpuId;
<span class="kw">let </span>cpuid = CpuId::new();

<span class="kw">if let </span><span class="prelude-val">Some</span>(vf) = cpuid.get_vendor_info() {
    <span class="macro">assert!</span>(vf.as_str() == <span class="string">"GenuineIntel" </span>|| vf.as_str() == <span class="string">"AuthenticAMD"</span>);
}

<span class="kw">let </span>has_sse = cpuid.get_feature_info().map_or(<span class="bool-val">false</span>, |finfo| finfo.has_sse());
<span class="kw">if </span>has_sse {
    <span class="macro">println!</span>(<span class="string">"CPU supports SSE!"</span>);
}

<span class="kw">if let </span><span class="prelude-val">Some</span>(cparams) = cpuid.get_cache_parameters() {
    <span class="kw">for </span>cache <span class="kw">in </span>cparams {
        <span class="kw">let </span>size = cache.associativity() * cache.physical_line_partitions() * cache.coherency_line_size() * cache.sets();
        <span class="macro">println!</span>(<span class="string">"L{}-Cache size is {}"</span>, cache.level(), size);
    }
} <span class="kw">else </span>{
    <span class="macro">println!</span>(<span class="string">"No cache parameter information available"</span>)
}</code></pre></div><h2 id="platform-support"><a class="doc-anchor" href="#platform-support">¬ß</a>Platform support</h2>
<p>CPU vendors may choose to not support certain functions/leafs in cpuid or
only support them partially. We highlight this with the following emojis
throughout the documentation:</p>
<ul>
<li>‚úÖ: This struct/function is fully supported by the vendor.</li>
<li>üü°: This struct is partially supported by the vendor, refer to individual
functions for more information.</li>
<li>‚ùå: This struct/function is not supported by the vendor. When queried on
this platform, we will return None/false/0 (or some other sane default).</li>
<li>‚ùì: This struct/function is not supported by the vendor according to the
manual, but the in practice it still may return valid information.</li>
</ul>
<p>Note that the presence of a ‚úÖ does not guarantee that a specific feature
will exist for your CPU ‚Äì just that it is potentially supported by the
vendor on some of its chips. You will still have to query it at runtime.</p>
</div></details><h2 id="reexports" class="section-header">Re-exports<a href="#reexports" class="anchor">¬ß</a></h2><dl class="item-table reexports"><dt id="reexport.CpuIdReaderNative"><code>pub use native_cpuid::<a class="struct" href="native_cpuid/struct.CpuIdReaderNative.html" title="struct raw_cpuid::native_cpuid::CpuIdReaderNative">CpuIdReaderNative</a>;</code></dt></dl><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">¬ß</a></h2><dl class="item-table"><dt><a class="mod" href="native_cpuid/index.html" title="mod raw_cpuid::native_cpuid">native_<wbr>cpuid</a></dt><dd>Uses Rust‚Äôs <code>cpuid</code> function from the <code>arch</code> module.</dd></dl><h2 id="macros" class="section-header">Macros<a href="#macros" class="anchor">¬ß</a></h2><dl class="item-table"><dt><a class="macro" href="macro.cpuid.html" title="macro raw_cpuid::cpuid">cpuid</a></dt><dd>Macro which queries cpuid directly.</dd></dl><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">¬ß</a></h2><dl class="item-table"><dt><a class="struct" href="struct.ApmInfo.html" title="struct raw_cpuid::ApmInfo">ApmInfo</a></dt><dd>Processor Power Management and RAS Capabilities (LEAF=0x8000_0007).</dd><dt><a class="struct" href="struct.AssignableBandwidthMonitoringCounterInfo.html" title="struct raw_cpuid::AssignableBandwidthMonitoringCounterInfo">Assignable<wbr>Bandwidth<wbr>Monitoring<wbr>Counter<wbr>Info</a></dt><dd>L3 Memory Bandwidth Enforcement Information (LEAF=0x8000_0020_x5).</dd><dt><a class="struct" href="struct.BandwidthMonitoringEventCounters.html" title="struct raw_cpuid::BandwidthMonitoringEventCounters">Bandwidth<wbr>Monitoring<wbr>Event<wbr>Counters</a></dt><dd>Bandwidth Monitoring Event Counters Information (LEAF=0x8000_0020_x3).</dd><dt><a class="struct" href="struct.CacheInfo.html" title="struct raw_cpuid::CacheInfo">Cache<wbr>Info</a></dt><dd>Describes any kind of cache (TLB, Data and Instruction caches plus prefetchers).</dd><dt><a class="struct" href="struct.CacheInfoIter.html" title="struct raw_cpuid::CacheInfoIter">Cache<wbr>Info<wbr>Iter</a></dt><dd>Iterates over cache information (LEAF=0x02).</dd><dt><a class="struct" href="struct.CacheParameter.html" title="struct raw_cpuid::CacheParameter">Cache<wbr>Parameter</a></dt><dd>Information about an individual cache in the hierarchy.</dd><dt><a class="struct" href="struct.CacheParametersIter.html" title="struct raw_cpuid::CacheParametersIter">Cache<wbr>Parameters<wbr>Iter</a></dt><dd>Iterator over caches (LEAF=0x04).</dd><dt><a class="struct" href="struct.CpuId.html" title="struct raw_cpuid::CpuId">CpuId</a></dt><dd>The main type used to query information about the CPU we‚Äôre running on.</dd><dt><a class="struct" href="struct.CpuIdResult.html" title="struct raw_cpuid::CpuIdResult">CpuId<wbr>Result</a></dt><dd>Low-level data-structure to store result of cpuid instruction.</dd><dt><a class="struct" href="struct.DatInfo.html" title="struct raw_cpuid::DatInfo">DatInfo</a></dt><dd>Deterministic Address Translation Structure</dd><dt><a class="struct" href="struct.DatIter.html" title="struct raw_cpuid::DatIter">DatIter</a></dt><dd>Deterministic Address Translation Structure Iterator (LEAF=0x18).</dd><dt><a class="struct" href="struct.DirectCacheAccessInfo.html" title="struct raw_cpuid::DirectCacheAccessInfo">Direct<wbr>Cache<wbr>Access<wbr>Info</a></dt><dd>Direct cache access info (LEAF=0x09).</dd><dt><a class="struct" href="struct.EpcSection.html" title="struct raw_cpuid::EpcSection">EpcSection</a></dt><dd>EBX:EAX and EDX:ECX provide information on the Enclave Page Cache (EPC) section</dd><dt><a class="struct" href="struct.ExtendedCpuTopologyIter.html" title="struct raw_cpuid::ExtendedCpuTopologyIter">Extended<wbr>CpuTopology<wbr>Iter</a></dt><dd>Extended CPU Topology (LEAF=0x8000_0026).</dd><dt><a class="struct" href="struct.ExtendedCpuTopologyLevel.html" title="struct raw_cpuid::ExtendedCpuTopologyLevel">Extended<wbr>CpuTopology<wbr>Level</a></dt><dd>Gives information about the current level in the cpu topology.</dd><dt><a class="struct" href="struct.ExtendedFeatureIdentification2.html" title="struct raw_cpuid::ExtendedFeatureIdentification2">Extended<wbr>Feature<wbr>Identification2</a></dt><dd>Extended Feature Identification 2 (LEAF=0x8000_0021).</dd><dt><a class="struct" href="struct.ExtendedFeatures.html" title="struct raw_cpuid::ExtendedFeatures">Extended<wbr>Features</a></dt><dd>Structured Extended Feature Identifiers (LEAF=0x07).</dd><dt><a class="struct" href="struct.ExtendedPerformanceMonitoringDebug.html" title="struct raw_cpuid::ExtendedPerformanceMonitoringDebug">Extended<wbr>Performance<wbr>Monitoring<wbr>Debug</a></dt><dd>Extended Performance Monitoring and Debug (LEAF=0x8000_0022).</dd><dt><a class="struct" href="struct.ExtendedProcessorFeatureIdentifiers.html" title="struct raw_cpuid::ExtendedProcessorFeatureIdentifiers">Extended<wbr>Processor<wbr>Feature<wbr>Identifiers</a></dt><dd>Extended Processor and Processor Feature Identifiers (LEAF=0x8000_0001)</dd><dt><a class="struct" href="struct.ExtendedState.html" title="struct raw_cpuid::ExtendedState">Extended<wbr>State</a></dt><dd>ExtendedState subleaf structure for things that need to be restored.</dd><dt><a class="struct" href="struct.ExtendedStateInfo.html" title="struct raw_cpuid::ExtendedStateInfo">Extended<wbr>State<wbr>Info</a></dt><dd>Information for saving/restoring extended register state (LEAF=0x0D).</dd><dt><a class="struct" href="struct.ExtendedStateIter.html" title="struct raw_cpuid::ExtendedStateIter">Extended<wbr>State<wbr>Iter</a></dt><dd>Yields <a href="struct.ExtendedState.html" title="struct raw_cpuid::ExtendedState">ExtendedState</a> structs.</dd><dt><a class="struct" href="struct.ExtendedTopologyIter.html" title="struct raw_cpuid::ExtendedTopologyIter">Extended<wbr>Topology<wbr>Iter</a></dt><dd>Information about topology (LEAF=0x0B).</dd><dt><a class="struct" href="struct.ExtendedTopologyLevel.html" title="struct raw_cpuid::ExtendedTopologyLevel">Extended<wbr>Topology<wbr>Level</a></dt><dd>Gives information about the current level in the topology.</dd><dt><a class="struct" href="struct.FeatureInfo.html" title="struct raw_cpuid::FeatureInfo">Feature<wbr>Info</a></dt><dd>Processor and Processor Feature Identifiers (LEAF=0x01).</dd><dt><a class="struct" href="struct.HypervisorInfo.html" title="struct raw_cpuid::HypervisorInfo">Hypervisor<wbr>Info</a></dt><dd>Information about Hypervisor (LEAF=0x4000_0001)</dd><dt><a class="struct" href="struct.InstructionBasedSamplingCapabilities.html" title="struct raw_cpuid::InstructionBasedSamplingCapabilities">Instruction<wbr>Based<wbr>Sampling<wbr>Capabilities</a></dt><dd>Performance Optimization Identifier (LEAF=0x8000_001A).</dd><dt><a class="struct" href="struct.L1CacheTlbInfo.html" title="struct raw_cpuid::L1CacheTlbInfo">L1Cache<wbr>TlbInfo</a></dt><dd>L1 Cache and TLB Information (LEAF=0x8000_0005).</dd><dt><a class="struct" href="struct.L2And3CacheTlbInfo.html" title="struct raw_cpuid::L2And3CacheTlbInfo">L2And3<wbr>Cache<wbr>TlbInfo</a></dt><dd>L2/L3 Cache and TLB Information (LEAF=0x8000_0006).</dd><dt><a class="struct" href="struct.L2CatInfo.html" title="struct raw_cpuid::L2CatInfo">L2Cat<wbr>Info</a></dt><dd>L2 Cache Allocation Technology Enumeration Sub-leaf (LEAF=0x10, SUBLEAF=2).</dd><dt><a class="struct" href="struct.L3CatInfo.html" title="struct raw_cpuid::L3CatInfo">L3Cat<wbr>Info</a></dt><dd>L3 Cache Allocation Technology Enumeration Sub-leaf (LEAF=0x10, SUBLEAF=1).</dd><dt><a class="struct" href="struct.L3MemoryBandwidthEnforcementInformation.html" title="struct raw_cpuid::L3MemoryBandwidthEnforcementInformation">L3Memory<wbr>Bandwidth<wbr>Enforcement<wbr>Information</a></dt><dd>L3 Memory Bandwidth Enforcement Information (LEAF=0x8000_0020_x1 and x2).</dd><dt><a class="struct" href="struct.L3MonitoringInfo.html" title="struct raw_cpuid::L3MonitoringInfo">L3Monitoring<wbr>Info</a></dt><dd>Information about L3 cache monitoring.</dd><dt><a class="struct" href="struct.MemBwAllocationInfo.html" title="struct raw_cpuid::MemBwAllocationInfo">MemBw<wbr>Allocation<wbr>Info</a></dt><dd>Memory Bandwidth Allocation Enumeration Sub-leaf (LEAF=0x10, SUBLEAF=3).</dd><dt><a class="struct" href="struct.MemoryEncryptionInfo.html" title="struct raw_cpuid::MemoryEncryptionInfo">Memory<wbr>Encryption<wbr>Info</a></dt><dd>Encrypted Memory Capabilities (LEAF=0x8000_001F).</dd><dt><a class="struct" href="struct.MonitorMwaitInfo.html" title="struct raw_cpuid::MonitorMwaitInfo">Monitor<wbr>Mwait<wbr>Info</a></dt><dd>Information about how monitor/mwait works on this CPU (LEAF=0x05).</dd><dt><a class="struct" href="struct.MultiKeyEncryptedMemoryCapabilities.html" title="struct raw_cpuid::MultiKeyEncryptedMemoryCapabilities">Multi<wbr>KeyEncrypted<wbr>Memory<wbr>Capabilities</a></dt><dd>Multi-Key Encrypted Memory Capabilities (LEAF=0x8000_0023).</dd><dt><a class="struct" href="struct.PerformanceMonitoringInfo.html" title="struct raw_cpuid::PerformanceMonitoringInfo">Performance<wbr>Monitoring<wbr>Info</a></dt><dd>Info about performance monitoring ‚Äì how many counters etc. (LEAF=0x0A)</dd><dt><a class="struct" href="struct.PerformanceOptimizationInfo.html" title="struct raw_cpuid::PerformanceOptimizationInfo">Performance<wbr>Optimization<wbr>Info</a></dt><dd>Performance Optimization Identifier (LEAF=0x8000_001A).</dd><dt><a class="struct" href="struct.PqosExtendedFeatureInfo.html" title="struct raw_cpuid::PqosExtendedFeatureInfo">Pqos<wbr>Extended<wbr>Feature<wbr>Info</a></dt><dd>Platform Quality of Service Information (LEAF=0x8000_0020).</dd><dt><a class="struct" href="struct.ProcessorBrandString.html" title="struct raw_cpuid::ProcessorBrandString">Processor<wbr>Brand<wbr>String</a></dt><dd>Processor name (LEAF=0x8000_0002..=0x8000_0004).</dd><dt><a class="struct" href="struct.ProcessorCapacityAndFeatureInfo.html" title="struct raw_cpuid::ProcessorCapacityAndFeatureInfo">Processor<wbr>Capacity<wbr>AndFeature<wbr>Info</a></dt><dd>Processor Capacity Parameters and Extended Feature Identification
(LEAF=0x8000_0008).</dd><dt><a class="struct" href="struct.ProcessorFrequencyInfo.html" title="struct raw_cpuid::ProcessorFrequencyInfo">Processor<wbr>Frequency<wbr>Info</a></dt><dd>Processor Frequency Information (LEAF=0x16).</dd><dt><a class="struct" href="struct.ProcessorSerial.html" title="struct raw_cpuid::ProcessorSerial">Processor<wbr>Serial</a></dt><dd>Processor Serial Number (LEAF=0x3).</dd><dt><a class="struct" href="struct.ProcessorTopologyInfo.html" title="struct raw_cpuid::ProcessorTopologyInfo">Processor<wbr>Topology<wbr>Info</a></dt><dd>Processor Topology Information (LEAF=0x8000_001E).</dd><dt><a class="struct" href="struct.ProcessorTraceInfo.html" title="struct raw_cpuid::ProcessorTraceInfo">Processor<wbr>Trace<wbr>Info</a></dt><dd>Intel Processor Trace Information (LEAF=0x14).</dd><dt><a class="struct" href="struct.RdtAllocationInfo.html" title="struct raw_cpuid::RdtAllocationInfo">RdtAllocation<wbr>Info</a></dt><dd>Quality of service enforcement information (LEAF=0x10).</dd><dt><a class="struct" href="struct.RdtMonitoringInfo.html" title="struct raw_cpuid::RdtMonitoringInfo">RdtMonitoring<wbr>Info</a></dt><dd>Intel Resource Director Technology RDT (LEAF=0x0F).</dd><dt><a class="struct" href="struct.SgxInfo.html" title="struct raw_cpuid::SgxInfo">SgxInfo</a></dt><dd>Intel SGX Capability Enumeration Leaf (LEAF=0x12).</dd><dt><a class="struct" href="struct.SgxSectionIter.html" title="struct raw_cpuid::SgxSectionIter">SgxSection<wbr>Iter</a></dt><dd>Iterator over the SGX sub-leafs (ECX &gt;= 2).</dd><dt><a class="struct" href="struct.SoCVendorAttributesIter.html" title="struct raw_cpuid::SoCVendorAttributesIter">SoCVendor<wbr>Attributes<wbr>Iter</a></dt><dd>Iterator for SoC vendor attributes.</dd><dt><a class="struct" href="struct.SoCVendorBrand.html" title="struct raw_cpuid::SoCVendorBrand">SoCVendor<wbr>Brand</a></dt><dd>A vendor brand string as queried from the cpuid leaf.</dd><dt><a class="struct" href="struct.SoCVendorInfo.html" title="struct raw_cpuid::SoCVendorInfo">SoCVendor<wbr>Info</a></dt><dd>SoC vendor specific information (LEAF=0x17).</dd><dt><a class="struct" href="struct.SvmFeatures.html" title="struct raw_cpuid::SvmFeatures">SvmFeatures</a></dt><dd>Information about the SVM features that the processory supports (LEAF=0x8000_000A).</dd><dt><a class="struct" href="struct.ThermalPowerInfo.html" title="struct raw_cpuid::ThermalPowerInfo">Thermal<wbr>Power<wbr>Info</a></dt><dd>Query information about thermal and power management features of the CPU (LEAF=0x06).</dd><dt><a class="struct" href="struct.Tlb1gbPageInfo.html" title="struct raw_cpuid::Tlb1gbPageInfo">Tlb1gb<wbr>Page<wbr>Info</a></dt><dd>TLB 1-GiB Pages Information (LEAF=0x8000_0019).</dd><dt><a class="struct" href="struct.TscInfo.html" title="struct raw_cpuid::TscInfo">TscInfo</a></dt><dd>Time Stamp Counter/Core Crystal Clock Information (LEAF=0x15).</dd><dt><a class="struct" href="struct.VendorInfo.html" title="struct raw_cpuid::VendorInfo">Vendor<wbr>Info</a></dt><dd>Vendor Info String (LEAF=0x0)</dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">¬ß</a></h2><dl class="item-table"><dt><a class="enum" href="enum.Associativity.html" title="enum raw_cpuid::Associativity">Associativity</a></dt><dd>Info about cache Associativity.</dd><dt><a class="enum" href="enum.CacheInfoType.html" title="enum raw_cpuid::CacheInfoType">Cache<wbr>Info<wbr>Type</a></dt><dd>What type of cache are we dealing with?</dd><dt><a class="enum" href="enum.CacheType.html" title="enum raw_cpuid::CacheType">Cache<wbr>Type</a></dt><dd>Info about a what a given cache caches (instructions, data, etc.)</dd><dt><a class="enum" href="enum.DatType.html" title="enum raw_cpuid::DatType">DatType</a></dt><dd>Deterministic Address Translation cache type (EDX bits 04 ‚Äì 00)</dd><dt><a class="enum" href="enum.ExtendedRegisterStateLocation.html" title="enum raw_cpuid::ExtendedRegisterStateLocation">Extended<wbr>Register<wbr>State<wbr>Location</a></dt><dd>Where the extended register state is stored.</dd><dt><a class="enum" href="enum.ExtendedRegisterType.html" title="enum raw_cpuid::ExtendedRegisterType">Extended<wbr>Register<wbr>Type</a></dt><dd>What kidn of extended register state this is.</dd><dt><a class="enum" href="enum.HierarchyLevelType.html" title="enum raw_cpuid::HierarchyLevelType">Hierarchy<wbr>Level<wbr>Type</a></dt><dt><a class="enum" href="enum.Hypervisor.html" title="enum raw_cpuid::Hypervisor">Hypervisor</a></dt><dd>Identifies the different Hypervisor products.</dd><dt><a class="enum" href="enum.SgxSectionInfo.html" title="enum raw_cpuid::SgxSectionInfo">SgxSection<wbr>Info</a></dt><dd>Intel SGX EPC Enumeration Leaf</dd><dt><a class="enum" href="enum.TopologyType.html" title="enum raw_cpuid::TopologyType">Topology<wbr>Type</a></dt><dd>What type of core we have at this level in the topology (real CPU or hyper-threaded).</dd></dl><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">¬ß</a></h2><dl class="item-table"><dt><a class="constant" href="constant.CACHE_INFO_TABLE.html" title="constant raw_cpuid::CACHE_INFO_TABLE">CACHE_<wbr>INFO_<wbr>TABLE</a></dt><dd>This table is taken from Intel manual (Section CPUID instruction).</dd></dl><h2 id="traits" class="section-header">Traits<a href="#traits" class="anchor">¬ß</a></h2><dl class="item-table"><dt><a class="trait" href="trait.CpuIdReader.html" title="trait raw_cpuid::CpuIdReader">CpuId<wbr>Reader</a></dt><dd>Implements function to read/write cpuid.
This allows to conveniently swap out the underlying cpuid implementation
with one that returns data that is deterministic (for unit-testing).</dd></dl></section></div></main></body></html>