=====
SETUP
24.149
13.779
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s81
2.820
3.273
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s49
4.497
4.868
u_interfaces_top/i2c_config_m0/i2c_write_req_s117
6.189
6.744
u_interfaces_top/i2c_config_m0/i2c_write_req_s91
7.870
8.387
u_interfaces_top/i2c_config_m0/i2c_write_req_s42
8.950
9.412
u_interfaces_top/i2c_config_m0/i2c_write_req_s15
9.413
9.968
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.531
11.048
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s8
12.117
12.570
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s6
13.230
13.779
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0
13.779
=====
SETUP
24.391
13.536
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s81
2.820
3.273
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s49
4.497
4.868
u_interfaces_top/i2c_config_m0/i2c_write_req_s117
6.189
6.744
u_interfaces_top/i2c_config_m0/i2c_write_req_s91
7.870
8.387
u_interfaces_top/i2c_config_m0/i2c_write_req_s42
8.950
9.412
u_interfaces_top/i2c_config_m0/i2c_write_req_s15
9.413
9.968
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.531
11.048
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s8
12.117
12.570
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s6
12.987
13.536
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0
13.536
=====
SETUP
24.536
13.392
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s81
2.820
3.273
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s49
4.497
4.868
u_interfaces_top/i2c_config_m0/i2c_write_req_s117
6.189
6.744
u_interfaces_top/i2c_config_m0/i2c_write_req_s91
7.870
8.387
u_interfaces_top/i2c_config_m0/i2c_write_req_s42
8.950
9.412
u_interfaces_top/i2c_config_m0/i2c_write_req_s15
9.413
9.968
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.531
11.048
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s10
12.128
12.677
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s6
12.822
13.392
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_7_s0
13.392
=====
SETUP
24.573
13.355
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s81
2.820
3.273
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s49
4.497
4.868
u_interfaces_top/i2c_config_m0/i2c_write_req_s117
6.189
6.744
u_interfaces_top/i2c_config_m0/i2c_write_req_s91
7.870
8.387
u_interfaces_top/i2c_config_m0/i2c_write_req_s42
8.950
9.412
u_interfaces_top/i2c_config_m0/i2c_write_req_s15
9.413
9.968
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.531
11.048
u_interfaces_top/i2c_config_m0/i2c_write_req_s5
11.479
12.034
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s7
12.893
13.355
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0
13.355
=====
SETUP
24.596
13.332
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s81
2.820
3.273
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s49
4.497
4.868
u_interfaces_top/i2c_config_m0/i2c_write_req_s117
6.189
6.744
u_interfaces_top/i2c_config_m0/i2c_write_req_s91
7.870
8.387
u_interfaces_top/i2c_config_m0/i2c_write_req_s42
8.950
9.412
u_interfaces_top/i2c_config_m0/i2c_write_req_s15
9.413
9.968
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.531
11.048
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s9
12.068
12.638
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s7
12.783
13.332
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0
13.332
=====
SETUP
24.631
13.297
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s81
2.820
3.273
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s49
4.497
4.868
u_interfaces_top/i2c_config_m0/i2c_write_req_s117
6.189
6.744
u_interfaces_top/i2c_config_m0/i2c_write_req_s91
7.870
8.387
u_interfaces_top/i2c_config_m0/i2c_write_req_s42
8.950
9.412
u_interfaces_top/i2c_config_m0/i2c_write_req_s15
9.413
9.968
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.531
11.048
u_interfaces_top/i2c_config_m0/i2c_write_req_s5
11.479
12.034
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s7
12.727
13.297
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0
13.297
=====
SETUP
24.634
13.294
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s57
5.647
6.202
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.495
8.012
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
9.424
9.877
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
11.124
11.577
u_uart_sfr/u_sfr0D/o_contain_6_s0
13.294
=====
SETUP
24.776
13.152
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s57
5.647
6.202
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.495
8.012
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
9.424
9.877
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
11.124
11.577
u_uart_sfr/u_sfr19/o_contain_6_s0
13.152
=====
SETUP
24.794
13.134
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s57
5.647
6.202
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.495
8.012
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
9.424
9.877
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
11.124
11.577
u_uart_sfr/u_sfr12/o_contain_6_s0
13.134
=====
SETUP
24.799
13.129
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s81
2.820
3.273
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s49
4.497
4.868
u_interfaces_top/i2c_config_m0/i2c_write_req_s117
6.189
6.744
u_interfaces_top/i2c_config_m0/i2c_write_req_s91
7.870
8.387
u_interfaces_top/i2c_config_m0/i2c_write_req_s42
8.950
9.412
u_interfaces_top/i2c_config_m0/i2c_write_req_s15
9.413
9.968
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.531
11.048
u_interfaces_top/i2c_config_m0/i2c_write_req_s5
11.479
12.034
u_interfaces_top/i2c_config_m0/i2c_write_req_s4
12.445
12.772
u_interfaces_top/i2c_config_m0/i2c_write_req_s0
13.129
=====
SETUP
24.819
13.109
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s81
2.820
3.273
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s49
4.497
4.868
u_interfaces_top/i2c_config_m0/i2c_write_req_s117
6.189
6.744
u_interfaces_top/i2c_config_m0/i2c_write_req_s91
7.870
8.387
u_interfaces_top/i2c_config_m0/i2c_write_req_s42
8.950
9.412
u_interfaces_top/i2c_config_m0/i2c_write_req_s15
9.413
9.968
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.531
11.048
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
11.871
12.324
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s6
12.738
13.109
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0
13.109
=====
SETUP
24.820
13.108
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s81
2.820
3.273
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s49
4.497
4.868
u_interfaces_top/i2c_config_m0/i2c_write_req_s117
6.189
6.744
u_interfaces_top/i2c_config_m0/i2c_write_req_s91
7.870
8.387
u_interfaces_top/i2c_config_m0/i2c_write_req_s42
8.950
9.412
u_interfaces_top/i2c_config_m0/i2c_write_req_s15
9.413
9.968
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.531
11.048
u_interfaces_top/i2c_config_m0/i2c_write_req_s5
11.479
12.034
u_interfaces_top/i2c_config_m0/n101_s6
12.538
13.108
u_interfaces_top/i2c_config_m0/state_0_s0
13.108
=====
SETUP
24.870
13.058
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s57
5.647
6.202
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.495
8.012
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
9.424
9.877
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
11.124
11.577
u_uart_sfr/u_sfr01/o_contain_6_s0
13.058
=====
SETUP
24.880
13.048
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s26
5.371
5.888
u_uart_sfr/u_sfr1F/io_ad_data_4_s10
7.590
8.043
u_uart_sfr/u_sfr1F/io_ad_data_4_s3
9.726
10.243
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
10.761
11.278
u_uart_sfr/u_sfr0B/o_contain_4_s0
13.048
=====
SETUP
24.880
13.048
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s57
5.647
6.202
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.495
8.012
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
9.424
9.877
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
11.124
11.577
u_uart_sfr/u_sfr15/o_contain_6_s0
13.048
=====
SETUP
24.881
13.047
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s26
5.371
5.888
u_uart_sfr/u_sfr1F/io_ad_data_4_s10
7.590
8.043
u_uart_sfr/u_sfr1F/io_ad_data_4_s3
9.726
10.243
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
10.761
11.278
u_uart_sfr/u_sfr18/o_contain_4_s0
13.047
=====
SETUP
24.895
13.033
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s57
5.647
6.202
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.495
8.012
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
9.424
9.877
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
11.124
11.577
u_uart_sfr/u_sfr1B/o_contain_6_s0
13.033
=====
SETUP
24.919
13.009
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s26
5.371
5.888
u_uart_sfr/u_sfr1F/io_ad_data_4_s10
7.590
8.043
u_uart_sfr/u_sfr1F/io_ad_data_4_s3
9.726
10.243
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
10.761
11.278
u_uart_sfr/u_sfr05/o_contain_4_s0
13.009
=====
SETUP
24.952
12.976
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s57
5.647
6.202
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.495
8.012
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
9.424
9.877
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
11.124
11.577
u_uart_sfr/u_sfr0C/o_contain_6_s0
12.976
=====
SETUP
24.955
12.973
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s57
5.647
6.202
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.495
8.012
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
9.424
9.877
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
11.124
11.577
u_uart_sfr/u_sfr17/o_contain_6_s0
12.973
=====
SETUP
24.955
12.973
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s57
5.647
6.202
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.495
8.012
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
9.424
9.877
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
11.124
11.577
u_uart_sfr/u_sfr00/o_contain_6_s0
12.973
=====
SETUP
24.979
12.949
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s26
5.371
5.888
u_uart_sfr/u_sfr1F/io_ad_data_4_s10
7.590
8.043
u_uart_sfr/u_sfr1F/io_ad_data_4_s3
9.726
10.243
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
10.761
11.278
u_uart_sfr/u_sfr1C/o_contain_4_s0
12.949
=====
SETUP
24.979
12.949
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s26
5.371
5.888
u_uart_sfr/u_sfr1F/io_ad_data_4_s10
7.590
8.043
u_uart_sfr/u_sfr1F/io_ad_data_4_s3
9.726
10.243
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
10.761
11.278
u_uart_sfr/u_sfr0D/o_contain_4_s0
12.949
=====
SETUP
24.991
12.937
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.409
2.964
u_uart_sfr/u_sfr10/n11_s1
4.033
4.588
u_uart_sfr/u_sfr1F/io_ad_data_7_s26
5.371
5.888
u_uart_sfr/u_sfr1F/io_ad_data_4_s10
7.590
8.043
u_uart_sfr/u_sfr1F/io_ad_data_4_s3
9.726
10.243
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
10.761
11.278
u_uart_sfr/u_sfr0E/o_contain_4_s0
12.937
=====
SETUP
25.001
12.927
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s81
2.820
3.273
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s49
4.497
4.868
u_interfaces_top/i2c_config_m0/i2c_write_req_s117
6.189
6.744
u_interfaces_top/i2c_config_m0/i2c_write_req_s91
7.870
8.387
u_interfaces_top/i2c_config_m0/i2c_write_req_s42
8.950
9.412
u_interfaces_top/i2c_config_m0/i2c_write_req_s15
9.413
9.968
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.531
11.048
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s8
11.807
12.377
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s7
12.378
12.927
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_5_s0
12.927
=====
HOLD
0.307
1.178
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/rx_reg2_s0
0.860
1.061
u_uart_sfr/u_debug/uart_rx_inst/rx_reg3_s0
1.178
=====
HOLD
0.307
1.178
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_1_s0
0.860
1.061
u_uart_sfr/u_debug/uart_tx_inst/tx_data_1_s0
1.178
=====
HOLD
0.307
1.178
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_7_s0
0.860
1.061
u_uart_sfr/u_debug/uart_tx_inst/tx_data_7_s0
1.178
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s1
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n141_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_6_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n100_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n96_s3
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_12_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n94_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_14_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n92_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_10_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n72_s4
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_10_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_13_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n69_s1
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_13_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n68_s4
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s4
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n536_s6
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s4
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n738_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_7_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n729_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_7_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/lut_index_5_s2
0.860
1.062
u_interfaces_top/i2c_config_m0/n77_s3
1.064
1.296
u_interfaces_top/i2c_config_m0/lut_index_5_s2
1.296
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n140_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1
1.297
