#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 20 10:05:46 2019
# Process ID: 10412
# Current directory: E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10308 E:\WorkSpace\project\FPGA\prj_sc4210_lvds\prj_sc4210_lvds\prj_sc4210_lvds.xpr
# Log file: E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/vivado.log
# Journal file: E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.tmp e:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/component.xml
ipx::current_core e:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {e:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS e:/WorkSpace/ip e:/WorkSpace/project/FPGA/prj_sc4210/prj_sc4210/ip_repo/ip_lvds} [current_project]
update_ip_catalog
add_files -norecurse E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/lvds/lvds.edf
add_files -norecurse E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/lvds/lvds.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/bit_alignment.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds_bitslip.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds_gen_rxclk.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds_iserdese.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds_oserdes.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds_rx.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds_tx.v] -no_script -reset -force -quiet
remove_files  {E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/bit_alignment.v E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds.v E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds_bitslip.v E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds_gen_rxclk.v E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds_iserdese.v E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds_oserdes.v E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds_rx.v E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.srcs/sources_1/new/ip_lvds/lvds_tx.v}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list lvds_I/rx_data_clk ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list lvds_I/rx_clk ]]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cmos_sampling_i/data_in[0]} {cmos_sampling_i/data_in[1]} {cmos_sampling_i/data_in[2]} {cmos_sampling_i/data_in[3]} {cmos_sampling_i/data_in[4]} {cmos_sampling_i/data_in[5]} {cmos_sampling_i/data_in[6]} {cmos_sampling_i/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cmos_sampling_i/data_out[0]} {cmos_sampling_i/data_out[1]} {cmos_sampling_i/data_out[2]} {cmos_sampling_i/data_out[3]} {cmos_sampling_i/data_out[4]} {cmos_sampling_i/data_out[5]} {cmos_sampling_i/data_out[6]} {cmos_sampling_i/data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {vcap_i/m_axis_tdata[0]} {vcap_i/m_axis_tdata[1]} {vcap_i/m_axis_tdata[2]} {vcap_i/m_axis_tdata[3]} {vcap_i/m_axis_tdata[4]} {vcap_i/m_axis_tdata[5]} {vcap_i/m_axis_tdata[6]} {vcap_i/m_axis_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list cmos_sampling_i/href ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list cmos_sampling_i/href_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list isp_model_axis_i/m_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list vcap_i/m_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list opencv_model_i/m_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list vcap_i/m_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list isp_model_axis_i/m_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list opencv_model_i/m_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list vcap_i/m_axis_tuser ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list opencv_model_i/m_axis_tuser ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list isp_model_axis_i/m_axis_tuser ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list opencv_model_i/m_axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list isp_model_axis_i/m_axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list vcap_i/m_axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list cmos_sampling_i/vsync ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list cmos_sampling_i/vsync_out ]]
set_property port_width 8 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/iser_m_tdata[0]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_m_tdata[1]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_m_tdata[2]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_m_tdata[3]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_m_tdata[4]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_m_tdata[5]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_m_tdata[6]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_m_tdata[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 5 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue[0]} {lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue[1]} {lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue[2]} {lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue[3]} {lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue[4]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/iser_s_tdata[0]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_s_tdata[1]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_s_tdata[2]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_s_tdata[3]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_s_tdata[4]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_s_tdata[5]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_s_tdata[6]} {lvds_I/LVDS_RX[0].lvds_rx_i/iser_s_tdata[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/pattern[0]} {lvds_I/LVDS_RX[0].lvds_rx_i/pattern[1]} {lvds_I/LVDS_RX[0].lvds_rx_i/pattern[2]} {lvds_I/LVDS_RX[0].lvds_rx_i/pattern[3]} {lvds_I/LVDS_RX[0].lvds_rx_i/pattern[4]} {lvds_I/LVDS_RX[0].lvds_rx_i/pattern[5]} {lvds_I/LVDS_RX[0].lvds_rx_i/pattern[6]} {lvds_I/LVDS_RX[0].lvds_rx_i/pattern[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 5 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue[0]} {lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue[1]} {lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue[2]} {lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue[3]} {lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue[4]} ]]
create_debug_port u_ila_1 probe
set_property port_width 5 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/tap_value[0]} {lvds_I/LVDS_RX[0].lvds_rx_i/tap_value[1]} {lvds_I/LVDS_RX[0].lvds_rx_i/tap_value[2]} {lvds_I/LVDS_RX[0].lvds_rx_i/tap_value[3]} {lvds_I/LVDS_RX[0].lvds_rx_i/tap_value[4]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/align_done} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/bit_align_en} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/bitslip} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/bitslip_en} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/idelayCtrl_rdy} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/iser_m_Comb} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/iser_s_Comb} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list {lvds_I/LVDS_RX[0].lvds_rx_i/reset} ]]
set_property port_width 32 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {data_conv_model_i/m_axis_tdata[0]} {data_conv_model_i/m_axis_tdata[1]} {data_conv_model_i/m_axis_tdata[2]} {data_conv_model_i/m_axis_tdata[3]} {data_conv_model_i/m_axis_tdata[4]} {data_conv_model_i/m_axis_tdata[5]} {data_conv_model_i/m_axis_tdata[6]} {data_conv_model_i/m_axis_tdata[7]} {data_conv_model_i/m_axis_tdata[8]} {data_conv_model_i/m_axis_tdata[9]} {data_conv_model_i/m_axis_tdata[10]} {data_conv_model_i/m_axis_tdata[11]} {data_conv_model_i/m_axis_tdata[12]} {data_conv_model_i/m_axis_tdata[13]} {data_conv_model_i/m_axis_tdata[14]} {data_conv_model_i/m_axis_tdata[15]} {data_conv_model_i/m_axis_tdata[16]} {data_conv_model_i/m_axis_tdata[17]} {data_conv_model_i/m_axis_tdata[18]} {data_conv_model_i/m_axis_tdata[19]} {data_conv_model_i/m_axis_tdata[20]} {data_conv_model_i/m_axis_tdata[21]} {data_conv_model_i/m_axis_tdata[22]} {data_conv_model_i/m_axis_tdata[23]} {data_conv_model_i/m_axis_tdata[24]} {data_conv_model_i/m_axis_tdata[25]} {data_conv_model_i/m_axis_tdata[26]} {data_conv_model_i/m_axis_tdata[27]} {data_conv_model_i/m_axis_tdata[28]} {data_conv_model_i/m_axis_tdata[29]} {data_conv_model_i/m_axis_tdata[30]} {data_conv_model_i/m_axis_tdata[31]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list axis_switch_i/m_0_axis_tready ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list axis_switch_i/m_0_axis_tuser ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list axis_switch_i/m_0_axis_tvalid ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
connect_debug_port u_ila_2/probe4 [get_nets [list axis_switch_i/m_1_axis_tlast ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
connect_debug_port u_ila_2/probe5 [get_nets [list axis_switch_i/m_1_axis_tready ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe6]
connect_debug_port u_ila_2/probe6 [get_nets [list axis_switch_i/m_1_axis_tuser ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe7]
connect_debug_port u_ila_2/probe7 [get_nets [list axis_switch_i/m_1_axis_tvalid ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe8]
connect_debug_port u_ila_2/probe8 [get_nets [list data_conv_model_i/m_axis_tlast ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe9]
connect_debug_port u_ila_2/probe9 [get_nets [list data_conv_model_i/m_axis_tready ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe10]
connect_debug_port u_ila_2/probe10 [get_nets [list data_conv_model_i/m_axis_tuser ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe11]
connect_debug_port u_ila_2/probe11 [get_nets [list data_conv_model_i/m_axis_tvalid ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.runs/impl_1/top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.runs/impl_1/top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.runs/impl_1/top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.runs/impl_1/top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.runs/impl_1/top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.runs/impl_1/top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.runs/impl_1/top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.runs/impl_1/top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_2"}]]
