// Seed: 3160072454
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd39,
    parameter id_3  = 32'd11
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  input wire _id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  inout wire _id_3;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_5,
      id_8,
      id_14,
      id_7,
      id_11,
      id_9,
      id_8,
      id_10,
      id_10,
      id_9,
      id_8
  );
  output wire id_2;
  input wire id_1;
  uwire id_16, id_17, id_18;
  assign id_17 = 1;
  wire id_19;
  assign id_17 = id_17;
  assign id_4[id_3 : id_13] = -1'b0 > 1;
endmodule
