Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:38:20 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postRoute.timing.rpt
| Design       : sv_chip2_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 v_fltr_2_right/inst_fltr_compute_f2/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 5.172ns (70.492%)  route 2.165ns (29.508%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 10.756 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.764ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.698ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.955     2.974    v_fltr_2_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y40                                                      r  v_fltr_2_right/inst_fltr_compute_f2/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_FDRE_C_Q)         0.102     3.076 f  v_fltr_2_right/inst_fltr_compute_f2/dout_reg[6]/Q
                         net (fo=7, routed)           1.348     4.424    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[6]
    DSP48E2_X8Y9         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[6]_A2_DATA[6])
                                                      0.205     4.629 r  h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[6]
                         net (fo=1, routed)           0.000     4.629    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<6>
    DSP48E2_X8Y9         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[6]_A2A1[6])
                                                      0.092     4.721 r  h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[6]
                         net (fo=1, routed)           0.000     4.721    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<6>
    DSP48E2_X8Y9         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[6]_U[26])
                                                      0.627     5.348 f  h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[26]
                         net (fo=1, routed)           0.000     5.348    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<26>
    DSP48E2_X8Y9         DSP_M_DATA (Prop_DSP_M_DATA_U[26]_U_DATA[26])
                                                      0.058     5.406 r  h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[26]
                         net (fo=1, routed)           0.000     5.406    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<26>
    DSP48E2_X8Y9         DSP_ALU (Prop_DSP_ALU_U_DATA[26]_ALU_OUT[28])
                                                      0.552     5.958 f  h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     5.958    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X8Y9         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     6.048 r  h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
                         net (fo=1, routed)           0.003     6.051    h_fltr_2_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X8Y10        DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[11])
                                                      0.526     6.577 r  h_fltr_2_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.577    h_fltr_2_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[11]_P[11])
                                                      0.069     6.646 f  h_fltr_2_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.472     7.118    h_fltr_2_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[11]
    DSP48E2_X8Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[11]_B_ALU[11])
                                                      0.246     7.364 r  h_fltr_2_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[11]
                         net (fo=1, routed)           0.000     7.364    h_fltr_2_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<11>
    DSP48E2_X8Y13        DSP_ALU (Prop_DSP_ALU_B_ALU[11]_ALU_OUT[28])
                                                      0.510     7.874 f  h_fltr_2_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     7.874    h_fltr_2_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X8Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.964 r  h_fltr_2_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
                         net (fo=1, routed)           0.003     7.967    h_fltr_2_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X8Y14        DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.503 r  h_fltr_2_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     8.503    h_fltr_2_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.573 f  h_fltr_2_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.335     8.908    h_fltr_2_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X8Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     9.162 r  h_fltr_2_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
                         net (fo=1, routed)           0.000     9.162    h_fltr_2_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X8Y16        DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[28])
                                                      0.518     9.680 f  h_fltr_2_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     9.680    h_fltr_2_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     9.770 r  h_fltr_2_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
                         net (fo=1, routed)           0.004     9.774    h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[28]
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[13])
                                                      0.537    10.311 r  h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    10.311    h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000 r  
    AG12                                              0.000     8.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     8.480    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     8.503 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     8.771    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     8.830 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.926    10.756    h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
    DSP48E2_X8Y17                                                     r  h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.307    11.063    
                         clock uncertainty           -0.035    11.028    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[13])
                                                     -0.114    10.914    h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  0.603    




