
---------- Begin Simulation Statistics ----------
final_tick                               997970836000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153454                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702456                       # Number of bytes of host memory used
host_op_rate                                   292262                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14449.63                       # Real time elapsed on the host
host_tick_rate                               69065476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2217355005                       # Number of instructions simulated
sim_ops                                    4223082703                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.997971                       # Number of seconds simulated
sim_ticks                                997970836000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            572853336                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 35                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          36987164                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         594692698                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits          220855067                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups       572853336                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses        351998269                       # Number of indirect misses.
system.cpu.branchPred.lookups               694638107                       # Number of BP lookups
system.cpu.branchPred.usedRAS                46060635                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted     31556049                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                2623108655                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1491068800                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts          36991797                       # The number of times a branch was mispredicted
system.cpu.commit.branches                  506115622                       # Number of branches committed
system.cpu.commit.bw_lim_events             224078870                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls         2359929                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       871309694                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           2217355005                       # Number of instructions committed
system.cpu.commit.committedOps             4223082703                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples   1836335963                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.299733                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.766482                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    764120455     41.61%     41.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    235114791     12.80%     54.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    149432534      8.14%     62.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    229783006     12.51%     75.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     88558518      4.82%     79.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     60098339      3.27%     83.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     43649051      2.38%     85.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     41500399      2.26%     87.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    224078870     12.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1836335963                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                  118423702                       # Number of committed floating point instructions.
system.cpu.commit.function_calls             35607415                       # Number of function calls committed.
system.cpu.commit.int_insts                4139385773                       # Number of committed integer instructions.
system.cpu.commit.loads                     507915049                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass     13918146      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       3310891559     78.40%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         8963585      0.21%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         14200795      0.34%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        8267536      0.20%     79.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          15290      0.00%     79.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         489720      0.01%     79.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        550880      0.01%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         220352      0.01%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu        16819012      0.40%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt         8308286      0.20%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc       21350575      0.51%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      4243134      0.10%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            2      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      2712373      0.06%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv       656239      0.02%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      3048777      0.07%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt        94886      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       486577267     11.52%     92.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      284695443      6.74%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     21337782      0.51%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite     15720504      0.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        4223082703                       # Class of committed instruction
system.cpu.commit.refs                      808330996                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                  2217355005                       # Number of Instructions Simulated
system.cpu.committedOps                    4223082703                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.900145                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.900145                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             163279185                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts             5581416960                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                889054926                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 847381658                       # Number of cycles decode is running
system.cpu.decode.SquashCycles               37019417                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              29127036                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                   589831920                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        382530                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                   326968555                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        472304                       # TLB misses on write requests
system.cpu.fetch.Branches                   694638107                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                 432863215                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     988116785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes              14104150                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                     3051451433                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 5258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         41271                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                74038834                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.348025                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          940679421                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches          266915702                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.528828                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples         1965862222                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.944275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.521512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               1037118059     52.76%     52.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 60104441      3.06%     55.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 62451293      3.18%     58.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 60154808      3.06%     62.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 40876509      2.08%     64.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 70216948      3.57%     67.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 48294687      2.46%     70.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 74956011      3.81%     73.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                511689466     26.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1965862222                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                 170111826                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 92878308                       # number of floating regfile writes
system.cpu.idleCycles                        30079451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             48642646                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                550518829                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.377857                       # Inst execution rate
system.cpu.iew.exec_refs                    914859545                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  326220817                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                92715409                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             630498022                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts            4102407                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           2579420                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            354403469                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          5094392381                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             588638728                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          80682385                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            4746063702                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 106903                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1515                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles               37019417                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                110760                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         63916919                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses       431190                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation       137925                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       586103                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads    122582973                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     53987522                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents         137925                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect     44275083                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        4367563                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                5303440959                       # num instructions consuming a value
system.cpu.iew.wb_count                    4706159620                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.625509                       # average fanout of values written-back
system.cpu.iew.wb_producers                3317347884                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.357864                       # insts written-back per cycle
system.cpu.iew.wb_sent                     4720769857                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               6743910784                       # number of integer regfile reads
system.cpu.int_regfile_writes              3759229284                       # number of integer regfile writes
system.cpu.ipc                               1.110932                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.110932                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          22559593      0.47%      0.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            3771575079     78.14%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              8969493      0.19%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              14423717      0.30%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             8921006      0.18%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               15290      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              489720      0.01%     79.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             550880      0.01%     79.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              220352      0.00%     79.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     79.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu             17559675      0.36%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt              8308286      0.17%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc            21360500      0.44%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4403307      0.09%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               2      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2754914      0.06%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv          656610      0.01%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3179883      0.07%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt          94886      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            580787907     12.03%     92.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           318821191      6.61%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        24584186      0.51%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       16509046      0.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             4826746087                       # Type of FU issued
system.cpu.iq.fp_alu_accesses               128340413                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           253227467                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses    121152987                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes          139527080                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    63907493                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013240                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                52494462     82.14%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                 948369      1.48%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     5      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd              2490      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult             4722      0.01%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6054614      9.47%     93.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1676511      2.62%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               815      0.00%     95.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          2725500      4.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             4739753574                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        11440379285                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   4585006633                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        5826208530                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 5089050591                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                4826746087                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded             5341790                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       871309677                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued          10344863                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved        2981861                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined   1216863437                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1965862222                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.455282                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.506464                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           740117156     37.65%     37.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           179490687      9.13%     46.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           207489083     10.55%     57.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           151745664      7.72%     65.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           188301848      9.58%     74.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           173696195      8.84%     83.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6           170908457      8.69%     92.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7           103003923      5.24%     97.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            51109209      2.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1965862222                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.418280                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   432872902                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          9765                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          14792641                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5949389                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            630498022                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           354403469                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              2026170097                       # number of misc regfile reads
system.cpu.misc_regfile_writes                3354296                       # number of misc regfile writes
system.cpu.numCycles                       1995941673                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                92324502                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            4809755993                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                4984061                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                915002729                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  66769                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 43655                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups           13528342550                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             5414904399                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          6165996508                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 848442142                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3684932                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles               37019417                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              15049239                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps               1356240515                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups         179706370                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups       7878120139                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles       58024193                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts            3362088                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  57405142                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts        3970966                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                   6706649490                       # The number of ROB reads
system.cpu.rob.rob_writes                 10319656413                       # The number of ROB writes
system.cpu.timesIdled                         9963014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                493009                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17319                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25003925                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4999                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50008860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5001                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9295                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          123                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7770                       # Transaction distribution
system.membus.trans_dist::ReadExReq               131                       # Transaction distribution
system.membus.trans_dist::ReadExResp              131                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9295                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        26745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       611136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       611136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  611136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9426                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9426    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9426                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20298000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           50933250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25003936                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1179                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24985888                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              998                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             998                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24986386                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17551                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     74958657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        55135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75013792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   3198225344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1254720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3199480064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            9543                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25014476                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000200                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014154                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25009470     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5004      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25014476                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49991374000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27885875                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       37479580494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst             24984165                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11340                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24995505                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst            24984165                       # number of overall hits
system.l2.overall_hits::.cpu.data               11340                       # number of overall hits
system.l2.overall_hits::total                24995505                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2219                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7209                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9428                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2219                       # number of overall misses
system.l2.overall_misses::.cpu.data              7209                       # number of overall misses
system.l2.overall_misses::total                  9428                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    175989000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    621767000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        797756000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    175989000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    621767000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       797756000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst         24986384                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            18549                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25004933                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst        24986384                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           18549                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25004933                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000089                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.388646                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000377                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000089                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.388646                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000377                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79310.049572                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86248.716882                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84615.613067                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79310.049572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86248.716882                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84615.613067                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 123                       # number of writebacks
system.l2.writebacks::total                       123                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9427                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9427                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    153809000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    549621000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    703430000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    153809000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    549621000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    703430000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.388592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000377                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.388592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000377                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69314.556106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76251.526082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74618.648563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69314.556106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76251.526082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74618.648563                       # average overall mshr miss latency
system.l2.replacements                           9541                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1056                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1056                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24985884                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24985884                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24985884                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24985884                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3352                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3352                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               867                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   867                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 131                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     10078500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10078500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.131263                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.131263                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76935.114504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76935.114504                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      8768500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8768500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.131263                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.131263                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66935.114504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66935.114504                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst       24984165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           24984165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    175989000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    175989000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst     24986384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24986384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000089                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000089                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79310.049572                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79310.049572                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    153809000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    153809000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69314.556106                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69314.556106                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    611688500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    611688500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.403282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.403282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86421.093529                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86421.093529                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7077                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7077                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    540852500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    540852500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.403225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.403225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76423.979087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76423.979087                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.972082                       # Cycle average of tags in use
system.l2.tags.total_refs                    50005499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10565                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   4733.128159                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     191.989908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       289.348618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       541.633555                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.187490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.282567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.528939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          906                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 400081389                       # Number of tag accesses
system.l2.tags.data_accesses                400081389                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         141952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         461312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             603264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       141952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        141952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          123                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                123                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            142241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            462250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                604491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       142241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           142241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           7888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 7888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           7888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           142241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           462250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               612379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.048518424500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              275249                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 83                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9426                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        123                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9426                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      123                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    138769500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   47060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               315244500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14743.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33493.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3111                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      71                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9426                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  123                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     95.994925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.587845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   100.562479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4772     75.69%     75.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1260     19.98%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          133      2.11%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           59      0.94%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      0.38%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.11%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.13%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.10%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           36      0.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6305                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     555.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    331.423591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    720.304241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2     40.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.600000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.580936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.894427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     20.00%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     80.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 602368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  603264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  997970758500                       # Total gap between requests
system.mem_ctrls.avgGap                  104510499.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       141952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       460416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         5632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 142240.629564850329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 461352.159192756226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5643.451488596406                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          123                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62664750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    252579750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 791838879500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28252.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35041.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 6437714467.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    33.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             22605240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             11995995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            30894780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             109620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     78778408800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18286899600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     367821306720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       464952220755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.897603                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 956078996500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33324200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8567639500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             22505280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             11931480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            36306900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             349740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     78778408800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19042064670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     367185378240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       465076945110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.022581                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 954416039750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33324200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10230596250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    997970836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    406497956                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        406497956                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    406497956                       # number of overall hits
system.cpu.icache.overall_hits::total       406497956                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     26365259                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       26365259                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     26365259                       # number of overall misses
system.cpu.icache.overall_misses::total      26365259                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 334384174000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 334384174000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 334384174000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 334384174000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    432863215                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    432863215                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    432863215                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    432863215                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.060909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060909                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.060909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060909                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 12682.757033                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12682.757033                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 12682.757033                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12682.757033                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          742                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.260870                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     24985888                       # number of writebacks
system.cpu.icache.writebacks::total          24985888                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst      1378873                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1378873                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst      1378873                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1378873                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst     24986386                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     24986386                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst     24986386                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     24986386                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 300862127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 300862127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 300862127000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 300862127000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.057724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.057724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.057724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.057724                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12041.042150                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12041.042150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12041.042150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12041.042150                       # average overall mshr miss latency
system.cpu.icache.replacements               24985888                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    406497956                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       406497956                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     26365259                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      26365259                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 334384174000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 334384174000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    432863215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    432863215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.060909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 12682.757033                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12682.757033                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst      1378873                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1378873                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst     24986386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     24986386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 300862127000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 300862127000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.057724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.057724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12041.042150                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12041.042150                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           484.637718                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           431484341                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          24986385                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.268778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   484.637718                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.946558                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.946558                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         890712815                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        890712815                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    826047488                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        826047488                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    826047488                       # number of overall hits
system.cpu.dcache.overall_hits::total       826047488                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        57911                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          57911                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        57911                       # number of overall misses
system.cpu.dcache.overall_misses::total         57911                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2630605500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2630605500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2630605500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2630605500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    826105399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    826105399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    826105399                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    826105399                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000070                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000070                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45424.971076                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45424.971076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45424.971076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45424.971076                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          761                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.764706                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1056                       # number of writebacks
system.cpu.dcache.writebacks::total              1056                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        39362                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39362                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39362                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39362                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        18549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        18549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18549                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    768997500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    768997500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    768997500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    768997500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41457.625748                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41457.625748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41457.625748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41457.625748                       # average overall mshr miss latency
system.cpu.dcache.replacements                  18037                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    524889514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       524889514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        56891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         56891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2608605000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2608605000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    524946405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    524946405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45852.683201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45852.683201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        39340                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        39340                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    748317500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    748317500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42636.744345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42636.744345                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    301157974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      301157974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1020                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1020                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22000500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22000500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    301158994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    301158994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 21569.117647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21569.117647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20680000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20680000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 20721.442886                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20721.442886                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 997970836000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.324735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           826066037                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18549                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          44534.262602                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.324735                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1652229347                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1652229347                       # Number of data accesses

---------- End Simulation Statistics   ----------
